Timing Analyzer report for counter
Thu Oct 22 21:46:55 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock'
 13. Slow 1200mV 85C Model Hold: 'clock'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clock'
 22. Slow 1200mV 0C Model Hold: 'clock'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clock'
 30. Fast 1200mV 0C Model Hold: 'clock'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; counter                                                 ;
; Device Family         ; Cyclone IV GX                                           ;
; Device Name           ; EP4CGX150DF31C7                                         ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.07        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.7%      ;
;     Processors 3-12        ;   0.7%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 324.68 MHz ; 250.0 MHz       ; clock      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clock ; -2.080 ; -23.486            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clock ; 0.650 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clock ; -3.000 ; -30.000                          ;
+-------+--------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                  ;
+--------+-----------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -2.080 ; clock_div_counter[5]  ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.988      ;
; -2.013 ; clock_div_counter[1]  ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.088     ; 2.923      ;
; -1.940 ; clock_div_counter[8]  ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.848      ;
; -1.931 ; clock_div_counter[0]  ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.088     ; 2.841      ;
; -1.928 ; clock_div_counter[4]  ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.836      ;
; -1.913 ; clock_div_counter[1]  ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.821      ;
; -1.899 ; clock_div_counter[7]  ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.092     ; 2.805      ;
; -1.897 ; clock_div_counter[1]  ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.805      ;
; -1.895 ; clock_div_counter[10] ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.803      ;
; -1.886 ; clock_div_counter[3]  ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.088     ; 2.796      ;
; -1.877 ; clock_div_counter[9]  ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.785      ;
; -1.831 ; clock_div_counter[0]  ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.739      ;
; -1.803 ; clock_div_counter[0]  ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.711      ;
; -1.795 ; clock_div_counter[2]  ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.088     ; 2.705      ;
; -1.795 ; clock_div_counter[2]  ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.703      ;
; -1.786 ; clock_div_counter[3]  ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.694      ;
; -1.759 ; clock_div_counter[0]  ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.667      ;
; -1.753 ; clock_div_counter[5]  ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.088     ; 2.663      ;
; -1.742 ; clock_div_counter[7]  ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.090     ; 2.650      ;
; -1.734 ; clock_div_counter[6]  ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.642      ;
; -1.723 ; clock_div_counter[1]  ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.631      ;
; -1.708 ; clock_div_counter[12] ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.092     ; 2.614      ;
; -1.695 ; clock_div_counter[2]  ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.603      ;
; -1.677 ; clock_div_counter[5]  ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.088     ; 2.587      ;
; -1.667 ; clock_div_counter[4]  ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.088     ; 2.577      ;
; -1.664 ; clock_div_counter[0]  ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.088     ; 2.574      ;
; -1.664 ; clock_div_counter[3]  ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.572      ;
; -1.653 ; clock_div_counter[5]  ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.561      ;
; -1.642 ; clock_div_counter[7]  ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.092     ; 2.548      ;
; -1.629 ; clock_div_counter[2]  ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.537      ;
; -1.596 ; clock_div_counter[3]  ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.504      ;
; -1.593 ; clock_div_counter[1]  ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.088     ; 2.503      ;
; -1.567 ; clock_div_counter[4]  ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.475      ;
; -1.562 ; clock_div_counter[5]  ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.470      ;
; -1.562 ; clock_div_counter[5]  ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.470      ;
; -1.534 ; clock_div_counter[2]  ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.088     ; 2.444      ;
; -1.532 ; clock_div_counter[6]  ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.088     ; 2.442      ;
; -1.519 ; clock_div_counter[0]  ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.427      ;
; -1.515 ; clock_div_counter[8]  ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.088     ; 2.425      ;
; -1.515 ; clock_div_counter[8]  ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.088     ; 2.425      ;
; -1.512 ; clock_div_counter[11] ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.420      ;
; -1.503 ; clock_div_counter[4]  ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.088     ; 2.413      ;
; -1.496 ; clock_div_counter[4]  ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.404      ;
; -1.493 ; clock_div_counter[9]  ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.088     ; 2.403      ;
; -1.474 ; clock_div_counter[7]  ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.382      ;
; -1.470 ; clock_div_counter[10] ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.088     ; 2.380      ;
; -1.470 ; clock_div_counter[10] ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.088     ; 2.380      ;
; -1.466 ; clock_div_counter[3]  ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.088     ; 2.376      ;
; -1.463 ; clock_div_counter[1]  ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.371      ;
; -1.452 ; clock_div_counter[7]  ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.092     ; 2.358      ;
; -1.452 ; clock_div_counter[9]  ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.088     ; 2.362      ;
; -1.432 ; clock_div_counter[6]  ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.340      ;
; -1.389 ; clock_div_counter[2]  ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.297      ;
; -1.387 ; clock_div_counter[0]  ; clock_div_counter[11]          ; clock        ; clock       ; 1.000        ; -0.090     ; 2.295      ;
; -1.379 ; clock_div_counter[4]  ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.287      ;
; -1.376 ; clock_div_counter[8]  ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.284      ;
; -1.376 ; clock_div_counter[8]  ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.284      ;
; -1.372 ; clock_div_counter[8]  ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.280      ;
; -1.366 ; clock_div_counter[6]  ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.274      ;
; -1.363 ; clock_div_counter[1]  ; clock_div_counter[10]          ; clock        ; clock       ; 1.000        ; -0.090     ; 2.271      ;
; -1.354 ; clock_div_counter[11] ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.088     ; 2.264      ;
; -1.350 ; clock_div_counter[10] ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.258      ;
; -1.350 ; clock_div_counter[10] ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.258      ;
; -1.347 ; clock_div_counter[10] ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.255      ;
; -1.344 ; clock_div_counter[1]  ; clock_div_counter[11]          ; clock        ; clock       ; 1.000        ; -0.090     ; 2.252      ;
; -1.335 ; clock_div_counter[7]  ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.092     ; 2.241      ;
; -1.334 ; clock_div_counter[6]  ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.088     ; 2.244      ;
; -1.313 ; clock_div_counter[9]  ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.221      ;
; -1.313 ; clock_div_counter[9]  ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.221      ;
; -1.309 ; clock_div_counter[9]  ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.217      ;
; -1.283 ; clock_div_counter[12] ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.090     ; 2.191      ;
; -1.283 ; clock_div_counter[12] ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.191      ;
; -1.281 ; clock_div_counter[0]  ; clock_div_counter[10]          ; clock        ; clock       ; 1.000        ; -0.090     ; 2.189      ;
; -1.257 ; clock_div_counter[2]  ; clock_div_counter[11]          ; clock        ; clock       ; 1.000        ; -0.090     ; 2.165      ;
; -1.243 ; counter_enable        ; counter:bcd_counter|cnt_reg[0] ; clock        ; clock       ; 1.000        ; -0.491     ; 1.750      ;
; -1.236 ; clock_div_counter[3]  ; clock_div_counter[10]          ; clock        ; clock       ; 1.000        ; -0.090     ; 2.144      ;
; -1.219 ; clock_div_counter[6]  ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.127      ;
; -1.217 ; clock_div_counter[3]  ; clock_div_counter[11]          ; clock        ; clock       ; 1.000        ; -0.090     ; 2.125      ;
; -1.145 ; clock_div_counter[2]  ; clock_div_counter[10]          ; clock        ; clock       ; 1.000        ; -0.090     ; 2.053      ;
; -1.144 ; clock_div_counter[12] ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.092     ; 2.050      ;
; -1.144 ; clock_div_counter[12] ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.092     ; 2.050      ;
; -1.140 ; clock_div_counter[12] ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.092     ; 2.046      ;
; -1.133 ; counter_enable        ; counter:bcd_counter|cnt_reg[1] ; clock        ; clock       ; 1.000        ; -0.491     ; 1.640      ;
; -1.124 ; clock_div_counter[4]  ; clock_div_counter[11]          ; clock        ; clock       ; 1.000        ; -0.090     ; 2.032      ;
; -1.112 ; clock_div_counter[11] ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.088     ; 2.022      ;
; -1.111 ; counter_enable        ; counter:bcd_counter|cnt_reg[2] ; clock        ; clock       ; 1.000        ; -0.491     ; 1.618      ;
; -1.103 ; clock_div_counter[5]  ; clock_div_counter[10]          ; clock        ; clock       ; 1.000        ; -0.090     ; 2.011      ;
; -1.100 ; clock_div_counter[3]  ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.008      ;
; -1.099 ; clock_div_counter[1]  ; clock_div_counter[6]           ; clock        ; clock       ; 1.000        ; -0.090     ; 2.007      ;
; -1.092 ; clock_div_counter[7]  ; clock_div_counter[10]          ; clock        ; clock       ; 1.000        ; -0.092     ; 1.998      ;
; -1.084 ; clock_div_counter[5]  ; clock_div_counter[11]          ; clock        ; clock       ; 1.000        ; -0.090     ; 1.992      ;
; -1.073 ; clock_div_counter[7]  ; clock_div_counter[11]          ; clock        ; clock       ; 1.000        ; -0.092     ; 1.979      ;
; -1.017 ; clock_div_counter[4]  ; clock_div_counter[10]          ; clock        ; clock       ; 1.000        ; -0.090     ; 1.925      ;
; -1.017 ; clock_div_counter[0]  ; clock_div_counter[6]           ; clock        ; clock       ; 1.000        ; -0.090     ; 1.925      ;
; -1.006 ; clock_div_counter[5]  ; counter_enable                 ; clock        ; clock       ; 1.000        ; 0.297      ; 2.301      ;
; -0.997 ; clock_div_counter[11] ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.090     ; 1.905      ;
; -0.997 ; clock_div_counter[11] ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.090     ; 1.905      ;
; -0.994 ; clock_div_counter[6]  ; clock_div_counter[11]          ; clock        ; clock       ; 1.000        ; -0.090     ; 1.902      ;
; -0.994 ; clock_div_counter[11] ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.090     ; 1.902      ;
; -0.991 ; clock_div_counter[0]  ; clock_div_counter[5]           ; clock        ; clock       ; 1.000        ; -0.090     ; 1.899      ;
+--------+-----------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                           ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.650 ; clock_div_counter[1]           ; clock_div_counter[1]           ; clock        ; clock       ; 0.000        ; 0.090      ; 0.926      ;
; 0.651 ; clock_div_counter[11]          ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.090      ; 0.927      ;
; 0.651 ; clock_div_counter[5]           ; clock_div_counter[5]           ; clock        ; clock       ; 0.000        ; 0.090      ; 0.927      ;
; 0.653 ; clock_div_counter[4]           ; clock_div_counter[4]           ; clock        ; clock       ; 0.000        ; 0.090      ; 0.929      ;
; 0.654 ; counter:bcd_counter|cnt_reg[1] ; counter:bcd_counter|cnt_reg[1] ; clock        ; clock       ; 0.000        ; 0.090      ; 0.930      ;
; 0.654 ; clock_div_counter[10]          ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.090      ; 0.930      ;
; 0.654 ; clock_div_counter[6]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.090      ; 0.930      ;
; 0.654 ; clock_div_counter[2]           ; clock_div_counter[2]           ; clock        ; clock       ; 0.000        ; 0.090      ; 0.930      ;
; 0.671 ; counter:bcd_counter|cnt_reg[3] ; counter:bcd_counter|cnt_reg[3] ; clock        ; clock       ; 0.000        ; 0.090      ; 0.947      ;
; 0.793 ; counter:bcd_counter|cnt_reg[2] ; counter:bcd_counter|cnt_reg[2] ; clock        ; clock       ; 0.000        ; 0.090      ; 1.069      ;
; 0.836 ; counter:bcd_counter|cnt_reg[0] ; counter:bcd_counter|cnt_reg[0] ; clock        ; clock       ; 0.000        ; 0.090      ; 1.112      ;
; 0.927 ; clock_div_counter[11]          ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.493      ; 1.606      ;
; 0.967 ; clock_div_counter[3]           ; clock_div_counter[4]           ; clock        ; clock       ; 0.000        ; 0.090      ; 1.243      ;
; 0.968 ; clock_div_counter[5]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.090      ; 1.244      ;
; 0.968 ; clock_div_counter[1]           ; clock_div_counter[2]           ; clock        ; clock       ; 0.000        ; 0.090      ; 1.244      ;
; 0.970 ; clock_div_counter[9]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.090      ; 1.246      ;
; 0.980 ; clock_div_counter[0]           ; clock_div_counter[1]           ; clock        ; clock       ; 0.000        ; 0.090      ; 1.256      ;
; 0.980 ; clock_div_counter[4]           ; clock_div_counter[5]           ; clock        ; clock       ; 0.000        ; 0.090      ; 1.256      ;
; 0.981 ; clock_div_counter[10]          ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.090      ; 1.257      ;
; 0.981 ; counter:bcd_counter|cnt_reg[3] ; counter:bcd_counter|cnt_reg[2] ; clock        ; clock       ; 0.000        ; 0.090      ; 1.257      ;
; 0.981 ; counter:bcd_counter|cnt_reg[1] ; counter:bcd_counter|cnt_reg[0] ; clock        ; clock       ; 0.000        ; 0.090      ; 1.257      ;
; 0.984 ; clock_div_counter[8]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.090      ; 1.260      ;
; 0.985 ; clock_div_counter[4]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.090      ; 1.261      ;
; 0.985 ; clock_div_counter[0]           ; clock_div_counter[2]           ; clock        ; clock       ; 0.000        ; 0.090      ; 1.261      ;
; 0.986 ; counter:bcd_counter|cnt_reg[3] ; counter:bcd_counter|cnt_reg[1] ; clock        ; clock       ; 0.000        ; 0.090      ; 1.262      ;
; 0.986 ; clock_div_counter[2]           ; clock_div_counter[4]           ; clock        ; clock       ; 0.000        ; 0.090      ; 1.262      ;
; 1.034 ; counter_enable                 ; counter:bcd_counter|cnt_reg[3] ; clock        ; clock       ; 0.000        ; -0.295     ; 0.925      ;
; 1.036 ; clock_div_counter[12]          ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.491      ; 1.713      ;
; 1.041 ; clock_div_counter[12]          ; clock_div_counter[12]          ; clock        ; clock       ; 0.000        ; 0.090      ; 1.317      ;
; 1.054 ; clock_div_counter[3]           ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.493      ; 1.733      ;
; 1.088 ; clock_div_counter[3]           ; clock_div_counter[5]           ; clock        ; clock       ; 0.000        ; 0.090      ; 1.364      ;
; 1.091 ; clock_div_counter[9]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.090      ; 1.367      ;
; 1.093 ; clock_div_counter[3]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.090      ; 1.369      ;
; 1.094 ; clock_div_counter[1]           ; clock_div_counter[4]           ; clock        ; clock       ; 0.000        ; 0.090      ; 1.370      ;
; 1.105 ; clock_div_counter[8]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.090      ; 1.381      ;
; 1.107 ; counter:bcd_counter|cnt_reg[3] ; counter:bcd_counter|cnt_reg[0] ; clock        ; clock       ; 0.000        ; 0.090      ; 1.383      ;
; 1.107 ; clock_div_counter[2]           ; clock_div_counter[5]           ; clock        ; clock       ; 0.000        ; 0.090      ; 1.383      ;
; 1.111 ; counter:bcd_counter|cnt_reg[2] ; counter:bcd_counter|cnt_reg[1] ; clock        ; clock       ; 0.000        ; 0.090      ; 1.387      ;
; 1.111 ; clock_div_counter[0]           ; clock_div_counter[4]           ; clock        ; clock       ; 0.000        ; 0.090      ; 1.387      ;
; 1.112 ; clock_div_counter[6]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.090      ; 1.388      ;
; 1.112 ; clock_div_counter[2]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.090      ; 1.388      ;
; 1.128 ; clock_div_counter[9]           ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.090      ; 1.404      ;
; 1.140 ; clock_div_counter[6]           ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.493      ; 1.819      ;
; 1.154 ; clock_div_counter[0]           ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.493      ; 1.833      ;
; 1.213 ; counter:bcd_counter|cnt_reg[2] ; counter:bcd_counter|cnt_reg[0] ; clock        ; clock       ; 0.000        ; 0.090      ; 1.489      ;
; 1.215 ; clock_div_counter[1]           ; clock_div_counter[5]           ; clock        ; clock       ; 0.000        ; 0.090      ; 1.491      ;
; 1.220 ; clock_div_counter[2]           ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.493      ; 1.899      ;
; 1.220 ; clock_div_counter[5]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.090      ; 1.496      ;
; 1.220 ; clock_div_counter[1]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.090      ; 1.496      ;
; 1.232 ; clock_div_counter[9]           ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.493      ; 1.911      ;
; 1.232 ; clock_div_counter[0]           ; clock_div_counter[5]           ; clock        ; clock       ; 0.000        ; 0.090      ; 1.508      ;
; 1.233 ; clock_div_counter[6]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.090      ; 1.509      ;
; 1.237 ; clock_div_counter[4]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.090      ; 1.513      ;
; 1.237 ; clock_div_counter[0]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.090      ; 1.513      ;
; 1.241 ; clock_div_counter[7]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.088      ; 1.515      ;
; 1.254 ; clock_div_counter[8]           ; clock_div_counter[8]           ; clock        ; clock       ; 0.000        ; 0.090      ; 1.530      ;
; 1.276 ; clock_div_counter[7]           ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.491      ; 1.953      ;
; 1.284 ; clock_div_counter[3]           ; clock_div_counter[3]           ; clock        ; clock       ; 0.000        ; 0.090      ; 1.560      ;
; 1.316 ; clock_div_counter[10]          ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.493      ; 1.995      ;
; 1.317 ; clock_div_counter[7]           ; clock_div_counter[7]           ; clock        ; clock       ; 0.000        ; 0.090      ; 1.593      ;
; 1.317 ; clock_div_counter[8]           ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.493      ; 1.996      ;
; 1.318 ; clock_div_counter[1]           ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.493      ; 1.997      ;
; 1.341 ; clock_div_counter[5]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.090      ; 1.617      ;
; 1.342 ; clock_div_counter[7]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.088      ; 1.616      ;
; 1.345 ; clock_div_counter[3]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.090      ; 1.621      ;
; 1.347 ; counter_enable                 ; counter:bcd_counter|cnt_reg[2] ; clock        ; clock       ; 0.000        ; -0.295     ; 1.238      ;
; 1.348 ; clock_div_counter[4]           ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.493      ; 2.027      ;
; 1.352 ; counter_enable                 ; counter:bcd_counter|cnt_reg[1] ; clock        ; clock       ; 0.000        ; -0.295     ; 1.243      ;
; 1.358 ; clock_div_counter[4]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.090      ; 1.634      ;
; 1.364 ; clock_div_counter[2]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.090      ; 1.640      ;
; 1.459 ; clock_div_counter[8]           ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.090      ; 1.735      ;
; 1.466 ; clock_div_counter[11]          ; clock_div_counter[12]          ; clock        ; clock       ; 0.000        ; 0.092      ; 1.744      ;
; 1.466 ; clock_div_counter[3]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.090      ; 1.742      ;
; 1.472 ; clock_div_counter[1]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.090      ; 1.748      ;
; 1.473 ; counter_enable                 ; counter:bcd_counter|cnt_reg[0] ; clock        ; clock       ; 0.000        ; -0.295     ; 1.364      ;
; 1.474 ; clock_div_counter[6]           ; clock_div_counter[7]           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.752      ;
; 1.477 ; clock_div_counter[11]          ; clock_div_counter[8]           ; clock        ; clock       ; 0.000        ; 0.090      ; 1.753      ;
; 1.480 ; clock_div_counter[11]          ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.090      ; 1.756      ;
; 1.480 ; clock_div_counter[11]          ; clock_div_counter[3]           ; clock        ; clock       ; 0.000        ; 0.090      ; 1.756      ;
; 1.483 ; clock_div_counter[10]          ; clock_div_counter[12]          ; clock        ; clock       ; 0.000        ; 0.092      ; 1.761      ;
; 1.485 ; clock_div_counter[2]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.090      ; 1.761      ;
; 1.489 ; clock_div_counter[0]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.090      ; 1.765      ;
; 1.493 ; clock_div_counter[5]           ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.493      ; 2.172      ;
; 1.576 ; clock_div_counter[11]          ; clock_div_counter[7]           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.854      ;
; 1.582 ; clock_div_counter[5]           ; clock_div_counter[7]           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.860      ;
; 1.587 ; clock_div_counter[6]           ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.090      ; 1.863      ;
; 1.588 ; clock_div_counter[6]           ; clock_div_counter[8]           ; clock        ; clock       ; 0.000        ; 0.090      ; 1.864      ;
; 1.588 ; clock_div_counter[12]          ; clock_div_counter[8]           ; clock        ; clock       ; 0.000        ; 0.088      ; 1.862      ;
; 1.591 ; clock_div_counter[12]          ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.088      ; 1.865      ;
; 1.591 ; clock_div_counter[12]          ; clock_div_counter[3]           ; clock        ; clock       ; 0.000        ; 0.088      ; 1.865      ;
; 1.593 ; clock_div_counter[9]           ; clock_div_counter[12]          ; clock        ; clock       ; 0.000        ; 0.092      ; 1.871      ;
; 1.593 ; clock_div_counter[1]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.090      ; 1.869      ;
; 1.599 ; clock_div_counter[4]           ; clock_div_counter[7]           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.877      ;
; 1.602 ; clock_div_counter[2]           ; clock_div_counter[3]           ; clock        ; clock       ; 0.000        ; 0.090      ; 1.878      ;
; 1.606 ; clock_div_counter[3]           ; clock_div_counter[8]           ; clock        ; clock       ; 0.000        ; 0.090      ; 1.882      ;
; 1.607 ; clock_div_counter[8]           ; clock_div_counter[12]          ; clock        ; clock       ; 0.000        ; 0.092      ; 1.885      ;
; 1.609 ; clock_div_counter[3]           ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.090      ; 1.885      ;
; 1.610 ; clock_div_counter[0]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.090      ; 1.886      ;
; 1.679 ; clock_div_counter[12]          ; clock_div_counter[7]           ; clock        ; clock       ; 0.000        ; 0.090      ; 1.955      ;
; 1.691 ; clock_div_counter[7]           ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.088      ; 1.965      ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 353.98 MHz ; 250.0 MHz       ; clock      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -1.825 ; -19.381           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.592 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -30.000                         ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                   ;
+--------+-----------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -1.825 ; clock_div_counter[5]  ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.742      ;
; -1.710 ; clock_div_counter[1]  ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.079     ; 2.630      ;
; -1.694 ; clock_div_counter[4]  ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.611      ;
; -1.666 ; clock_div_counter[8]  ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.583      ;
; -1.665 ; clock_div_counter[1]  ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.582      ;
; -1.663 ; clock_div_counter[10] ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.580      ;
; -1.640 ; clock_div_counter[0]  ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.079     ; 2.560      ;
; -1.629 ; clock_div_counter[7]  ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.084     ; 2.544      ;
; -1.608 ; clock_div_counter[9]  ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.525      ;
; -1.600 ; clock_div_counter[3]  ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.079     ; 2.520      ;
; -1.594 ; clock_div_counter[1]  ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.511      ;
; -1.569 ; clock_div_counter[2]  ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.486      ;
; -1.524 ; clock_div_counter[0]  ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.441      ;
; -1.524 ; clock_div_counter[0]  ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.441      ;
; -1.521 ; clock_div_counter[2]  ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.079     ; 2.441      ;
; -1.485 ; clock_div_counter[5]  ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.079     ; 2.405      ;
; -1.484 ; clock_div_counter[6]  ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.401      ;
; -1.484 ; clock_div_counter[3]  ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.401      ;
; -1.479 ; clock_div_counter[0]  ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.396      ;
; -1.475 ; clock_div_counter[7]  ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.081     ; 2.393      ;
; -1.458 ; clock_div_counter[12] ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.084     ; 2.373      ;
; -1.425 ; clock_div_counter[5]  ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.079     ; 2.345      ;
; -1.424 ; clock_div_counter[3]  ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.341      ;
; -1.422 ; clock_div_counter[1]  ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.339      ;
; -1.419 ; clock_div_counter[0]  ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.079     ; 2.339      ;
; -1.409 ; clock_div_counter[4]  ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.079     ; 2.329      ;
; -1.405 ; clock_div_counter[2]  ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.322      ;
; -1.369 ; clock_div_counter[5]  ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.286      ;
; -1.367 ; clock_div_counter[2]  ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.284      ;
; -1.359 ; clock_div_counter[7]  ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.084     ; 2.274      ;
; -1.332 ; clock_div_counter[5]  ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.249      ;
; -1.332 ; clock_div_counter[5]  ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.249      ;
; -1.326 ; clock_div_counter[1]  ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.079     ; 2.246      ;
; -1.312 ; clock_div_counter[3]  ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.229      ;
; -1.307 ; clock_div_counter[2]  ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.079     ; 2.227      ;
; -1.294 ; clock_div_counter[0]  ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.211      ;
; -1.293 ; clock_div_counter[4]  ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.210      ;
; -1.291 ; clock_div_counter[11] ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.208      ;
; -1.290 ; clock_div_counter[6]  ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.079     ; 2.210      ;
; -1.279 ; clock_div_counter[4]  ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.079     ; 2.199      ;
; -1.266 ; clock_div_counter[8]  ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.079     ; 2.186      ;
; -1.265 ; clock_div_counter[8]  ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.079     ; 2.185      ;
; -1.255 ; clock_div_counter[9]  ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.079     ; 2.175      ;
; -1.248 ; clock_div_counter[4]  ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.165      ;
; -1.248 ; clock_div_counter[10] ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.079     ; 2.168      ;
; -1.248 ; clock_div_counter[10] ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.079     ; 2.168      ;
; -1.216 ; clock_div_counter[3]  ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.079     ; 2.136      ;
; -1.215 ; clock_div_counter[7]  ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.081     ; 2.133      ;
; -1.201 ; clock_div_counter[1]  ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.118      ;
; -1.193 ; clock_div_counter[9]  ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.079     ; 2.113      ;
; -1.187 ; clock_div_counter[7]  ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.084     ; 2.102      ;
; -1.182 ; clock_div_counter[2]  ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.099      ;
; -1.174 ; clock_div_counter[6]  ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.091      ;
; -1.173 ; clock_div_counter[8]  ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.090      ;
; -1.173 ; clock_div_counter[8]  ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.090      ;
; -1.170 ; clock_div_counter[8]  ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.087      ;
; -1.163 ; clock_div_counter[4]  ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.080      ;
; -1.141 ; clock_div_counter[10] ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.058      ;
; -1.141 ; clock_div_counter[10] ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.058      ;
; -1.140 ; clock_div_counter[0]  ; clock_div_counter[11]          ; clock        ; clock       ; 1.000        ; -0.082     ; 2.057      ;
; -1.138 ; clock_div_counter[10] ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.055      ;
; -1.135 ; clock_div_counter[6]  ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.052      ;
; -1.130 ; clock_div_counter[11] ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.079     ; 2.050      ;
; -1.122 ; clock_div_counter[7]  ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.084     ; 2.037      ;
; -1.121 ; clock_div_counter[6]  ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.079     ; 2.041      ;
; -1.107 ; clock_div_counter[1]  ; clock_div_counter[10]          ; clock        ; clock       ; 1.000        ; -0.082     ; 2.024      ;
; -1.085 ; clock_div_counter[9]  ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.002      ;
; -1.085 ; clock_div_counter[9]  ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.082     ; 2.002      ;
; -1.082 ; clock_div_counter[9]  ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.082     ; 1.999      ;
; -1.078 ; clock_div_counter[1]  ; clock_div_counter[11]          ; clock        ; clock       ; 1.000        ; -0.082     ; 1.995      ;
; -1.043 ; clock_div_counter[12] ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.081     ; 1.961      ;
; -1.043 ; clock_div_counter[12] ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.081     ; 1.961      ;
; -1.037 ; clock_div_counter[0]  ; clock_div_counter[10]          ; clock        ; clock       ; 1.000        ; -0.082     ; 1.954      ;
; -1.029 ; counter_enable        ; counter:bcd_counter|cnt_reg[0] ; clock        ; clock       ; 1.000        ; -0.449     ; 1.579      ;
; -1.028 ; clock_div_counter[6]  ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.082     ; 1.945      ;
; -1.028 ; clock_div_counter[2]  ; clock_div_counter[11]          ; clock        ; clock       ; 1.000        ; -0.082     ; 1.945      ;
; -0.997 ; clock_div_counter[3]  ; clock_div_counter[10]          ; clock        ; clock       ; 1.000        ; -0.082     ; 1.914      ;
; -0.968 ; clock_div_counter[3]  ; clock_div_counter[11]          ; clock        ; clock       ; 1.000        ; -0.082     ; 1.885      ;
; -0.923 ; clock_div_counter[12] ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.084     ; 1.838      ;
; -0.923 ; clock_div_counter[12] ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.084     ; 1.838      ;
; -0.920 ; counter_enable        ; counter:bcd_counter|cnt_reg[1] ; clock        ; clock       ; 1.000        ; -0.449     ; 1.470      ;
; -0.919 ; clock_div_counter[12] ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.084     ; 1.834      ;
; -0.918 ; clock_div_counter[3]  ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.082     ; 1.835      ;
; -0.918 ; clock_div_counter[2]  ; clock_div_counter[10]          ; clock        ; clock       ; 1.000        ; -0.082     ; 1.835      ;
; -0.913 ; counter_enable        ; counter:bcd_counter|cnt_reg[2] ; clock        ; clock       ; 1.000        ; -0.449     ; 1.463      ;
; -0.913 ; clock_div_counter[11] ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.079     ; 1.833      ;
; -0.909 ; clock_div_counter[4]  ; clock_div_counter[11]          ; clock        ; clock       ; 1.000        ; -0.082     ; 1.826      ;
; -0.882 ; clock_div_counter[5]  ; clock_div_counter[10]          ; clock        ; clock       ; 1.000        ; -0.082     ; 1.799      ;
; -0.875 ; clock_div_counter[1]  ; clock_div_counter[6]           ; clock        ; clock       ; 1.000        ; -0.082     ; 1.792      ;
; -0.872 ; clock_div_counter[7]  ; clock_div_counter[10]          ; clock        ; clock       ; 1.000        ; -0.084     ; 1.787      ;
; -0.853 ; clock_div_counter[5]  ; clock_div_counter[11]          ; clock        ; clock       ; 1.000        ; -0.082     ; 1.770      ;
; -0.843 ; clock_div_counter[7]  ; clock_div_counter[11]          ; clock        ; clock       ; 1.000        ; -0.084     ; 1.758      ;
; -0.820 ; clock_div_counter[11] ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.082     ; 1.737      ;
; -0.820 ; clock_div_counter[11] ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.082     ; 1.737      ;
; -0.819 ; clock_div_counter[5]  ; counter_enable                 ; clock        ; clock       ; 1.000        ; 0.274      ; 2.092      ;
; -0.817 ; clock_div_counter[11] ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.082     ; 1.734      ;
; -0.806 ; clock_div_counter[4]  ; clock_div_counter[10]          ; clock        ; clock       ; 1.000        ; -0.082     ; 1.723      ;
; -0.805 ; clock_div_counter[0]  ; clock_div_counter[6]           ; clock        ; clock       ; 1.000        ; -0.082     ; 1.722      ;
; -0.796 ; clock_div_counter[6]  ; clock_div_counter[11]          ; clock        ; clock       ; 1.000        ; -0.082     ; 1.713      ;
; -0.792 ; clock_div_counter[0]  ; clock_div_counter[5]           ; clock        ; clock       ; 1.000        ; -0.082     ; 1.709      ;
+--------+-----------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                            ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.592 ; clock_div_counter[1]           ; clock_div_counter[1]           ; clock        ; clock       ; 0.000        ; 0.082      ; 0.845      ;
; 0.593 ; clock_div_counter[11]          ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.082      ; 0.846      ;
; 0.594 ; clock_div_counter[4]           ; clock_div_counter[4]           ; clock        ; clock       ; 0.000        ; 0.082      ; 0.847      ;
; 0.596 ; counter:bcd_counter|cnt_reg[1] ; counter:bcd_counter|cnt_reg[1] ; clock        ; clock       ; 0.000        ; 0.081      ; 0.848      ;
; 0.596 ; clock_div_counter[5]           ; clock_div_counter[5]           ; clock        ; clock       ; 0.000        ; 0.082      ; 0.849      ;
; 0.597 ; clock_div_counter[10]          ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.082      ; 0.850      ;
; 0.597 ; clock_div_counter[2]           ; clock_div_counter[2]           ; clock        ; clock       ; 0.000        ; 0.082      ; 0.850      ;
; 0.598 ; clock_div_counter[6]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.082      ; 0.851      ;
; 0.615 ; counter:bcd_counter|cnt_reg[3] ; counter:bcd_counter|cnt_reg[3] ; clock        ; clock       ; 0.000        ; 0.081      ; 0.867      ;
; 0.735 ; counter:bcd_counter|cnt_reg[2] ; counter:bcd_counter|cnt_reg[2] ; clock        ; clock       ; 0.000        ; 0.081      ; 0.987      ;
; 0.751 ; counter:bcd_counter|cnt_reg[0] ; counter:bcd_counter|cnt_reg[0] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.003      ;
; 0.838 ; clock_div_counter[11]          ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.452      ; 1.461      ;
; 0.878 ; clock_div_counter[1]           ; clock_div_counter[2]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.131      ;
; 0.882 ; clock_div_counter[3]           ; clock_div_counter[4]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.135      ;
; 0.882 ; clock_div_counter[0]           ; clock_div_counter[1]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.135      ;
; 0.882 ; clock_div_counter[4]           ; clock_div_counter[5]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.135      ;
; 0.883 ; clock_div_counter[5]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.136      ;
; 0.883 ; counter:bcd_counter|cnt_reg[3] ; counter:bcd_counter|cnt_reg[2] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.135      ;
; 0.884 ; clock_div_counter[9]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.137      ;
; 0.884 ; counter:bcd_counter|cnt_reg[1] ; counter:bcd_counter|cnt_reg[0] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.136      ;
; 0.885 ; clock_div_counter[10]          ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.138      ;
; 0.892 ; clock_div_counter[8]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.145      ;
; 0.893 ; clock_div_counter[0]           ; clock_div_counter[2]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.146      ;
; 0.893 ; clock_div_counter[4]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.146      ;
; 0.894 ; counter:bcd_counter|cnt_reg[3] ; counter:bcd_counter|cnt_reg[1] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.146      ;
; 0.896 ; clock_div_counter[2]           ; clock_div_counter[4]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.149      ;
; 0.941 ; clock_div_counter[12]          ; clock_div_counter[12]          ; clock        ; clock       ; 0.000        ; 0.081      ; 1.193      ;
; 0.948 ; clock_div_counter[12]          ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.449      ; 1.568      ;
; 0.950 ; counter_enable                 ; counter:bcd_counter|cnt_reg[3] ; clock        ; clock       ; 0.000        ; -0.272     ; 0.849      ;
; 0.966 ; clock_div_counter[3]           ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.452      ; 1.589      ;
; 0.981 ; clock_div_counter[3]           ; clock_div_counter[5]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.234      ;
; 0.983 ; clock_div_counter[9]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.236      ;
; 0.988 ; clock_div_counter[1]           ; clock_div_counter[4]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.241      ;
; 0.991 ; clock_div_counter[8]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.244      ;
; 0.992 ; clock_div_counter[3]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.245      ;
; 0.993 ; counter:bcd_counter|cnt_reg[3] ; counter:bcd_counter|cnt_reg[0] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.245      ;
; 0.995 ; clock_div_counter[2]           ; clock_div_counter[5]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.248      ;
; 1.003 ; clock_div_counter[0]           ; clock_div_counter[4]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.256      ;
; 1.006 ; clock_div_counter[2]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.259      ;
; 1.007 ; clock_div_counter[6]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.260      ;
; 1.021 ; counter:bcd_counter|cnt_reg[2] ; counter:bcd_counter|cnt_reg[1] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.273      ;
; 1.025 ; clock_div_counter[6]           ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.452      ; 1.648      ;
; 1.034 ; clock_div_counter[9]           ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.287      ;
; 1.041 ; clock_div_counter[0]           ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.452      ; 1.664      ;
; 1.080 ; counter:bcd_counter|cnt_reg[2] ; counter:bcd_counter|cnt_reg[0] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.332      ;
; 1.085 ; clock_div_counter[1]           ; clock_div_counter[5]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.338      ;
; 1.098 ; clock_div_counter[1]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.351      ;
; 1.102 ; clock_div_counter[0]           ; clock_div_counter[5]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.355      ;
; 1.103 ; clock_div_counter[5]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.356      ;
; 1.106 ; clock_div_counter[6]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.359      ;
; 1.107 ; clock_div_counter[2]           ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.452      ; 1.730      ;
; 1.113 ; clock_div_counter[0]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.366      ;
; 1.113 ; clock_div_counter[4]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.366      ;
; 1.141 ; clock_div_counter[7]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.079      ; 1.391      ;
; 1.143 ; clock_div_counter[8]           ; clock_div_counter[8]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.396      ;
; 1.143 ; clock_div_counter[9]           ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.452      ; 1.766      ;
; 1.166 ; clock_div_counter[7]           ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.449      ; 1.786      ;
; 1.175 ; clock_div_counter[3]           ; clock_div_counter[3]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.428      ;
; 1.176 ; clock_div_counter[7]           ; clock_div_counter[7]           ; clock        ; clock       ; 0.000        ; 0.081      ; 1.428      ;
; 1.196 ; clock_div_counter[7]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.079      ; 1.446      ;
; 1.197 ; clock_div_counter[10]          ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.452      ; 1.820      ;
; 1.197 ; clock_div_counter[1]           ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.452      ; 1.820      ;
; 1.200 ; clock_div_counter[8]           ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.452      ; 1.823      ;
; 1.202 ; clock_div_counter[5]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.455      ;
; 1.212 ; clock_div_counter[3]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.465      ;
; 1.212 ; clock_div_counter[4]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.465      ;
; 1.216 ; clock_div_counter[4]           ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.452      ; 1.839      ;
; 1.223 ; counter_enable                 ; counter:bcd_counter|cnt_reg[2] ; clock        ; clock       ; 0.000        ; -0.272     ; 1.122      ;
; 1.226 ; clock_div_counter[2]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.479      ;
; 1.234 ; counter_enable                 ; counter:bcd_counter|cnt_reg[1] ; clock        ; clock       ; 0.000        ; -0.272     ; 1.133      ;
; 1.311 ; clock_div_counter[11]          ; clock_div_counter[12]          ; clock        ; clock       ; 0.000        ; 0.084      ; 1.566      ;
; 1.311 ; clock_div_counter[3]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.564      ;
; 1.318 ; clock_div_counter[1]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.571      ;
; 1.321 ; clock_div_counter[6]           ; clock_div_counter[7]           ; clock        ; clock       ; 0.000        ; 0.084      ; 1.576      ;
; 1.323 ; clock_div_counter[8]           ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.576      ;
; 1.325 ; clock_div_counter[2]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.578      ;
; 1.328 ; clock_div_counter[10]          ; clock_div_counter[12]          ; clock        ; clock       ; 0.000        ; 0.084      ; 1.583      ;
; 1.333 ; counter_enable                 ; counter:bcd_counter|cnt_reg[0] ; clock        ; clock       ; 0.000        ; -0.272     ; 1.232      ;
; 1.333 ; clock_div_counter[0]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.586      ;
; 1.342 ; clock_div_counter[11]          ; clock_div_counter[8]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.595      ;
; 1.346 ; clock_div_counter[11]          ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.599      ;
; 1.346 ; clock_div_counter[11]          ; clock_div_counter[3]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.599      ;
; 1.354 ; clock_div_counter[5]           ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.452      ; 1.977      ;
; 1.415 ; clock_div_counter[1]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.668      ;
; 1.417 ; clock_div_counter[5]           ; clock_div_counter[7]           ; clock        ; clock       ; 0.000        ; 0.084      ; 1.672      ;
; 1.426 ; clock_div_counter[9]           ; clock_div_counter[12]          ; clock        ; clock       ; 0.000        ; 0.084      ; 1.681      ;
; 1.427 ; clock_div_counter[4]           ; clock_div_counter[7]           ; clock        ; clock       ; 0.000        ; 0.084      ; 1.682      ;
; 1.431 ; clock_div_counter[11]          ; clock_div_counter[7]           ; clock        ; clock       ; 0.000        ; 0.084      ; 1.686      ;
; 1.432 ; clock_div_counter[0]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.685      ;
; 1.434 ; clock_div_counter[8]           ; clock_div_counter[12]          ; clock        ; clock       ; 0.000        ; 0.084      ; 1.689      ;
; 1.438 ; clock_div_counter[6]           ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.691      ;
; 1.442 ; clock_div_counter[2]           ; clock_div_counter[3]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.695      ;
; 1.447 ; clock_div_counter[6]           ; clock_div_counter[8]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.700      ;
; 1.459 ; clock_div_counter[12]          ; clock_div_counter[8]           ; clock        ; clock       ; 0.000        ; 0.079      ; 1.709      ;
; 1.462 ; clock_div_counter[12]          ; clock_div_counter[3]           ; clock        ; clock       ; 0.000        ; 0.079      ; 1.712      ;
; 1.463 ; clock_div_counter[12]          ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.079      ; 1.713      ;
; 1.470 ; clock_div_counter[3]           ; clock_div_counter[8]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.723      ;
; 1.474 ; clock_div_counter[3]           ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.727      ;
; 1.523 ; clock_div_counter[7]           ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.079      ; 1.773      ;
; 1.526 ; clock_div_counter[3]           ; clock_div_counter[7]           ; clock        ; clock       ; 0.000        ; 0.084      ; 1.781      ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -0.483 ; -2.726            ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.296 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -21.267                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                            ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -0.483 ; clock_div_counter[5]           ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.422      ;
; -0.476 ; clock_div_counter[1]           ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.046     ; 1.417      ;
; -0.433 ; clock_div_counter[1]           ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.372      ;
; -0.432 ; clock_div_counter[0]           ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.046     ; 1.373      ;
; -0.412 ; clock_div_counter[3]           ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.046     ; 1.353      ;
; -0.406 ; clock_div_counter[8]           ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.345      ;
; -0.389 ; clock_div_counter[0]           ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.328      ;
; -0.387 ; clock_div_counter[4]           ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.326      ;
; -0.384 ; clock_div_counter[7]           ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.050     ; 1.321      ;
; -0.382 ; clock_div_counter[9]           ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.321      ;
; -0.379 ; clock_div_counter[1]           ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.318      ;
; -0.378 ; clock_div_counter[10]          ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.317      ;
; -0.369 ; clock_div_counter[3]           ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.308      ;
; -0.368 ; clock_div_counter[0]           ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.307      ;
; -0.364 ; clock_div_counter[2]           ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.046     ; 1.305      ;
; -0.346 ; clock_div_counter[1]           ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.285      ;
; -0.343 ; clock_div_counter[5]           ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.046     ; 1.284      ;
; -0.342 ; clock_div_counter[0]           ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.281      ;
; -0.340 ; clock_div_counter[7]           ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.048     ; 1.279      ;
; -0.321 ; clock_div_counter[2]           ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.260      ;
; -0.318 ; clock_div_counter[2]           ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.257      ;
; -0.306 ; clock_div_counter[6]           ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.245      ;
; -0.300 ; clock_div_counter[5]           ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.239      ;
; -0.297 ; clock_div_counter[7]           ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.050     ; 1.234      ;
; -0.295 ; clock_div_counter[4]           ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.046     ; 1.236      ;
; -0.293 ; clock_div_counter[5]           ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.046     ; 1.234      ;
; -0.289 ; clock_div_counter[12]          ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.050     ; 1.226      ;
; -0.289 ; clock_div_counter[1]           ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.046     ; 1.230      ;
; -0.285 ; clock_div_counter[0]           ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.046     ; 1.226      ;
; -0.282 ; clock_div_counter[3]           ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.221      ;
; -0.273 ; clock_div_counter[2]           ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.212      ;
; -0.270 ; clock_div_counter[3]           ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.209      ;
; -0.252 ; clock_div_counter[4]           ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.191      ;
; -0.241 ; clock_div_counter[8]           ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.046     ; 1.182      ;
; -0.241 ; clock_div_counter[8]           ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.046     ; 1.182      ;
; -0.233 ; clock_div_counter[5]           ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.172      ;
; -0.232 ; clock_div_counter[5]           ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.171      ;
; -0.228 ; clock_div_counter[6]           ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.046     ; 1.169      ;
; -0.225 ; clock_div_counter[3]           ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.046     ; 1.166      ;
; -0.219 ; clock_div_counter[7]           ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.158      ;
; -0.217 ; clock_div_counter[9]           ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.046     ; 1.158      ;
; -0.217 ; clock_div_counter[9]           ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.046     ; 1.158      ;
; -0.216 ; clock_div_counter[2]           ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.046     ; 1.157      ;
; -0.214 ; clock_div_counter[1]           ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.153      ;
; -0.210 ; clock_div_counter[7]           ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.050     ; 1.147      ;
; -0.210 ; clock_div_counter[0]           ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.149      ;
; -0.205 ; clock_div_counter[4]           ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.144      ;
; -0.200 ; clock_div_counter[11]          ; clock_div_counter[0]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.139      ;
; -0.197 ; clock_div_counter[4]           ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.046     ; 1.138      ;
; -0.189 ; clock_div_counter[10]          ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.046     ; 1.130      ;
; -0.188 ; clock_div_counter[10]          ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.046     ; 1.129      ;
; -0.185 ; clock_div_counter[6]           ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.124      ;
; -0.174 ; clock_div_counter[8]           ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.113      ;
; -0.174 ; clock_div_counter[8]           ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.113      ;
; -0.170 ; clock_div_counter[8]           ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.109      ;
; -0.167 ; clock_div_counter[1]           ; clock_div_counter[11]          ; clock        ; clock       ; 1.000        ; -0.048     ; 1.106      ;
; -0.163 ; clock_div_counter[1]           ; clock_div_counter[10]          ; clock        ; clock       ; 1.000        ; -0.048     ; 1.102      ;
; -0.163 ; clock_div_counter[0]           ; clock_div_counter[11]          ; clock        ; clock       ; 1.000        ; -0.048     ; 1.102      ;
; -0.152 ; clock_div_counter[7]           ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.050     ; 1.089      ;
; -0.150 ; clock_div_counter[9]           ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.089      ;
; -0.150 ; clock_div_counter[9]           ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.089      ;
; -0.146 ; clock_div_counter[9]           ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.085      ;
; -0.141 ; clock_div_counter[2]           ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.080      ;
; -0.137 ; clock_div_counter[11]          ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.046     ; 1.078      ;
; -0.137 ; clock_div_counter[6]           ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.076      ;
; -0.136 ; clock_div_counter[4]           ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.075      ;
; -0.128 ; clock_div_counter[10]          ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.067      ;
; -0.127 ; clock_div_counter[10]          ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.066      ;
; -0.124 ; clock_div_counter[10]          ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.063      ;
; -0.124 ; clock_div_counter[12]          ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.048     ; 1.063      ;
; -0.124 ; clock_div_counter[12]          ; clock_div_counter[12]          ; clock        ; clock       ; 1.000        ; -0.048     ; 1.063      ;
; -0.119 ; clock_div_counter[0]           ; clock_div_counter[10]          ; clock        ; clock       ; 1.000        ; -0.048     ; 1.058      ;
; -0.116 ; clock_div_counter[6]           ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.046     ; 1.057      ;
; -0.103 ; clock_div_counter[3]           ; clock_div_counter[11]          ; clock        ; clock       ; 1.000        ; -0.048     ; 1.042      ;
; -0.099 ; clock_div_counter[3]           ; clock_div_counter[10]          ; clock        ; clock       ; 1.000        ; -0.048     ; 1.038      ;
; -0.094 ; clock_div_counter[2]           ; clock_div_counter[11]          ; clock        ; clock       ; 1.000        ; -0.048     ; 1.033      ;
; -0.072 ; counter_enable                 ; counter:bcd_counter|cnt_reg[0] ; clock        ; clock       ; 1.000        ; -0.239     ; 0.820      ;
; -0.057 ; clock_div_counter[12]          ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.050     ; 0.994      ;
; -0.057 ; clock_div_counter[12]          ; clock_div_counter[9]           ; clock        ; clock       ; 1.000        ; -0.050     ; 0.994      ;
; -0.055 ; clock_div_counter[6]           ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.048     ; 0.994      ;
; -0.053 ; clock_div_counter[12]          ; clock_div_counter[8]           ; clock        ; clock       ; 1.000        ; -0.050     ; 0.990      ;
; -0.051 ; clock_div_counter[2]           ; clock_div_counter[10]          ; clock        ; clock       ; 1.000        ; -0.048     ; 0.990      ;
; -0.038 ; clock_div_counter[3]           ; clock_div_counter[3]           ; clock        ; clock       ; 1.000        ; -0.048     ; 0.977      ;
; -0.034 ; clock_div_counter[5]           ; clock_div_counter[11]          ; clock        ; clock       ; 1.000        ; -0.048     ; 0.973      ;
; -0.031 ; clock_div_counter[7]           ; clock_div_counter[11]          ; clock        ; clock       ; 1.000        ; -0.050     ; 0.968      ;
; -0.030 ; counter_enable                 ; counter:bcd_counter|cnt_reg[1] ; clock        ; clock       ; 1.000        ; -0.239     ; 0.778      ;
; -0.030 ; clock_div_counter[5]           ; clock_div_counter[10]          ; clock        ; clock       ; 1.000        ; -0.048     ; 0.969      ;
; -0.027 ; clock_div_counter[1]           ; clock_div_counter[6]           ; clock        ; clock       ; 1.000        ; -0.048     ; 0.966      ;
; -0.027 ; clock_div_counter[7]           ; clock_div_counter[10]          ; clock        ; clock       ; 1.000        ; -0.050     ; 0.964      ;
; -0.026 ; clock_div_counter[4]           ; clock_div_counter[11]          ; clock        ; clock       ; 1.000        ; -0.048     ; 0.965      ;
; -0.010 ; clock_div_counter[11]          ; clock_div_counter[7]           ; clock        ; clock       ; 1.000        ; -0.046     ; 0.951      ;
; -0.004 ; counter_enable                 ; counter:bcd_counter|cnt_reg[2] ; clock        ; clock       ; 1.000        ; -0.239     ; 0.752      ;
; 0.017  ; clock_div_counter[0]           ; clock_div_counter[6]           ; clock        ; clock       ; 1.000        ; -0.048     ; 0.922      ;
; 0.018  ; clock_div_counter[4]           ; clock_div_counter[10]          ; clock        ; clock       ; 1.000        ; -0.048     ; 0.921      ;
; 0.033  ; clock_div_counter[5]           ; counter_enable                 ; clock        ; clock       ; 1.000        ; 0.138      ; 1.092      ;
; 0.037  ; clock_div_counter[1]           ; clock_div_counter[5]           ; clock        ; clock       ; 1.000        ; -0.048     ; 0.902      ;
; 0.037  ; counter:bcd_counter|cnt_reg[2] ; counter:bcd_counter|cnt_reg[0] ; clock        ; clock       ; 1.000        ; -0.048     ; 0.902      ;
; 0.037  ; clock_div_counter[3]           ; clock_div_counter[6]           ; clock        ; clock       ; 1.000        ; -0.048     ; 0.902      ;
; 0.041  ; clock_div_counter[1]           ; clock_div_counter[4]           ; clock        ; clock       ; 1.000        ; -0.048     ; 0.898      ;
; 0.041  ; counter:bcd_counter|cnt_reg[2] ; counter:bcd_counter|cnt_reg[1] ; clock        ; clock       ; 1.000        ; -0.048     ; 0.898      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                            ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.296 ; clock_div_counter[1]           ; clock_div_counter[1]           ; clock        ; clock       ; 0.000        ; 0.048      ; 0.428      ;
; 0.297 ; clock_div_counter[11]          ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; clock_div_counter[5]           ; clock_div_counter[5]           ; clock        ; clock       ; 0.000        ; 0.048      ; 0.429      ;
; 0.298 ; counter:bcd_counter|cnt_reg[1] ; counter:bcd_counter|cnt_reg[1] ; clock        ; clock       ; 0.000        ; 0.048      ; 0.430      ;
; 0.298 ; clock_div_counter[10]          ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.048      ; 0.430      ;
; 0.298 ; clock_div_counter[6]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.048      ; 0.430      ;
; 0.298 ; clock_div_counter[4]           ; clock_div_counter[4]           ; clock        ; clock       ; 0.000        ; 0.048      ; 0.430      ;
; 0.298 ; clock_div_counter[2]           ; clock_div_counter[2]           ; clock        ; clock       ; 0.000        ; 0.048      ; 0.430      ;
; 0.304 ; counter:bcd_counter|cnt_reg[3] ; counter:bcd_counter|cnt_reg[3] ; clock        ; clock       ; 0.000        ; 0.048      ; 0.436      ;
; 0.356 ; counter:bcd_counter|cnt_reg[2] ; counter:bcd_counter|cnt_reg[2] ; clock        ; clock       ; 0.000        ; 0.048      ; 0.488      ;
; 0.365 ; counter:bcd_counter|cnt_reg[0] ; counter:bcd_counter|cnt_reg[0] ; clock        ; clock       ; 0.000        ; 0.048      ; 0.497      ;
; 0.437 ; clock_div_counter[11]          ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.241      ; 0.762      ;
; 0.445 ; clock_div_counter[1]           ; clock_div_counter[2]           ; clock        ; clock       ; 0.000        ; 0.048      ; 0.577      ;
; 0.446 ; clock_div_counter[5]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.048      ; 0.578      ;
; 0.446 ; clock_div_counter[3]           ; clock_div_counter[4]           ; clock        ; clock       ; 0.000        ; 0.048      ; 0.578      ;
; 0.449 ; clock_div_counter[9]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.048      ; 0.581      ;
; 0.456 ; clock_div_counter[0]           ; clock_div_counter[1]           ; clock        ; clock       ; 0.000        ; 0.048      ; 0.588      ;
; 0.456 ; clock_div_counter[10]          ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.048      ; 0.588      ;
; 0.456 ; clock_div_counter[4]           ; clock_div_counter[5]           ; clock        ; clock       ; 0.000        ; 0.048      ; 0.588      ;
; 0.456 ; counter:bcd_counter|cnt_reg[3] ; counter:bcd_counter|cnt_reg[2] ; clock        ; clock       ; 0.000        ; 0.048      ; 0.588      ;
; 0.456 ; counter:bcd_counter|cnt_reg[1] ; counter:bcd_counter|cnt_reg[0] ; clock        ; clock       ; 0.000        ; 0.048      ; 0.588      ;
; 0.457 ; clock_div_counter[3]           ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.241      ; 0.782      ;
; 0.459 ; counter:bcd_counter|cnt_reg[3] ; counter:bcd_counter|cnt_reg[1] ; clock        ; clock       ; 0.000        ; 0.048      ; 0.591      ;
; 0.459 ; clock_div_counter[0]           ; clock_div_counter[2]           ; clock        ; clock       ; 0.000        ; 0.048      ; 0.591      ;
; 0.459 ; clock_div_counter[4]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.048      ; 0.591      ;
; 0.459 ; clock_div_counter[2]           ; clock_div_counter[4]           ; clock        ; clock       ; 0.000        ; 0.048      ; 0.591      ;
; 0.459 ; clock_div_counter[8]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.048      ; 0.591      ;
; 0.463 ; clock_div_counter[12]          ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.239      ; 0.786      ;
; 0.467 ; clock_div_counter[12]          ; clock_div_counter[12]          ; clock        ; clock       ; 0.000        ; 0.048      ; 0.599      ;
; 0.479 ; counter_enable                 ; counter:bcd_counter|cnt_reg[3] ; clock        ; clock       ; 0.000        ; -0.136     ; 0.427      ;
; 0.505 ; counter:bcd_counter|cnt_reg[2] ; counter:bcd_counter|cnt_reg[1] ; clock        ; clock       ; 0.000        ; 0.048      ; 0.637      ;
; 0.509 ; clock_div_counter[3]           ; clock_div_counter[5]           ; clock        ; clock       ; 0.000        ; 0.048      ; 0.641      ;
; 0.511 ; clock_div_counter[1]           ; clock_div_counter[4]           ; clock        ; clock       ; 0.000        ; 0.048      ; 0.643      ;
; 0.512 ; clock_div_counter[9]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.048      ; 0.644      ;
; 0.512 ; clock_div_counter[3]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.048      ; 0.644      ;
; 0.516 ; clock_div_counter[9]           ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.048      ; 0.648      ;
; 0.522 ; counter:bcd_counter|cnt_reg[3] ; counter:bcd_counter|cnt_reg[0] ; clock        ; clock       ; 0.000        ; 0.048      ; 0.654      ;
; 0.522 ; clock_div_counter[2]           ; clock_div_counter[5]           ; clock        ; clock       ; 0.000        ; 0.048      ; 0.654      ;
; 0.522 ; clock_div_counter[8]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.048      ; 0.654      ;
; 0.525 ; clock_div_counter[6]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.048      ; 0.657      ;
; 0.525 ; clock_div_counter[0]           ; clock_div_counter[4]           ; clock        ; clock       ; 0.000        ; 0.048      ; 0.657      ;
; 0.525 ; clock_div_counter[2]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.048      ; 0.657      ;
; 0.526 ; clock_div_counter[0]           ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.241      ; 0.851      ;
; 0.541 ; clock_div_counter[9]           ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.241      ; 0.866      ;
; 0.544 ; clock_div_counter[6]           ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.241      ; 0.869      ;
; 0.565 ; clock_div_counter[2]           ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.241      ; 0.890      ;
; 0.568 ; counter:bcd_counter|cnt_reg[2] ; counter:bcd_counter|cnt_reg[0] ; clock        ; clock       ; 0.000        ; 0.048      ; 0.700      ;
; 0.573 ; clock_div_counter[7]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.046      ; 0.703      ;
; 0.574 ; clock_div_counter[1]           ; clock_div_counter[5]           ; clock        ; clock       ; 0.000        ; 0.048      ; 0.706      ;
; 0.575 ; clock_div_counter[8]           ; clock_div_counter[8]           ; clock        ; clock       ; 0.000        ; 0.048      ; 0.707      ;
; 0.577 ; clock_div_counter[1]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.048      ; 0.709      ;
; 0.578 ; clock_div_counter[3]           ; clock_div_counter[3]           ; clock        ; clock       ; 0.000        ; 0.048      ; 0.710      ;
; 0.578 ; clock_div_counter[5]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.048      ; 0.710      ;
; 0.578 ; clock_div_counter[7]           ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.239      ; 0.901      ;
; 0.581 ; clock_div_counter[8]           ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.241      ; 0.906      ;
; 0.583 ; clock_div_counter[7]           ; clock_div_counter[7]           ; clock        ; clock       ; 0.000        ; 0.048      ; 0.715      ;
; 0.588 ; clock_div_counter[6]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.048      ; 0.720      ;
; 0.588 ; clock_div_counter[0]           ; clock_div_counter[5]           ; clock        ; clock       ; 0.000        ; 0.048      ; 0.720      ;
; 0.591 ; clock_div_counter[0]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.048      ; 0.723      ;
; 0.591 ; clock_div_counter[4]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.048      ; 0.723      ;
; 0.611 ; clock_div_counter[10]          ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.241      ; 0.936      ;
; 0.614 ; clock_div_counter[1]           ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.241      ; 0.939      ;
; 0.623 ; clock_div_counter[4]           ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.241      ; 0.948      ;
; 0.632 ; counter_enable                 ; counter:bcd_counter|cnt_reg[2] ; clock        ; clock       ; 0.000        ; -0.136     ; 0.580      ;
; 0.635 ; counter_enable                 ; counter:bcd_counter|cnt_reg[1] ; clock        ; clock       ; 0.000        ; -0.136     ; 0.583      ;
; 0.636 ; clock_div_counter[7]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.046      ; 0.766      ;
; 0.641 ; clock_div_counter[5]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.048      ; 0.773      ;
; 0.644 ; clock_div_counter[3]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.048      ; 0.776      ;
; 0.654 ; clock_div_counter[4]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.048      ; 0.786      ;
; 0.657 ; clock_div_counter[2]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.048      ; 0.789      ;
; 0.662 ; clock_div_counter[11]          ; clock_div_counter[12]          ; clock        ; clock       ; 0.000        ; 0.050      ; 0.796      ;
; 0.672 ; clock_div_counter[8]           ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.048      ; 0.804      ;
; 0.675 ; clock_div_counter[10]          ; clock_div_counter[12]          ; clock        ; clock       ; 0.000        ; 0.050      ; 0.809      ;
; 0.681 ; clock_div_counter[6]           ; clock_div_counter[7]           ; clock        ; clock       ; 0.000        ; 0.050      ; 0.815      ;
; 0.698 ; counter_enable                 ; counter:bcd_counter|cnt_reg[0] ; clock        ; clock       ; 0.000        ; -0.136     ; 0.646      ;
; 0.699 ; clock_div_counter[11]          ; clock_div_counter[8]           ; clock        ; clock       ; 0.000        ; 0.048      ; 0.831      ;
; 0.701 ; clock_div_counter[5]           ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.241      ; 1.026      ;
; 0.703 ; clock_div_counter[11]          ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.048      ; 0.835      ;
; 0.703 ; clock_div_counter[11]          ; clock_div_counter[3]           ; clock        ; clock       ; 0.000        ; 0.048      ; 0.835      ;
; 0.707 ; clock_div_counter[3]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.048      ; 0.839      ;
; 0.709 ; clock_div_counter[1]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.048      ; 0.841      ;
; 0.717 ; clock_div_counter[3]           ; clock_div_counter[8]           ; clock        ; clock       ; 0.000        ; 0.048      ; 0.849      ;
; 0.720 ; clock_div_counter[2]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.048      ; 0.852      ;
; 0.720 ; clock_div_counter[3]           ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.048      ; 0.852      ;
; 0.723 ; clock_div_counter[0]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.048      ; 0.855      ;
; 0.723 ; clock_div_counter[12]          ; clock_div_counter[8]           ; clock        ; clock       ; 0.000        ; 0.046      ; 0.853      ;
; 0.726 ; clock_div_counter[12]          ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.046      ; 0.856      ;
; 0.726 ; clock_div_counter[12]          ; clock_div_counter[3]           ; clock        ; clock       ; 0.000        ; 0.046      ; 0.856      ;
; 0.731 ; clock_div_counter[9]           ; clock_div_counter[12]          ; clock        ; clock       ; 0.000        ; 0.050      ; 0.865      ;
; 0.734 ; clock_div_counter[5]           ; clock_div_counter[7]           ; clock        ; clock       ; 0.000        ; 0.050      ; 0.868      ;
; 0.736 ; clock_div_counter[6]           ; clock_div_counter[8]           ; clock        ; clock       ; 0.000        ; 0.048      ; 0.868      ;
; 0.737 ; clock_div_counter[2]           ; clock_div_counter[3]           ; clock        ; clock       ; 0.000        ; 0.048      ; 0.869      ;
; 0.738 ; clock_div_counter[6]           ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.048      ; 0.870      ;
; 0.741 ; clock_div_counter[8]           ; clock_div_counter[12]          ; clock        ; clock       ; 0.000        ; 0.050      ; 0.875      ;
; 0.744 ; clock_div_counter[11]          ; clock_div_counter[7]           ; clock        ; clock       ; 0.000        ; 0.050      ; 0.878      ;
; 0.747 ; clock_div_counter[4]           ; clock_div_counter[7]           ; clock        ; clock       ; 0.000        ; 0.050      ; 0.881      ;
; 0.765 ; clock_div_counter[3]           ; clock_div_counter[12]          ; clock        ; clock       ; 0.000        ; 0.050      ; 0.899      ;
; 0.765 ; clock_div_counter[3]           ; clock_div_counter[7]           ; clock        ; clock       ; 0.000        ; 0.050      ; 0.899      ;
; 0.771 ; clock_div_counter[12]          ; clock_div_counter[7]           ; clock        ; clock       ; 0.000        ; 0.048      ; 0.903      ;
; 0.772 ; clock_div_counter[1]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.048      ; 0.904      ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.080  ; 0.296 ; N/A      ; N/A     ; -3.000              ;
;  clock           ; -2.080  ; 0.296 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -23.486 ; 0.0   ; 0.0      ; 0.0     ; -30.0               ;
;  clock           ; -23.486 ; 0.000 ; N/A      ; N/A     ; -30.000             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; output[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; enable              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; output[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; output[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; output[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; output[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; output[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; output[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; output[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-09 V                   ; 2.47 V              ; -0.0283 V           ; 0.229 V                              ; 0.031 V                              ; 1.27e-10 s                  ; 2.34e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-09 V                  ; 2.47 V             ; -0.0283 V          ; 0.229 V                             ; 0.031 V                             ; 1.27e-10 s                 ; 2.34e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; output[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; output[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; output[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; output[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; output[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; output[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; output[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.56e-07 V                   ; 2.36 V              ; -0.0218 V           ; 0.05 V                               ; 0.038 V                              ; 2.27e-10 s                  ; 3.26e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.56e-07 V                  ; 2.36 V             ; -0.0218 V          ; 0.05 V                              ; 0.038 V                             ; 2.27e-10 s                 ; 3.26e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; output[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; output[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.65e-08 V                   ; 3.12 V              ; -0.147 V            ; 0.571 V                              ; 0.186 V                              ; 8.91e-11 s                  ; 1.76e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.65e-08 V                  ; 3.12 V             ; -0.147 V           ; 0.571 V                             ; 0.186 V                             ; 8.91e-11 s                 ; 1.76e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 196      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 196      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 18    ; 18   ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; output[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; output[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition
    Info: Processing started: Thu Oct 22 21:46:52 2020
Info: Command: quartus_sta counter -c counter
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'counter.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.080
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.080             -23.486 clock 
Info (332146): Worst-case hold slack is 0.650
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.650               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -30.000 clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.825
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.825             -19.381 clock 
Info (332146): Worst-case hold slack is 0.592
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.592               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -30.000 clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.483
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.483              -2.726 clock 
Info (332146): Worst-case hold slack is 0.296
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.296               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -21.267 clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4965 megabytes
    Info: Processing ended: Thu Oct 22 21:46:55 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


