

================================================================
== Vivado HLS Report for 'compute_output'
================================================================
* Date:           Tue Mar 19 14:53:38 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        test_conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  3926873|  3926873| 39.269 ms | 39.269 ms |  3926873|  3926873|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  3926872|  3926872|    981718|          -|          -|     4|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%col_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %col)"   --->   Operation 8 'read' 'col_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%row_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %row)"   --->   Operation 9 'read' 'row_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%bias_buff_63_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_63_V_read)"   --->   Operation 10 'read' 'bias_buff_63_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bias_buff_62_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_62_V_read)"   --->   Operation 11 'read' 'bias_buff_62_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bias_buff_61_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_61_V_read)"   --->   Operation 12 'read' 'bias_buff_61_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%bias_buff_60_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_60_V_read)"   --->   Operation 13 'read' 'bias_buff_60_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bias_buff_59_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_59_V_read)"   --->   Operation 14 'read' 'bias_buff_59_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bias_buff_58_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_58_V_read)"   --->   Operation 15 'read' 'bias_buff_58_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%bias_buff_57_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_57_V_read)"   --->   Operation 16 'read' 'bias_buff_57_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bias_buff_56_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_56_V_read)"   --->   Operation 17 'read' 'bias_buff_56_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bias_buff_55_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_55_V_read)"   --->   Operation 18 'read' 'bias_buff_55_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%bias_buff_54_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_54_V_read)"   --->   Operation 19 'read' 'bias_buff_54_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%bias_buff_53_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_53_V_read)"   --->   Operation 20 'read' 'bias_buff_53_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%bias_buff_52_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_52_V_read)"   --->   Operation 21 'read' 'bias_buff_52_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%bias_buff_51_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_51_V_read)"   --->   Operation 22 'read' 'bias_buff_51_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%bias_buff_50_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_50_V_read)"   --->   Operation 23 'read' 'bias_buff_50_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%bias_buff_49_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_49_V_read)"   --->   Operation 24 'read' 'bias_buff_49_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%bias_buff_48_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_48_V_read)"   --->   Operation 25 'read' 'bias_buff_48_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%bias_buff_47_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_47_V_read)"   --->   Operation 26 'read' 'bias_buff_47_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%bias_buff_46_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_46_V_read)"   --->   Operation 27 'read' 'bias_buff_46_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%bias_buff_45_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_45_V_read)"   --->   Operation 28 'read' 'bias_buff_45_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%bias_buff_44_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_44_V_read)"   --->   Operation 29 'read' 'bias_buff_44_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%bias_buff_43_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_43_V_read)"   --->   Operation 30 'read' 'bias_buff_43_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%bias_buff_42_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_42_V_read)"   --->   Operation 31 'read' 'bias_buff_42_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%bias_buff_41_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_41_V_read)"   --->   Operation 32 'read' 'bias_buff_41_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%bias_buff_40_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_40_V_read)"   --->   Operation 33 'read' 'bias_buff_40_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%bias_buff_39_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_39_V_read)"   --->   Operation 34 'read' 'bias_buff_39_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%bias_buff_38_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_38_V_read)"   --->   Operation 35 'read' 'bias_buff_38_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%bias_buff_37_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_37_V_read)"   --->   Operation 36 'read' 'bias_buff_37_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%bias_buff_36_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_36_V_read)"   --->   Operation 37 'read' 'bias_buff_36_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%bias_buff_35_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_35_V_read)"   --->   Operation 38 'read' 'bias_buff_35_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%bias_buff_34_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_34_V_read)"   --->   Operation 39 'read' 'bias_buff_34_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%bias_buff_33_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_33_V_read)"   --->   Operation 40 'read' 'bias_buff_33_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%bias_buff_32_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_32_V_read)"   --->   Operation 41 'read' 'bias_buff_32_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%bias_buff_31_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_31_V_read)"   --->   Operation 42 'read' 'bias_buff_31_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%bias_buff_30_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_30_V_read)"   --->   Operation 43 'read' 'bias_buff_30_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%bias_buff_29_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_29_V_read)"   --->   Operation 44 'read' 'bias_buff_29_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%bias_buff_28_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_28_V_read)"   --->   Operation 45 'read' 'bias_buff_28_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%bias_buff_27_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_27_V_read)"   --->   Operation 46 'read' 'bias_buff_27_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%bias_buff_26_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_26_V_read)"   --->   Operation 47 'read' 'bias_buff_26_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%bias_buff_25_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_25_V_read)"   --->   Operation 48 'read' 'bias_buff_25_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%bias_buff_24_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_24_V_read)"   --->   Operation 49 'read' 'bias_buff_24_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%bias_buff_23_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_23_V_read)"   --->   Operation 50 'read' 'bias_buff_23_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%bias_buff_22_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_22_V_read)"   --->   Operation 51 'read' 'bias_buff_22_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%bias_buff_21_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_21_V_read)"   --->   Operation 52 'read' 'bias_buff_21_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%bias_buff_20_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_20_V_read)"   --->   Operation 53 'read' 'bias_buff_20_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%bias_buff_19_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_19_V_read)"   --->   Operation 54 'read' 'bias_buff_19_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%bias_buff_18_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_18_V_read)"   --->   Operation 55 'read' 'bias_buff_18_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%bias_buff_17_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_17_V_read)"   --->   Operation 56 'read' 'bias_buff_17_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%bias_buff_16_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_16_V_read)"   --->   Operation 57 'read' 'bias_buff_16_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%bias_buff_15_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_15_V_read)"   --->   Operation 58 'read' 'bias_buff_15_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%bias_buff_14_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_14_V_read)"   --->   Operation 59 'read' 'bias_buff_14_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%bias_buff_13_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_13_V_read)"   --->   Operation 60 'read' 'bias_buff_13_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%bias_buff_12_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_12_V_read)"   --->   Operation 61 'read' 'bias_buff_12_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%bias_buff_11_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_11_V_read)"   --->   Operation 62 'read' 'bias_buff_11_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%bias_buff_10_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_10_V_read)"   --->   Operation 63 'read' 'bias_buff_10_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%bias_buff_9_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_9_V_read)"   --->   Operation 64 'read' 'bias_buff_9_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%bias_buff_8_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_8_V_read)"   --->   Operation 65 'read' 'bias_buff_8_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%bias_buff_7_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_7_V_read)"   --->   Operation 66 'read' 'bias_buff_7_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%bias_buff_6_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_6_V_read)"   --->   Operation 67 'read' 'bias_buff_6_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%bias_buff_5_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_5_V_read)"   --->   Operation 68 'read' 'bias_buff_5_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%bias_buff_4_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_4_V_read)"   --->   Operation 69 'read' 'bias_buff_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%bias_buff_3_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_3_V_read)"   --->   Operation 70 'read' 'bias_buff_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%bias_buff_2_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_2_V_read)"   --->   Operation 71 'read' 'bias_buff_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%bias_buff_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_1_V_read)"   --->   Operation 72 'read' 'bias_buff_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%bias_buff_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_0_V_read)"   --->   Operation 73 'read' 'bias_buff_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%out_V_offset_read = call i29 @_ssdm_op_Read.ap_auto.i29(i29 %out_V_offset)"   --->   Operation 74 'read' 'out_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%weight_V_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %weight_V_offset)"   --->   Operation 75 'read' 'weight_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_V, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 9408, [2 x i8]* @p_str8, [6 x i8]* @p_str7, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_V, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100352, [4 x i8]* @p_str6, [6 x i8]* @p_str7, [1 x i8]* @p_str1, i32 16, i32 16, i32 64, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%wt_buff_V = alloca [2352 x i16], align 2" [test_conv/src/test.cpp:114]   --->   Operation 78 'alloca' 'wt_buff_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%fm_out_buff_V = alloca [12544 x i16], align 2" [test_conv/src/test.cpp:117]   --->   Operation 79 'alloca' 'fm_out_buff_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i32 %row_read to i16" [test_conv/src/test.cpp:124]   --->   Operation 80 'trunc' 'trunc_ln124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln124_1 = trunc i32 %col_read to i16" [test_conv/src/test.cpp:124]   --->   Operation 81 'trunc' 'trunc_ln124_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.46ns)   --->   "br label %.preheader" [test_conv/src/test.cpp:120]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 5.55>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%ch_0 = phi i7 [ %ch, %0 ], [ 0, %arrayctor.loop10.preheader ]"   --->   Operation 83 'phi' 'ch_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %ch_0, i32 6)" [test_conv/src/test.cpp:120]   --->   Operation 84 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 85 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %0" [test_conv/src/test.cpp:120]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [2/2] (5.55ns)   --->   "call fastcc void @load_weight(i16* %weight_V, i31 %weight_V_offset_read, [2352 x i16]* nocapture %wt_buff_V, i7 zeroext %ch_0)" [test_conv/src/test.cpp:122]   --->   Operation 87 'call' <Predicate = (!tmp)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "ret void" [test_conv/src/test.cpp:126]   --->   Operation 88 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 89 [1/2] (0.00ns)   --->   "call fastcc void @load_weight(i16* %weight_V, i31 %weight_V_offset_read, [2352 x i16]* nocapture %wt_buff_V, i7 zeroext %ch_0)" [test_conv/src/test.cpp:122]   --->   Operation 89 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.28>
ST_4 : Operation 90 [2/2] (1.28ns)   --->   "call fastcc void @compute4([3721 x i16]* %fm_in_buff_0_V, [3721 x i16]* %fm_in_buff_1_V, [3721 x i16]* %fm_in_buff_2_V, [2352 x i16]* %wt_buff_V, i16 %bias_buff_0_V_read_1, i16 %bias_buff_1_V_read_1, i16 %bias_buff_2_V_read_1, i16 %bias_buff_3_V_read_1, i16 %bias_buff_4_V_read_1, i16 %bias_buff_5_V_read_1, i16 %bias_buff_6_V_read_1, i16 %bias_buff_7_V_read_1, i16 %bias_buff_8_V_read_1, i16 %bias_buff_9_V_read_1, i16 %bias_buff_10_V_read_1, i16 %bias_buff_11_V_read_1, i16 %bias_buff_12_V_read_1, i16 %bias_buff_13_V_read_1, i16 %bias_buff_14_V_read_1, i16 %bias_buff_15_V_read_1, i16 %bias_buff_16_V_read_1, i16 %bias_buff_17_V_read_1, i16 %bias_buff_18_V_read_1, i16 %bias_buff_19_V_read_1, i16 %bias_buff_20_V_read_1, i16 %bias_buff_21_V_read_1, i16 %bias_buff_22_V_read_1, i16 %bias_buff_23_V_read_1, i16 %bias_buff_24_V_read_1, i16 %bias_buff_25_V_read_1, i16 %bias_buff_26_V_read_1, i16 %bias_buff_27_V_read_1, i16 %bias_buff_28_V_read_1, i16 %bias_buff_29_V_read_1, i16 %bias_buff_30_V_read_1, i16 %bias_buff_31_V_read_1, i16 %bias_buff_32_V_read_1, i16 %bias_buff_33_V_read_1, i16 %bias_buff_34_V_read_1, i16 %bias_buff_35_V_read_1, i16 %bias_buff_36_V_read_1, i16 %bias_buff_37_V_read_1, i16 %bias_buff_38_V_read_1, i16 %bias_buff_39_V_read_1, i16 %bias_buff_40_V_read_1, i16 %bias_buff_41_V_read_1, i16 %bias_buff_42_V_read_1, i16 %bias_buff_43_V_read_1, i16 %bias_buff_44_V_read_1, i16 %bias_buff_45_V_read_1, i16 %bias_buff_46_V_read_1, i16 %bias_buff_47_V_read_1, i16 %bias_buff_48_V_read_1, i16 %bias_buff_49_V_read_1, i16 %bias_buff_50_V_read_1, i16 %bias_buff_51_V_read_1, i16 %bias_buff_52_V_read_1, i16 %bias_buff_53_V_read_1, i16 %bias_buff_54_V_read_1, i16 %bias_buff_55_V_read_1, i16 %bias_buff_56_V_read_1, i16 %bias_buff_57_V_read_1, i16 %bias_buff_58_V_read_1, i16 %bias_buff_59_V_read_1, i16 %bias_buff_60_V_read_1, i16 %bias_buff_61_V_read_1, i16 %bias_buff_62_V_read_1, i16 %bias_buff_63_V_read_1, i7 %ch_0, [12544 x i16]* %fm_out_buff_V)" [test_conv/src/test.cpp:123]   --->   Operation 90 'call' <Predicate = true> <Delay = 1.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 91 [1/2] (0.00ns)   --->   "call fastcc void @compute4([3721 x i16]* %fm_in_buff_0_V, [3721 x i16]* %fm_in_buff_1_V, [3721 x i16]* %fm_in_buff_2_V, [2352 x i16]* %wt_buff_V, i16 %bias_buff_0_V_read_1, i16 %bias_buff_1_V_read_1, i16 %bias_buff_2_V_read_1, i16 %bias_buff_3_V_read_1, i16 %bias_buff_4_V_read_1, i16 %bias_buff_5_V_read_1, i16 %bias_buff_6_V_read_1, i16 %bias_buff_7_V_read_1, i16 %bias_buff_8_V_read_1, i16 %bias_buff_9_V_read_1, i16 %bias_buff_10_V_read_1, i16 %bias_buff_11_V_read_1, i16 %bias_buff_12_V_read_1, i16 %bias_buff_13_V_read_1, i16 %bias_buff_14_V_read_1, i16 %bias_buff_15_V_read_1, i16 %bias_buff_16_V_read_1, i16 %bias_buff_17_V_read_1, i16 %bias_buff_18_V_read_1, i16 %bias_buff_19_V_read_1, i16 %bias_buff_20_V_read_1, i16 %bias_buff_21_V_read_1, i16 %bias_buff_22_V_read_1, i16 %bias_buff_23_V_read_1, i16 %bias_buff_24_V_read_1, i16 %bias_buff_25_V_read_1, i16 %bias_buff_26_V_read_1, i16 %bias_buff_27_V_read_1, i16 %bias_buff_28_V_read_1, i16 %bias_buff_29_V_read_1, i16 %bias_buff_30_V_read_1, i16 %bias_buff_31_V_read_1, i16 %bias_buff_32_V_read_1, i16 %bias_buff_33_V_read_1, i16 %bias_buff_34_V_read_1, i16 %bias_buff_35_V_read_1, i16 %bias_buff_36_V_read_1, i16 %bias_buff_37_V_read_1, i16 %bias_buff_38_V_read_1, i16 %bias_buff_39_V_read_1, i16 %bias_buff_40_V_read_1, i16 %bias_buff_41_V_read_1, i16 %bias_buff_42_V_read_1, i16 %bias_buff_43_V_read_1, i16 %bias_buff_44_V_read_1, i16 %bias_buff_45_V_read_1, i16 %bias_buff_46_V_read_1, i16 %bias_buff_47_V_read_1, i16 %bias_buff_48_V_read_1, i16 %bias_buff_49_V_read_1, i16 %bias_buff_50_V_read_1, i16 %bias_buff_51_V_read_1, i16 %bias_buff_52_V_read_1, i16 %bias_buff_53_V_read_1, i16 %bias_buff_54_V_read_1, i16 %bias_buff_55_V_read_1, i16 %bias_buff_56_V_read_1, i16 %bias_buff_57_V_read_1, i16 %bias_buff_58_V_read_1, i16 %bias_buff_59_V_read_1, i16 %bias_buff_60_V_read_1, i16 %bias_buff_61_V_read_1, i16 %bias_buff_62_V_read_1, i16 %bias_buff_63_V_read_1, i7 %ch_0, [12544 x i16]* %fm_out_buff_V)" [test_conv/src/test.cpp:123]   --->   Operation 91 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.31>
ST_6 : Operation 92 [2/2] (0.00ns)   --->   "call fastcc void @store_output(i64* %out_V, i29 %out_V_offset_read, [12544 x i16]* nocapture %fm_out_buff_V, i7 zeroext %ch_0, i16 zeroext %trunc_ln124, i16 zeroext %trunc_ln124_1)" [test_conv/src/test.cpp:124]   --->   Operation 92 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 93 [1/1] (1.31ns)   --->   "%ch = add i7 %ch_0, 16" [test_conv/src/test.cpp:120]   --->   Operation 93 'add' 'ch' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 94 [1/2] (0.00ns)   --->   "call fastcc void @store_output(i64* %out_V, i29 %out_V_offset_read, [12544 x i16]* nocapture %fm_out_buff_V, i7 zeroext %ch_0, i16 zeroext %trunc_ln124, i16 zeroext %trunc_ln124_1)" [test_conv/src/test.cpp:124]   --->   Operation 94 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "br label %.preheader" [test_conv/src/test.cpp:120]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.466ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ch') with incoming values : ('ch', test_conv/src/test.cpp:120) [150]  (0.466 ns)

 <State 2>: 5.55ns
The critical path consists of the following:
	'phi' operation ('ch') with incoming values : ('ch', test_conv/src/test.cpp:120) [150]  (0 ns)
	'call' operation ('call_ln122', test_conv/src/test.cpp:122) to 'load_weight' [155]  (5.55 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 1.28ns
The critical path consists of the following:
	'call' operation ('call_ln123', test_conv/src/test.cpp:123) to 'compute4' [156]  (1.28 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 1.32ns
The critical path consists of the following:
	'add' operation ('ch', test_conv/src/test.cpp:120) [158]  (1.32 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
