Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date             : Fri Oct 26 17:54:46 2018
| Host             : ubuntu running 64-bit Ubuntu 16.04.5 LTS
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb
| Design           : top
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.366 |
| Dynamic (W)              | 0.260 |
| Device Static (W)        | 0.106 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 80.8  |
| Junction Temperature (C) | 29.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.004 |        5 |       --- |             --- |
| Slice Logic              |     0.001 |     1176 |       --- |             --- |
|   LUT as Logic           |     0.001 |      394 |     17600 |            2.24 |
|   Register               |    <0.001 |      524 |     35200 |            1.49 |
|   CARRY4                 |    <0.001 |       24 |      4400 |            0.55 |
|   LUT as Distributed RAM |    <0.001 |       24 |      6000 |            0.40 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |    <0.001 |       72 |       --- |             --- |
|   F7/F8 Muxes            |    <0.001 |        9 |     17600 |            0.05 |
|   BUFR                   |     0.000 |        1 |        56 |            1.79 |
| Signals                  |     0.002 |      847 |       --- |             --- |
| MMCM                     |     0.055 |        1 |         2 |           50.00 |
| PLL                      |     0.110 |        1 |         2 |           50.00 |
| I/O                      |     0.089 |       39 |       100 |           39.00 |
| Static Power             |     0.106 |          |           |                 |
| Total                    |     0.366 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.023 |       0.019 |      0.004 |
| Vccaux    |       1.800 |     0.115 |       0.104 |      0.011 |
| Vcco33    |       3.300 |     0.017 |       0.016 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.018 |       0.000 |      0.018 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-------------------------------------+-----------------+
| Clock              | Domain                              | Constraint (ns) |
+--------------------+-------------------------------------+-----------------+
| clk_o_clk_wiz_0    | clk_wiz_0_i/inst/clk_o_clk_wiz_0    |             5.0 |
| clkfbout_clk_wiz_0 | clk_wiz_0_i/inst/clkfbout_clk_wiz_0 |             8.0 |
| sys_clk_pin        | clk                                 |             8.0 |
+--------------------+-------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| top                            |     0.260 |
|   clk_wiz_0_i                  |     0.111 |
|     inst                       |     0.111 |
|   ddc_scl_io_IOBUF_inst        |     0.000 |
|   ddc_sda_io_IOBUF_inst        |     0.000 |
|   dvi2rgb_0_i                  |     0.091 |
|     U0                         |     0.091 |
|       DataDecoders[0].DecoderX |     0.011 |
|         ChannelBondX           |    <0.001 |
|           pFIFO_reg_0_31_0_5   |    <0.001 |
|           pFIFO_reg_0_31_6_9   |    <0.001 |
|         InputSERDES_X          |     0.010 |
|         PhaseAlignX            |    <0.001 |
|         SyncBaseOvf            |    <0.001 |
|           SyncAsyncx           |    <0.001 |
|         SyncBaseRst            |    <0.001 |
|           SyncAsyncx           |    <0.001 |
|       DataDecoders[1].DecoderX |     0.011 |
|         ChannelBondX           |    <0.001 |
|           pFIFO_reg_0_31_0_5   |    <0.001 |
|           pFIFO_reg_0_31_6_9   |    <0.001 |
|         InputSERDES_X          |     0.010 |
|         PhaseAlignX            |    <0.001 |
|         SyncBaseOvf            |    <0.001 |
|           SyncAsyncx           |    <0.001 |
|         SyncBaseRst            |    <0.001 |
|           SyncAsyncx           |    <0.001 |
|       DataDecoders[2].DecoderX |     0.011 |
|         ChannelBondX           |    <0.001 |
|           pFIFO_reg_0_31_0_5   |    <0.001 |
|           pFIFO_reg_0_31_6_9   |    <0.001 |
|         InputSERDES_X          |     0.010 |
|         PhaseAlignX            |    <0.001 |
|         SyncBaseOvf            |    <0.001 |
|           SyncAsyncx           |    <0.001 |
|         SyncBaseRst            |    <0.001 |
|           SyncAsyncx           |    <0.001 |
|       GenerateDDC.DDC_EEPROM   |     0.002 |
|         I2C_SlaveController    |     0.001 |
|           GlitchF_SCL          |    <0.001 |
|           GlitchF_SDA          |    <0.001 |
|           SyncSCL              |    <0.001 |
|           SyncSDA              |    <0.001 |
|       LockLostReset            |     0.000 |
|         SyncAsyncx             |     0.000 |
|       TMDS_ClockingX           |     0.058 |
|         LockLostReset          |    <0.001 |
|           SyncAsyncx           |    <0.001 |
|         MMCM_LockSync          |    <0.001 |
|         RdyLostReset           |    <0.001 |
|           SyncAsyncx           |    <0.001 |
|   img_proc_i                   |    <0.001 |
|   rgb2vga_0_i                  |    <0.001 |
|     U0                         |    <0.001 |
+--------------------------------+-----------+


