# UVM_SRAM
Description: Implemented the SRAM using Verilog HDL independently. Architected the class based verified envi- ronment using SV. Verified the RTL module using UVM
