
42DOT_aDRT_2nd_24V_LAMP_ABU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000845c  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  08008634  08008634  00018634  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008684  08008684  0002001c  2**0
                  CONTENTS
  4 .ARM          00000008  08008684  08008684  00018684  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800868c  0800868c  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800868c  0800868c  0001868c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008690  08008690  00018690  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  08008694  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004e8  2000001c  080086b0  0002001c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000504  080086b0  00020504  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000231a6  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003287  00000000  00000000  000431f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001868  00000000  00000000  00046480  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001720  00000000  00000000  00047ce8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027bc7  00000000  00000000  00049408  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a3bc  00000000  00000000  00070fcf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010431c  00000000  00000000  0008b38b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0018f6a7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000068a4  00000000  00000000  0018f6fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000001c 	.word	0x2000001c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800861c 	.word	0x0800861c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000020 	.word	0x20000020
 8000214:	0800861c 	.word	0x0800861c

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b96e 	b.w	800050c <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	4604      	mov	r4, r0
 8000250:	468c      	mov	ip, r1
 8000252:	2b00      	cmp	r3, #0
 8000254:	f040 8083 	bne.w	800035e <__udivmoddi4+0x116>
 8000258:	428a      	cmp	r2, r1
 800025a:	4617      	mov	r7, r2
 800025c:	d947      	bls.n	80002ee <__udivmoddi4+0xa6>
 800025e:	fab2 f282 	clz	r2, r2
 8000262:	b142      	cbz	r2, 8000276 <__udivmoddi4+0x2e>
 8000264:	f1c2 0020 	rsb	r0, r2, #32
 8000268:	fa24 f000 	lsr.w	r0, r4, r0
 800026c:	4091      	lsls	r1, r2
 800026e:	4097      	lsls	r7, r2
 8000270:	ea40 0c01 	orr.w	ip, r0, r1
 8000274:	4094      	lsls	r4, r2
 8000276:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800027a:	0c23      	lsrs	r3, r4, #16
 800027c:	fbbc f6f8 	udiv	r6, ip, r8
 8000280:	fa1f fe87 	uxth.w	lr, r7
 8000284:	fb08 c116 	mls	r1, r8, r6, ip
 8000288:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800028c:	fb06 f10e 	mul.w	r1, r6, lr
 8000290:	4299      	cmp	r1, r3
 8000292:	d909      	bls.n	80002a8 <__udivmoddi4+0x60>
 8000294:	18fb      	adds	r3, r7, r3
 8000296:	f106 30ff 	add.w	r0, r6, #4294967295
 800029a:	f080 8119 	bcs.w	80004d0 <__udivmoddi4+0x288>
 800029e:	4299      	cmp	r1, r3
 80002a0:	f240 8116 	bls.w	80004d0 <__udivmoddi4+0x288>
 80002a4:	3e02      	subs	r6, #2
 80002a6:	443b      	add	r3, r7
 80002a8:	1a5b      	subs	r3, r3, r1
 80002aa:	b2a4      	uxth	r4, r4
 80002ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80002b0:	fb08 3310 	mls	r3, r8, r0, r3
 80002b4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b8:	fb00 fe0e 	mul.w	lr, r0, lr
 80002bc:	45a6      	cmp	lr, r4
 80002be:	d909      	bls.n	80002d4 <__udivmoddi4+0x8c>
 80002c0:	193c      	adds	r4, r7, r4
 80002c2:	f100 33ff 	add.w	r3, r0, #4294967295
 80002c6:	f080 8105 	bcs.w	80004d4 <__udivmoddi4+0x28c>
 80002ca:	45a6      	cmp	lr, r4
 80002cc:	f240 8102 	bls.w	80004d4 <__udivmoddi4+0x28c>
 80002d0:	3802      	subs	r0, #2
 80002d2:	443c      	add	r4, r7
 80002d4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002d8:	eba4 040e 	sub.w	r4, r4, lr
 80002dc:	2600      	movs	r6, #0
 80002de:	b11d      	cbz	r5, 80002e8 <__udivmoddi4+0xa0>
 80002e0:	40d4      	lsrs	r4, r2
 80002e2:	2300      	movs	r3, #0
 80002e4:	e9c5 4300 	strd	r4, r3, [r5]
 80002e8:	4631      	mov	r1, r6
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	b902      	cbnz	r2, 80002f2 <__udivmoddi4+0xaa>
 80002f0:	deff      	udf	#255	; 0xff
 80002f2:	fab2 f282 	clz	r2, r2
 80002f6:	2a00      	cmp	r2, #0
 80002f8:	d150      	bne.n	800039c <__udivmoddi4+0x154>
 80002fa:	1bcb      	subs	r3, r1, r7
 80002fc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000300:	fa1f f887 	uxth.w	r8, r7
 8000304:	2601      	movs	r6, #1
 8000306:	fbb3 fcfe 	udiv	ip, r3, lr
 800030a:	0c21      	lsrs	r1, r4, #16
 800030c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000310:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000314:	fb08 f30c 	mul.w	r3, r8, ip
 8000318:	428b      	cmp	r3, r1
 800031a:	d907      	bls.n	800032c <__udivmoddi4+0xe4>
 800031c:	1879      	adds	r1, r7, r1
 800031e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0xe2>
 8000324:	428b      	cmp	r3, r1
 8000326:	f200 80e9 	bhi.w	80004fc <__udivmoddi4+0x2b4>
 800032a:	4684      	mov	ip, r0
 800032c:	1ac9      	subs	r1, r1, r3
 800032e:	b2a3      	uxth	r3, r4
 8000330:	fbb1 f0fe 	udiv	r0, r1, lr
 8000334:	fb0e 1110 	mls	r1, lr, r0, r1
 8000338:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 800033c:	fb08 f800 	mul.w	r8, r8, r0
 8000340:	45a0      	cmp	r8, r4
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x10c>
 8000344:	193c      	adds	r4, r7, r4
 8000346:	f100 33ff 	add.w	r3, r0, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x10a>
 800034c:	45a0      	cmp	r8, r4
 800034e:	f200 80d9 	bhi.w	8000504 <__udivmoddi4+0x2bc>
 8000352:	4618      	mov	r0, r3
 8000354:	eba4 0408 	sub.w	r4, r4, r8
 8000358:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800035c:	e7bf      	b.n	80002de <__udivmoddi4+0x96>
 800035e:	428b      	cmp	r3, r1
 8000360:	d909      	bls.n	8000376 <__udivmoddi4+0x12e>
 8000362:	2d00      	cmp	r5, #0
 8000364:	f000 80b1 	beq.w	80004ca <__udivmoddi4+0x282>
 8000368:	2600      	movs	r6, #0
 800036a:	e9c5 0100 	strd	r0, r1, [r5]
 800036e:	4630      	mov	r0, r6
 8000370:	4631      	mov	r1, r6
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	fab3 f683 	clz	r6, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d14a      	bne.n	8000414 <__udivmoddi4+0x1cc>
 800037e:	428b      	cmp	r3, r1
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0x140>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 80b8 	bhi.w	80004f8 <__udivmoddi4+0x2b0>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb61 0103 	sbc.w	r1, r1, r3
 800038e:	2001      	movs	r0, #1
 8000390:	468c      	mov	ip, r1
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0a8      	beq.n	80002e8 <__udivmoddi4+0xa0>
 8000396:	e9c5 4c00 	strd	r4, ip, [r5]
 800039a:	e7a5      	b.n	80002e8 <__udivmoddi4+0xa0>
 800039c:	f1c2 0320 	rsb	r3, r2, #32
 80003a0:	fa20 f603 	lsr.w	r6, r0, r3
 80003a4:	4097      	lsls	r7, r2
 80003a6:	fa01 f002 	lsl.w	r0, r1, r2
 80003aa:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003ae:	40d9      	lsrs	r1, r3
 80003b0:	4330      	orrs	r0, r6
 80003b2:	0c03      	lsrs	r3, r0, #16
 80003b4:	fbb1 f6fe 	udiv	r6, r1, lr
 80003b8:	fa1f f887 	uxth.w	r8, r7
 80003bc:	fb0e 1116 	mls	r1, lr, r6, r1
 80003c0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003c4:	fb06 f108 	mul.w	r1, r6, r8
 80003c8:	4299      	cmp	r1, r3
 80003ca:	fa04 f402 	lsl.w	r4, r4, r2
 80003ce:	d909      	bls.n	80003e4 <__udivmoddi4+0x19c>
 80003d0:	18fb      	adds	r3, r7, r3
 80003d2:	f106 3cff 	add.w	ip, r6, #4294967295
 80003d6:	f080 808d 	bcs.w	80004f4 <__udivmoddi4+0x2ac>
 80003da:	4299      	cmp	r1, r3
 80003dc:	f240 808a 	bls.w	80004f4 <__udivmoddi4+0x2ac>
 80003e0:	3e02      	subs	r6, #2
 80003e2:	443b      	add	r3, r7
 80003e4:	1a5b      	subs	r3, r3, r1
 80003e6:	b281      	uxth	r1, r0
 80003e8:	fbb3 f0fe 	udiv	r0, r3, lr
 80003ec:	fb0e 3310 	mls	r3, lr, r0, r3
 80003f0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003f4:	fb00 f308 	mul.w	r3, r0, r8
 80003f8:	428b      	cmp	r3, r1
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x1c4>
 80003fc:	1879      	adds	r1, r7, r1
 80003fe:	f100 3cff 	add.w	ip, r0, #4294967295
 8000402:	d273      	bcs.n	80004ec <__udivmoddi4+0x2a4>
 8000404:	428b      	cmp	r3, r1
 8000406:	d971      	bls.n	80004ec <__udivmoddi4+0x2a4>
 8000408:	3802      	subs	r0, #2
 800040a:	4439      	add	r1, r7
 800040c:	1acb      	subs	r3, r1, r3
 800040e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000412:	e778      	b.n	8000306 <__udivmoddi4+0xbe>
 8000414:	f1c6 0c20 	rsb	ip, r6, #32
 8000418:	fa03 f406 	lsl.w	r4, r3, r6
 800041c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000420:	431c      	orrs	r4, r3
 8000422:	fa20 f70c 	lsr.w	r7, r0, ip
 8000426:	fa01 f306 	lsl.w	r3, r1, r6
 800042a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800042e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000432:	431f      	orrs	r7, r3
 8000434:	0c3b      	lsrs	r3, r7, #16
 8000436:	fbb1 f9fe 	udiv	r9, r1, lr
 800043a:	fa1f f884 	uxth.w	r8, r4
 800043e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000442:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000446:	fb09 fa08 	mul.w	sl, r9, r8
 800044a:	458a      	cmp	sl, r1
 800044c:	fa02 f206 	lsl.w	r2, r2, r6
 8000450:	fa00 f306 	lsl.w	r3, r0, r6
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x220>
 8000456:	1861      	adds	r1, r4, r1
 8000458:	f109 30ff 	add.w	r0, r9, #4294967295
 800045c:	d248      	bcs.n	80004f0 <__udivmoddi4+0x2a8>
 800045e:	458a      	cmp	sl, r1
 8000460:	d946      	bls.n	80004f0 <__udivmoddi4+0x2a8>
 8000462:	f1a9 0902 	sub.w	r9, r9, #2
 8000466:	4421      	add	r1, r4
 8000468:	eba1 010a 	sub.w	r1, r1, sl
 800046c:	b2bf      	uxth	r7, r7
 800046e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000472:	fb0e 1110 	mls	r1, lr, r0, r1
 8000476:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800047a:	fb00 f808 	mul.w	r8, r0, r8
 800047e:	45b8      	cmp	r8, r7
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x24a>
 8000482:	19e7      	adds	r7, r4, r7
 8000484:	f100 31ff 	add.w	r1, r0, #4294967295
 8000488:	d22e      	bcs.n	80004e8 <__udivmoddi4+0x2a0>
 800048a:	45b8      	cmp	r8, r7
 800048c:	d92c      	bls.n	80004e8 <__udivmoddi4+0x2a0>
 800048e:	3802      	subs	r0, #2
 8000490:	4427      	add	r7, r4
 8000492:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000496:	eba7 0708 	sub.w	r7, r7, r8
 800049a:	fba0 8902 	umull	r8, r9, r0, r2
 800049e:	454f      	cmp	r7, r9
 80004a0:	46c6      	mov	lr, r8
 80004a2:	4649      	mov	r1, r9
 80004a4:	d31a      	bcc.n	80004dc <__udivmoddi4+0x294>
 80004a6:	d017      	beq.n	80004d8 <__udivmoddi4+0x290>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x27a>
 80004aa:	ebb3 020e 	subs.w	r2, r3, lr
 80004ae:	eb67 0701 	sbc.w	r7, r7, r1
 80004b2:	fa07 fc0c 	lsl.w	ip, r7, ip
 80004b6:	40f2      	lsrs	r2, r6
 80004b8:	ea4c 0202 	orr.w	r2, ip, r2
 80004bc:	40f7      	lsrs	r7, r6
 80004be:	e9c5 2700 	strd	r2, r7, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	462e      	mov	r6, r5
 80004cc:	4628      	mov	r0, r5
 80004ce:	e70b      	b.n	80002e8 <__udivmoddi4+0xa0>
 80004d0:	4606      	mov	r6, r0
 80004d2:	e6e9      	b.n	80002a8 <__udivmoddi4+0x60>
 80004d4:	4618      	mov	r0, r3
 80004d6:	e6fd      	b.n	80002d4 <__udivmoddi4+0x8c>
 80004d8:	4543      	cmp	r3, r8
 80004da:	d2e5      	bcs.n	80004a8 <__udivmoddi4+0x260>
 80004dc:	ebb8 0e02 	subs.w	lr, r8, r2
 80004e0:	eb69 0104 	sbc.w	r1, r9, r4
 80004e4:	3801      	subs	r0, #1
 80004e6:	e7df      	b.n	80004a8 <__udivmoddi4+0x260>
 80004e8:	4608      	mov	r0, r1
 80004ea:	e7d2      	b.n	8000492 <__udivmoddi4+0x24a>
 80004ec:	4660      	mov	r0, ip
 80004ee:	e78d      	b.n	800040c <__udivmoddi4+0x1c4>
 80004f0:	4681      	mov	r9, r0
 80004f2:	e7b9      	b.n	8000468 <__udivmoddi4+0x220>
 80004f4:	4666      	mov	r6, ip
 80004f6:	e775      	b.n	80003e4 <__udivmoddi4+0x19c>
 80004f8:	4630      	mov	r0, r6
 80004fa:	e74a      	b.n	8000392 <__udivmoddi4+0x14a>
 80004fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000500:	4439      	add	r1, r7
 8000502:	e713      	b.n	800032c <__udivmoddi4+0xe4>
 8000504:	3802      	subs	r0, #2
 8000506:	443c      	add	r4, r7
 8000508:	e724      	b.n	8000354 <__udivmoddi4+0x10c>
 800050a:	bf00      	nop

0800050c <__aeabi_idiv0>:
 800050c:	4770      	bx	lr
 800050e:	bf00      	nop

08000510 <HAL_TIM_PeriodElapsedCallback>:

#include "ctrl_routine.h"


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b082      	sub	sp, #8
 8000514:	af00      	add	r7, sp, #0
 8000516:	6078      	str	r0, [r7, #4]
	if( htim->Instance == TIM6 ) {
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	4a5a      	ldr	r2, [pc, #360]	; (8000688 <HAL_TIM_PeriodElapsedCallback+0x178>)
 800051e:	4293      	cmp	r3, r2
 8000520:	f040 80ad 	bne.w	800067e <HAL_TIM_PeriodElapsedCallback+0x16e>
		if( timer6_cmd_num == 0 ) {
 8000524:	4b59      	ldr	r3, [pc, #356]	; (800068c <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000526:	781b      	ldrb	r3, [r3, #0]
 8000528:	2b00      	cmp	r3, #0
 800052a:	d103      	bne.n	8000534 <HAL_TIM_PeriodElapsedCallback+0x24>
			LampSWRead(&Input_Status);
 800052c:	4858      	ldr	r0, [pc, #352]	; (8000690 <HAL_TIM_PeriodElapsedCallback+0x180>)
 800052e:	f000 fffb 	bl	8001528 <LampSWRead>
 8000532:	e064      	b.n	80005fe <HAL_TIM_PeriodElapsedCallback+0xee>

		} else if( timer6_cmd_num == 1 ) {
 8000534:	4b55      	ldr	r3, [pc, #340]	; (800068c <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000536:	781b      	ldrb	r3, [r3, #0]
 8000538:	2b01      	cmp	r3, #1
 800053a:	d104      	bne.n	8000546 <HAL_TIM_PeriodElapsedCallback+0x36>
			//WelcomeControl(); // 220707 aDRT_3 sonng oper -> welcome off
			LampControl(&Lamp_Status, &Input_Status);
 800053c:	4954      	ldr	r1, [pc, #336]	; (8000690 <HAL_TIM_PeriodElapsedCallback+0x180>)
 800053e:	4855      	ldr	r0, [pc, #340]	; (8000694 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8000540:	f001 f8a0 	bl	8001684 <LampControl>
 8000544:	e05b      	b.n	80005fe <HAL_TIM_PeriodElapsedCallback+0xee>

		} else if( timer6_cmd_num == 2 ) {
 8000546:	4b51      	ldr	r3, [pc, #324]	; (800068c <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000548:	781b      	ldrb	r3, [r3, #0]
 800054a:	2b02      	cmp	r3, #2
 800054c:	d102      	bne.n	8000554 <HAL_TIM_PeriodElapsedCallback+0x44>
			CurrentDataReceive();
 800054e:	f002 f8a7 	bl	80026a0 <CurrentDataReceive>
 8000552:	e054      	b.n	80005fe <HAL_TIM_PeriodElapsedCallback+0xee>

		} else if( timer6_cmd_num == 3 ) {
 8000554:	4b4d      	ldr	r3, [pc, #308]	; (800068c <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000556:	781b      	ldrb	r3, [r3, #0]
 8000558:	2b03      	cmp	r3, #3
 800055a:	d10d      	bne.n	8000578 <HAL_TIM_PeriodElapsedCallback+0x68>
			VehicleDataConv(vehicle_tx_data, &vehicle_tx_flag, &vehicle_curr_rx_flag);
 800055c:	4a4e      	ldr	r2, [pc, #312]	; (8000698 <HAL_TIM_PeriodElapsedCallback+0x188>)
 800055e:	494f      	ldr	r1, [pc, #316]	; (800069c <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8000560:	484f      	ldr	r0, [pc, #316]	; (80006a0 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8000562:	f000 faed 	bl	8000b40 <VehicleDataConv>
			CanTxMessage(CAN_ID_VEHICLEINFO, FDCAN_DLC_BYTES_8, vehicle_tx_data, &vehicle_tx_flag);
 8000566:	4b4d      	ldr	r3, [pc, #308]	; (800069c <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8000568:	4a4d      	ldr	r2, [pc, #308]	; (80006a0 <HAL_TIM_PeriodElapsedCallback+0x190>)
 800056a:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800056e:	f44f 7088 	mov.w	r0, #272	; 0x110
 8000572:	f000 fabb 	bl	8000aec <CanTxMessage>
 8000576:	e042      	b.n	80005fe <HAL_TIM_PeriodElapsedCallback+0xee>

		} else if( timer6_cmd_num == 4 ) {
 8000578:	4b44      	ldr	r3, [pc, #272]	; (800068c <HAL_TIM_PeriodElapsedCallback+0x17c>)
 800057a:	781b      	ldrb	r3, [r3, #0]
 800057c:	2b04      	cmp	r3, #4
 800057e:	d10c      	bne.n	800059a <HAL_TIM_PeriodElapsedCallback+0x8a>
			LampDataConv(lamp_tx_data, &lamp_tx_flag);
 8000580:	4948      	ldr	r1, [pc, #288]	; (80006a4 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8000582:	4849      	ldr	r0, [pc, #292]	; (80006a8 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8000584:	f001 fbdc 	bl	8001d40 <LampDataConv>
			CanTxMessage(CAN_ID_24VLAMPINFO, FDCAN_DLC_BYTES_8, lamp_tx_data, &lamp_tx_flag);
 8000588:	4b46      	ldr	r3, [pc, #280]	; (80006a4 <HAL_TIM_PeriodElapsedCallback+0x194>)
 800058a:	4a47      	ldr	r2, [pc, #284]	; (80006a8 <HAL_TIM_PeriodElapsedCallback+0x198>)
 800058c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8000590:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000594:	f000 faaa 	bl	8000aec <CanTxMessage>
 8000598:	e031      	b.n	80005fe <HAL_TIM_PeriodElapsedCallback+0xee>

		} else if( timer6_cmd_num == 5 ) {
 800059a:	4b3c      	ldr	r3, [pc, #240]	; (800068c <HAL_TIM_PeriodElapsedCallback+0x17c>)
 800059c:	781b      	ldrb	r3, [r3, #0]
 800059e:	2b05      	cmp	r3, #5
 80005a0:	d102      	bne.n	80005a8 <HAL_TIM_PeriodElapsedCallback+0x98>
			SeatBeltRead();
 80005a2:	f000 fbf9 	bl	8000d98 <SeatBeltRead>
 80005a6:	e02a      	b.n	80005fe <HAL_TIM_PeriodElapsedCallback+0xee>

		} else if( timer6_cmd_num == 6 ) {
 80005a8:	4b38      	ldr	r3, [pc, #224]	; (800068c <HAL_TIM_PeriodElapsedCallback+0x17c>)
 80005aa:	781b      	ldrb	r3, [r3, #0]
 80005ac:	2b06      	cmp	r3, #6
 80005ae:	d026      	beq.n	80005fe <HAL_TIM_PeriodElapsedCallback+0xee>

		} else if( timer6_cmd_num == 7 ) {
 80005b0:	4b36      	ldr	r3, [pc, #216]	; (800068c <HAL_TIM_PeriodElapsedCallback+0x17c>)
 80005b2:	781b      	ldrb	r3, [r3, #0]
 80005b4:	2b07      	cmp	r3, #7
 80005b6:	d104      	bne.n	80005c2 <HAL_TIM_PeriodElapsedCallback+0xb2>
			DoorWarningControl();
 80005b8:	f000 fb84 	bl	8000cc4 <DoorWarningControl>
			PBrakeWarningControl();
 80005bc:	f000 fbbc 	bl	8000d38 <PBrakeWarningControl>
 80005c0:	e01d      	b.n	80005fe <HAL_TIM_PeriodElapsedCallback+0xee>

		} else if( timer6_cmd_num == 8 ) {
 80005c2:	4b32      	ldr	r3, [pc, #200]	; (800068c <HAL_TIM_PeriodElapsedCallback+0x17c>)
 80005c4:	781b      	ldrb	r3, [r3, #0]
 80005c6:	2b08      	cmp	r3, #8
 80005c8:	d104      	bne.n	80005d4 <HAL_TIM_PeriodElapsedCallback+0xc4>
			SeatbeltWarningControl();
 80005ca:	f000 fd39 	bl	8001040 <SeatbeltWarningControl>
			WarningAlarmControl();
 80005ce:	f000 fec3 	bl	8001358 <WarningAlarmControl>
 80005d2:	e014      	b.n	80005fe <HAL_TIM_PeriodElapsedCallback+0xee>

		} else if( timer6_cmd_num == 9 ) {
 80005d4:	4b2d      	ldr	r3, [pc, #180]	; (800068c <HAL_TIM_PeriodElapsedCallback+0x17c>)
 80005d6:	781b      	ldrb	r3, [r3, #0]
 80005d8:	2b09      	cmp	r3, #9
 80005da:	d110      	bne.n	80005fe <HAL_TIM_PeriodElapsedCallback+0xee>
			seatbelt_tx_flag = 1;
 80005dc:	4b33      	ldr	r3, [pc, #204]	; (80006ac <HAL_TIM_PeriodElapsedCallback+0x19c>)
 80005de:	2201      	movs	r2, #1
 80005e0:	701a      	strb	r2, [r3, #0]
			SeatbeltDataConv(seatbelt_tx_data, &seatbelt_tx_flag);
 80005e2:	4932      	ldr	r1, [pc, #200]	; (80006ac <HAL_TIM_PeriodElapsedCallback+0x19c>)
 80005e4:	4832      	ldr	r0, [pc, #200]	; (80006b0 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 80005e6:	f000 fddd 	bl	80011a4 <SeatbeltDataConv>
			CanTxMessage(CAN_ID_SEATINFO, FDCAN_DLC_BYTES_8, seatbelt_tx_data, &seatbelt_tx_flag);
 80005ea:	4b30      	ldr	r3, [pc, #192]	; (80006ac <HAL_TIM_PeriodElapsedCallback+0x19c>)
 80005ec:	4a30      	ldr	r2, [pc, #192]	; (80006b0 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 80005ee:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80005f2:	f240 1043 	movw	r0, #323	; 0x143
 80005f6:	f000 fa79 	bl	8000aec <CanTxMessage>
			CANReStart();
 80005fa:	f000 fb39 	bl	8000c70 <CANReStart>
		}

		if( ++timer6_cmd_num == 10 ) {
 80005fe:	4b23      	ldr	r3, [pc, #140]	; (800068c <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000600:	781b      	ldrb	r3, [r3, #0]
 8000602:	3301      	adds	r3, #1
 8000604:	b2da      	uxtb	r2, r3
 8000606:	4b21      	ldr	r3, [pc, #132]	; (800068c <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000608:	701a      	strb	r2, [r3, #0]
 800060a:	4b20      	ldr	r3, [pc, #128]	; (800068c <HAL_TIM_PeriodElapsedCallback+0x17c>)
 800060c:	781b      	ldrb	r3, [r3, #0]
 800060e:	2b0a      	cmp	r3, #10
 8000610:	d135      	bne.n	800067e <HAL_TIM_PeriodElapsedCallback+0x16e>
			timer6_cmd_num = 0;
 8000612:	4b1e      	ldr	r3, [pc, #120]	; (800068c <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000614:	2200      	movs	r2, #0
 8000616:	701a      	strb	r2, [r3, #0]
			if( (ign1_status==0) && (door_open_status==0) && (charge_door_status==0) && (RF_open_lamp==0)
 8000618:	4b26      	ldr	r3, [pc, #152]	; (80006b4 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	2b00      	cmp	r3, #0
 800061e:	d127      	bne.n	8000670 <HAL_TIM_PeriodElapsedCallback+0x160>
 8000620:	4b25      	ldr	r3, [pc, #148]	; (80006b8 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8000622:	781b      	ldrb	r3, [r3, #0]
 8000624:	2b00      	cmp	r3, #0
 8000626:	d123      	bne.n	8000670 <HAL_TIM_PeriodElapsedCallback+0x160>
 8000628:	4b24      	ldr	r3, [pc, #144]	; (80006bc <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 800062a:	781b      	ldrb	r3, [r3, #0]
 800062c:	2b00      	cmp	r3, #0
 800062e:	d11f      	bne.n	8000670 <HAL_TIM_PeriodElapsedCallback+0x160>
 8000630:	4b23      	ldr	r3, [pc, #140]	; (80006c0 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	2b00      	cmp	r3, #0
 8000636:	d11b      	bne.n	8000670 <HAL_TIM_PeriodElapsedCallback+0x160>
					&& (RF_close_lamp==0) && (Lamp_Status.stop_lamp==0) ) {
 8000638:	4b22      	ldr	r3, [pc, #136]	; (80006c4 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 800063a:	781b      	ldrb	r3, [r3, #0]
 800063c:	2b00      	cmp	r3, #0
 800063e:	d117      	bne.n	8000670 <HAL_TIM_PeriodElapsedCallback+0x160>
 8000640:	4b14      	ldr	r3, [pc, #80]	; (8000694 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8000642:	795b      	ldrb	r3, [r3, #5]
 8000644:	2b00      	cmp	r3, #0
 8000646:	d113      	bne.n	8000670 <HAL_TIM_PeriodElapsedCallback+0x160>
				if( ++stop_mode_cnt > 1500 ) {
 8000648:	4b1f      	ldr	r3, [pc, #124]	; (80006c8 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 800064a:	881b      	ldrh	r3, [r3, #0]
 800064c:	3301      	adds	r3, #1
 800064e:	b29a      	uxth	r2, r3
 8000650:	4b1d      	ldr	r3, [pc, #116]	; (80006c8 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8000652:	801a      	strh	r2, [r3, #0]
 8000654:	4b1c      	ldr	r3, [pc, #112]	; (80006c8 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8000656:	881b      	ldrh	r3, [r3, #0]
 8000658:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800065c:	4293      	cmp	r3, r2
 800065e:	d90e      	bls.n	800067e <HAL_TIM_PeriodElapsedCallback+0x16e>
					stop_enable = 1;
 8000660:	4b1a      	ldr	r3, [pc, #104]	; (80006cc <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8000662:	2201      	movs	r2, #1
 8000664:	701a      	strb	r2, [r3, #0]
					stop_mode_cnt = 1495;
 8000666:	4b18      	ldr	r3, [pc, #96]	; (80006c8 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8000668:	f240 52d7 	movw	r2, #1495	; 0x5d7
 800066c:	801a      	strh	r2, [r3, #0]
				if( ++stop_mode_cnt > 1500 ) {
 800066e:	e006      	b.n	800067e <HAL_TIM_PeriodElapsedCallback+0x16e>
				}
			} else {
				stop_mode_cnt = 0;
 8000670:	4b15      	ldr	r3, [pc, #84]	; (80006c8 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8000672:	2200      	movs	r2, #0
 8000674:	801a      	strh	r2, [r3, #0]
				stop_enable = 0;
 8000676:	4b15      	ldr	r3, [pc, #84]	; (80006cc <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8000678:	2200      	movs	r2, #0
 800067a:	701a      	strb	r2, [r3, #0]
			}
		}
	}
}
 800067c:	e7ff      	b.n	800067e <HAL_TIM_PeriodElapsedCallback+0x16e>
 800067e:	bf00      	nop
 8000680:	3708      	adds	r7, #8
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}
 8000686:	bf00      	nop
 8000688:	40001000 	.word	0x40001000
 800068c:	2000034d 	.word	0x2000034d
 8000690:	20000274 	.word	0x20000274
 8000694:	20000344 	.word	0x20000344
 8000698:	2000009d 	.word	0x2000009d
 800069c:	2000026c 	.word	0x2000026c
 80006a0:	200000bc 	.word	0x200000bc
 80006a4:	200001a1 	.word	0x200001a1
 80006a8:	20000338 	.word	0x20000338
 80006ac:	2000014f 	.word	0x2000014f
 80006b0:	200000b0 	.word	0x200000b0
 80006b4:	2000035a 	.word	0x2000035a
 80006b8:	2000034b 	.word	0x2000034b
 80006bc:	2000009c 	.word	0x2000009c
 80006c0:	200001a3 	.word	0x200001a3
 80006c4:	20000278 	.word	0x20000278
 80006c8:	200003c4 	.word	0x200003c4
 80006cc:	2000004c 	.word	0x2000004c

080006d0 <HAL_FDCAN_RxFifo0Callback>:

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b082      	sub	sp, #8
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
 80006d8:	6039      	str	r1, [r7, #0]
	if( hfdcan->Instance == FDCAN1 ) {
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	4a12      	ldr	r2, [pc, #72]	; (8000728 <HAL_FDCAN_RxFifo0Callback+0x58>)
 80006e0:	4293      	cmp	r3, r2
 80006e2:	d10a      	bne.n	80006fa <HAL_FDCAN_RxFifo0Callback+0x2a>
		HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &can1_rx_header, can1_rx_data);
 80006e4:	4b11      	ldr	r3, [pc, #68]	; (800072c <HAL_FDCAN_RxFifo0Callback+0x5c>)
 80006e6:	4a12      	ldr	r2, [pc, #72]	; (8000730 <HAL_FDCAN_RxFifo0Callback+0x60>)
 80006e8:	2140      	movs	r1, #64	; 0x40
 80006ea:	6878      	ldr	r0, [r7, #4]
 80006ec:	f003 f908 	bl	8003900 <HAL_FDCAN_GetRxMessage>
		VehicleToABU(&can1_rx_header, can1_rx_data);
 80006f0:	490e      	ldr	r1, [pc, #56]	; (800072c <HAL_FDCAN_RxFifo0Callback+0x5c>)
 80006f2:	480f      	ldr	r0, [pc, #60]	; (8000730 <HAL_FDCAN_RxFifo0Callback+0x60>)
 80006f4:	f000 f826 	bl	8000744 <VehicleToABU>
	} else if ( hfdcan->Instance == FDCAN2 ) {
		HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &can2_rx_header, can2_rx_data);
		LocalToABU(&can2_rx_header, can2_rx_data);
		can_not_receive_cnt = 0;
	}
}
 80006f8:	e011      	b.n	800071e <HAL_FDCAN_RxFifo0Callback+0x4e>
	} else if ( hfdcan->Instance == FDCAN2 ) {
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	4a0d      	ldr	r2, [pc, #52]	; (8000734 <HAL_FDCAN_RxFifo0Callback+0x64>)
 8000700:	4293      	cmp	r3, r2
 8000702:	d10c      	bne.n	800071e <HAL_FDCAN_RxFifo0Callback+0x4e>
		HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &can2_rx_header, can2_rx_data);
 8000704:	4b0c      	ldr	r3, [pc, #48]	; (8000738 <HAL_FDCAN_RxFifo0Callback+0x68>)
 8000706:	4a0d      	ldr	r2, [pc, #52]	; (800073c <HAL_FDCAN_RxFifo0Callback+0x6c>)
 8000708:	2140      	movs	r1, #64	; 0x40
 800070a:	6878      	ldr	r0, [r7, #4]
 800070c:	f003 f8f8 	bl	8003900 <HAL_FDCAN_GetRxMessage>
		LocalToABU(&can2_rx_header, can2_rx_data);
 8000710:	4909      	ldr	r1, [pc, #36]	; (8000738 <HAL_FDCAN_RxFifo0Callback+0x68>)
 8000712:	480a      	ldr	r0, [pc, #40]	; (800073c <HAL_FDCAN_RxFifo0Callback+0x6c>)
 8000714:	f000 f8be 	bl	8000894 <LocalToABU>
		can_not_receive_cnt = 0;
 8000718:	4b09      	ldr	r3, [pc, #36]	; (8000740 <HAL_FDCAN_RxFifo0Callback+0x70>)
 800071a:	2200      	movs	r2, #0
 800071c:	701a      	strb	r2, [r3, #0]
}
 800071e:	bf00      	nop
 8000720:	3708      	adds	r7, #8
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}
 8000726:	bf00      	nop
 8000728:	40006400 	.word	0x40006400
 800072c:	2000032c 	.word	0x2000032c
 8000730:	20000244 	.word	0x20000244
 8000734:	40006800 	.word	0x40006800
 8000738:	200003cc 	.word	0x200003cc
 800073c:	200002f4 	.word	0x200002f4
 8000740:	200000ad 	.word	0x200000ad

08000744 <VehicleToABU>:

void VehicleToABU(FDCAN_RxHeaderTypeDef *rxheader, uint8_t *rxdata)
{
 8000744:	b480      	push	{r7}
 8000746:	b083      	sub	sp, #12
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
 800074c:	6039      	str	r1, [r7, #0]
	switch(rxheader->Identifier) {
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	4a46      	ldr	r2, [pc, #280]	; (800086c <VehicleToABU+0x128>)
 8000754:	4293      	cmp	r3, r2
 8000756:	d07c      	beq.n	8000852 <VehicleToABU+0x10e>
 8000758:	4a44      	ldr	r2, [pc, #272]	; (800086c <VehicleToABU+0x128>)
 800075a:	4293      	cmp	r3, r2
 800075c:	d87f      	bhi.n	800085e <VehicleToABU+0x11a>
 800075e:	4a44      	ldr	r2, [pc, #272]	; (8000870 <VehicleToABU+0x12c>)
 8000760:	4293      	cmp	r3, r2
 8000762:	d063      	beq.n	800082c <VehicleToABU+0xe8>
 8000764:	4a42      	ldr	r2, [pc, #264]	; (8000870 <VehicleToABU+0x12c>)
 8000766:	4293      	cmp	r3, r2
 8000768:	d879      	bhi.n	800085e <VehicleToABU+0x11a>
 800076a:	4a42      	ldr	r2, [pc, #264]	; (8000874 <VehicleToABU+0x130>)
 800076c:	4293      	cmp	r3, r2
 800076e:	d003      	beq.n	8000778 <VehicleToABU+0x34>
 8000770:	4a41      	ldr	r2, [pc, #260]	; (8000878 <VehicleToABU+0x134>)
 8000772:	4293      	cmp	r3, r2
 8000774:	d049      	beq.n	800080a <VehicleToABU+0xc6>
#endif
	case 0x18FEA0F0:
		vehicle_charge_status = rxdata[0];
		break;
	}
}
 8000776:	e072      	b.n	800085e <VehicleToABU+0x11a>
	    if( (rxdata[0] == 0x00) && ( (rxdata[1] == 0x00) || (rxdata[1] == 0x01))) {
 8000778:	683b      	ldr	r3, [r7, #0]
 800077a:	781b      	ldrb	r3, [r3, #0]
 800077c:	2b00      	cmp	r3, #0
 800077e:	d10d      	bne.n	800079c <VehicleToABU+0x58>
 8000780:	683b      	ldr	r3, [r7, #0]
 8000782:	3301      	adds	r3, #1
 8000784:	781b      	ldrb	r3, [r3, #0]
 8000786:	2b00      	cmp	r3, #0
 8000788:	d004      	beq.n	8000794 <VehicleToABU+0x50>
 800078a:	683b      	ldr	r3, [r7, #0]
 800078c:	3301      	adds	r3, #1
 800078e:	781b      	ldrb	r3, [r3, #0]
 8000790:	2b01      	cmp	r3, #1
 8000792:	d103      	bne.n	800079c <VehicleToABU+0x58>
	    	car_ready_status = 0;
 8000794:	4b39      	ldr	r3, [pc, #228]	; (800087c <VehicleToABU+0x138>)
 8000796:	2200      	movs	r2, #0
 8000798:	701a      	strb	r2, [r3, #0]
 800079a:	e035      	b.n	8000808 <VehicleToABU+0xc4>
	    } else if(rxdata[0] == 0x00 && (rxdata[1] == 0x20 || rxdata[1] == 0x21)) {
 800079c:	683b      	ldr	r3, [r7, #0]
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d10d      	bne.n	80007c0 <VehicleToABU+0x7c>
 80007a4:	683b      	ldr	r3, [r7, #0]
 80007a6:	3301      	adds	r3, #1
 80007a8:	781b      	ldrb	r3, [r3, #0]
 80007aa:	2b20      	cmp	r3, #32
 80007ac:	d004      	beq.n	80007b8 <VehicleToABU+0x74>
 80007ae:	683b      	ldr	r3, [r7, #0]
 80007b0:	3301      	adds	r3, #1
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	2b21      	cmp	r3, #33	; 0x21
 80007b6:	d103      	bne.n	80007c0 <VehicleToABU+0x7c>
	    	car_ready_status = 0;
 80007b8:	4b30      	ldr	r3, [pc, #192]	; (800087c <VehicleToABU+0x138>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	701a      	strb	r2, [r3, #0]
 80007be:	e023      	b.n	8000808 <VehicleToABU+0xc4>
	    } else if(rxdata[0] == 0x00 && (rxdata[1] == 0x30 || rxdata[1] == 0x31)) {
 80007c0:	683b      	ldr	r3, [r7, #0]
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d10d      	bne.n	80007e4 <VehicleToABU+0xa0>
 80007c8:	683b      	ldr	r3, [r7, #0]
 80007ca:	3301      	adds	r3, #1
 80007cc:	781b      	ldrb	r3, [r3, #0]
 80007ce:	2b30      	cmp	r3, #48	; 0x30
 80007d0:	d004      	beq.n	80007dc <VehicleToABU+0x98>
 80007d2:	683b      	ldr	r3, [r7, #0]
 80007d4:	3301      	adds	r3, #1
 80007d6:	781b      	ldrb	r3, [r3, #0]
 80007d8:	2b31      	cmp	r3, #49	; 0x31
 80007da:	d103      	bne.n	80007e4 <VehicleToABU+0xa0>
	    	car_ready_status = 0;
 80007dc:	4b27      	ldr	r3, [pc, #156]	; (800087c <VehicleToABU+0x138>)
 80007de:	2200      	movs	r2, #0
 80007e0:	701a      	strb	r2, [r3, #0]
 80007e2:	e011      	b.n	8000808 <VehicleToABU+0xc4>
	    } else if(rxdata[0] == 0x01 && ((rxdata[1] == 0x20) || (rxdata[1] == 0x21))) {
 80007e4:	683b      	ldr	r3, [r7, #0]
 80007e6:	781b      	ldrb	r3, [r3, #0]
 80007e8:	2b01      	cmp	r3, #1
 80007ea:	d137      	bne.n	800085c <VehicleToABU+0x118>
 80007ec:	683b      	ldr	r3, [r7, #0]
 80007ee:	3301      	adds	r3, #1
 80007f0:	781b      	ldrb	r3, [r3, #0]
 80007f2:	2b20      	cmp	r3, #32
 80007f4:	d004      	beq.n	8000800 <VehicleToABU+0xbc>
 80007f6:	683b      	ldr	r3, [r7, #0]
 80007f8:	3301      	adds	r3, #1
 80007fa:	781b      	ldrb	r3, [r3, #0]
 80007fc:	2b21      	cmp	r3, #33	; 0x21
 80007fe:	d12d      	bne.n	800085c <VehicleToABU+0x118>
	    	car_ready_status = 1;
 8000800:	4b1e      	ldr	r3, [pc, #120]	; (800087c <VehicleToABU+0x138>)
 8000802:	2201      	movs	r2, #1
 8000804:	701a      	strb	r2, [r3, #0]
		break;
 8000806:	e029      	b.n	800085c <VehicleToABU+0x118>
 8000808:	e028      	b.n	800085c <VehicleToABU+0x118>
		vehicle_current = (rxdata[4]) | (rxdata[5]<<8);
 800080a:	683b      	ldr	r3, [r7, #0]
 800080c:	3304      	adds	r3, #4
 800080e:	781b      	ldrb	r3, [r3, #0]
 8000810:	b21a      	sxth	r2, r3
 8000812:	683b      	ldr	r3, [r7, #0]
 8000814:	3305      	adds	r3, #5
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	021b      	lsls	r3, r3, #8
 800081a:	b21b      	sxth	r3, r3
 800081c:	4313      	orrs	r3, r2
 800081e:	b21a      	sxth	r2, r3
 8000820:	4b17      	ldr	r3, [pc, #92]	; (8000880 <VehicleToABU+0x13c>)
 8000822:	801a      	strh	r2, [r3, #0]
		vehicle_curr_rx_flag = 1;
 8000824:	4b17      	ldr	r3, [pc, #92]	; (8000884 <VehicleToABU+0x140>)
 8000826:	2201      	movs	r2, #1
 8000828:	701a      	strb	r2, [r3, #0]
		break;
 800082a:	e018      	b.n	800085e <VehicleToABU+0x11a>
		soc_value = rxdata[0];
 800082c:	683b      	ldr	r3, [r7, #0]
 800082e:	781a      	ldrb	r2, [r3, #0]
 8000830:	4b15      	ldr	r3, [pc, #84]	; (8000888 <VehicleToABU+0x144>)
 8000832:	701a      	strb	r2, [r3, #0]
		vehicle_voltage = rxdata[3] | (rxdata[4]<<8);
 8000834:	683b      	ldr	r3, [r7, #0]
 8000836:	3303      	adds	r3, #3
 8000838:	781b      	ldrb	r3, [r3, #0]
 800083a:	b21a      	sxth	r2, r3
 800083c:	683b      	ldr	r3, [r7, #0]
 800083e:	3304      	adds	r3, #4
 8000840:	781b      	ldrb	r3, [r3, #0]
 8000842:	021b      	lsls	r3, r3, #8
 8000844:	b21b      	sxth	r3, r3
 8000846:	4313      	orrs	r3, r2
 8000848:	b21b      	sxth	r3, r3
 800084a:	b29a      	uxth	r2, r3
 800084c:	4b0f      	ldr	r3, [pc, #60]	; (800088c <VehicleToABU+0x148>)
 800084e:	801a      	strh	r2, [r3, #0]
		break;
 8000850:	e005      	b.n	800085e <VehicleToABU+0x11a>
		vehicle_charge_status = rxdata[0];
 8000852:	683b      	ldr	r3, [r7, #0]
 8000854:	781a      	ldrb	r2, [r3, #0]
 8000856:	4b0e      	ldr	r3, [pc, #56]	; (8000890 <VehicleToABU+0x14c>)
 8000858:	701a      	strb	r2, [r3, #0]
		break;
 800085a:	e000      	b.n	800085e <VehicleToABU+0x11a>
		break;
 800085c:	bf00      	nop
}
 800085e:	bf00      	nop
 8000860:	370c      	adds	r7, #12
 8000862:	46bd      	mov	sp, r7
 8000864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000868:	4770      	bx	lr
 800086a:	bf00      	nop
 800086c:	18fea0f0 	.word	0x18fea0f0
 8000870:	1810a6a0 	.word	0x1810a6a0
 8000874:	08f200a0 	.word	0x08f200a0
 8000878:	0cff08ef 	.word	0x0cff08ef
 800087c:	200000d9 	.word	0x200000d9
 8000880:	2000009e 	.word	0x2000009e
 8000884:	2000009d 	.word	0x2000009d
 8000888:	20000329 	.word	0x20000329
 800088c:	200000c8 	.word	0x200000c8
 8000890:	2000034a 	.word	0x2000034a

08000894 <LocalToABU>:

void LocalToABU(FDCAN_RxHeaderTypeDef *rxheader, uint8_t *rxdata) {
 8000894:	b480      	push	{r7}
 8000896:	b083      	sub	sp, #12
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
 800089c:	6039      	str	r1, [r7, #0]
	switch(rxheader->Identifier) {
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	f240 3233 	movw	r2, #819	; 0x333
 80008a6:	4293      	cmp	r3, r2
 80008a8:	f000 80e7 	beq.w	8000a7a <LocalToABU+0x1e6>
 80008ac:	f5b3 7f4d 	cmp.w	r3, #820	; 0x334
 80008b0:	f080 80f2 	bcs.w	8000a98 <LocalToABU+0x204>
 80008b4:	f5b3 7f04 	cmp.w	r3, #528	; 0x210
 80008b8:	f000 80d4 	beq.w	8000a64 <LocalToABU+0x1d0>
 80008bc:	f5b3 7f04 	cmp.w	r3, #528	; 0x210
 80008c0:	f200 80ea 	bhi.w	8000a98 <LocalToABU+0x204>
 80008c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80008c8:	f000 808d 	beq.w	80009e6 <LocalToABU+0x152>
 80008cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80008d0:	f200 80e2 	bhi.w	8000a98 <LocalToABU+0x204>
 80008d4:	f240 1221 	movw	r2, #289	; 0x121
 80008d8:	4293      	cmp	r3, r2
 80008da:	d003      	beq.n	80008e4 <LocalToABU+0x50>
 80008dc:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 80008e0:	d072      	beq.n	80009c8 <LocalToABU+0x134>
		pBrake_status = rxdata[0];
		vehicle_vel = rxdata[1];
		brake_status = rxdata[2];
		break;
	}
}
 80008e2:	e0d9      	b.n	8000a98 <LocalToABU+0x204>
		lamp_rx_data[0] = rxdata[0];
 80008e4:	683b      	ldr	r3, [r7, #0]
 80008e6:	781a      	ldrb	r2, [r3, #0]
 80008e8:	4b6e      	ldr	r3, [pc, #440]	; (8000aa4 <LocalToABU+0x210>)
 80008ea:	701a      	strb	r2, [r3, #0]
		if( (lamp_rx_data[0]&0x01) == 0x01 ) {
 80008ec:	4b6d      	ldr	r3, [pc, #436]	; (8000aa4 <LocalToABU+0x210>)
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	f003 0301 	and.w	r3, r3, #1
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d003      	beq.n	8000900 <LocalToABU+0x6c>
			taillamp_on = 1;
 80008f8:	4b6b      	ldr	r3, [pc, #428]	; (8000aa8 <LocalToABU+0x214>)
 80008fa:	2201      	movs	r2, #1
 80008fc:	701a      	strb	r2, [r3, #0]
 80008fe:	e008      	b.n	8000912 <LocalToABU+0x7e>
		} else if( (lamp_rx_data[0]&0x01) == 0x00 ) {
 8000900:	4b68      	ldr	r3, [pc, #416]	; (8000aa4 <LocalToABU+0x210>)
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	f003 0301 	and.w	r3, r3, #1
 8000908:	2b00      	cmp	r3, #0
 800090a:	d102      	bne.n	8000912 <LocalToABU+0x7e>
			taillamp_on = 0;
 800090c:	4b66      	ldr	r3, [pc, #408]	; (8000aa8 <LocalToABU+0x214>)
 800090e:	2200      	movs	r2, #0
 8000910:	701a      	strb	r2, [r3, #0]
		if( (lamp_rx_data[0]&0x10) == 0x10 ) {
 8000912:	4b64      	ldr	r3, [pc, #400]	; (8000aa4 <LocalToABU+0x210>)
 8000914:	781b      	ldrb	r3, [r3, #0]
 8000916:	f003 0310 	and.w	r3, r3, #16
 800091a:	2b00      	cmp	r3, #0
 800091c:	d003      	beq.n	8000926 <LocalToABU+0x92>
			headlamp_low_on = 1;
 800091e:	4b63      	ldr	r3, [pc, #396]	; (8000aac <LocalToABU+0x218>)
 8000920:	2201      	movs	r2, #1
 8000922:	701a      	strb	r2, [r3, #0]
 8000924:	e008      	b.n	8000938 <LocalToABU+0xa4>
		} else if( (lamp_rx_data[0]&0x10) == 0x00 ){
 8000926:	4b5f      	ldr	r3, [pc, #380]	; (8000aa4 <LocalToABU+0x210>)
 8000928:	781b      	ldrb	r3, [r3, #0]
 800092a:	f003 0310 	and.w	r3, r3, #16
 800092e:	2b00      	cmp	r3, #0
 8000930:	d102      	bne.n	8000938 <LocalToABU+0xa4>
			headlamp_low_on = 0;
 8000932:	4b5e      	ldr	r3, [pc, #376]	; (8000aac <LocalToABU+0x218>)
 8000934:	2200      	movs	r2, #0
 8000936:	701a      	strb	r2, [r3, #0]
		if( (lamp_rx_data[0]&0x04) == 0x04 ) {
 8000938:	4b5a      	ldr	r3, [pc, #360]	; (8000aa4 <LocalToABU+0x210>)
 800093a:	781b      	ldrb	r3, [r3, #0]
 800093c:	f003 0304 	and.w	r3, r3, #4
 8000940:	2b00      	cmp	r3, #0
 8000942:	d003      	beq.n	800094c <LocalToABU+0xb8>
			turnlamp_left_on = 1;
 8000944:	4b5a      	ldr	r3, [pc, #360]	; (8000ab0 <LocalToABU+0x21c>)
 8000946:	2201      	movs	r2, #1
 8000948:	701a      	strb	r2, [r3, #0]
 800094a:	e008      	b.n	800095e <LocalToABU+0xca>
		} else if( (lamp_rx_data[0]&0x04) == 0x00 ){
 800094c:	4b55      	ldr	r3, [pc, #340]	; (8000aa4 <LocalToABU+0x210>)
 800094e:	781b      	ldrb	r3, [r3, #0]
 8000950:	f003 0304 	and.w	r3, r3, #4
 8000954:	2b00      	cmp	r3, #0
 8000956:	d102      	bne.n	800095e <LocalToABU+0xca>
			turnlamp_left_on = 0;
 8000958:	4b55      	ldr	r3, [pc, #340]	; (8000ab0 <LocalToABU+0x21c>)
 800095a:	2200      	movs	r2, #0
 800095c:	701a      	strb	r2, [r3, #0]
		if( (lamp_rx_data[0]&0x08) == 0x08 ) {
 800095e:	4b51      	ldr	r3, [pc, #324]	; (8000aa4 <LocalToABU+0x210>)
 8000960:	781b      	ldrb	r3, [r3, #0]
 8000962:	f003 0308 	and.w	r3, r3, #8
 8000966:	2b00      	cmp	r3, #0
 8000968:	d003      	beq.n	8000972 <LocalToABU+0xde>
			turnlamp_right_on = 1;
 800096a:	4b52      	ldr	r3, [pc, #328]	; (8000ab4 <LocalToABU+0x220>)
 800096c:	2201      	movs	r2, #1
 800096e:	701a      	strb	r2, [r3, #0]
 8000970:	e008      	b.n	8000984 <LocalToABU+0xf0>
		} else if( (lamp_rx_data[0]&0x08) == 0x00 ){
 8000972:	4b4c      	ldr	r3, [pc, #304]	; (8000aa4 <LocalToABU+0x210>)
 8000974:	781b      	ldrb	r3, [r3, #0]
 8000976:	f003 0308 	and.w	r3, r3, #8
 800097a:	2b00      	cmp	r3, #0
 800097c:	d102      	bne.n	8000984 <LocalToABU+0xf0>
			turnlamp_right_on = 0;
 800097e:	4b4d      	ldr	r3, [pc, #308]	; (8000ab4 <LocalToABU+0x220>)
 8000980:	2200      	movs	r2, #0
 8000982:	701a      	strb	r2, [r3, #0]
		door_open_status = (rxdata[0]&0x40) >> 6;
 8000984:	683b      	ldr	r3, [r7, #0]
 8000986:	781b      	ldrb	r3, [r3, #0]
 8000988:	119b      	asrs	r3, r3, #6
 800098a:	b2db      	uxtb	r3, r3
 800098c:	f003 0301 	and.w	r3, r3, #1
 8000990:	b2da      	uxtb	r2, r3
 8000992:	4b49      	ldr	r3, [pc, #292]	; (8000ab8 <LocalToABU+0x224>)
 8000994:	701a      	strb	r2, [r3, #0]
		charge_door_status = (rxdata[0]&0x80) >> 7;
 8000996:	683b      	ldr	r3, [r7, #0]
 8000998:	781b      	ldrb	r3, [r3, #0]
 800099a:	09db      	lsrs	r3, r3, #7
 800099c:	b2da      	uxtb	r2, r3
 800099e:	4b47      	ldr	r3, [pc, #284]	; (8000abc <LocalToABU+0x228>)
 80009a0:	701a      	strb	r2, [r3, #0]
		RF_open_lamp = rxdata[1]&0x01;
 80009a2:	683b      	ldr	r3, [r7, #0]
 80009a4:	3301      	adds	r3, #1
 80009a6:	781b      	ldrb	r3, [r3, #0]
 80009a8:	f003 0301 	and.w	r3, r3, #1
 80009ac:	b2da      	uxtb	r2, r3
 80009ae:	4b44      	ldr	r3, [pc, #272]	; (8000ac0 <LocalToABU+0x22c>)
 80009b0:	701a      	strb	r2, [r3, #0]
		RF_close_lamp = (rxdata[1]&0x02) >> 1;
 80009b2:	683b      	ldr	r3, [r7, #0]
 80009b4:	3301      	adds	r3, #1
 80009b6:	781b      	ldrb	r3, [r3, #0]
 80009b8:	105b      	asrs	r3, r3, #1
 80009ba:	b2db      	uxtb	r3, r3
 80009bc:	f003 0301 	and.w	r3, r3, #1
 80009c0:	b2da      	uxtb	r2, r3
 80009c2:	4b40      	ldr	r3, [pc, #256]	; (8000ac4 <LocalToABU+0x230>)
 80009c4:	701a      	strb	r2, [r3, #0]
		break;
 80009c6:	e067      	b.n	8000a98 <LocalToABU+0x204>
		dimmer_volt = rxdata[3] | (rxdata[4]<<8);
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	3303      	adds	r3, #3
 80009cc:	781b      	ldrb	r3, [r3, #0]
 80009ce:	b21a      	sxth	r2, r3
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	3304      	adds	r3, #4
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	021b      	lsls	r3, r3, #8
 80009d8:	b21b      	sxth	r3, r3
 80009da:	4313      	orrs	r3, r2
 80009dc:	b21b      	sxth	r3, r3
 80009de:	b29a      	uxth	r2, r3
 80009e0:	4b39      	ldr	r3, [pc, #228]	; (8000ac8 <LocalToABU+0x234>)
 80009e2:	801a      	strh	r2, [r3, #0]
		break;
 80009e4:	e058      	b.n	8000a98 <LocalToABU+0x204>
		ign1_status = rxdata[0]&0x01;
 80009e6:	683b      	ldr	r3, [r7, #0]
 80009e8:	781b      	ldrb	r3, [r3, #0]
 80009ea:	f003 0301 	and.w	r3, r3, #1
 80009ee:	b2da      	uxtb	r2, r3
 80009f0:	4b36      	ldr	r3, [pc, #216]	; (8000acc <LocalToABU+0x238>)
 80009f2:	701a      	strb	r2, [r3, #0]
		ign2_status = (rxdata[0]&0x80)>>7;
 80009f4:	683b      	ldr	r3, [r7, #0]
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	09db      	lsrs	r3, r3, #7
 80009fa:	b2da      	uxtb	r2, r3
 80009fc:	4b34      	ldr	r3, [pc, #208]	; (8000ad0 <LocalToABU+0x23c>)
 80009fe:	701a      	strb	r2, [r3, #0]
		vehicle_vel = rxdata[1] | (rxdata[2]<<8);
 8000a00:	683b      	ldr	r3, [r7, #0]
 8000a02:	3301      	adds	r3, #1
 8000a04:	781b      	ldrb	r3, [r3, #0]
 8000a06:	b21a      	sxth	r2, r3
 8000a08:	683b      	ldr	r3, [r7, #0]
 8000a0a:	3302      	adds	r3, #2
 8000a0c:	781b      	ldrb	r3, [r3, #0]
 8000a0e:	021b      	lsls	r3, r3, #8
 8000a10:	b21b      	sxth	r3, r3
 8000a12:	4313      	orrs	r3, r2
 8000a14:	b21a      	sxth	r2, r3
 8000a16:	4b2f      	ldr	r3, [pc, #188]	; (8000ad4 <LocalToABU+0x240>)
 8000a18:	801a      	strh	r2, [r3, #0]
		brake_status = rxdata[5] & 0x01;
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	3305      	adds	r3, #5
 8000a1e:	781b      	ldrb	r3, [r3, #0]
 8000a20:	f003 0301 	and.w	r3, r3, #1
 8000a24:	b2da      	uxtb	r2, r3
 8000a26:	4b2c      	ldr	r3, [pc, #176]	; (8000ad8 <LocalToABU+0x244>)
 8000a28:	701a      	strb	r2, [r3, #0]
		pBrake_status = (rxdata[5]&0x38) >> 3;
 8000a2a:	683b      	ldr	r3, [r7, #0]
 8000a2c:	3305      	adds	r3, #5
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	10db      	asrs	r3, r3, #3
 8000a32:	b2db      	uxtb	r3, r3
 8000a34:	f003 0307 	and.w	r3, r3, #7
 8000a38:	b2da      	uxtb	r2, r3
 8000a3a:	4b28      	ldr	r3, [pc, #160]	; (8000adc <LocalToABU+0x248>)
 8000a3c:	701a      	strb	r2, [r3, #0]
		ems_status = rxdata[6] & 0x01;
 8000a3e:	683b      	ldr	r3, [r7, #0]
 8000a40:	3306      	adds	r3, #6
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	f003 0301 	and.w	r3, r3, #1
 8000a48:	b2da      	uxtb	r2, r3
 8000a4a:	4b25      	ldr	r3, [pc, #148]	; (8000ae0 <LocalToABU+0x24c>)
 8000a4c:	701a      	strb	r2, [r3, #0]
		auto_mode = (rxdata[6]&0x02) >> 1;
 8000a4e:	683b      	ldr	r3, [r7, #0]
 8000a50:	3306      	adds	r3, #6
 8000a52:	781b      	ldrb	r3, [r3, #0]
 8000a54:	105b      	asrs	r3, r3, #1
 8000a56:	b2db      	uxtb	r3, r3
 8000a58:	f003 0301 	and.w	r3, r3, #1
 8000a5c:	b2da      	uxtb	r2, r3
 8000a5e:	4b21      	ldr	r3, [pc, #132]	; (8000ae4 <LocalToABU+0x250>)
 8000a60:	701a      	strb	r2, [r3, #0]
		break;
 8000a62:	e019      	b.n	8000a98 <LocalToABU+0x204>
		akit_command.hazard_cmd = (rxdata[1]&0x10) >> 4;
 8000a64:	683b      	ldr	r3, [r7, #0]
 8000a66:	3301      	adds	r3, #1
 8000a68:	781b      	ldrb	r3, [r3, #0]
 8000a6a:	111b      	asrs	r3, r3, #4
 8000a6c:	b2db      	uxtb	r3, r3
 8000a6e:	f003 0301 	and.w	r3, r3, #1
 8000a72:	b2da      	uxtb	r2, r3
 8000a74:	4b1c      	ldr	r3, [pc, #112]	; (8000ae8 <LocalToABU+0x254>)
 8000a76:	701a      	strb	r2, [r3, #0]
		break;
 8000a78:	e00e      	b.n	8000a98 <LocalToABU+0x204>
		pBrake_status = rxdata[0];
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	781a      	ldrb	r2, [r3, #0]
 8000a7e:	4b17      	ldr	r3, [pc, #92]	; (8000adc <LocalToABU+0x248>)
 8000a80:	701a      	strb	r2, [r3, #0]
		vehicle_vel = rxdata[1];
 8000a82:	683b      	ldr	r3, [r7, #0]
 8000a84:	3301      	adds	r3, #1
 8000a86:	781b      	ldrb	r3, [r3, #0]
 8000a88:	b21a      	sxth	r2, r3
 8000a8a:	4b12      	ldr	r3, [pc, #72]	; (8000ad4 <LocalToABU+0x240>)
 8000a8c:	801a      	strh	r2, [r3, #0]
		brake_status = rxdata[2];
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	789a      	ldrb	r2, [r3, #2]
 8000a92:	4b11      	ldr	r3, [pc, #68]	; (8000ad8 <LocalToABU+0x244>)
 8000a94:	701a      	strb	r2, [r3, #0]
		break;
 8000a96:	bf00      	nop
}
 8000a98:	bf00      	nop
 8000a9a:	370c      	adds	r7, #12
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa2:	4770      	bx	lr
 8000aa4:	20000240 	.word	0x20000240
 8000aa8:	200002ec 	.word	0x200002ec
 8000aac:	200000cd 	.word	0x200000cd
 8000ab0:	2000035b 	.word	0x2000035b
 8000ab4:	2000004d 	.word	0x2000004d
 8000ab8:	2000034b 	.word	0x2000034b
 8000abc:	2000009c 	.word	0x2000009c
 8000ac0:	200001a3 	.word	0x200001a3
 8000ac4:	20000278 	.word	0x20000278
 8000ac8:	20000324 	.word	0x20000324
 8000acc:	2000035a 	.word	0x2000035a
 8000ad0:	2000027b 	.word	0x2000027b
 8000ad4:	200003d6 	.word	0x200003d6
 8000ad8:	2000027e 	.word	0x2000027e
 8000adc:	20000358 	.word	0x20000358
 8000ae0:	20000328 	.word	0x20000328
 8000ae4:	20000281 	.word	0x20000281
 8000ae8:	20000154 	.word	0x20000154

08000aec <CanTxMessage>:

void CanTxMessage(uint32_t id, uint32_t length, uint8_t *data, uint8_t *flag)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b084      	sub	sp, #16
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	60f8      	str	r0, [r7, #12]
 8000af4:	60b9      	str	r1, [r7, #8]
 8000af6:	607a      	str	r2, [r7, #4]
 8000af8:	603b      	str	r3, [r7, #0]
	if( *flag ) {
 8000afa:	683b      	ldr	r3, [r7, #0]
 8000afc:	781b      	ldrb	r3, [r3, #0]
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d013      	beq.n	8000b2a <CanTxMessage+0x3e>
		can2_tx_header.Identifier = id;
 8000b02:	4a0d      	ldr	r2, [pc, #52]	; (8000b38 <CanTxMessage+0x4c>)
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	6013      	str	r3, [r2, #0]
		can2_tx_header.TxFrameType = FDCAN_DATA_FRAME;
 8000b08:	4b0b      	ldr	r3, [pc, #44]	; (8000b38 <CanTxMessage+0x4c>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	609a      	str	r2, [r3, #8]
		can2_tx_header.IdType = FDCAN_STANDARD_ID;
 8000b0e:	4b0a      	ldr	r3, [pc, #40]	; (8000b38 <CanTxMessage+0x4c>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	605a      	str	r2, [r3, #4]
		can2_tx_header.FDFormat = FDCAN_CLASSIC_CAN;
 8000b14:	4b08      	ldr	r3, [pc, #32]	; (8000b38 <CanTxMessage+0x4c>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	619a      	str	r2, [r3, #24]
		can2_tx_header.DataLength = length;
 8000b1a:	4a07      	ldr	r2, [pc, #28]	; (8000b38 <CanTxMessage+0x4c>)
 8000b1c:	68bb      	ldr	r3, [r7, #8]
 8000b1e:	60d3      	str	r3, [r2, #12]

		HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &can2_tx_header, data);
 8000b20:	687a      	ldr	r2, [r7, #4]
 8000b22:	4905      	ldr	r1, [pc, #20]	; (8000b38 <CanTxMessage+0x4c>)
 8000b24:	4805      	ldr	r0, [pc, #20]	; (8000b3c <CanTxMessage+0x50>)
 8000b26:	f002 fea6 	bl	8003876 <HAL_FDCAN_AddMessageToTxFifoQ>
	}

	(*flag) = 0;
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	701a      	strb	r2, [r3, #0]
}
 8000b30:	bf00      	nop
 8000b32:	3710      	adds	r7, #16
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd80      	pop	{r7, pc}
 8000b38:	2000016c 	.word	0x2000016c
 8000b3c:	2000035c 	.word	0x2000035c

08000b40 <VehicleDataConv>:

void VehicleDataConv(uint8_t *txdata, uint8_t *flag, uint8_t *curr_rx_flag)
{
 8000b40:	b480      	push	{r7}
 8000b42:	b085      	sub	sp, #20
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	60f8      	str	r0, [r7, #12]
 8000b48:	60b9      	str	r1, [r7, #8]
 8000b4a:	607a      	str	r2, [r7, #4]
	static int16_t vehicle_current_i16 = 0;

	if( *curr_rx_flag == 1 ) {
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	2b01      	cmp	r3, #1
 8000b52:	d120      	bne.n	8000b96 <VehicleDataConv+0x56>
		vehicle_current_i16 = vehicle_current;
 8000b54:	4b3d      	ldr	r3, [pc, #244]	; (8000c4c <VehicleDataConv+0x10c>)
 8000b56:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000b5a:	4b3d      	ldr	r3, [pc, #244]	; (8000c50 <VehicleDataConv+0x110>)
 8000b5c:	801a      	strh	r2, [r3, #0]
		vehicle_current_i16 = (vehicle_current_i16 - 5000) * (-1);
 8000b5e:	4b3c      	ldr	r3, [pc, #240]	; (8000c50 <VehicleDataConv+0x110>)
 8000b60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b64:	b29b      	uxth	r3, r3
 8000b66:	f5c3 539c 	rsb	r3, r3, #4992	; 0x1380
 8000b6a:	3308      	adds	r3, #8
 8000b6c:	b29b      	uxth	r3, r3
 8000b6e:	b21a      	sxth	r2, r3
 8000b70:	4b37      	ldr	r3, [pc, #220]	; (8000c50 <VehicleDataConv+0x110>)
 8000b72:	801a      	strh	r2, [r3, #0]
		if( vehicle_current_i16 < 0 ) {
 8000b74:	4b36      	ldr	r3, [pc, #216]	; (8000c50 <VehicleDataConv+0x110>)
 8000b76:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	da03      	bge.n	8000b86 <VehicleDataConv+0x46>
			vehicle_current_i16 = 0;
 8000b7e:	4b34      	ldr	r3, [pc, #208]	; (8000c50 <VehicleDataConv+0x110>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	801a      	strh	r2, [r3, #0]
 8000b84:	e007      	b.n	8000b96 <VehicleDataConv+0x56>
		} else if( vehicle_current_i16 > 100 ) {
 8000b86:	4b32      	ldr	r3, [pc, #200]	; (8000c50 <VehicleDataConv+0x110>)
 8000b88:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b8c:	2b64      	cmp	r3, #100	; 0x64
 8000b8e:	dd02      	ble.n	8000b96 <VehicleDataConv+0x56>
			vehicle_current_i16 = 100;
 8000b90:	4b2f      	ldr	r3, [pc, #188]	; (8000c50 <VehicleDataConv+0x110>)
 8000b92:	2264      	movs	r2, #100	; 0x64
 8000b94:	801a      	strh	r2, [r3, #0]
				charge_mode = 3;
			}
		}
	}
#endif
	if( charge_door_status == 0 ) {
 8000b96:	4b2f      	ldr	r3, [pc, #188]	; (8000c54 <VehicleDataConv+0x114>)
 8000b98:	781b      	ldrb	r3, [r3, #0]
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d103      	bne.n	8000ba6 <VehicleDataConv+0x66>
		charge_mode = 0;
 8000b9e:	4b2e      	ldr	r3, [pc, #184]	; (8000c58 <VehicleDataConv+0x118>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	701a      	strb	r2, [r3, #0]
 8000ba4:	e025      	b.n	8000bf2 <VehicleDataConv+0xb2>
	} else if( charge_door_status == 1 ) {
 8000ba6:	4b2b      	ldr	r3, [pc, #172]	; (8000c54 <VehicleDataConv+0x114>)
 8000ba8:	781b      	ldrb	r3, [r3, #0]
 8000baa:	2b01      	cmp	r3, #1
 8000bac:	d121      	bne.n	8000bf2 <VehicleDataConv+0xb2>
		if( ign1_status == 0 ) {
 8000bae:	4b2b      	ldr	r3, [pc, #172]	; (8000c5c <VehicleDataConv+0x11c>)
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d116      	bne.n	8000be4 <VehicleDataConv+0xa4>
			if( vehicle_charge_status == 0x03 ) {
 8000bb6:	4b2a      	ldr	r3, [pc, #168]	; (8000c60 <VehicleDataConv+0x120>)
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	2b03      	cmp	r3, #3
 8000bbc:	d103      	bne.n	8000bc6 <VehicleDataConv+0x86>
				charge_mode = 1;
 8000bbe:	4b26      	ldr	r3, [pc, #152]	; (8000c58 <VehicleDataConv+0x118>)
 8000bc0:	2201      	movs	r2, #1
 8000bc2:	701a      	strb	r2, [r3, #0]
 8000bc4:	e015      	b.n	8000bf2 <VehicleDataConv+0xb2>
			} else if( vehicle_charge_status == 0x01 ) {
 8000bc6:	4b26      	ldr	r3, [pc, #152]	; (8000c60 <VehicleDataConv+0x120>)
 8000bc8:	781b      	ldrb	r3, [r3, #0]
 8000bca:	2b01      	cmp	r3, #1
 8000bcc:	d111      	bne.n	8000bf2 <VehicleDataConv+0xb2>
				charge_mode = 2;
 8000bce:	4b22      	ldr	r3, [pc, #136]	; (8000c58 <VehicleDataConv+0x118>)
 8000bd0:	2202      	movs	r2, #2
 8000bd2:	701a      	strb	r2, [r3, #0]
				if( soc_value == 100 ) {
 8000bd4:	4b23      	ldr	r3, [pc, #140]	; (8000c64 <VehicleDataConv+0x124>)
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	2b64      	cmp	r3, #100	; 0x64
 8000bda:	d10a      	bne.n	8000bf2 <VehicleDataConv+0xb2>
					charge_mode = 3;
 8000bdc:	4b1e      	ldr	r3, [pc, #120]	; (8000c58 <VehicleDataConv+0x118>)
 8000bde:	2203      	movs	r2, #3
 8000be0:	701a      	strb	r2, [r3, #0]
 8000be2:	e006      	b.n	8000bf2 <VehicleDataConv+0xb2>
				}
			}
		} else if( ign1_status == 1 ) {
 8000be4:	4b1d      	ldr	r3, [pc, #116]	; (8000c5c <VehicleDataConv+0x11c>)
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	2b01      	cmp	r3, #1
 8000bea:	d102      	bne.n	8000bf2 <VehicleDataConv+0xb2>
			charge_mode = 0;
 8000bec:	4b1a      	ldr	r3, [pc, #104]	; (8000c58 <VehicleDataConv+0x118>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	701a      	strb	r2, [r3, #0]
		}
	}

	txdata[0] = vehicle_current_i16;
 8000bf2:	4b17      	ldr	r3, [pc, #92]	; (8000c50 <VehicleDataConv+0x110>)
 8000bf4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000bf8:	b2da      	uxtb	r2, r3
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	701a      	strb	r2, [r3, #0]
	txdata[1] = soc_value;
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	3301      	adds	r3, #1
 8000c02:	4a18      	ldr	r2, [pc, #96]	; (8000c64 <VehicleDataConv+0x124>)
 8000c04:	7812      	ldrb	r2, [r2, #0]
 8000c06:	701a      	strb	r2, [r3, #0]
	txdata[2] = charge_mode;
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	3302      	adds	r3, #2
 8000c0c:	4a12      	ldr	r2, [pc, #72]	; (8000c58 <VehicleDataConv+0x118>)
 8000c0e:	7812      	ldrb	r2, [r2, #0]
 8000c10:	701a      	strb	r2, [r3, #0]
	txdata[3] = car_ready_status;
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	3303      	adds	r3, #3
 8000c16:	4a14      	ldr	r2, [pc, #80]	; (8000c68 <VehicleDataConv+0x128>)
 8000c18:	7812      	ldrb	r2, [r2, #0]
 8000c1a:	701a      	strb	r2, [r3, #0]
	txdata[4] = vehicle_voltage;
 8000c1c:	4b13      	ldr	r3, [pc, #76]	; (8000c6c <VehicleDataConv+0x12c>)
 8000c1e:	881a      	ldrh	r2, [r3, #0]
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	3304      	adds	r3, #4
 8000c24:	b2d2      	uxtb	r2, r2
 8000c26:	701a      	strb	r2, [r3, #0]
	txdata[5] = vehicle_voltage >> 8;
 8000c28:	4b10      	ldr	r3, [pc, #64]	; (8000c6c <VehicleDataConv+0x12c>)
 8000c2a:	881b      	ldrh	r3, [r3, #0]
 8000c2c:	0a1b      	lsrs	r3, r3, #8
 8000c2e:	b29a      	uxth	r2, r3
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	3305      	adds	r3, #5
 8000c34:	b2d2      	uxtb	r2, r2
 8000c36:	701a      	strb	r2, [r3, #0]

	(*flag) = 1;
 8000c38:	68bb      	ldr	r3, [r7, #8]
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	701a      	strb	r2, [r3, #0]
}
 8000c3e:	bf00      	nop
 8000c40:	3714      	adds	r7, #20
 8000c42:	46bd      	mov	sp, r7
 8000c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c48:	4770      	bx	lr
 8000c4a:	bf00      	nop
 8000c4c:	2000009e 	.word	0x2000009e
 8000c50:	20000038 	.word	0x20000038
 8000c54:	2000009c 	.word	0x2000009c
 8000c58:	2000027d 	.word	0x2000027d
 8000c5c:	2000035a 	.word	0x2000035a
 8000c60:	2000034a 	.word	0x2000034a
 8000c64:	20000329 	.word	0x20000329
 8000c68:	200000d9 	.word	0x200000d9
 8000c6c:	200000c8 	.word	0x200000c8

08000c70 <CANReStart>:

void CANReStart()
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0
	if( ++can_not_receive_cnt > 4 ) {
 8000c74:	4b11      	ldr	r3, [pc, #68]	; (8000cbc <CANReStart+0x4c>)
 8000c76:	781b      	ldrb	r3, [r3, #0]
 8000c78:	3301      	adds	r3, #1
 8000c7a:	b2da      	uxtb	r2, r3
 8000c7c:	4b0f      	ldr	r3, [pc, #60]	; (8000cbc <CANReStart+0x4c>)
 8000c7e:	701a      	strb	r2, [r3, #0]
 8000c80:	4b0e      	ldr	r3, [pc, #56]	; (8000cbc <CANReStart+0x4c>)
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	2b04      	cmp	r3, #4
 8000c86:	d916      	bls.n	8000cb6 <CANReStart+0x46>
		if( can_not_receive_cnt == 5 ) {
 8000c88:	4b0c      	ldr	r3, [pc, #48]	; (8000cbc <CANReStart+0x4c>)
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	2b05      	cmp	r3, #5
 8000c8e:	d103      	bne.n	8000c98 <CANReStart+0x28>
			HAL_FDCAN_Stop(&hfdcan2);
 8000c90:	480b      	ldr	r0, [pc, #44]	; (8000cc0 <CANReStart+0x50>)
 8000c92:	f002 fd80 	bl	8003796 <HAL_FDCAN_Stop>
				Error_Handler();
			}
			can_not_receive_cnt = 0;
		}
	}
}
 8000c96:	e00e      	b.n	8000cb6 <CANReStart+0x46>
		} else if( can_not_receive_cnt > 5) {
 8000c98:	4b08      	ldr	r3, [pc, #32]	; (8000cbc <CANReStart+0x4c>)
 8000c9a:	781b      	ldrb	r3, [r3, #0]
 8000c9c:	2b05      	cmp	r3, #5
 8000c9e:	d90a      	bls.n	8000cb6 <CANReStart+0x46>
			if( HAL_FDCAN_Start(&hfdcan2) != HAL_OK ) {
 8000ca0:	4807      	ldr	r0, [pc, #28]	; (8000cc0 <CANReStart+0x50>)
 8000ca2:	f002 fd50 	bl	8003746 <HAL_FDCAN_Start>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d001      	beq.n	8000cb0 <CANReStart+0x40>
				Error_Handler();
 8000cac:	f001 fe9a 	bl	80029e4 <Error_Handler>
			can_not_receive_cnt = 0;
 8000cb0:	4b02      	ldr	r3, [pc, #8]	; (8000cbc <CANReStart+0x4c>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	701a      	strb	r2, [r3, #0]
}
 8000cb6:	bf00      	nop
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	200000ad 	.word	0x200000ad
 8000cc0:	2000035c 	.word	0x2000035c

08000cc4 <DoorWarningControl>:

/*
 * Door Open Warning Control
 */
void DoorWarningControl()
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0
	} else if( ign1_status == 0 ) {
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, RESET);
		door_warning_cnt = 0;
	}
#endif
	if ( ign1_status == 1 ) {
 8000cc8:	4b17      	ldr	r3, [pc, #92]	; (8000d28 <DoorWarningControl+0x64>)
 8000cca:	781b      	ldrb	r3, [r3, #0]
 8000ccc:	2b01      	cmp	r3, #1
 8000cce:	d11e      	bne.n	8000d0e <DoorWarningControl+0x4a>
		if( door_open_status == 1 ) {
 8000cd0:	4b16      	ldr	r3, [pc, #88]	; (8000d2c <DoorWarningControl+0x68>)
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	2b01      	cmp	r3, #1
 8000cd6:	d112      	bne.n	8000cfe <DoorWarningControl+0x3a>
			if( (vehicle_vel>=100) || (vehicle_vel<=-100) ) {
 8000cd8:	4b15      	ldr	r3, [pc, #84]	; (8000d30 <DoorWarningControl+0x6c>)
 8000cda:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cde:	2b63      	cmp	r3, #99	; 0x63
 8000ce0:	dc05      	bgt.n	8000cee <DoorWarningControl+0x2a>
 8000ce2:	4b13      	ldr	r3, [pc, #76]	; (8000d30 <DoorWarningControl+0x6c>)
 8000ce4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ce8:	f113 0f63 	cmn.w	r3, #99	; 0x63
 8000cec:	da03      	bge.n	8000cf6 <DoorWarningControl+0x32>
				Warning_Status.door_open = 1;
 8000cee:	4b11      	ldr	r3, [pc, #68]	; (8000d34 <DoorWarningControl+0x70>)
 8000cf0:	2201      	movs	r2, #1
 8000cf2:	701a      	strb	r2, [r3, #0]
			Warning_Status.door_open = 0;
		}
	} else if( ign1_status == 0 ) {
		Warning_Status.door_open = 0;
	}
}
 8000cf4:	e012      	b.n	8000d1c <DoorWarningControl+0x58>
				Warning_Status.door_open = 0;
 8000cf6:	4b0f      	ldr	r3, [pc, #60]	; (8000d34 <DoorWarningControl+0x70>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	701a      	strb	r2, [r3, #0]
}
 8000cfc:	e00e      	b.n	8000d1c <DoorWarningControl+0x58>
		} else if( door_open_status == 0 ) {
 8000cfe:	4b0b      	ldr	r3, [pc, #44]	; (8000d2c <DoorWarningControl+0x68>)
 8000d00:	781b      	ldrb	r3, [r3, #0]
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d10a      	bne.n	8000d1c <DoorWarningControl+0x58>
			Warning_Status.door_open = 0;
 8000d06:	4b0b      	ldr	r3, [pc, #44]	; (8000d34 <DoorWarningControl+0x70>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	701a      	strb	r2, [r3, #0]
}
 8000d0c:	e006      	b.n	8000d1c <DoorWarningControl+0x58>
	} else if( ign1_status == 0 ) {
 8000d0e:	4b06      	ldr	r3, [pc, #24]	; (8000d28 <DoorWarningControl+0x64>)
 8000d10:	781b      	ldrb	r3, [r3, #0]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d102      	bne.n	8000d1c <DoorWarningControl+0x58>
		Warning_Status.door_open = 0;
 8000d16:	4b07      	ldr	r3, [pc, #28]	; (8000d34 <DoorWarningControl+0x70>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	701a      	strb	r2, [r3, #0]
}
 8000d1c:	bf00      	nop
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d24:	4770      	bx	lr
 8000d26:	bf00      	nop
 8000d28:	2000035a 	.word	0x2000035a
 8000d2c:	2000034b 	.word	0x2000034b
 8000d30:	200003d6 	.word	0x200003d6
 8000d34:	20000194 	.word	0x20000194

08000d38 <PBrakeWarningControl>:

/*
 * Parking Brake Apply Warning Control
 */
void PBrakeWarningControl()
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
	} else if( ign1_status == 0 ) {
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, RESET);
		pbrake_warning_cnt = 0;
	}
#endif
	if ( ign1_status == 1 ) {
 8000d3c:	4b12      	ldr	r3, [pc, #72]	; (8000d88 <PBrakeWarningControl+0x50>)
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	2b01      	cmp	r3, #1
 8000d42:	d115      	bne.n	8000d70 <PBrakeWarningControl+0x38>
		if( pBrake_status == 1 ) {
 8000d44:	4b11      	ldr	r3, [pc, #68]	; (8000d8c <PBrakeWarningControl+0x54>)
 8000d46:	781b      	ldrb	r3, [r3, #0]
 8000d48:	2b01      	cmp	r3, #1
 8000d4a:	d10d      	bne.n	8000d68 <PBrakeWarningControl+0x30>
			if( vehicle_vel >= 300 ) {
 8000d4c:	4b10      	ldr	r3, [pc, #64]	; (8000d90 <PBrakeWarningControl+0x58>)
 8000d4e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d52:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000d56:	db03      	blt.n	8000d60 <PBrakeWarningControl+0x28>
				Warning_Status.pbrake = 1;
 8000d58:	4b0e      	ldr	r3, [pc, #56]	; (8000d94 <PBrakeWarningControl+0x5c>)
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	709a      	strb	r2, [r3, #2]
			Warning_Status.pbrake = 0;
		}
	} else if( ign1_status == 0 ) {
		Warning_Status.pbrake = 0;
	}
}
 8000d5e:	e00e      	b.n	8000d7e <PBrakeWarningControl+0x46>
				Warning_Status.pbrake = 0;
 8000d60:	4b0c      	ldr	r3, [pc, #48]	; (8000d94 <PBrakeWarningControl+0x5c>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	709a      	strb	r2, [r3, #2]
}
 8000d66:	e00a      	b.n	8000d7e <PBrakeWarningControl+0x46>
			Warning_Status.pbrake = 0;
 8000d68:	4b0a      	ldr	r3, [pc, #40]	; (8000d94 <PBrakeWarningControl+0x5c>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	709a      	strb	r2, [r3, #2]
}
 8000d6e:	e006      	b.n	8000d7e <PBrakeWarningControl+0x46>
	} else if( ign1_status == 0 ) {
 8000d70:	4b05      	ldr	r3, [pc, #20]	; (8000d88 <PBrakeWarningControl+0x50>)
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d102      	bne.n	8000d7e <PBrakeWarningControl+0x46>
		Warning_Status.pbrake = 0;
 8000d78:	4b06      	ldr	r3, [pc, #24]	; (8000d94 <PBrakeWarningControl+0x5c>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	709a      	strb	r2, [r3, #2]
}
 8000d7e:	bf00      	nop
 8000d80:	46bd      	mov	sp, r7
 8000d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d86:	4770      	bx	lr
 8000d88:	2000035a 	.word	0x2000035a
 8000d8c:	20000358 	.word	0x20000358
 8000d90:	200003d6 	.word	0x200003d6
 8000d94:	20000194 	.word	0x20000194

08000d98 <SeatBeltRead>:

void SeatBeltRead()
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0
	if( ign1_status == 1 ) {
 8000d9c:	4ba2      	ldr	r3, [pc, #648]	; (8001028 <SeatBeltRead+0x290>)
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	2b01      	cmp	r3, #1
 8000da2:	f040 80f0 	bne.w	8000f86 <SeatBeltRead+0x1ee>
		if( column_on_seq == 0 ) {
 8000da6:	4ba1      	ldr	r3, [pc, #644]	; (800102c <SeatBeltRead+0x294>)
 8000da8:	781b      	ldrb	r3, [r3, #0]
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d131      	bne.n	8000e12 <SeatBeltRead+0x7a>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, RESET);
 8000dae:	2200      	movs	r2, #0
 8000db0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000db4:	489e      	ldr	r0, [pc, #632]	; (8001030 <SeatBeltRead+0x298>)
 8000db6:	f003 fb87 	bl	80044c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, SET);				// Col 0 Drv
 8000dba:	2201      	movs	r2, #1
 8000dbc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000dc0:	489b      	ldr	r0, [pc, #620]	; (8001030 <SeatBeltRead+0x298>)
 8000dc2:	f003 fb81 	bl	80044c8 <HAL_GPIO_WritePin>
			if( column_on_cnt > 2 ) {
 8000dc6:	4b9b      	ldr	r3, [pc, #620]	; (8001034 <SeatBeltRead+0x29c>)
 8000dc8:	781b      	ldrb	r3, [r3, #0]
 8000dca:	2b02      	cmp	r3, #2
 8000dcc:	f240 80c0 	bls.w	8000f50 <SeatBeltRead+0x1b8>
				Seat_Status.belt1 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4);		// DI 11
 8000dd0:	2110      	movs	r1, #16
 8000dd2:	4897      	ldr	r0, [pc, #604]	; (8001030 <SeatBeltRead+0x298>)
 8000dd4:	f003 fb60 	bl	8004498 <HAL_GPIO_ReadPin>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	461a      	mov	r2, r3
 8000ddc:	4b96      	ldr	r3, [pc, #600]	; (8001038 <SeatBeltRead+0x2a0>)
 8000dde:	721a      	strb	r2, [r3, #8]
				Seat_Status.belt2 = HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_2);		// DI 12
 8000de0:	2104      	movs	r1, #4
 8000de2:	4896      	ldr	r0, [pc, #600]	; (800103c <SeatBeltRead+0x2a4>)
 8000de4:	f003 fb58 	bl	8004498 <HAL_GPIO_ReadPin>
 8000de8:	4603      	mov	r3, r0
 8000dea:	461a      	mov	r2, r3
 8000dec:	4b92      	ldr	r3, [pc, #584]	; (8001038 <SeatBeltRead+0x2a0>)
 8000dee:	725a      	strb	r2, [r3, #9]
				Seat_Status.seat1 = HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_3);		// DI 13
 8000df0:	2108      	movs	r1, #8
 8000df2:	4892      	ldr	r0, [pc, #584]	; (800103c <SeatBeltRead+0x2a4>)
 8000df4:	f003 fb50 	bl	8004498 <HAL_GPIO_ReadPin>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	461a      	mov	r2, r3
 8000dfc:	4b8e      	ldr	r3, [pc, #568]	; (8001038 <SeatBeltRead+0x2a0>)
 8000dfe:	701a      	strb	r2, [r3, #0]
				Seat_Status.seat2 = HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_4);		// DI 14
 8000e00:	2110      	movs	r1, #16
 8000e02:	488e      	ldr	r0, [pc, #568]	; (800103c <SeatBeltRead+0x2a4>)
 8000e04:	f003 fb48 	bl	8004498 <HAL_GPIO_ReadPin>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	461a      	mov	r2, r3
 8000e0c:	4b8a      	ldr	r3, [pc, #552]	; (8001038 <SeatBeltRead+0x2a0>)
 8000e0e:	705a      	strb	r2, [r3, #1]
 8000e10:	e09e      	b.n	8000f50 <SeatBeltRead+0x1b8>
			}
		} else if( column_on_seq == 1 ) {
 8000e12:	4b86      	ldr	r3, [pc, #536]	; (800102c <SeatBeltRead+0x294>)
 8000e14:	781b      	ldrb	r3, [r3, #0]
 8000e16:	2b01      	cmp	r3, #1
 8000e18:	d131      	bne.n	8000e7e <SeatBeltRead+0xe6>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, RESET);
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e20:	4883      	ldr	r0, [pc, #524]	; (8001030 <SeatBeltRead+0x298>)
 8000e22:	f003 fb51 	bl	80044c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, SET);				// Col 1 Drv
 8000e26:	2201      	movs	r2, #1
 8000e28:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e2c:	4880      	ldr	r0, [pc, #512]	; (8001030 <SeatBeltRead+0x298>)
 8000e2e:	f003 fb4b 	bl	80044c8 <HAL_GPIO_WritePin>
			if( column_on_cnt > 2 ) {
 8000e32:	4b80      	ldr	r3, [pc, #512]	; (8001034 <SeatBeltRead+0x29c>)
 8000e34:	781b      	ldrb	r3, [r3, #0]
 8000e36:	2b02      	cmp	r3, #2
 8000e38:	f240 808a 	bls.w	8000f50 <SeatBeltRead+0x1b8>
				Seat_Status.belt3 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4);
 8000e3c:	2110      	movs	r1, #16
 8000e3e:	487c      	ldr	r0, [pc, #496]	; (8001030 <SeatBeltRead+0x298>)
 8000e40:	f003 fb2a 	bl	8004498 <HAL_GPIO_ReadPin>
 8000e44:	4603      	mov	r3, r0
 8000e46:	461a      	mov	r2, r3
 8000e48:	4b7b      	ldr	r3, [pc, #492]	; (8001038 <SeatBeltRead+0x2a0>)
 8000e4a:	729a      	strb	r2, [r3, #10]
				Seat_Status.belt4 = HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_2);
 8000e4c:	2104      	movs	r1, #4
 8000e4e:	487b      	ldr	r0, [pc, #492]	; (800103c <SeatBeltRead+0x2a4>)
 8000e50:	f003 fb22 	bl	8004498 <HAL_GPIO_ReadPin>
 8000e54:	4603      	mov	r3, r0
 8000e56:	461a      	mov	r2, r3
 8000e58:	4b77      	ldr	r3, [pc, #476]	; (8001038 <SeatBeltRead+0x2a0>)
 8000e5a:	72da      	strb	r2, [r3, #11]
				Seat_Status.seat3 = HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_3);
 8000e5c:	2108      	movs	r1, #8
 8000e5e:	4877      	ldr	r0, [pc, #476]	; (800103c <SeatBeltRead+0x2a4>)
 8000e60:	f003 fb1a 	bl	8004498 <HAL_GPIO_ReadPin>
 8000e64:	4603      	mov	r3, r0
 8000e66:	461a      	mov	r2, r3
 8000e68:	4b73      	ldr	r3, [pc, #460]	; (8001038 <SeatBeltRead+0x2a0>)
 8000e6a:	709a      	strb	r2, [r3, #2]
				Seat_Status.seat4 = HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_4);
 8000e6c:	2110      	movs	r1, #16
 8000e6e:	4873      	ldr	r0, [pc, #460]	; (800103c <SeatBeltRead+0x2a4>)
 8000e70:	f003 fb12 	bl	8004498 <HAL_GPIO_ReadPin>
 8000e74:	4603      	mov	r3, r0
 8000e76:	461a      	mov	r2, r3
 8000e78:	4b6f      	ldr	r3, [pc, #444]	; (8001038 <SeatBeltRead+0x2a0>)
 8000e7a:	70da      	strb	r2, [r3, #3]
 8000e7c:	e068      	b.n	8000f50 <SeatBeltRead+0x1b8>
			}
		} else if( column_on_seq == 2 ) {
 8000e7e:	4b6b      	ldr	r3, [pc, #428]	; (800102c <SeatBeltRead+0x294>)
 8000e80:	781b      	ldrb	r3, [r3, #0]
 8000e82:	2b02      	cmp	r3, #2
 8000e84:	d130      	bne.n	8000ee8 <SeatBeltRead+0x150>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, RESET);
 8000e86:	2200      	movs	r2, #0
 8000e88:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e8c:	4868      	ldr	r0, [pc, #416]	; (8001030 <SeatBeltRead+0x298>)
 8000e8e:	f003 fb1b 	bl	80044c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, SET);				// Col 2 Drv
 8000e92:	2201      	movs	r2, #1
 8000e94:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e98:	4865      	ldr	r0, [pc, #404]	; (8001030 <SeatBeltRead+0x298>)
 8000e9a:	f003 fb15 	bl	80044c8 <HAL_GPIO_WritePin>
			if( column_on_cnt > 2 ) {
 8000e9e:	4b65      	ldr	r3, [pc, #404]	; (8001034 <SeatBeltRead+0x29c>)
 8000ea0:	781b      	ldrb	r3, [r3, #0]
 8000ea2:	2b02      	cmp	r3, #2
 8000ea4:	d954      	bls.n	8000f50 <SeatBeltRead+0x1b8>
				Seat_Status.belt5 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4);
 8000ea6:	2110      	movs	r1, #16
 8000ea8:	4861      	ldr	r0, [pc, #388]	; (8001030 <SeatBeltRead+0x298>)
 8000eaa:	f003 faf5 	bl	8004498 <HAL_GPIO_ReadPin>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	461a      	mov	r2, r3
 8000eb2:	4b61      	ldr	r3, [pc, #388]	; (8001038 <SeatBeltRead+0x2a0>)
 8000eb4:	731a      	strb	r2, [r3, #12]
				Seat_Status.belt6 = HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_2);
 8000eb6:	2104      	movs	r1, #4
 8000eb8:	4860      	ldr	r0, [pc, #384]	; (800103c <SeatBeltRead+0x2a4>)
 8000eba:	f003 faed 	bl	8004498 <HAL_GPIO_ReadPin>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	461a      	mov	r2, r3
 8000ec2:	4b5d      	ldr	r3, [pc, #372]	; (8001038 <SeatBeltRead+0x2a0>)
 8000ec4:	735a      	strb	r2, [r3, #13]
				Seat_Status.seat5 = HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_3);
 8000ec6:	2108      	movs	r1, #8
 8000ec8:	485c      	ldr	r0, [pc, #368]	; (800103c <SeatBeltRead+0x2a4>)
 8000eca:	f003 fae5 	bl	8004498 <HAL_GPIO_ReadPin>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	461a      	mov	r2, r3
 8000ed2:	4b59      	ldr	r3, [pc, #356]	; (8001038 <SeatBeltRead+0x2a0>)
 8000ed4:	711a      	strb	r2, [r3, #4]
				Seat_Status.seat6 = HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_4);
 8000ed6:	2110      	movs	r1, #16
 8000ed8:	4858      	ldr	r0, [pc, #352]	; (800103c <SeatBeltRead+0x2a4>)
 8000eda:	f003 fadd 	bl	8004498 <HAL_GPIO_ReadPin>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	461a      	mov	r2, r3
 8000ee2:	4b55      	ldr	r3, [pc, #340]	; (8001038 <SeatBeltRead+0x2a0>)
 8000ee4:	715a      	strb	r2, [r3, #5]
 8000ee6:	e033      	b.n	8000f50 <SeatBeltRead+0x1b8>
			}
		} else if( column_on_seq == 3 ) {
 8000ee8:	4b50      	ldr	r3, [pc, #320]	; (800102c <SeatBeltRead+0x294>)
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	2b03      	cmp	r3, #3
 8000eee:	d12f      	bne.n	8000f50 <SeatBeltRead+0x1b8>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, RESET);
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ef6:	484e      	ldr	r0, [pc, #312]	; (8001030 <SeatBeltRead+0x298>)
 8000ef8:	f003 fae6 	bl	80044c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, SET);				// Col 3 Drv
 8000efc:	2201      	movs	r2, #1
 8000efe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f02:	484b      	ldr	r0, [pc, #300]	; (8001030 <SeatBeltRead+0x298>)
 8000f04:	f003 fae0 	bl	80044c8 <HAL_GPIO_WritePin>
			if( column_on_cnt > 2 ) {
 8000f08:	4b4a      	ldr	r3, [pc, #296]	; (8001034 <SeatBeltRead+0x29c>)
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	2b02      	cmp	r3, #2
 8000f0e:	d91f      	bls.n	8000f50 <SeatBeltRead+0x1b8>
				Seat_Status.belt7 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4);
 8000f10:	2110      	movs	r1, #16
 8000f12:	4847      	ldr	r0, [pc, #284]	; (8001030 <SeatBeltRead+0x298>)
 8000f14:	f003 fac0 	bl	8004498 <HAL_GPIO_ReadPin>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	461a      	mov	r2, r3
 8000f1c:	4b46      	ldr	r3, [pc, #280]	; (8001038 <SeatBeltRead+0x2a0>)
 8000f1e:	739a      	strb	r2, [r3, #14]
				Seat_Status.belt8 = HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_2);
 8000f20:	2104      	movs	r1, #4
 8000f22:	4846      	ldr	r0, [pc, #280]	; (800103c <SeatBeltRead+0x2a4>)
 8000f24:	f003 fab8 	bl	8004498 <HAL_GPIO_ReadPin>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	461a      	mov	r2, r3
 8000f2c:	4b42      	ldr	r3, [pc, #264]	; (8001038 <SeatBeltRead+0x2a0>)
 8000f2e:	73da      	strb	r2, [r3, #15]
				Seat_Status.seat7 = HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_3);
 8000f30:	2108      	movs	r1, #8
 8000f32:	4842      	ldr	r0, [pc, #264]	; (800103c <SeatBeltRead+0x2a4>)
 8000f34:	f003 fab0 	bl	8004498 <HAL_GPIO_ReadPin>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	461a      	mov	r2, r3
 8000f3c:	4b3e      	ldr	r3, [pc, #248]	; (8001038 <SeatBeltRead+0x2a0>)
 8000f3e:	719a      	strb	r2, [r3, #6]
				Seat_Status.seat8 = HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_4);
 8000f40:	2110      	movs	r1, #16
 8000f42:	483e      	ldr	r0, [pc, #248]	; (800103c <SeatBeltRead+0x2a4>)
 8000f44:	f003 faa8 	bl	8004498 <HAL_GPIO_ReadPin>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	4b3a      	ldr	r3, [pc, #232]	; (8001038 <SeatBeltRead+0x2a0>)
 8000f4e:	71da      	strb	r2, [r3, #7]
			}
		}
		if( ++column_on_cnt > 5 ) {
 8000f50:	4b38      	ldr	r3, [pc, #224]	; (8001034 <SeatBeltRead+0x29c>)
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	3301      	adds	r3, #1
 8000f56:	b2da      	uxtb	r2, r3
 8000f58:	4b36      	ldr	r3, [pc, #216]	; (8001034 <SeatBeltRead+0x29c>)
 8000f5a:	701a      	strb	r2, [r3, #0]
 8000f5c:	4b35      	ldr	r3, [pc, #212]	; (8001034 <SeatBeltRead+0x29c>)
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	2b05      	cmp	r3, #5
 8000f62:	d95e      	bls.n	8001022 <SeatBeltRead+0x28a>
			if( ++column_on_seq > 3 ) {
 8000f64:	4b31      	ldr	r3, [pc, #196]	; (800102c <SeatBeltRead+0x294>)
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	3301      	adds	r3, #1
 8000f6a:	b2da      	uxtb	r2, r3
 8000f6c:	4b2f      	ldr	r3, [pc, #188]	; (800102c <SeatBeltRead+0x294>)
 8000f6e:	701a      	strb	r2, [r3, #0]
 8000f70:	4b2e      	ldr	r3, [pc, #184]	; (800102c <SeatBeltRead+0x294>)
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	2b03      	cmp	r3, #3
 8000f76:	d902      	bls.n	8000f7e <SeatBeltRead+0x1e6>
				column_on_seq = 0;
 8000f78:	4b2c      	ldr	r3, [pc, #176]	; (800102c <SeatBeltRead+0x294>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	701a      	strb	r2, [r3, #0]
			}
			column_on_cnt = 0;
 8000f7e:	4b2d      	ldr	r3, [pc, #180]	; (8001034 <SeatBeltRead+0x29c>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	701a      	strb	r2, [r3, #0]
		Seat_Status.belt1 = Seat_Status.belt2 = Seat_Status.belt3 = Seat_Status.belt4 =
				Seat_Status.belt5 = Seat_Status.belt6 = Seat_Status.belt7 = Seat_Status.belt8 = 0;
		column_on_seq = 0;
		column_on_cnt = 0;
	}
}
 8000f84:	e04d      	b.n	8001022 <SeatBeltRead+0x28a>
	} else if( ign1_status == 0 ) {
 8000f86:	4b28      	ldr	r3, [pc, #160]	; (8001028 <SeatBeltRead+0x290>)
 8000f88:	781b      	ldrb	r3, [r3, #0]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d149      	bne.n	8001022 <SeatBeltRead+0x28a>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9, RESET);
 8000f8e:	2200      	movs	r2, #0
 8000f90:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 8000f94:	4826      	ldr	r0, [pc, #152]	; (8001030 <SeatBeltRead+0x298>)
 8000f96:	f003 fa97 	bl	80044c8 <HAL_GPIO_WritePin>
				Seat_Status.seat5 = Seat_Status.seat6 = Seat_Status.seat7 = Seat_Status.seat8 = 0;
 8000f9a:	4b27      	ldr	r3, [pc, #156]	; (8001038 <SeatBeltRead+0x2a0>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	71da      	strb	r2, [r3, #7]
 8000fa0:	4b25      	ldr	r3, [pc, #148]	; (8001038 <SeatBeltRead+0x2a0>)
 8000fa2:	79da      	ldrb	r2, [r3, #7]
 8000fa4:	4b24      	ldr	r3, [pc, #144]	; (8001038 <SeatBeltRead+0x2a0>)
 8000fa6:	719a      	strb	r2, [r3, #6]
 8000fa8:	4b23      	ldr	r3, [pc, #140]	; (8001038 <SeatBeltRead+0x2a0>)
 8000faa:	799a      	ldrb	r2, [r3, #6]
 8000fac:	4b22      	ldr	r3, [pc, #136]	; (8001038 <SeatBeltRead+0x2a0>)
 8000fae:	715a      	strb	r2, [r3, #5]
 8000fb0:	4b21      	ldr	r3, [pc, #132]	; (8001038 <SeatBeltRead+0x2a0>)
 8000fb2:	795a      	ldrb	r2, [r3, #5]
 8000fb4:	4b20      	ldr	r3, [pc, #128]	; (8001038 <SeatBeltRead+0x2a0>)
 8000fb6:	711a      	strb	r2, [r3, #4]
 8000fb8:	4b1f      	ldr	r3, [pc, #124]	; (8001038 <SeatBeltRead+0x2a0>)
 8000fba:	791a      	ldrb	r2, [r3, #4]
		Seat_Status.seat1 = Seat_Status.seat2 = Seat_Status.seat3 = Seat_Status.seat4 =
 8000fbc:	4b1e      	ldr	r3, [pc, #120]	; (8001038 <SeatBeltRead+0x2a0>)
 8000fbe:	70da      	strb	r2, [r3, #3]
 8000fc0:	4b1d      	ldr	r3, [pc, #116]	; (8001038 <SeatBeltRead+0x2a0>)
 8000fc2:	78da      	ldrb	r2, [r3, #3]
 8000fc4:	4b1c      	ldr	r3, [pc, #112]	; (8001038 <SeatBeltRead+0x2a0>)
 8000fc6:	709a      	strb	r2, [r3, #2]
 8000fc8:	4b1b      	ldr	r3, [pc, #108]	; (8001038 <SeatBeltRead+0x2a0>)
 8000fca:	789a      	ldrb	r2, [r3, #2]
 8000fcc:	4b1a      	ldr	r3, [pc, #104]	; (8001038 <SeatBeltRead+0x2a0>)
 8000fce:	705a      	strb	r2, [r3, #1]
 8000fd0:	4b19      	ldr	r3, [pc, #100]	; (8001038 <SeatBeltRead+0x2a0>)
 8000fd2:	785a      	ldrb	r2, [r3, #1]
 8000fd4:	4b18      	ldr	r3, [pc, #96]	; (8001038 <SeatBeltRead+0x2a0>)
 8000fd6:	701a      	strb	r2, [r3, #0]
				Seat_Status.belt5 = Seat_Status.belt6 = Seat_Status.belt7 = Seat_Status.belt8 = 0;
 8000fd8:	4b17      	ldr	r3, [pc, #92]	; (8001038 <SeatBeltRead+0x2a0>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	73da      	strb	r2, [r3, #15]
 8000fde:	4b16      	ldr	r3, [pc, #88]	; (8001038 <SeatBeltRead+0x2a0>)
 8000fe0:	7bda      	ldrb	r2, [r3, #15]
 8000fe2:	4b15      	ldr	r3, [pc, #84]	; (8001038 <SeatBeltRead+0x2a0>)
 8000fe4:	739a      	strb	r2, [r3, #14]
 8000fe6:	4b14      	ldr	r3, [pc, #80]	; (8001038 <SeatBeltRead+0x2a0>)
 8000fe8:	7b9a      	ldrb	r2, [r3, #14]
 8000fea:	4b13      	ldr	r3, [pc, #76]	; (8001038 <SeatBeltRead+0x2a0>)
 8000fec:	735a      	strb	r2, [r3, #13]
 8000fee:	4b12      	ldr	r3, [pc, #72]	; (8001038 <SeatBeltRead+0x2a0>)
 8000ff0:	7b5a      	ldrb	r2, [r3, #13]
 8000ff2:	4b11      	ldr	r3, [pc, #68]	; (8001038 <SeatBeltRead+0x2a0>)
 8000ff4:	731a      	strb	r2, [r3, #12]
 8000ff6:	4b10      	ldr	r3, [pc, #64]	; (8001038 <SeatBeltRead+0x2a0>)
 8000ff8:	7b1a      	ldrb	r2, [r3, #12]
		Seat_Status.belt1 = Seat_Status.belt2 = Seat_Status.belt3 = Seat_Status.belt4 =
 8000ffa:	4b0f      	ldr	r3, [pc, #60]	; (8001038 <SeatBeltRead+0x2a0>)
 8000ffc:	72da      	strb	r2, [r3, #11]
 8000ffe:	4b0e      	ldr	r3, [pc, #56]	; (8001038 <SeatBeltRead+0x2a0>)
 8001000:	7ada      	ldrb	r2, [r3, #11]
 8001002:	4b0d      	ldr	r3, [pc, #52]	; (8001038 <SeatBeltRead+0x2a0>)
 8001004:	729a      	strb	r2, [r3, #10]
 8001006:	4b0c      	ldr	r3, [pc, #48]	; (8001038 <SeatBeltRead+0x2a0>)
 8001008:	7a9a      	ldrb	r2, [r3, #10]
 800100a:	4b0b      	ldr	r3, [pc, #44]	; (8001038 <SeatBeltRead+0x2a0>)
 800100c:	725a      	strb	r2, [r3, #9]
 800100e:	4b0a      	ldr	r3, [pc, #40]	; (8001038 <SeatBeltRead+0x2a0>)
 8001010:	7a5a      	ldrb	r2, [r3, #9]
 8001012:	4b09      	ldr	r3, [pc, #36]	; (8001038 <SeatBeltRead+0x2a0>)
 8001014:	721a      	strb	r2, [r3, #8]
		column_on_seq = 0;
 8001016:	4b05      	ldr	r3, [pc, #20]	; (800102c <SeatBeltRead+0x294>)
 8001018:	2200      	movs	r2, #0
 800101a:	701a      	strb	r2, [r3, #0]
		column_on_cnt = 0;
 800101c:	4b05      	ldr	r3, [pc, #20]	; (8001034 <SeatBeltRead+0x29c>)
 800101e:	2200      	movs	r2, #0
 8001020:	701a      	strb	r2, [r3, #0]
}
 8001022:	bf00      	nop
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	2000035a 	.word	0x2000035a
 800102c:	20000335 	.word	0x20000335
 8001030:	48000800 	.word	0x48000800
 8001034:	2000031d 	.word	0x2000031d
 8001038:	20000158 	.word	0x20000158
 800103c:	48001000 	.word	0x48001000

08001040 <SeatbeltWarningControl>:

/*
 * Seatbelt Warning Control
 */
void SeatbeltWarningControl()
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0
			drv_seatbelt_warning = 0;
			drv_seatbelt_cnt = 0;
		}
	}
#endif
	if( ign1_status == 1 ) {
 8001044:	4b54      	ldr	r3, [pc, #336]	; (8001198 <SeatbeltWarningControl+0x158>)
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	2b01      	cmp	r3, #1
 800104a:	f040 809f 	bne.w	800118c <SeatbeltWarningControl+0x14c>
		if( (Seat_Status.seat1==1) && (Seat_Status.belt1==1) ) {
 800104e:	4b53      	ldr	r3, [pc, #332]	; (800119c <SeatbeltWarningControl+0x15c>)
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	2b01      	cmp	r3, #1
 8001054:	d107      	bne.n	8001066 <SeatbeltWarningControl+0x26>
 8001056:	4b51      	ldr	r3, [pc, #324]	; (800119c <SeatbeltWarningControl+0x15c>)
 8001058:	7a1b      	ldrb	r3, [r3, #8]
 800105a:	2b01      	cmp	r3, #1
 800105c:	d103      	bne.n	8001066 <SeatbeltWarningControl+0x26>
			Warning_Status.seat1 = 1;
 800105e:	4b50      	ldr	r3, [pc, #320]	; (80011a0 <SeatbeltWarningControl+0x160>)
 8001060:	2201      	movs	r2, #1
 8001062:	70da      	strb	r2, [r3, #3]
 8001064:	e002      	b.n	800106c <SeatbeltWarningControl+0x2c>
		} else {
			Warning_Status.seat1 = 0;
 8001066:	4b4e      	ldr	r3, [pc, #312]	; (80011a0 <SeatbeltWarningControl+0x160>)
 8001068:	2200      	movs	r2, #0
 800106a:	70da      	strb	r2, [r3, #3]
		}
		if( (Seat_Status.seat2==1) && (Seat_Status.belt2==1) ) {
 800106c:	4b4b      	ldr	r3, [pc, #300]	; (800119c <SeatbeltWarningControl+0x15c>)
 800106e:	785b      	ldrb	r3, [r3, #1]
 8001070:	2b01      	cmp	r3, #1
 8001072:	d107      	bne.n	8001084 <SeatbeltWarningControl+0x44>
 8001074:	4b49      	ldr	r3, [pc, #292]	; (800119c <SeatbeltWarningControl+0x15c>)
 8001076:	7a5b      	ldrb	r3, [r3, #9]
 8001078:	2b01      	cmp	r3, #1
 800107a:	d103      	bne.n	8001084 <SeatbeltWarningControl+0x44>
			Warning_Status.seat2 = 1;
 800107c:	4b48      	ldr	r3, [pc, #288]	; (80011a0 <SeatbeltWarningControl+0x160>)
 800107e:	2201      	movs	r2, #1
 8001080:	711a      	strb	r2, [r3, #4]
 8001082:	e002      	b.n	800108a <SeatbeltWarningControl+0x4a>
		} else {
			Warning_Status.seat2 = 0;
 8001084:	4b46      	ldr	r3, [pc, #280]	; (80011a0 <SeatbeltWarningControl+0x160>)
 8001086:	2200      	movs	r2, #0
 8001088:	711a      	strb	r2, [r3, #4]
		}
		if( (Seat_Status.seat3==1) && (Seat_Status.belt3==1) ) {
 800108a:	4b44      	ldr	r3, [pc, #272]	; (800119c <SeatbeltWarningControl+0x15c>)
 800108c:	789b      	ldrb	r3, [r3, #2]
 800108e:	2b01      	cmp	r3, #1
 8001090:	d107      	bne.n	80010a2 <SeatbeltWarningControl+0x62>
 8001092:	4b42      	ldr	r3, [pc, #264]	; (800119c <SeatbeltWarningControl+0x15c>)
 8001094:	7a9b      	ldrb	r3, [r3, #10]
 8001096:	2b01      	cmp	r3, #1
 8001098:	d103      	bne.n	80010a2 <SeatbeltWarningControl+0x62>
			Warning_Status.seat3 = 1;
 800109a:	4b41      	ldr	r3, [pc, #260]	; (80011a0 <SeatbeltWarningControl+0x160>)
 800109c:	2201      	movs	r2, #1
 800109e:	715a      	strb	r2, [r3, #5]
 80010a0:	e002      	b.n	80010a8 <SeatbeltWarningControl+0x68>
		} else {
			Warning_Status.seat3 = 0;
 80010a2:	4b3f      	ldr	r3, [pc, #252]	; (80011a0 <SeatbeltWarningControl+0x160>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	715a      	strb	r2, [r3, #5]
		}
		if( (Seat_Status.seat4==1) && (Seat_Status.belt4==1) ) {
 80010a8:	4b3c      	ldr	r3, [pc, #240]	; (800119c <SeatbeltWarningControl+0x15c>)
 80010aa:	78db      	ldrb	r3, [r3, #3]
 80010ac:	2b01      	cmp	r3, #1
 80010ae:	d107      	bne.n	80010c0 <SeatbeltWarningControl+0x80>
 80010b0:	4b3a      	ldr	r3, [pc, #232]	; (800119c <SeatbeltWarningControl+0x15c>)
 80010b2:	7adb      	ldrb	r3, [r3, #11]
 80010b4:	2b01      	cmp	r3, #1
 80010b6:	d103      	bne.n	80010c0 <SeatbeltWarningControl+0x80>
			Warning_Status.seat4 = 1;
 80010b8:	4b39      	ldr	r3, [pc, #228]	; (80011a0 <SeatbeltWarningControl+0x160>)
 80010ba:	2201      	movs	r2, #1
 80010bc:	719a      	strb	r2, [r3, #6]
 80010be:	e002      	b.n	80010c6 <SeatbeltWarningControl+0x86>
		} else {
			Warning_Status.seat4 = 0;
 80010c0:	4b37      	ldr	r3, [pc, #220]	; (80011a0 <SeatbeltWarningControl+0x160>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	719a      	strb	r2, [r3, #6]
		}
		if( (Seat_Status.seat5==1) && (Seat_Status.belt5==1) ) {
 80010c6:	4b35      	ldr	r3, [pc, #212]	; (800119c <SeatbeltWarningControl+0x15c>)
 80010c8:	791b      	ldrb	r3, [r3, #4]
 80010ca:	2b01      	cmp	r3, #1
 80010cc:	d107      	bne.n	80010de <SeatbeltWarningControl+0x9e>
 80010ce:	4b33      	ldr	r3, [pc, #204]	; (800119c <SeatbeltWarningControl+0x15c>)
 80010d0:	7b1b      	ldrb	r3, [r3, #12]
 80010d2:	2b01      	cmp	r3, #1
 80010d4:	d103      	bne.n	80010de <SeatbeltWarningControl+0x9e>
			Warning_Status.seat5 = 1;
 80010d6:	4b32      	ldr	r3, [pc, #200]	; (80011a0 <SeatbeltWarningControl+0x160>)
 80010d8:	2201      	movs	r2, #1
 80010da:	71da      	strb	r2, [r3, #7]
 80010dc:	e002      	b.n	80010e4 <SeatbeltWarningControl+0xa4>
		} else {
			Warning_Status.seat5 = 0;
 80010de:	4b30      	ldr	r3, [pc, #192]	; (80011a0 <SeatbeltWarningControl+0x160>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	71da      	strb	r2, [r3, #7]
		}
		if( (Seat_Status.seat6==1) && (Seat_Status.belt6==1) ) {
 80010e4:	4b2d      	ldr	r3, [pc, #180]	; (800119c <SeatbeltWarningControl+0x15c>)
 80010e6:	795b      	ldrb	r3, [r3, #5]
 80010e8:	2b01      	cmp	r3, #1
 80010ea:	d107      	bne.n	80010fc <SeatbeltWarningControl+0xbc>
 80010ec:	4b2b      	ldr	r3, [pc, #172]	; (800119c <SeatbeltWarningControl+0x15c>)
 80010ee:	7b5b      	ldrb	r3, [r3, #13]
 80010f0:	2b01      	cmp	r3, #1
 80010f2:	d103      	bne.n	80010fc <SeatbeltWarningControl+0xbc>
			Warning_Status.seat6 = 1;
 80010f4:	4b2a      	ldr	r3, [pc, #168]	; (80011a0 <SeatbeltWarningControl+0x160>)
 80010f6:	2201      	movs	r2, #1
 80010f8:	721a      	strb	r2, [r3, #8]
 80010fa:	e002      	b.n	8001102 <SeatbeltWarningControl+0xc2>
		} else {
			Warning_Status.seat6 = 0;
 80010fc:	4b28      	ldr	r3, [pc, #160]	; (80011a0 <SeatbeltWarningControl+0x160>)
 80010fe:	2200      	movs	r2, #0
 8001100:	721a      	strb	r2, [r3, #8]
		}
		if( (Seat_Status.seat7==1) && (Seat_Status.belt7==1) ) {
 8001102:	4b26      	ldr	r3, [pc, #152]	; (800119c <SeatbeltWarningControl+0x15c>)
 8001104:	799b      	ldrb	r3, [r3, #6]
 8001106:	2b01      	cmp	r3, #1
 8001108:	d107      	bne.n	800111a <SeatbeltWarningControl+0xda>
 800110a:	4b24      	ldr	r3, [pc, #144]	; (800119c <SeatbeltWarningControl+0x15c>)
 800110c:	7b9b      	ldrb	r3, [r3, #14]
 800110e:	2b01      	cmp	r3, #1
 8001110:	d103      	bne.n	800111a <SeatbeltWarningControl+0xda>
			Warning_Status.seat7 = 1;
 8001112:	4b23      	ldr	r3, [pc, #140]	; (80011a0 <SeatbeltWarningControl+0x160>)
 8001114:	2201      	movs	r2, #1
 8001116:	725a      	strb	r2, [r3, #9]
 8001118:	e002      	b.n	8001120 <SeatbeltWarningControl+0xe0>
		} else {
			Warning_Status.seat7 = 0;
 800111a:	4b21      	ldr	r3, [pc, #132]	; (80011a0 <SeatbeltWarningControl+0x160>)
 800111c:	2200      	movs	r2, #0
 800111e:	725a      	strb	r2, [r3, #9]
		}
		if( (Seat_Status.seat8==1) && (Seat_Status.belt8==1) ) {
 8001120:	4b1e      	ldr	r3, [pc, #120]	; (800119c <SeatbeltWarningControl+0x15c>)
 8001122:	79db      	ldrb	r3, [r3, #7]
 8001124:	2b01      	cmp	r3, #1
 8001126:	d107      	bne.n	8001138 <SeatbeltWarningControl+0xf8>
 8001128:	4b1c      	ldr	r3, [pc, #112]	; (800119c <SeatbeltWarningControl+0x15c>)
 800112a:	7bdb      	ldrb	r3, [r3, #15]
 800112c:	2b01      	cmp	r3, #1
 800112e:	d103      	bne.n	8001138 <SeatbeltWarningControl+0xf8>
			Warning_Status.seat8 = 1;
 8001130:	4b1b      	ldr	r3, [pc, #108]	; (80011a0 <SeatbeltWarningControl+0x160>)
 8001132:	2201      	movs	r2, #1
 8001134:	729a      	strb	r2, [r3, #10]
 8001136:	e002      	b.n	800113e <SeatbeltWarningControl+0xfe>
		} else {
			Warning_Status.seat8 = 0;
 8001138:	4b19      	ldr	r3, [pc, #100]	; (80011a0 <SeatbeltWarningControl+0x160>)
 800113a:	2200      	movs	r2, #0
 800113c:	729a      	strb	r2, [r3, #10]
		}

		if( (Warning_Status.seat1==1) || (Warning_Status.seat2==1) || (Warning_Status.seat3==1) || (Warning_Status.seat4==1) ||
 800113e:	4b18      	ldr	r3, [pc, #96]	; (80011a0 <SeatbeltWarningControl+0x160>)
 8001140:	78db      	ldrb	r3, [r3, #3]
 8001142:	2b01      	cmp	r3, #1
 8001144:	d01b      	beq.n	800117e <SeatbeltWarningControl+0x13e>
 8001146:	4b16      	ldr	r3, [pc, #88]	; (80011a0 <SeatbeltWarningControl+0x160>)
 8001148:	791b      	ldrb	r3, [r3, #4]
 800114a:	2b01      	cmp	r3, #1
 800114c:	d017      	beq.n	800117e <SeatbeltWarningControl+0x13e>
 800114e:	4b14      	ldr	r3, [pc, #80]	; (80011a0 <SeatbeltWarningControl+0x160>)
 8001150:	795b      	ldrb	r3, [r3, #5]
 8001152:	2b01      	cmp	r3, #1
 8001154:	d013      	beq.n	800117e <SeatbeltWarningControl+0x13e>
 8001156:	4b12      	ldr	r3, [pc, #72]	; (80011a0 <SeatbeltWarningControl+0x160>)
 8001158:	799b      	ldrb	r3, [r3, #6]
 800115a:	2b01      	cmp	r3, #1
 800115c:	d00f      	beq.n	800117e <SeatbeltWarningControl+0x13e>
				(Warning_Status.seat5==1) || (Warning_Status.seat6==1) || (Warning_Status.seat7==1) || (Warning_Status.seat8==1) ) {
 800115e:	4b10      	ldr	r3, [pc, #64]	; (80011a0 <SeatbeltWarningControl+0x160>)
 8001160:	79db      	ldrb	r3, [r3, #7]
		if( (Warning_Status.seat1==1) || (Warning_Status.seat2==1) || (Warning_Status.seat3==1) || (Warning_Status.seat4==1) ||
 8001162:	2b01      	cmp	r3, #1
 8001164:	d00b      	beq.n	800117e <SeatbeltWarningControl+0x13e>
				(Warning_Status.seat5==1) || (Warning_Status.seat6==1) || (Warning_Status.seat7==1) || (Warning_Status.seat8==1) ) {
 8001166:	4b0e      	ldr	r3, [pc, #56]	; (80011a0 <SeatbeltWarningControl+0x160>)
 8001168:	7a1b      	ldrb	r3, [r3, #8]
 800116a:	2b01      	cmp	r3, #1
 800116c:	d007      	beq.n	800117e <SeatbeltWarningControl+0x13e>
 800116e:	4b0c      	ldr	r3, [pc, #48]	; (80011a0 <SeatbeltWarningControl+0x160>)
 8001170:	7a5b      	ldrb	r3, [r3, #9]
 8001172:	2b01      	cmp	r3, #1
 8001174:	d003      	beq.n	800117e <SeatbeltWarningControl+0x13e>
 8001176:	4b0a      	ldr	r3, [pc, #40]	; (80011a0 <SeatbeltWarningControl+0x160>)
 8001178:	7a9b      	ldrb	r3, [r3, #10]
 800117a:	2b01      	cmp	r3, #1
 800117c:	d103      	bne.n	8001186 <SeatbeltWarningControl+0x146>
			Warning_Status.seatbelt = 1;
 800117e:	4b08      	ldr	r3, [pc, #32]	; (80011a0 <SeatbeltWarningControl+0x160>)
 8001180:	2201      	movs	r2, #1
 8001182:	705a      	strb	r2, [r3, #1]
		} else {
			Warning_Status.seatbelt = 0;
		}
	}
}
 8001184:	e002      	b.n	800118c <SeatbeltWarningControl+0x14c>
			Warning_Status.seatbelt = 0;
 8001186:	4b06      	ldr	r3, [pc, #24]	; (80011a0 <SeatbeltWarningControl+0x160>)
 8001188:	2200      	movs	r2, #0
 800118a:	705a      	strb	r2, [r3, #1]
}
 800118c:	bf00      	nop
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop
 8001198:	2000035a 	.word	0x2000035a
 800119c:	20000158 	.word	0x20000158
 80011a0:	20000194 	.word	0x20000194

080011a4 <SeatbeltDataConv>:
		}
	}
}

void SeatbeltDataConv(uint8_t *txdata, uint8_t *txflag)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b083      	sub	sp, #12
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
 80011ac:	6039      	str	r1, [r7, #0]
	if( *txflag ) {
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	781b      	ldrb	r3, [r3, #0]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	f000 80c2 	beq.w	800133c <SeatbeltDataConv+0x198>
		txdata[0] = (Warning_Status.seat1) | (Warning_Status.seat2<<1) | (Warning_Status.seat3<<2) | (Warning_Status.seat4<<3) |
 80011b8:	4b63      	ldr	r3, [pc, #396]	; (8001348 <SeatbeltDataConv+0x1a4>)
 80011ba:	78db      	ldrb	r3, [r3, #3]
 80011bc:	b25a      	sxtb	r2, r3
 80011be:	4b62      	ldr	r3, [pc, #392]	; (8001348 <SeatbeltDataConv+0x1a4>)
 80011c0:	791b      	ldrb	r3, [r3, #4]
 80011c2:	005b      	lsls	r3, r3, #1
 80011c4:	b25b      	sxtb	r3, r3
 80011c6:	4313      	orrs	r3, r2
 80011c8:	b25a      	sxtb	r2, r3
 80011ca:	4b5f      	ldr	r3, [pc, #380]	; (8001348 <SeatbeltDataConv+0x1a4>)
 80011cc:	795b      	ldrb	r3, [r3, #5]
 80011ce:	009b      	lsls	r3, r3, #2
 80011d0:	b25b      	sxtb	r3, r3
 80011d2:	4313      	orrs	r3, r2
 80011d4:	b25a      	sxtb	r2, r3
 80011d6:	4b5c      	ldr	r3, [pc, #368]	; (8001348 <SeatbeltDataConv+0x1a4>)
 80011d8:	799b      	ldrb	r3, [r3, #6]
 80011da:	00db      	lsls	r3, r3, #3
 80011dc:	b25b      	sxtb	r3, r3
 80011de:	4313      	orrs	r3, r2
 80011e0:	b25a      	sxtb	r2, r3
				(Warning_Status.seat5<<4) | (Warning_Status.seat6<<5) | (Warning_Status.seat7<<6) | (Warning_Status.seat8<<7);
 80011e2:	4b59      	ldr	r3, [pc, #356]	; (8001348 <SeatbeltDataConv+0x1a4>)
 80011e4:	79db      	ldrb	r3, [r3, #7]
 80011e6:	011b      	lsls	r3, r3, #4
		txdata[0] = (Warning_Status.seat1) | (Warning_Status.seat2<<1) | (Warning_Status.seat3<<2) | (Warning_Status.seat4<<3) |
 80011e8:	b25b      	sxtb	r3, r3
 80011ea:	4313      	orrs	r3, r2
 80011ec:	b25a      	sxtb	r2, r3
				(Warning_Status.seat5<<4) | (Warning_Status.seat6<<5) | (Warning_Status.seat7<<6) | (Warning_Status.seat8<<7);
 80011ee:	4b56      	ldr	r3, [pc, #344]	; (8001348 <SeatbeltDataConv+0x1a4>)
 80011f0:	7a1b      	ldrb	r3, [r3, #8]
 80011f2:	015b      	lsls	r3, r3, #5
 80011f4:	b25b      	sxtb	r3, r3
 80011f6:	4313      	orrs	r3, r2
 80011f8:	b25a      	sxtb	r2, r3
 80011fa:	4b53      	ldr	r3, [pc, #332]	; (8001348 <SeatbeltDataConv+0x1a4>)
 80011fc:	7a5b      	ldrb	r3, [r3, #9]
 80011fe:	019b      	lsls	r3, r3, #6
 8001200:	b25b      	sxtb	r3, r3
 8001202:	4313      	orrs	r3, r2
 8001204:	b25a      	sxtb	r2, r3
 8001206:	4b50      	ldr	r3, [pc, #320]	; (8001348 <SeatbeltDataConv+0x1a4>)
 8001208:	7a9b      	ldrb	r3, [r3, #10]
 800120a:	01db      	lsls	r3, r3, #7
 800120c:	b25b      	sxtb	r3, r3
 800120e:	4313      	orrs	r3, r2
 8001210:	b25b      	sxtb	r3, r3
 8001212:	b2da      	uxtb	r2, r3
		txdata[0] = (Warning_Status.seat1) | (Warning_Status.seat2<<1) | (Warning_Status.seat3<<2) | (Warning_Status.seat4<<3) |
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	701a      	strb	r2, [r3, #0]
		txdata[1] = Seat_Status.seat1 | (Seat_Status.seat2<<1) | (Seat_Status.seat3<<2) | (Seat_Status.seat4<<3) |
 8001218:	4b4c      	ldr	r3, [pc, #304]	; (800134c <SeatbeltDataConv+0x1a8>)
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	b25a      	sxtb	r2, r3
 800121e:	4b4b      	ldr	r3, [pc, #300]	; (800134c <SeatbeltDataConv+0x1a8>)
 8001220:	785b      	ldrb	r3, [r3, #1]
 8001222:	005b      	lsls	r3, r3, #1
 8001224:	b25b      	sxtb	r3, r3
 8001226:	4313      	orrs	r3, r2
 8001228:	b25a      	sxtb	r2, r3
 800122a:	4b48      	ldr	r3, [pc, #288]	; (800134c <SeatbeltDataConv+0x1a8>)
 800122c:	789b      	ldrb	r3, [r3, #2]
 800122e:	009b      	lsls	r3, r3, #2
 8001230:	b25b      	sxtb	r3, r3
 8001232:	4313      	orrs	r3, r2
 8001234:	b25a      	sxtb	r2, r3
 8001236:	4b45      	ldr	r3, [pc, #276]	; (800134c <SeatbeltDataConv+0x1a8>)
 8001238:	78db      	ldrb	r3, [r3, #3]
 800123a:	00db      	lsls	r3, r3, #3
 800123c:	b25b      	sxtb	r3, r3
 800123e:	4313      	orrs	r3, r2
 8001240:	b25a      	sxtb	r2, r3
				(Seat_Status.seat5<<4) | (Seat_Status.seat6<<5) | (Seat_Status.seat7<<6) | (Seat_Status.seat8<<7);
 8001242:	4b42      	ldr	r3, [pc, #264]	; (800134c <SeatbeltDataConv+0x1a8>)
 8001244:	791b      	ldrb	r3, [r3, #4]
 8001246:	011b      	lsls	r3, r3, #4
		txdata[1] = Seat_Status.seat1 | (Seat_Status.seat2<<1) | (Seat_Status.seat3<<2) | (Seat_Status.seat4<<3) |
 8001248:	b25b      	sxtb	r3, r3
 800124a:	4313      	orrs	r3, r2
 800124c:	b25a      	sxtb	r2, r3
				(Seat_Status.seat5<<4) | (Seat_Status.seat6<<5) | (Seat_Status.seat7<<6) | (Seat_Status.seat8<<7);
 800124e:	4b3f      	ldr	r3, [pc, #252]	; (800134c <SeatbeltDataConv+0x1a8>)
 8001250:	795b      	ldrb	r3, [r3, #5]
 8001252:	015b      	lsls	r3, r3, #5
 8001254:	b25b      	sxtb	r3, r3
 8001256:	4313      	orrs	r3, r2
 8001258:	b25a      	sxtb	r2, r3
 800125a:	4b3c      	ldr	r3, [pc, #240]	; (800134c <SeatbeltDataConv+0x1a8>)
 800125c:	799b      	ldrb	r3, [r3, #6]
 800125e:	019b      	lsls	r3, r3, #6
 8001260:	b25b      	sxtb	r3, r3
 8001262:	4313      	orrs	r3, r2
 8001264:	b25a      	sxtb	r2, r3
 8001266:	4b39      	ldr	r3, [pc, #228]	; (800134c <SeatbeltDataConv+0x1a8>)
 8001268:	79db      	ldrb	r3, [r3, #7]
 800126a:	01db      	lsls	r3, r3, #7
 800126c:	b25b      	sxtb	r3, r3
 800126e:	4313      	orrs	r3, r2
 8001270:	b25a      	sxtb	r2, r3
		txdata[1] = Seat_Status.seat1 | (Seat_Status.seat2<<1) | (Seat_Status.seat3<<2) | (Seat_Status.seat4<<3) |
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	3301      	adds	r3, #1
				(Seat_Status.seat5<<4) | (Seat_Status.seat6<<5) | (Seat_Status.seat7<<6) | (Seat_Status.seat8<<7);
 8001276:	b2d2      	uxtb	r2, r2
		txdata[1] = Seat_Status.seat1 | (Seat_Status.seat2<<1) | (Seat_Status.seat3<<2) | (Seat_Status.seat4<<3) |
 8001278:	701a      	strb	r2, [r3, #0]
		txdata[2] = Seat_Status.belt1 | (Seat_Status.belt2<<1) | (Seat_Status.belt3<<2) | (Seat_Status.belt4<<3) |
 800127a:	4b34      	ldr	r3, [pc, #208]	; (800134c <SeatbeltDataConv+0x1a8>)
 800127c:	7a1b      	ldrb	r3, [r3, #8]
 800127e:	b25a      	sxtb	r2, r3
 8001280:	4b32      	ldr	r3, [pc, #200]	; (800134c <SeatbeltDataConv+0x1a8>)
 8001282:	7a5b      	ldrb	r3, [r3, #9]
 8001284:	005b      	lsls	r3, r3, #1
 8001286:	b25b      	sxtb	r3, r3
 8001288:	4313      	orrs	r3, r2
 800128a:	b25a      	sxtb	r2, r3
 800128c:	4b2f      	ldr	r3, [pc, #188]	; (800134c <SeatbeltDataConv+0x1a8>)
 800128e:	7a9b      	ldrb	r3, [r3, #10]
 8001290:	009b      	lsls	r3, r3, #2
 8001292:	b25b      	sxtb	r3, r3
 8001294:	4313      	orrs	r3, r2
 8001296:	b25a      	sxtb	r2, r3
 8001298:	4b2c      	ldr	r3, [pc, #176]	; (800134c <SeatbeltDataConv+0x1a8>)
 800129a:	7adb      	ldrb	r3, [r3, #11]
 800129c:	00db      	lsls	r3, r3, #3
 800129e:	b25b      	sxtb	r3, r3
 80012a0:	4313      	orrs	r3, r2
 80012a2:	b25a      	sxtb	r2, r3
				(Seat_Status.belt5<<4) | (Seat_Status.belt6<<5) | (Seat_Status.belt7<<6) | (Seat_Status.belt8<<7);
 80012a4:	4b29      	ldr	r3, [pc, #164]	; (800134c <SeatbeltDataConv+0x1a8>)
 80012a6:	7b1b      	ldrb	r3, [r3, #12]
 80012a8:	011b      	lsls	r3, r3, #4
		txdata[2] = Seat_Status.belt1 | (Seat_Status.belt2<<1) | (Seat_Status.belt3<<2) | (Seat_Status.belt4<<3) |
 80012aa:	b25b      	sxtb	r3, r3
 80012ac:	4313      	orrs	r3, r2
 80012ae:	b25a      	sxtb	r2, r3
				(Seat_Status.belt5<<4) | (Seat_Status.belt6<<5) | (Seat_Status.belt7<<6) | (Seat_Status.belt8<<7);
 80012b0:	4b26      	ldr	r3, [pc, #152]	; (800134c <SeatbeltDataConv+0x1a8>)
 80012b2:	7b5b      	ldrb	r3, [r3, #13]
 80012b4:	015b      	lsls	r3, r3, #5
 80012b6:	b25b      	sxtb	r3, r3
 80012b8:	4313      	orrs	r3, r2
 80012ba:	b25a      	sxtb	r2, r3
 80012bc:	4b23      	ldr	r3, [pc, #140]	; (800134c <SeatbeltDataConv+0x1a8>)
 80012be:	7b9b      	ldrb	r3, [r3, #14]
 80012c0:	019b      	lsls	r3, r3, #6
 80012c2:	b25b      	sxtb	r3, r3
 80012c4:	4313      	orrs	r3, r2
 80012c6:	b25a      	sxtb	r2, r3
 80012c8:	4b20      	ldr	r3, [pc, #128]	; (800134c <SeatbeltDataConv+0x1a8>)
 80012ca:	7bdb      	ldrb	r3, [r3, #15]
 80012cc:	01db      	lsls	r3, r3, #7
 80012ce:	b25b      	sxtb	r3, r3
 80012d0:	4313      	orrs	r3, r2
 80012d2:	b25a      	sxtb	r2, r3
		txdata[2] = Seat_Status.belt1 | (Seat_Status.belt2<<1) | (Seat_Status.belt3<<2) | (Seat_Status.belt4<<3) |
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	3302      	adds	r3, #2
				(Seat_Status.belt5<<4) | (Seat_Status.belt6<<5) | (Seat_Status.belt7<<6) | (Seat_Status.belt8<<7);
 80012d8:	b2d2      	uxtb	r2, r2
		txdata[2] = Seat_Status.belt1 | (Seat_Status.belt2<<1) | (Seat_Status.belt3<<2) | (Seat_Status.belt4<<3) |
 80012da:	701a      	strb	r2, [r3, #0]
		txdata[3] = (Warning_Status.door_open<<1) | (Warning_Status.pbrake<<2) | (Warning_Status.seatbelt<<3);
 80012dc:	4b1a      	ldr	r3, [pc, #104]	; (8001348 <SeatbeltDataConv+0x1a4>)
 80012de:	781b      	ldrb	r3, [r3, #0]
 80012e0:	005b      	lsls	r3, r3, #1
 80012e2:	b25a      	sxtb	r2, r3
 80012e4:	4b18      	ldr	r3, [pc, #96]	; (8001348 <SeatbeltDataConv+0x1a4>)
 80012e6:	789b      	ldrb	r3, [r3, #2]
 80012e8:	009b      	lsls	r3, r3, #2
 80012ea:	b25b      	sxtb	r3, r3
 80012ec:	4313      	orrs	r3, r2
 80012ee:	b25a      	sxtb	r2, r3
 80012f0:	4b15      	ldr	r3, [pc, #84]	; (8001348 <SeatbeltDataConv+0x1a4>)
 80012f2:	785b      	ldrb	r3, [r3, #1]
 80012f4:	00db      	lsls	r3, r3, #3
 80012f6:	b25b      	sxtb	r3, r3
 80012f8:	4313      	orrs	r3, r2
 80012fa:	b25a      	sxtb	r2, r3
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	3303      	adds	r3, #3
 8001300:	b2d2      	uxtb	r2, r2
 8001302:	701a      	strb	r2, [r3, #0]
		txdata[4] = distant_volt;
 8001304:	4b12      	ldr	r3, [pc, #72]	; (8001350 <SeatbeltDataConv+0x1ac>)
 8001306:	881a      	ldrh	r2, [r3, #0]
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	3304      	adds	r3, #4
 800130c:	b2d2      	uxtb	r2, r2
 800130e:	701a      	strb	r2, [r3, #0]
		txdata[5] = distant_volt >> 8;
 8001310:	4b0f      	ldr	r3, [pc, #60]	; (8001350 <SeatbeltDataConv+0x1ac>)
 8001312:	881b      	ldrh	r3, [r3, #0]
 8001314:	0a1b      	lsrs	r3, r3, #8
 8001316:	b29a      	uxth	r2, r3
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	3305      	adds	r3, #5
 800131c:	b2d2      	uxtb	r2, r2
 800131e:	701a      	strb	r2, [r3, #0]
		txdata[6] = sun_volt;
 8001320:	4b0c      	ldr	r3, [pc, #48]	; (8001354 <SeatbeltDataConv+0x1b0>)
 8001322:	881a      	ldrh	r2, [r3, #0]
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	3306      	adds	r3, #6
 8001328:	b2d2      	uxtb	r2, r2
 800132a:	701a      	strb	r2, [r3, #0]
		txdata[7] = sun_volt >> 8;
 800132c:	4b09      	ldr	r3, [pc, #36]	; (8001354 <SeatbeltDataConv+0x1b0>)
 800132e:	881b      	ldrh	r3, [r3, #0]
 8001330:	0a1b      	lsrs	r3, r3, #8
 8001332:	b29a      	uxth	r2, r3
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	3307      	adds	r3, #7
 8001338:	b2d2      	uxtb	r2, r2
 800133a:	701a      	strb	r2, [r3, #0]
	}
}
 800133c:	bf00      	nop
 800133e:	370c      	adds	r7, #12
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr
 8001348:	20000194 	.word	0x20000194
 800134c:	20000158 	.word	0x20000158
 8001350:	200003c2 	.word	0x200003c2
 8001354:	2000032a 	.word	0x2000032a

08001358 <WarningAlarmControl>:

void WarningAlarmControl()
{
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0
	static uint8_t warning_cnt;

	if( (distant_alarm==1) &&  (distant_alarm_on==0) ) {
 800135c:	4b6a      	ldr	r3, [pc, #424]	; (8001508 <WarningAlarmControl+0x1b0>)
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	2b01      	cmp	r3, #1
 8001362:	d106      	bne.n	8001372 <WarningAlarmControl+0x1a>
 8001364:	4b69      	ldr	r3, [pc, #420]	; (800150c <WarningAlarmControl+0x1b4>)
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d102      	bne.n	8001372 <WarningAlarmControl+0x1a>
		distant_alarm_on = 1;
 800136c:	4b67      	ldr	r3, [pc, #412]	; (800150c <WarningAlarmControl+0x1b4>)
 800136e:	2201      	movs	r2, #1
 8001370:	701a      	strb	r2, [r3, #0]
	}

	if( Warning_Status.door_open == 1 ) {
 8001372:	4b67      	ldr	r3, [pc, #412]	; (8001510 <WarningAlarmControl+0x1b8>)
 8001374:	781b      	ldrb	r3, [r3, #0]
 8001376:	2b01      	cmp	r3, #1
 8001378:	d124      	bne.n	80013c4 <WarningAlarmControl+0x6c>
		if( ++warning_cnt < 33) {
 800137a:	4b66      	ldr	r3, [pc, #408]	; (8001514 <WarningAlarmControl+0x1bc>)
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	3301      	adds	r3, #1
 8001380:	b2da      	uxtb	r2, r3
 8001382:	4b64      	ldr	r3, [pc, #400]	; (8001514 <WarningAlarmControl+0x1bc>)
 8001384:	701a      	strb	r2, [r3, #0]
 8001386:	4b63      	ldr	r3, [pc, #396]	; (8001514 <WarningAlarmControl+0x1bc>)
 8001388:	781b      	ldrb	r3, [r3, #0]
 800138a:	2b20      	cmp	r3, #32
 800138c:	d806      	bhi.n	800139c <WarningAlarmControl+0x44>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, SET);
 800138e:	2201      	movs	r2, #1
 8001390:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001394:	4860      	ldr	r0, [pc, #384]	; (8001518 <WarningAlarmControl+0x1c0>)
 8001396:	f003 f897 	bl	80044c8 <HAL_GPIO_WritePin>
 800139a:	e0af      	b.n	80014fc <WarningAlarmControl+0x1a4>
//			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_8);
		} else if( warning_cnt < 67 ) {
 800139c:	4b5d      	ldr	r3, [pc, #372]	; (8001514 <WarningAlarmControl+0x1bc>)
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	2b42      	cmp	r3, #66	; 0x42
 80013a2:	f200 80ab 	bhi.w	80014fc <WarningAlarmControl+0x1a4>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, RESET);
 80013a6:	2200      	movs	r2, #0
 80013a8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013ac:	485a      	ldr	r0, [pc, #360]	; (8001518 <WarningAlarmControl+0x1c0>)
 80013ae:	f003 f88b 	bl	80044c8 <HAL_GPIO_WritePin>
			if( warning_cnt == 66 ) {
 80013b2:	4b58      	ldr	r3, [pc, #352]	; (8001514 <WarningAlarmControl+0x1bc>)
 80013b4:	781b      	ldrb	r3, [r3, #0]
 80013b6:	2b42      	cmp	r3, #66	; 0x42
 80013b8:	f040 80a0 	bne.w	80014fc <WarningAlarmControl+0x1a4>
				warning_cnt = 0;
 80013bc:	4b55      	ldr	r3, [pc, #340]	; (8001514 <WarningAlarmControl+0x1bc>)
 80013be:	2200      	movs	r2, #0
 80013c0:	701a      	strb	r2, [r3, #0]
 80013c2:	e09b      	b.n	80014fc <WarningAlarmControl+0x1a4>
			}
		}
	} else if( Warning_Status.pbrake == 1 ) {
 80013c4:	4b52      	ldr	r3, [pc, #328]	; (8001510 <WarningAlarmControl+0x1b8>)
 80013c6:	789b      	ldrb	r3, [r3, #2]
 80013c8:	2b01      	cmp	r3, #1
 80013ca:	d123      	bne.n	8001414 <WarningAlarmControl+0xbc>
		if( ++warning_cnt < 33) {
 80013cc:	4b51      	ldr	r3, [pc, #324]	; (8001514 <WarningAlarmControl+0x1bc>)
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	3301      	adds	r3, #1
 80013d2:	b2da      	uxtb	r2, r3
 80013d4:	4b4f      	ldr	r3, [pc, #316]	; (8001514 <WarningAlarmControl+0x1bc>)
 80013d6:	701a      	strb	r2, [r3, #0]
 80013d8:	4b4e      	ldr	r3, [pc, #312]	; (8001514 <WarningAlarmControl+0x1bc>)
 80013da:	781b      	ldrb	r3, [r3, #0]
 80013dc:	2b20      	cmp	r3, #32
 80013de:	d806      	bhi.n	80013ee <WarningAlarmControl+0x96>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, SET);
 80013e0:	2201      	movs	r2, #1
 80013e2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013e6:	484c      	ldr	r0, [pc, #304]	; (8001518 <WarningAlarmControl+0x1c0>)
 80013e8:	f003 f86e 	bl	80044c8 <HAL_GPIO_WritePin>
 80013ec:	e086      	b.n	80014fc <WarningAlarmControl+0x1a4>
//			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_8);
		} else if( warning_cnt < 67 ) {
 80013ee:	4b49      	ldr	r3, [pc, #292]	; (8001514 <WarningAlarmControl+0x1bc>)
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	2b42      	cmp	r3, #66	; 0x42
 80013f4:	f200 8082 	bhi.w	80014fc <WarningAlarmControl+0x1a4>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, RESET);
 80013f8:	2200      	movs	r2, #0
 80013fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013fe:	4846      	ldr	r0, [pc, #280]	; (8001518 <WarningAlarmControl+0x1c0>)
 8001400:	f003 f862 	bl	80044c8 <HAL_GPIO_WritePin>
			if( warning_cnt == 66 ) {
 8001404:	4b43      	ldr	r3, [pc, #268]	; (8001514 <WarningAlarmControl+0x1bc>)
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	2b42      	cmp	r3, #66	; 0x42
 800140a:	d177      	bne.n	80014fc <WarningAlarmControl+0x1a4>
				warning_cnt = 0;
 800140c:	4b41      	ldr	r3, [pc, #260]	; (8001514 <WarningAlarmControl+0x1bc>)
 800140e:	2200      	movs	r2, #0
 8001410:	701a      	strb	r2, [r3, #0]
 8001412:	e073      	b.n	80014fc <WarningAlarmControl+0x1a4>
			}
		}
	} else if ( Warning_Status.seatbelt == 1 )  {
 8001414:	4b3e      	ldr	r3, [pc, #248]	; (8001510 <WarningAlarmControl+0x1b8>)
 8001416:	785b      	ldrb	r3, [r3, #1]
 8001418:	2b01      	cmp	r3, #1
 800141a:	d135      	bne.n	8001488 <WarningAlarmControl+0x130>
		if( vehicle_vel > 300 ) {
 800141c:	4b3f      	ldr	r3, [pc, #252]	; (800151c <WarningAlarmControl+0x1c4>)
 800141e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001422:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001426:	dd22      	ble.n	800146e <WarningAlarmControl+0x116>
			if( ++warning_cnt < 33) {
 8001428:	4b3a      	ldr	r3, [pc, #232]	; (8001514 <WarningAlarmControl+0x1bc>)
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	3301      	adds	r3, #1
 800142e:	b2da      	uxtb	r2, r3
 8001430:	4b38      	ldr	r3, [pc, #224]	; (8001514 <WarningAlarmControl+0x1bc>)
 8001432:	701a      	strb	r2, [r3, #0]
 8001434:	4b37      	ldr	r3, [pc, #220]	; (8001514 <WarningAlarmControl+0x1bc>)
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	2b20      	cmp	r3, #32
 800143a:	d806      	bhi.n	800144a <WarningAlarmControl+0xf2>
				HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, SET);
 800143c:	2201      	movs	r2, #1
 800143e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001442:	4835      	ldr	r0, [pc, #212]	; (8001518 <WarningAlarmControl+0x1c0>)
 8001444:	f003 f840 	bl	80044c8 <HAL_GPIO_WritePin>
 8001448:	e058      	b.n	80014fc <WarningAlarmControl+0x1a4>
//				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_8);
			} else if( warning_cnt < 67 ) {
 800144a:	4b32      	ldr	r3, [pc, #200]	; (8001514 <WarningAlarmControl+0x1bc>)
 800144c:	781b      	ldrb	r3, [r3, #0]
 800144e:	2b42      	cmp	r3, #66	; 0x42
 8001450:	d854      	bhi.n	80014fc <WarningAlarmControl+0x1a4>
				HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, RESET);
 8001452:	2200      	movs	r2, #0
 8001454:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001458:	482f      	ldr	r0, [pc, #188]	; (8001518 <WarningAlarmControl+0x1c0>)
 800145a:	f003 f835 	bl	80044c8 <HAL_GPIO_WritePin>
				if( warning_cnt == 66 ) {
 800145e:	4b2d      	ldr	r3, [pc, #180]	; (8001514 <WarningAlarmControl+0x1bc>)
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	2b42      	cmp	r3, #66	; 0x42
 8001464:	d14a      	bne.n	80014fc <WarningAlarmControl+0x1a4>
					warning_cnt = 0;
 8001466:	4b2b      	ldr	r3, [pc, #172]	; (8001514 <WarningAlarmControl+0x1bc>)
 8001468:	2200      	movs	r2, #0
 800146a:	701a      	strb	r2, [r3, #0]
 800146c:	e046      	b.n	80014fc <WarningAlarmControl+0x1a4>
				}
			}
		} else if( vehicle_vel <= 300 )  {
 800146e:	4b2b      	ldr	r3, [pc, #172]	; (800151c <WarningAlarmControl+0x1c4>)
 8001470:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001474:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001478:	dc40      	bgt.n	80014fc <WarningAlarmControl+0x1a4>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, RESET);
 800147a:	2200      	movs	r2, #0
 800147c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001480:	4825      	ldr	r0, [pc, #148]	; (8001518 <WarningAlarmControl+0x1c0>)
 8001482:	f003 f821 	bl	80044c8 <HAL_GPIO_WritePin>
 8001486:	e039      	b.n	80014fc <WarningAlarmControl+0x1a4>
		}

	} else if( distant_alarm_on == 1 ) {
 8001488:	4b20      	ldr	r3, [pc, #128]	; (800150c <WarningAlarmControl+0x1b4>)
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	2b01      	cmp	r3, #1
 800148e:	d11c      	bne.n	80014ca <WarningAlarmControl+0x172>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, SET);
 8001490:	2201      	movs	r2, #1
 8001492:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001496:	4820      	ldr	r0, [pc, #128]	; (8001518 <WarningAlarmControl+0x1c0>)
 8001498:	f003 f816 	bl	80044c8 <HAL_GPIO_WritePin>
		if( ++distant_alarm_on_cnt > 16 ) {
 800149c:	4b20      	ldr	r3, [pc, #128]	; (8001520 <WarningAlarmControl+0x1c8>)
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	3301      	adds	r3, #1
 80014a2:	b2da      	uxtb	r2, r3
 80014a4:	4b1e      	ldr	r3, [pc, #120]	; (8001520 <WarningAlarmControl+0x1c8>)
 80014a6:	701a      	strb	r2, [r3, #0]
 80014a8:	4b1d      	ldr	r3, [pc, #116]	; (8001520 <WarningAlarmControl+0x1c8>)
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	2b10      	cmp	r3, #16
 80014ae:	d925      	bls.n	80014fc <WarningAlarmControl+0x1a4>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, RESET);
 80014b0:	2200      	movs	r2, #0
 80014b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014b6:	4818      	ldr	r0, [pc, #96]	; (8001518 <WarningAlarmControl+0x1c0>)
 80014b8:	f003 f806 	bl	80044c8 <HAL_GPIO_WritePin>
			distant_alarm_on = 0;
 80014bc:	4b13      	ldr	r3, [pc, #76]	; (800150c <WarningAlarmControl+0x1b4>)
 80014be:	2200      	movs	r2, #0
 80014c0:	701a      	strb	r2, [r3, #0]
			distant_alarm_on_cnt = 0;
 80014c2:	4b17      	ldr	r3, [pc, #92]	; (8001520 <WarningAlarmControl+0x1c8>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	701a      	strb	r2, [r3, #0]
 80014c8:	e018      	b.n	80014fc <WarningAlarmControl+0x1a4>
		}

	} else if( (Warning_Status.door_open==0) && (Warning_Status.pbrake==0) && (Warning_Status.seatbelt==0) && (distant_alarm_on==0) ) {
 80014ca:	4b11      	ldr	r3, [pc, #68]	; (8001510 <WarningAlarmControl+0x1b8>)
 80014cc:	781b      	ldrb	r3, [r3, #0]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d114      	bne.n	80014fc <WarningAlarmControl+0x1a4>
 80014d2:	4b0f      	ldr	r3, [pc, #60]	; (8001510 <WarningAlarmControl+0x1b8>)
 80014d4:	789b      	ldrb	r3, [r3, #2]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d110      	bne.n	80014fc <WarningAlarmControl+0x1a4>
 80014da:	4b0d      	ldr	r3, [pc, #52]	; (8001510 <WarningAlarmControl+0x1b8>)
 80014dc:	785b      	ldrb	r3, [r3, #1]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d10c      	bne.n	80014fc <WarningAlarmControl+0x1a4>
 80014e2:	4b0a      	ldr	r3, [pc, #40]	; (800150c <WarningAlarmControl+0x1b4>)
 80014e4:	781b      	ldrb	r3, [r3, #0]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d108      	bne.n	80014fc <WarningAlarmControl+0x1a4>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, RESET);
 80014ea:	2200      	movs	r2, #0
 80014ec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014f0:	4809      	ldr	r0, [pc, #36]	; (8001518 <WarningAlarmControl+0x1c0>)
 80014f2:	f002 ffe9 	bl	80044c8 <HAL_GPIO_WritePin>
		warning_cnt = 0;
 80014f6:	4b07      	ldr	r3, [pc, #28]	; (8001514 <WarningAlarmControl+0x1bc>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	701a      	strb	r2, [r3, #0]
	}
	distant_alarm_prev = distant_alarm;
 80014fc:	4b02      	ldr	r3, [pc, #8]	; (8001508 <WarningAlarmControl+0x1b0>)
 80014fe:	781a      	ldrb	r2, [r3, #0]
 8001500:	4b08      	ldr	r3, [pc, #32]	; (8001524 <WarningAlarmControl+0x1cc>)
 8001502:	701a      	strb	r2, [r3, #0]
}
 8001504:	bf00      	nop
 8001506:	bd80      	pop	{r7, pc}
 8001508:	200001a0 	.word	0x200001a0
 800150c:	2000026e 	.word	0x2000026e
 8001510:	20000194 	.word	0x20000194
 8001514:	2000003a 	.word	0x2000003a
 8001518:	48000c00 	.word	0x48000c00
 800151c:	200003d6 	.word	0x200003d6
 8001520:	200000a0 	.word	0x200000a0
 8001524:	20000047 	.word	0x20000047

08001528 <LampSWRead>:
		0x30, 0x30, 0x30, 0x03};
#endif


void LampSWRead(struct InputStatus_s *input_status)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
	Input_Status_Raw.brake_push_sw = READ_PIN_DI_0;		// DI 0
 8001530:	2101      	movs	r1, #1
 8001532:	4818      	ldr	r0, [pc, #96]	; (8001594 <LampSWRead+0x6c>)
 8001534:	f002 ffb0 	bl	8004498 <HAL_GPIO_ReadPin>
 8001538:	4603      	mov	r3, r0
 800153a:	461a      	mov	r2, r3
 800153c:	4b16      	ldr	r3, [pc, #88]	; (8001598 <LampSWRead+0x70>)
 800153e:	701a      	strb	r2, [r3, #0]
	if( auto_mode == 1 ) {
 8001540:	4b16      	ldr	r3, [pc, #88]	; (800159c <LampSWRead+0x74>)
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	2b01      	cmp	r3, #1
 8001546:	d104      	bne.n	8001552 <LampSWRead+0x2a>
		hazard_on = akit_command.hazard_cmd;
 8001548:	4b15      	ldr	r3, [pc, #84]	; (80015a0 <LampSWRead+0x78>)
 800154a:	781a      	ldrb	r2, [r3, #0]
 800154c:	4b15      	ldr	r3, [pc, #84]	; (80015a4 <LampSWRead+0x7c>)
 800154e:	701a      	strb	r2, [r3, #0]
 8001550:	e00c      	b.n	800156c <LampSWRead+0x44>
	} else if( auto_mode == 0 ) {
 8001552:	4b12      	ldr	r3, [pc, #72]	; (800159c <LampSWRead+0x74>)
 8001554:	781b      	ldrb	r3, [r3, #0]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d108      	bne.n	800156c <LampSWRead+0x44>
		Input_Status_Raw.hazardlamp = READ_PIN_DI_6;		// DI 6
 800155a:	2108      	movs	r1, #8
 800155c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001560:	f002 ff9a 	bl	8004498 <HAL_GPIO_ReadPin>
 8001564:	4603      	mov	r3, r0
 8001566:	461a      	mov	r2, r3
 8001568:	4b0b      	ldr	r3, [pc, #44]	; (8001598 <LampSWRead+0x70>)
 800156a:	705a      	strb	r2, [r3, #1]
	}

	InputSWChatt(input_status);
 800156c:	6878      	ldr	r0, [r7, #4]
 800156e:	f000 f821 	bl	80015b4 <InputSWChatt>

	Input_Status_Prev.brake_push_sw = Input_Status_Raw.brake_push_sw;
 8001572:	4b09      	ldr	r3, [pc, #36]	; (8001598 <LampSWRead+0x70>)
 8001574:	781a      	ldrb	r2, [r3, #0]
 8001576:	4b0c      	ldr	r3, [pc, #48]	; (80015a8 <LampSWRead+0x80>)
 8001578:	701a      	strb	r2, [r3, #0]
	Input_Status_Prev.hazardlamp = Input_Status_Raw.hazardlamp;
 800157a:	4b07      	ldr	r3, [pc, #28]	; (8001598 <LampSWRead+0x70>)
 800157c:	785a      	ldrb	r2, [r3, #1]
 800157e:	4b0a      	ldr	r3, [pc, #40]	; (80015a8 <LampSWRead+0x80>)
 8001580:	705a      	strb	r2, [r3, #1]
	hazard_push_prev = hazard_push;
 8001582:	4b0a      	ldr	r3, [pc, #40]	; (80015ac <LampSWRead+0x84>)
 8001584:	781a      	ldrb	r2, [r3, #0]
 8001586:	4b0a      	ldr	r3, [pc, #40]	; (80015b0 <LampSWRead+0x88>)
 8001588:	701a      	strb	r2, [r3, #0]
}
 800158a:	bf00      	nop
 800158c:	3708      	adds	r7, #8
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	48000800 	.word	0x48000800
 8001598:	200003dc 	.word	0x200003dc
 800159c:	20000281 	.word	0x20000281
 80015a0:	20000154 	.word	0x20000154
 80015a4:	20000320 	.word	0x20000320
 80015a8:	200000d0 	.word	0x200000d0
 80015ac:	20000279 	.word	0x20000279
 80015b0:	20000352 	.word	0x20000352

080015b4 <InputSWChatt>:

void InputSWChatt(struct InputStatus_s *input_status)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
	if( Input_Status_Prev.brake_push_sw == Input_Status_Raw.brake_push_sw ) {
 80015bc:	4b2b      	ldr	r3, [pc, #172]	; (800166c <InputSWChatt+0xb8>)
 80015be:	781a      	ldrb	r2, [r3, #0]
 80015c0:	4b2b      	ldr	r3, [pc, #172]	; (8001670 <InputSWChatt+0xbc>)
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	429a      	cmp	r2, r3
 80015c6:	d111      	bne.n	80015ec <InputSWChatt+0x38>
		if( ++Chattering.brake_push_sw_cnt > 1 ) {
 80015c8:	4b2a      	ldr	r3, [pc, #168]	; (8001674 <InputSWChatt+0xc0>)
 80015ca:	781b      	ldrb	r3, [r3, #0]
 80015cc:	3301      	adds	r3, #1
 80015ce:	b2da      	uxtb	r2, r3
 80015d0:	4b28      	ldr	r3, [pc, #160]	; (8001674 <InputSWChatt+0xc0>)
 80015d2:	701a      	strb	r2, [r3, #0]
 80015d4:	4b27      	ldr	r3, [pc, #156]	; (8001674 <InputSWChatt+0xc0>)
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	2b01      	cmp	r3, #1
 80015da:	d90a      	bls.n	80015f2 <InputSWChatt+0x3e>
			input_status->brake_push_sw = Input_Status_Raw.brake_push_sw;
 80015dc:	4b24      	ldr	r3, [pc, #144]	; (8001670 <InputSWChatt+0xbc>)
 80015de:	781a      	ldrb	r2, [r3, #0]
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	701a      	strb	r2, [r3, #0]
			Chattering.brake_push_sw_cnt = 3;
 80015e4:	4b23      	ldr	r3, [pc, #140]	; (8001674 <InputSWChatt+0xc0>)
 80015e6:	2203      	movs	r2, #3
 80015e8:	701a      	strb	r2, [r3, #0]
 80015ea:	e002      	b.n	80015f2 <InputSWChatt+0x3e>
		}
	} else {
		Chattering.brake_push_sw_cnt = 0;
 80015ec:	4b21      	ldr	r3, [pc, #132]	; (8001674 <InputSWChatt+0xc0>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	701a      	strb	r2, [r3, #0]
	}

	if( Input_Status_Prev.hazardlamp == Input_Status_Raw.hazardlamp ) {
 80015f2:	4b1e      	ldr	r3, [pc, #120]	; (800166c <InputSWChatt+0xb8>)
 80015f4:	785a      	ldrb	r2, [r3, #1]
 80015f6:	4b1e      	ldr	r3, [pc, #120]	; (8001670 <InputSWChatt+0xbc>)
 80015f8:	785b      	ldrb	r3, [r3, #1]
 80015fa:	429a      	cmp	r2, r3
 80015fc:	d12c      	bne.n	8001658 <InputSWChatt+0xa4>
		if( ++Chattering.hazardlamp_cnt > 1 ) {
 80015fe:	4b1d      	ldr	r3, [pc, #116]	; (8001674 <InputSWChatt+0xc0>)
 8001600:	785b      	ldrb	r3, [r3, #1]
 8001602:	3301      	adds	r3, #1
 8001604:	b2da      	uxtb	r2, r3
 8001606:	4b1b      	ldr	r3, [pc, #108]	; (8001674 <InputSWChatt+0xc0>)
 8001608:	705a      	strb	r2, [r3, #1]
 800160a:	4b1a      	ldr	r3, [pc, #104]	; (8001674 <InputSWChatt+0xc0>)
 800160c:	785b      	ldrb	r3, [r3, #1]
 800160e:	2b01      	cmp	r3, #1
 8001610:	d925      	bls.n	800165e <InputSWChatt+0xaa>
			hazard_push = input_status->hazardlamp = Input_Status_Raw.hazardlamp;
 8001612:	4b17      	ldr	r3, [pc, #92]	; (8001670 <InputSWChatt+0xbc>)
 8001614:	785a      	ldrb	r2, [r3, #1]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	705a      	strb	r2, [r3, #1]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	785a      	ldrb	r2, [r3, #1]
 800161e:	4b16      	ldr	r3, [pc, #88]	; (8001678 <InputSWChatt+0xc4>)
 8001620:	701a      	strb	r2, [r3, #0]
			if( (hazard_push_prev==0) && (hazard_push==1) ) {
 8001622:	4b16      	ldr	r3, [pc, #88]	; (800167c <InputSWChatt+0xc8>)
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d112      	bne.n	8001650 <InputSWChatt+0x9c>
 800162a:	4b13      	ldr	r3, [pc, #76]	; (8001678 <InputSWChatt+0xc4>)
 800162c:	781b      	ldrb	r3, [r3, #0]
 800162e:	2b01      	cmp	r3, #1
 8001630:	d10e      	bne.n	8001650 <InputSWChatt+0x9c>
				if( hazard_on == 0 ) {
 8001632:	4b13      	ldr	r3, [pc, #76]	; (8001680 <InputSWChatt+0xcc>)
 8001634:	781b      	ldrb	r3, [r3, #0]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d103      	bne.n	8001642 <InputSWChatt+0x8e>
					hazard_on = 1;
 800163a:	4b11      	ldr	r3, [pc, #68]	; (8001680 <InputSWChatt+0xcc>)
 800163c:	2201      	movs	r2, #1
 800163e:	701a      	strb	r2, [r3, #0]
 8001640:	e006      	b.n	8001650 <InputSWChatt+0x9c>
				} else if( hazard_on == 1 ) {
 8001642:	4b0f      	ldr	r3, [pc, #60]	; (8001680 <InputSWChatt+0xcc>)
 8001644:	781b      	ldrb	r3, [r3, #0]
 8001646:	2b01      	cmp	r3, #1
 8001648:	d102      	bne.n	8001650 <InputSWChatt+0x9c>
					hazard_on = 0;
 800164a:	4b0d      	ldr	r3, [pc, #52]	; (8001680 <InputSWChatt+0xcc>)
 800164c:	2200      	movs	r2, #0
 800164e:	701a      	strb	r2, [r3, #0]
				}
			}
			Chattering.hazardlamp_cnt = 3;
 8001650:	4b08      	ldr	r3, [pc, #32]	; (8001674 <InputSWChatt+0xc0>)
 8001652:	2203      	movs	r2, #3
 8001654:	705a      	strb	r2, [r3, #1]
		}
	} else {
		Chattering.hazardlamp_cnt = 0;
	}
}
 8001656:	e002      	b.n	800165e <InputSWChatt+0xaa>
		Chattering.hazardlamp_cnt = 0;
 8001658:	4b06      	ldr	r3, [pc, #24]	; (8001674 <InputSWChatt+0xc0>)
 800165a:	2200      	movs	r2, #0
 800165c:	705a      	strb	r2, [r3, #1]
}
 800165e:	bf00      	nop
 8001660:	370c      	adds	r7, #12
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	200000d0 	.word	0x200000d0
 8001670:	200003dc 	.word	0x200003dc
 8001674:	200002f0 	.word	0x200002f0
 8001678:	20000279 	.word	0x20000279
 800167c:	20000352 	.word	0x20000352
 8001680:	20000320 	.word	0x20000320

08001684 <LampControl>:

void LampControl(struct LampStatus_s *lamp_status, struct InputStatus_s *input_status)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
 800168c:	6039      	str	r1, [r7, #0]
#endif

	/*
	 * Head Lamp Low Control
	 */
	if( headlamp_low_on == 1 ) {
 800168e:	4ba7      	ldr	r3, [pc, #668]	; (800192c <LampControl+0x2a8>)
 8001690:	781b      	ldrb	r3, [r3, #0]
 8001692:	2b01      	cmp	r3, #1
 8001694:	d106      	bne.n	80016a4 <LampControl+0x20>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, SET);
 8001696:	2201      	movs	r2, #1
 8001698:	f44f 7180 	mov.w	r1, #256	; 0x100
 800169c:	48a4      	ldr	r0, [pc, #656]	; (8001930 <LampControl+0x2ac>)
 800169e:	f002 ff13 	bl	80044c8 <HAL_GPIO_WritePin>
 80016a2:	e00c      	b.n	80016be <LampControl+0x3a>
	} else if ( headlamp_low_on == 0 ) {
 80016a4:	4ba1      	ldr	r3, [pc, #644]	; (800192c <LampControl+0x2a8>)
 80016a6:	781b      	ldrb	r3, [r3, #0]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d108      	bne.n	80016be <LampControl+0x3a>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, RESET);
 80016ac:	2200      	movs	r2, #0
 80016ae:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016b2:	489f      	ldr	r0, [pc, #636]	; (8001930 <LampControl+0x2ac>)
 80016b4:	f002 ff08 	bl	80044c8 <HAL_GPIO_WritePin>
		head_low_lamp_fail_on_cnt = 0;
 80016b8:	4b9e      	ldr	r3, [pc, #632]	; (8001934 <LampControl+0x2b0>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10 | GPIO_PIN_11, RESET);
			}
		}
	}
#else
	if( (RF_open_lamp_on==0) && (RF_close_lamp_on==0) ) {
 80016be:	4b9e      	ldr	r3, [pc, #632]	; (8001938 <LampControl+0x2b4>)
 80016c0:	781b      	ldrb	r3, [r3, #0]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	f040 80af 	bne.w	8001826 <LampControl+0x1a2>
 80016c8:	4b9c      	ldr	r3, [pc, #624]	; (800193c <LampControl+0x2b8>)
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	f040 80aa 	bne.w	8001826 <LampControl+0x1a2>
		/*
		 * Hazard Lamp Control
		 */
		if( (taillamp_on==1) && (hazard_on==0) ) {
 80016d2:	4b9b      	ldr	r3, [pc, #620]	; (8001940 <LampControl+0x2bc>)
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	2b01      	cmp	r3, #1
 80016d8:	d10a      	bne.n	80016f0 <LampControl+0x6c>
 80016da:	4b9a      	ldr	r3, [pc, #616]	; (8001944 <LampControl+0x2c0>)
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d106      	bne.n	80016f0 <LampControl+0x6c>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, SET);
 80016e2:	2201      	movs	r2, #1
 80016e4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016e8:	4891      	ldr	r0, [pc, #580]	; (8001930 <LampControl+0x2ac>)
 80016ea:	f002 feed 	bl	80044c8 <HAL_GPIO_WritePin>
 80016ee:	e00d      	b.n	800170c <LampControl+0x88>
		} else if( (taillamp_on==0) && (hazard_on==0) ) {
 80016f0:	4b93      	ldr	r3, [pc, #588]	; (8001940 <LampControl+0x2bc>)
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d109      	bne.n	800170c <LampControl+0x88>
 80016f8:	4b92      	ldr	r3, [pc, #584]	; (8001944 <LampControl+0x2c0>)
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d105      	bne.n	800170c <LampControl+0x88>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, RESET);
 8001700:	2200      	movs	r2, #0
 8001702:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001706:	488a      	ldr	r0, [pc, #552]	; (8001930 <LampControl+0x2ac>)
 8001708:	f002 fede 	bl	80044c8 <HAL_GPIO_WritePin>
		}
		if( (hazard_on==1) || (ems_status==1) ) {
 800170c:	4b8d      	ldr	r3, [pc, #564]	; (8001944 <LampControl+0x2c0>)
 800170e:	781b      	ldrb	r3, [r3, #0]
 8001710:	2b01      	cmp	r3, #1
 8001712:	d003      	beq.n	800171c <LampControl+0x98>
 8001714:	4b8c      	ldr	r3, [pc, #560]	; (8001948 <LampControl+0x2c4>)
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	2b01      	cmp	r3, #1
 800171a:	d12d      	bne.n	8001778 <LampControl+0xf4>
			lamp_status->hazard_lamp = 1;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2201      	movs	r2, #1
 8001720:	701a      	strb	r2, [r3, #0]
			if( turnlamp_left_on == 1 ) {
 8001722:	4b8a      	ldr	r3, [pc, #552]	; (800194c <LampControl+0x2c8>)
 8001724:	781b      	ldrb	r3, [r3, #0]
 8001726:	2b01      	cmp	r3, #1
 8001728:	d106      	bne.n	8001738 <LampControl+0xb4>
				HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10|GPIO_PIN_12, SET);
 800172a:	2201      	movs	r2, #1
 800172c:	f44f 51a0 	mov.w	r1, #5120	; 0x1400
 8001730:	487f      	ldr	r0, [pc, #508]	; (8001930 <LampControl+0x2ac>)
 8001732:	f002 fec9 	bl	80044c8 <HAL_GPIO_WritePin>
 8001736:	e009      	b.n	800174c <LampControl+0xc8>
			} else if( turnlamp_left_on == 0 ) {
 8001738:	4b84      	ldr	r3, [pc, #528]	; (800194c <LampControl+0x2c8>)
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d105      	bne.n	800174c <LampControl+0xc8>
				HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10|GPIO_PIN_12, RESET);
 8001740:	2200      	movs	r2, #0
 8001742:	f44f 51a0 	mov.w	r1, #5120	; 0x1400
 8001746:	487a      	ldr	r0, [pc, #488]	; (8001930 <LampControl+0x2ac>)
 8001748:	f002 febe 	bl	80044c8 <HAL_GPIO_WritePin>
			}
			if( turnlamp_right_on == 1 ) {
 800174c:	4b80      	ldr	r3, [pc, #512]	; (8001950 <LampControl+0x2cc>)
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	2b01      	cmp	r3, #1
 8001752:	d106      	bne.n	8001762 <LampControl+0xde>
				HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, SET);
 8001754:	2201      	movs	r2, #1
 8001756:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800175a:	4875      	ldr	r0, [pc, #468]	; (8001930 <LampControl+0x2ac>)
 800175c:	f002 feb4 	bl	80044c8 <HAL_GPIO_WritePin>
			if( turnlamp_right_on == 1 ) {
 8001760:	e060      	b.n	8001824 <LampControl+0x1a0>
			} else if( turnlamp_right_on == 0 ) {
 8001762:	4b7b      	ldr	r3, [pc, #492]	; (8001950 <LampControl+0x2cc>)
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d15c      	bne.n	8001824 <LampControl+0x1a0>
				HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, RESET);
 800176a:	2200      	movs	r2, #0
 800176c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001770:	486f      	ldr	r0, [pc, #444]	; (8001930 <LampControl+0x2ac>)
 8001772:	f002 fea9 	bl	80044c8 <HAL_GPIO_WritePin>
			if( turnlamp_right_on == 1 ) {
 8001776:	e055      	b.n	8001824 <LampControl+0x1a0>
			}

		} else if( (hazard_on==0) && (ems_status==0) ) {
 8001778:	4b72      	ldr	r3, [pc, #456]	; (8001944 <LampControl+0x2c0>)
 800177a:	781b      	ldrb	r3, [r3, #0]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d152      	bne.n	8001826 <LampControl+0x1a2>
 8001780:	4b71      	ldr	r3, [pc, #452]	; (8001948 <LampControl+0x2c4>)
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d14e      	bne.n	8001826 <LampControl+0x1a2>
			lamp_status->hazard_lamp = 0;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2200      	movs	r2, #0
 800178c:	701a      	strb	r2, [r3, #0]
			hazard_onoff_cnt = 0;
 800178e:	4b71      	ldr	r3, [pc, #452]	; (8001954 <LampControl+0x2d0>)
 8001790:	2200      	movs	r2, #0
 8001792:	801a      	strh	r2, [r3, #0]
			if( (welcome_on==0) && (welcome_off==0) ) {
 8001794:	4b70      	ldr	r3, [pc, #448]	; (8001958 <LampControl+0x2d4>)
 8001796:	781b      	ldrb	r3, [r3, #0]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d144      	bne.n	8001826 <LampControl+0x1a2>
 800179c:	4b6f      	ldr	r3, [pc, #444]	; (800195c <LampControl+0x2d8>)
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d140      	bne.n	8001826 <LampControl+0x1a2>
				if( ign1_status == 1 ) {
 80017a4:	4b6e      	ldr	r3, [pc, #440]	; (8001960 <LampControl+0x2dc>)
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	2b01      	cmp	r3, #1
 80017aa:	d130      	bne.n	800180e <LampControl+0x18a>
					if( turnlamp_left_on == 1 ) {
 80017ac:	4b67      	ldr	r3, [pc, #412]	; (800194c <LampControl+0x2c8>)
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	2b01      	cmp	r3, #1
 80017b2:	d10c      	bne.n	80017ce <LampControl+0x14a>
						HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, RESET);
 80017b4:	2200      	movs	r2, #0
 80017b6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80017ba:	485d      	ldr	r0, [pc, #372]	; (8001930 <LampControl+0x2ac>)
 80017bc:	f002 fe84 	bl	80044c8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, SET);
 80017c0:	2201      	movs	r2, #1
 80017c2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017c6:	485a      	ldr	r0, [pc, #360]	; (8001930 <LampControl+0x2ac>)
 80017c8:	f002 fe7e 	bl	80044c8 <HAL_GPIO_WritePin>
 80017cc:	e02b      	b.n	8001826 <LampControl+0x1a2>
					} else if( turnlamp_left_on == 0 ) {
 80017ce:	4b5f      	ldr	r3, [pc, #380]	; (800194c <LampControl+0x2c8>)
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d127      	bne.n	8001826 <LampControl+0x1a2>
						HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, RESET);
 80017d6:	2200      	movs	r2, #0
 80017d8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017dc:	4854      	ldr	r0, [pc, #336]	; (8001930 <LampControl+0x2ac>)
 80017de:	f002 fe73 	bl	80044c8 <HAL_GPIO_WritePin>
						if( turnlamp_right_on == 1) {
 80017e2:	4b5b      	ldr	r3, [pc, #364]	; (8001950 <LampControl+0x2cc>)
 80017e4:	781b      	ldrb	r3, [r3, #0]
 80017e6:	2b01      	cmp	r3, #1
 80017e8:	d106      	bne.n	80017f8 <LampControl+0x174>
							HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, SET);
 80017ea:	2201      	movs	r2, #1
 80017ec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80017f0:	484f      	ldr	r0, [pc, #316]	; (8001930 <LampControl+0x2ac>)
 80017f2:	f002 fe69 	bl	80044c8 <HAL_GPIO_WritePin>
 80017f6:	e016      	b.n	8001826 <LampControl+0x1a2>
						} else if( turnlamp_right_on == 0 ) {
 80017f8:	4b55      	ldr	r3, [pc, #340]	; (8001950 <LampControl+0x2cc>)
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d112      	bne.n	8001826 <LampControl+0x1a2>
							HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, RESET);
 8001800:	2200      	movs	r2, #0
 8001802:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001806:	484a      	ldr	r0, [pc, #296]	; (8001930 <LampControl+0x2ac>)
 8001808:	f002 fe5e 	bl	80044c8 <HAL_GPIO_WritePin>
 800180c:	e00b      	b.n	8001826 <LampControl+0x1a2>
						}
					}

				} else if( ign1_status == 0 ) {
 800180e:	4b54      	ldr	r3, [pc, #336]	; (8001960 <LampControl+0x2dc>)
 8001810:	781b      	ldrb	r3, [r3, #0]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d107      	bne.n	8001826 <LampControl+0x1a2>
					HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10 | GPIO_PIN_11, RESET);
 8001816:	2200      	movs	r2, #0
 8001818:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 800181c:	4844      	ldr	r0, [pc, #272]	; (8001930 <LampControl+0x2ac>)
 800181e:	f002 fe53 	bl	80044c8 <HAL_GPIO_WritePin>
 8001822:	e000      	b.n	8001826 <LampControl+0x1a2>
			if( turnlamp_right_on == 1 ) {
 8001824:	bf00      	nop
#endif

	/*
	 *	Stop Lamp Control Function
	 */
	if( ign1_status == 0 ) {
 8001826:	4b4e      	ldr	r3, [pc, #312]	; (8001960 <LampControl+0x2dc>)
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d102      	bne.n	8001834 <LampControl+0x1b0>
		brake_status = 0;		// if ign1_status==0, ignore brake_status from ICCU
 800182e:	4b4d      	ldr	r3, [pc, #308]	; (8001964 <LampControl+0x2e0>)
 8001830:	2200      	movs	r2, #0
 8001832:	701a      	strb	r2, [r3, #0]
	}
	if( (brake_status==1) || (input_status->brake_push_sw==1) ) {
 8001834:	4b4b      	ldr	r3, [pc, #300]	; (8001964 <LampControl+0x2e0>)
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	2b01      	cmp	r3, #1
 800183a:	d003      	beq.n	8001844 <LampControl+0x1c0>
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	2b01      	cmp	r3, #1
 8001842:	d109      	bne.n	8001858 <LampControl+0x1d4>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, SET);			// Stop Lamp ON
 8001844:	2201      	movs	r2, #1
 8001846:	f44f 7100 	mov.w	r1, #512	; 0x200
 800184a:	4839      	ldr	r0, [pc, #228]	; (8001930 <LampControl+0x2ac>)
 800184c:	f002 fe3c 	bl	80044c8 <HAL_GPIO_WritePin>
		lamp_status->stop_lamp = 1;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	2201      	movs	r2, #1
 8001854:	715a      	strb	r2, [r3, #5]
 8001856:	e014      	b.n	8001882 <LampControl+0x1fe>
	} else if ( (brake_status==0) && (input_status->brake_push_sw==0) ) {
 8001858:	4b42      	ldr	r3, [pc, #264]	; (8001964 <LampControl+0x2e0>)
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d110      	bne.n	8001882 <LampControl+0x1fe>
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d10c      	bne.n	8001882 <LampControl+0x1fe>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, RESET);		// Stop Lamp OFF
 8001868:	2200      	movs	r2, #0
 800186a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800186e:	4830      	ldr	r0, [pc, #192]	; (8001930 <LampControl+0x2ac>)
 8001870:	f002 fe2a 	bl	80044c8 <HAL_GPIO_WritePin>
		stop_lamp_fail_on_cnt = lamp_status->stop_lamp = 0;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2200      	movs	r2, #0
 8001878:	715a      	strb	r2, [r3, #5]
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	795a      	ldrb	r2, [r3, #5]
 800187e:	4b3a      	ldr	r3, [pc, #232]	; (8001968 <LampControl+0x2e4>)
 8001880:	701a      	strb	r2, [r3, #0]
	}

	/*
	 *	DRL Control Function
	 */
	if( ign1_status == 1 ) {
 8001882:	4b37      	ldr	r3, [pc, #220]	; (8001960 <LampControl+0x2dc>)
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	2b01      	cmp	r3, #1
 8001888:	f040 8128 	bne.w	8001adc <LampControl+0x458>
		if( welcome_on == 0 ) {
 800188c:	4b32      	ldr	r3, [pc, #200]	; (8001958 <LampControl+0x2d4>)
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	2b00      	cmp	r3, #0
 8001892:	f040 80f3 	bne.w	8001a7c <LampControl+0x3f8>
			if( (vehicle_vel<30) && (vehicle_vel>-30) ) {
 8001896:	4b35      	ldr	r3, [pc, #212]	; (800196c <LampControl+0x2e8>)
 8001898:	f9b3 3000 	ldrsh.w	r3, [r3]
 800189c:	2b1d      	cmp	r3, #29
 800189e:	dc19      	bgt.n	80018d4 <LampControl+0x250>
 80018a0:	4b32      	ldr	r3, [pc, #200]	; (800196c <LampControl+0x2e8>)
 80018a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018a6:	f113 0f1d 	cmn.w	r3, #29
 80018aa:	db13      	blt.n	80018d4 <LampControl+0x250>
				drl_center_off_cnt = 0;
 80018ac:	4b30      	ldr	r3, [pc, #192]	; (8001970 <LampControl+0x2ec>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	701a      	strb	r2, [r3, #0]
				if( ++drl_center_on_cnt > 25 ) {
 80018b2:	4b30      	ldr	r3, [pc, #192]	; (8001974 <LampControl+0x2f0>)
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	3301      	adds	r3, #1
 80018b8:	b2da      	uxtb	r2, r3
 80018ba:	4b2e      	ldr	r3, [pc, #184]	; (8001974 <LampControl+0x2f0>)
 80018bc:	701a      	strb	r2, [r3, #0]
 80018be:	4b2d      	ldr	r3, [pc, #180]	; (8001974 <LampControl+0x2f0>)
 80018c0:	781b      	ldrb	r3, [r3, #0]
 80018c2:	2b19      	cmp	r3, #25
 80018c4:	d919      	bls.n	80018fa <LampControl+0x276>
					drl_center_on = 1;
 80018c6:	4b2c      	ldr	r3, [pc, #176]	; (8001978 <LampControl+0x2f4>)
 80018c8:	2201      	movs	r2, #1
 80018ca:	701a      	strb	r2, [r3, #0]
					drl_center_on_cnt = 25;
 80018cc:	4b29      	ldr	r3, [pc, #164]	; (8001974 <LampControl+0x2f0>)
 80018ce:	2219      	movs	r2, #25
 80018d0:	701a      	strb	r2, [r3, #0]
				if( ++drl_center_on_cnt > 25 ) {
 80018d2:	e012      	b.n	80018fa <LampControl+0x276>
				}
			} else {
				drl_center_on_cnt = 0;
 80018d4:	4b27      	ldr	r3, [pc, #156]	; (8001974 <LampControl+0x2f0>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	701a      	strb	r2, [r3, #0]
				if( ++drl_center_off_cnt > 25 ) {
 80018da:	4b25      	ldr	r3, [pc, #148]	; (8001970 <LampControl+0x2ec>)
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	3301      	adds	r3, #1
 80018e0:	b2da      	uxtb	r2, r3
 80018e2:	4b23      	ldr	r3, [pc, #140]	; (8001970 <LampControl+0x2ec>)
 80018e4:	701a      	strb	r2, [r3, #0]
 80018e6:	4b22      	ldr	r3, [pc, #136]	; (8001970 <LampControl+0x2ec>)
 80018e8:	781b      	ldrb	r3, [r3, #0]
 80018ea:	2b19      	cmp	r3, #25
 80018ec:	d905      	bls.n	80018fa <LampControl+0x276>
					drl_center_on = 0;
 80018ee:	4b22      	ldr	r3, [pc, #136]	; (8001978 <LampControl+0x2f4>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	701a      	strb	r2, [r3, #0]
					drl_center_off_cnt = 25;
 80018f4:	4b1e      	ldr	r3, [pc, #120]	; (8001970 <LampControl+0x2ec>)
 80018f6:	2219      	movs	r2, #25
 80018f8:	701a      	strb	r2, [r3, #0]
				}
			}
//			if( ign1_status_prev == 0 )  {
			if( (brake_status==1) || (input_status->brake_push_sw==1) ) {
 80018fa:	4b1a      	ldr	r3, [pc, #104]	; (8001964 <LampControl+0x2e0>)
 80018fc:	781b      	ldrb	r3, [r3, #0]
 80018fe:	2b01      	cmp	r3, #1
 8001900:	d003      	beq.n	800190a <LampControl+0x286>
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	781b      	ldrb	r3, [r3, #0]
 8001906:	2b01      	cmp	r3, #1
 8001908:	d14d      	bne.n	80019a6 <LampControl+0x322>
#if 0
				htim3.Instance->CCR2 = htim4.Instance->CCR3 = 210; // 100% -> 70% -> 70% 220713 song oper

#endif
#if 1 //220725 -> brake -> side DRL bright control
				if( (taillamp_on==1) && (drl_center_on==1) ) {
 800190a:	4b0d      	ldr	r3, [pc, #52]	; (8001940 <LampControl+0x2bc>)
 800190c:	781b      	ldrb	r3, [r3, #0]
 800190e:	2b01      	cmp	r3, #1
 8001910:	d138      	bne.n	8001984 <LampControl+0x300>
 8001912:	4b19      	ldr	r3, [pc, #100]	; (8001978 <LampControl+0x2f4>)
 8001914:	781b      	ldrb	r3, [r3, #0]
 8001916:	2b01      	cmp	r3, #1
 8001918:	d134      	bne.n	8001984 <LampControl+0x300>
					htim3.Instance->CCR2 = htim4.Instance->CCR3 = 210; // 100% -> 70% -> 70% 220713 song oper
 800191a:	4b18      	ldr	r3, [pc, #96]	; (800197c <LampControl+0x2f8>)
 800191c:	681a      	ldr	r2, [r3, #0]
 800191e:	23d2      	movs	r3, #210	; 0xd2
 8001920:	63d3      	str	r3, [r2, #60]	; 0x3c
 8001922:	4a17      	ldr	r2, [pc, #92]	; (8001980 <LampControl+0x2fc>)
 8001924:	6812      	ldr	r2, [r2, #0]
 8001926:	6393      	str	r3, [r2, #56]	; 0x38
 8001928:	e034      	b.n	8001994 <LampControl+0x310>
 800192a:	bf00      	nop
 800192c:	200000cd 	.word	0x200000cd
 8001930:	48000c00 	.word	0x48000c00
 8001934:	200003df 	.word	0x200003df
 8001938:	20000155 	.word	0x20000155
 800193c:	2000023c 	.word	0x2000023c
 8001940:	200002ec 	.word	0x200002ec
 8001944:	20000320 	.word	0x20000320
 8001948:	20000328 	.word	0x20000328
 800194c:	2000035b 	.word	0x2000035b
 8001950:	2000004d 	.word	0x2000004d
 8001954:	200000d4 	.word	0x200000d4
 8001958:	2000031c 	.word	0x2000031c
 800195c:	20000045 	.word	0x20000045
 8001960:	2000035a 	.word	0x2000035a
 8001964:	2000027e 	.word	0x2000027e
 8001968:	200000cc 	.word	0x200000cc
 800196c:	200003d6 	.word	0x200003d6
 8001970:	20000284 	.word	0x20000284
 8001974:	20000351 	.word	0x20000351
 8001978:	20000359 	.word	0x20000359
 800197c:	20000050 	.word	0x20000050
 8001980:	20000100 	.word	0x20000100
				}else{
					htim3.Instance->CCR2 = htim4.Instance->CCR3 = 490;
 8001984:	4b95      	ldr	r3, [pc, #596]	; (8001bdc <LampControl+0x558>)
 8001986:	681a      	ldr	r2, [r3, #0]
 8001988:	f44f 73f5 	mov.w	r3, #490	; 0x1ea
 800198c:	63d3      	str	r3, [r2, #60]	; 0x3c
 800198e:	4a94      	ldr	r2, [pc, #592]	; (8001be0 <LampControl+0x55c>)
 8001990:	6812      	ldr	r2, [r2, #0]
 8001992:	6393      	str	r3, [r2, #56]	; 0x38
				}
#endif
				htim4.Instance->CCR4 = htim3.Instance->CCR1 = 700; //220714
 8001994:	4b92      	ldr	r3, [pc, #584]	; (8001be0 <LampControl+0x55c>)
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	f44f 732f 	mov.w	r3, #700	; 0x2bc
 800199c:	6353      	str	r3, [r2, #52]	; 0x34
 800199e:	4a8f      	ldr	r2, [pc, #572]	; (8001bdc <LampControl+0x558>)
 80019a0:	6812      	ldr	r2, [r2, #0]
 80019a2:	6413      	str	r3, [r2, #64]	; 0x40
 80019a4:	e006      	b.n	80019b4 <LampControl+0x330>
			}else{
				htim4.Instance->CCR4 = htim3.Instance->CCR1 = 0; //220714
 80019a6:	4b8e      	ldr	r3, [pc, #568]	; (8001be0 <LampControl+0x55c>)
 80019a8:	681a      	ldr	r2, [r3, #0]
 80019aa:	2300      	movs	r3, #0
 80019ac:	6353      	str	r3, [r2, #52]	; 0x34
 80019ae:	4a8b      	ldr	r2, [pc, #556]	; (8001bdc <LampControl+0x558>)
 80019b0:	6812      	ldr	r2, [r2, #0]
 80019b2:	6413      	str	r3, [r2, #64]	; 0x40
			}
			HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80019b4:	2104      	movs	r1, #4
 80019b6:	488a      	ldr	r0, [pc, #552]	; (8001be0 <LampControl+0x55c>)
 80019b8:	f004 feaa 	bl	8006710 <HAL_TIM_PWM_Start>
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 80019bc:	2108      	movs	r1, #8
 80019be:	4887      	ldr	r0, [pc, #540]	; (8001bdc <LampControl+0x558>)
 80019c0:	f004 fea6 	bl	8006710 <HAL_TIM_PWM_Start>
			//HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4); //220714
			HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80019c4:	2100      	movs	r1, #0
 80019c6:	4886      	ldr	r0, [pc, #536]	; (8001be0 <LampControl+0x55c>)
 80019c8:	f004 fea2 	bl	8006710 <HAL_TIM_PWM_Start>

			lamp_status->drl_lamp = 1;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2201      	movs	r2, #1
 80019d0:	709a      	strb	r2, [r3, #2]
//			}
			if( (taillamp_on==1) && (drl_center_on==1) ) {
 80019d2:	4b84      	ldr	r3, [pc, #528]	; (8001be4 <LampControl+0x560>)
 80019d4:	781b      	ldrb	r3, [r3, #0]
 80019d6:	2b01      	cmp	r3, #1
 80019d8:	d126      	bne.n	8001a28 <LampControl+0x3a4>
 80019da:	4b83      	ldr	r3, [pc, #524]	; (8001be8 <LampControl+0x564>)
 80019dc:	781b      	ldrb	r3, [r3, #0]
 80019de:	2b01      	cmp	r3, #1
 80019e0:	d122      	bne.n	8001a28 <LampControl+0x3a4>
//			if( taillamp_on_prev == 0 ) {
				if( (brake_status==0) && (input_status->brake_push_sw==0) ) {
 80019e2:	4b82      	ldr	r3, [pc, #520]	; (8001bec <LampControl+0x568>)
 80019e4:	781b      	ldrb	r3, [r3, #0]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d10b      	bne.n	8001a02 <LampControl+0x37e>
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	781b      	ldrb	r3, [r3, #0]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d107      	bne.n	8001a02 <LampControl+0x37e>
					//htim3.Instance->CCR2 = htim4.Instance->CCR3 = htim4.Instance->CCR4 = htim3.Instance->CCR1 = 210; // 30% 100% -> 70% -> 21% 220713 song oper
					htim3.Instance->CCR2 = htim4.Instance->CCR3 = 210; //220725 tail -> back center off
 80019f2:	4b7a      	ldr	r3, [pc, #488]	; (8001bdc <LampControl+0x558>)
 80019f4:	681a      	ldr	r2, [r3, #0]
 80019f6:	23d2      	movs	r3, #210	; 0xd2
 80019f8:	63d3      	str	r3, [r2, #60]	; 0x3c
 80019fa:	4a79      	ldr	r2, [pc, #484]	; (8001be0 <LampControl+0x55c>)
 80019fc:	6812      	ldr	r2, [r2, #0]
 80019fe:	6393      	str	r3, [r2, #56]	; 0x38
 8001a00:	e00e      	b.n	8001a20 <LampControl+0x39c>
				} else if( brake_status == 1 ) {
 8001a02:	4b7a      	ldr	r3, [pc, #488]	; (8001bec <LampControl+0x568>)
 8001a04:	781b      	ldrb	r3, [r3, #0]
 8001a06:	2b01      	cmp	r3, #1
 8001a08:	d10a      	bne.n	8001a20 <LampControl+0x39c>
					htim3.Instance->CCR1 = htim4.Instance->CCR4 = htim3.Instance->CCR1 = 700; // 100% -> 70% -> 70% 220713 song oper
 8001a0a:	4b75      	ldr	r3, [pc, #468]	; (8001be0 <LampControl+0x55c>)
 8001a0c:	681a      	ldr	r2, [r3, #0]
 8001a0e:	f44f 732f 	mov.w	r3, #700	; 0x2bc
 8001a12:	6353      	str	r3, [r2, #52]	; 0x34
 8001a14:	4a71      	ldr	r2, [pc, #452]	; (8001bdc <LampControl+0x558>)
 8001a16:	6812      	ldr	r2, [r2, #0]
 8001a18:	6413      	str	r3, [r2, #64]	; 0x40
 8001a1a:	4a71      	ldr	r2, [pc, #452]	; (8001be0 <LampControl+0x55c>)
 8001a1c:	6812      	ldr	r2, [r2, #0]
 8001a1e:	6353      	str	r3, [r2, #52]	; 0x34
				}
#if 1
				//HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4); //220516 oper song
				//HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1); //220516 oper song
#endif
				lamp_status->drl_c_lamp = 1;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2201      	movs	r2, #1
 8001a24:	70da      	strb	r2, [r3, #3]
 8001a26:	e01e      	b.n	8001a66 <LampControl+0x3e2>
//			}
			} else if( (taillamp_on==0) || (drl_center_on==0) ) {
 8001a28:	4b6e      	ldr	r3, [pc, #440]	; (8001be4 <LampControl+0x560>)
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d003      	beq.n	8001a38 <LampControl+0x3b4>
 8001a30:	4b6d      	ldr	r3, [pc, #436]	; (8001be8 <LampControl+0x564>)
 8001a32:	781b      	ldrb	r3, [r3, #0]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d116      	bne.n	8001a66 <LampControl+0x3e2>
				if( taillamp_on_prev == 1 ) {
 8001a38:	4b6d      	ldr	r3, [pc, #436]	; (8001bf0 <LampControl+0x56c>)
 8001a3a:	781b      	ldrb	r3, [r3, #0]
 8001a3c:	2b01      	cmp	r3, #1
 8001a3e:	d112      	bne.n	8001a66 <LampControl+0x3e2>
#if 1
					//HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_4); //220516 oper song
					//HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1); //220516 oper song
#endif
					if( (brake_status==0) && (Input_Status.brake_push_sw==0) ) {
 8001a40:	4b6a      	ldr	r3, [pc, #424]	; (8001bec <LampControl+0x568>)
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d10b      	bne.n	8001a60 <LampControl+0x3dc>
 8001a48:	4b6a      	ldr	r3, [pc, #424]	; (8001bf4 <LampControl+0x570>)
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d107      	bne.n	8001a60 <LampControl+0x3dc>
						htim3.Instance->CCR2 = htim4.Instance->CCR3 = 490; // 70% -> 70% -> 49% 220713 song oper
 8001a50:	4b62      	ldr	r3, [pc, #392]	; (8001bdc <LampControl+0x558>)
 8001a52:	681a      	ldr	r2, [r3, #0]
 8001a54:	f44f 73f5 	mov.w	r3, #490	; 0x1ea
 8001a58:	63d3      	str	r3, [r2, #60]	; 0x3c
 8001a5a:	4a61      	ldr	r2, [pc, #388]	; (8001be0 <LampControl+0x55c>)
 8001a5c:	6812      	ldr	r2, [r2, #0]
 8001a5e:	6393      	str	r3, [r2, #56]	; 0x38
					}
					lamp_status->drl_c_lamp = 0;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2200      	movs	r2, #0
 8001a64:	70da      	strb	r2, [r3, #3]
					HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1); //220516 oper song
#endif
				}
			}

			if( pBrake_status == 1 ){
 8001a66:	4b64      	ldr	r3, [pc, #400]	; (8001bf8 <LampControl+0x574>)
 8001a68:	781b      	ldrb	r3, [r3, #0]
 8001a6a:	2b01      	cmp	r3, #1
 8001a6c:	d106      	bne.n	8001a7c <LampControl+0x3f8>
				htim3.Instance->CCR2 = htim4.Instance->CCR3 = 0;
 8001a6e:	4b5b      	ldr	r3, [pc, #364]	; (8001bdc <LampControl+0x558>)
 8001a70:	681a      	ldr	r2, [r3, #0]
 8001a72:	2300      	movs	r3, #0
 8001a74:	63d3      	str	r3, [r2, #60]	; 0x3c
 8001a76:	4a5a      	ldr	r2, [pc, #360]	; (8001be0 <LampControl+0x55c>)
 8001a78:	6812      	ldr	r2, [r2, #0]
 8001a7a:	6393      	str	r3, [r2, #56]	; 0x38
		}


#endif
#if 1  //..220531 oper  sonng
		if( auto_mode == 1 ) {
 8001a7c:	4b5f      	ldr	r3, [pc, #380]	; (8001bfc <LampControl+0x578>)
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	2b01      	cmp	r3, #1
 8001a82:	d113      	bne.n	8001aac <LampControl+0x428>
			if( ++uart_data_tx_cnt > 50 ) {
 8001a84:	4b5e      	ldr	r3, [pc, #376]	; (8001c00 <LampControl+0x57c>)
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	3301      	adds	r3, #1
 8001a8a:	b2da      	uxtb	r2, r3
 8001a8c:	4b5c      	ldr	r3, [pc, #368]	; (8001c00 <LampControl+0x57c>)
 8001a8e:	701a      	strb	r2, [r3, #0]
 8001a90:	4b5b      	ldr	r3, [pc, #364]	; (8001c00 <LampControl+0x57c>)
 8001a92:	781b      	ldrb	r3, [r3, #0]
 8001a94:	2b32      	cmp	r3, #50	; 0x32
 8001a96:	d952      	bls.n	8001b3e <LampControl+0x4ba>
				HAL_UART_Transmit(&huart1, sig_lamp_color_ctl_off, 14, 100);
 8001a98:	2364      	movs	r3, #100	; 0x64
 8001a9a:	220e      	movs	r2, #14
 8001a9c:	4959      	ldr	r1, [pc, #356]	; (8001c04 <LampControl+0x580>)
 8001a9e:	485a      	ldr	r0, [pc, #360]	; (8001c08 <LampControl+0x584>)
 8001aa0:	f005 ffc0 	bl	8007a24 <HAL_UART_Transmit>
				uart_data_tx_cnt = 0;
 8001aa4:	4b56      	ldr	r3, [pc, #344]	; (8001c00 <LampControl+0x57c>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	701a      	strb	r2, [r3, #0]
 8001aaa:	e048      	b.n	8001b3e <LampControl+0x4ba>
			}
		} else if( auto_mode == 0 ) {
 8001aac:	4b53      	ldr	r3, [pc, #332]	; (8001bfc <LampControl+0x578>)
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d144      	bne.n	8001b3e <LampControl+0x4ba>
			if( ++uart_data_tx_cnt > 50 ) {
 8001ab4:	4b52      	ldr	r3, [pc, #328]	; (8001c00 <LampControl+0x57c>)
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	3301      	adds	r3, #1
 8001aba:	b2da      	uxtb	r2, r3
 8001abc:	4b50      	ldr	r3, [pc, #320]	; (8001c00 <LampControl+0x57c>)
 8001abe:	701a      	strb	r2, [r3, #0]
 8001ac0:	4b4f      	ldr	r3, [pc, #316]	; (8001c00 <LampControl+0x57c>)
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	2b32      	cmp	r3, #50	; 0x32
 8001ac6:	d93a      	bls.n	8001b3e <LampControl+0x4ba>
				HAL_UART_Transmit(&huart1, sig_lamp_color_ctl_off, 14, 100);
 8001ac8:	2364      	movs	r3, #100	; 0x64
 8001aca:	220e      	movs	r2, #14
 8001acc:	494d      	ldr	r1, [pc, #308]	; (8001c04 <LampControl+0x580>)
 8001ace:	484e      	ldr	r0, [pc, #312]	; (8001c08 <LampControl+0x584>)
 8001ad0:	f005 ffa8 	bl	8007a24 <HAL_UART_Transmit>
				uart_data_tx_cnt = 0;
 8001ad4:	4b4a      	ldr	r3, [pc, #296]	; (8001c00 <LampControl+0x57c>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	701a      	strb	r2, [r3, #0]
 8001ada:	e030      	b.n	8001b3e <LampControl+0x4ba>
		}

#endif
#endif

	} else if ( ign1_status == 0 ) {
 8001adc:	4b4b      	ldr	r3, [pc, #300]	; (8001c0c <LampControl+0x588>)
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d12c      	bne.n	8001b3e <LampControl+0x4ba>
		if( ign1_status_prev == 1 ) {
 8001ae4:	4b4a      	ldr	r3, [pc, #296]	; (8001c10 <LampControl+0x58c>)
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	2b01      	cmp	r3, #1
 8001aea:	d116      	bne.n	8001b1a <LampControl+0x496>
			HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 8001aec:	2100      	movs	r1, #0
 8001aee:	483c      	ldr	r0, [pc, #240]	; (8001be0 <LampControl+0x55c>)
 8001af0:	f004 ff20 	bl	8006934 <HAL_TIM_PWM_Stop>
			HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 8001af4:	2104      	movs	r1, #4
 8001af6:	483a      	ldr	r0, [pc, #232]	; (8001be0 <LampControl+0x55c>)
 8001af8:	f004 ff1c 	bl	8006934 <HAL_TIM_PWM_Stop>
			HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_3);
 8001afc:	2108      	movs	r1, #8
 8001afe:	4837      	ldr	r0, [pc, #220]	; (8001bdc <LampControl+0x558>)
 8001b00:	f004 ff18 	bl	8006934 <HAL_TIM_PWM_Stop>
			HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_4);
 8001b04:	210c      	movs	r1, #12
 8001b06:	4835      	ldr	r0, [pc, #212]	; (8001bdc <LampControl+0x558>)
 8001b08:	f004 ff14 	bl	8006934 <HAL_TIM_PWM_Stop>
			lamp_status->drl_lamp = lamp_status->drl_c_lamp = 0;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2200      	movs	r2, #0
 8001b10:	70da      	strb	r2, [r3, #3]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	78da      	ldrb	r2, [r3, #3]
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	709a      	strb	r2, [r3, #2]
		}
		if( (hazard_on==0) && (ems_status==0) && (taillamp_on==0) ) {
 8001b1a:	4b3e      	ldr	r3, [pc, #248]	; (8001c14 <LampControl+0x590>)
 8001b1c:	781b      	ldrb	r3, [r3, #0]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d10d      	bne.n	8001b3e <LampControl+0x4ba>
 8001b22:	4b3d      	ldr	r3, [pc, #244]	; (8001c18 <LampControl+0x594>)
 8001b24:	781b      	ldrb	r3, [r3, #0]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d109      	bne.n	8001b3e <LampControl+0x4ba>
 8001b2a:	4b2e      	ldr	r3, [pc, #184]	; (8001be4 <LampControl+0x560>)
 8001b2c:	781b      	ldrb	r3, [r3, #0]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d105      	bne.n	8001b3e <LampControl+0x4ba>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, RESET);
 8001b32:	2200      	movs	r2, #0
 8001b34:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b38:	4838      	ldr	r0, [pc, #224]	; (8001c1c <LampControl+0x598>)
 8001b3a:	f002 fcc5 	bl	80044c8 <HAL_GPIO_WritePin>
	}

	/*
	 * Door Lock/Unlock Turn Lamp Toggle
	 */
	if( (RF_open_lamp==1) && (RF_open_lamp_prev==0) ) {
 8001b3e:	4b38      	ldr	r3, [pc, #224]	; (8001c20 <LampControl+0x59c>)
 8001b40:	781b      	ldrb	r3, [r3, #0]
 8001b42:	2b01      	cmp	r3, #1
 8001b44:	d109      	bne.n	8001b5a <LampControl+0x4d6>
 8001b46:	4b37      	ldr	r3, [pc, #220]	; (8001c24 <LampControl+0x5a0>)
 8001b48:	781b      	ldrb	r3, [r3, #0]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d105      	bne.n	8001b5a <LampControl+0x4d6>
		RF_open_lamp_on = 1;
 8001b4e:	4b36      	ldr	r3, [pc, #216]	; (8001c28 <LampControl+0x5a4>)
 8001b50:	2201      	movs	r2, #1
 8001b52:	701a      	strb	r2, [r3, #0]
		RF_open_lamp_on_cnt = 0;
 8001b54:	4b35      	ldr	r3, [pc, #212]	; (8001c2c <LampControl+0x5a8>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	701a      	strb	r2, [r3, #0]
	}
	if( (RF_close_lamp==1) && (RF_close_lamp_prev==0) ) {
 8001b5a:	4b35      	ldr	r3, [pc, #212]	; (8001c30 <LampControl+0x5ac>)
 8001b5c:	781b      	ldrb	r3, [r3, #0]
 8001b5e:	2b01      	cmp	r3, #1
 8001b60:	d109      	bne.n	8001b76 <LampControl+0x4f2>
 8001b62:	4b34      	ldr	r3, [pc, #208]	; (8001c34 <LampControl+0x5b0>)
 8001b64:	781b      	ldrb	r3, [r3, #0]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d105      	bne.n	8001b76 <LampControl+0x4f2>
		RF_close_lamp_on = 1;
 8001b6a:	4b33      	ldr	r3, [pc, #204]	; (8001c38 <LampControl+0x5b4>)
 8001b6c:	2201      	movs	r2, #1
 8001b6e:	701a      	strb	r2, [r3, #0]
		RF_close_lamp_on_cnt = 0;
 8001b70:	4b32      	ldr	r3, [pc, #200]	; (8001c3c <LampControl+0x5b8>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	701a      	strb	r2, [r3, #0]
	}

	if( RF_open_lamp_on == 1 ) {
 8001b76:	4b2c      	ldr	r3, [pc, #176]	; (8001c28 <LampControl+0x5a4>)
 8001b78:	781b      	ldrb	r3, [r3, #0]
 8001b7a:	2b01      	cmp	r3, #1
 8001b7c:	d160      	bne.n	8001c40 <LampControl+0x5bc>
		RF_close_lamp_on = 0;
 8001b7e:	4b2e      	ldr	r3, [pc, #184]	; (8001c38 <LampControl+0x5b4>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	701a      	strb	r2, [r3, #0]
		if( ++RF_open_lamp_on_cnt < 12 ) {
 8001b84:	4b29      	ldr	r3, [pc, #164]	; (8001c2c <LampControl+0x5a8>)
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	3301      	adds	r3, #1
 8001b8a:	b2da      	uxtb	r2, r3
 8001b8c:	4b27      	ldr	r3, [pc, #156]	; (8001c2c <LampControl+0x5a8>)
 8001b8e:	701a      	strb	r2, [r3, #0]
 8001b90:	4b26      	ldr	r3, [pc, #152]	; (8001c2c <LampControl+0x5a8>)
 8001b92:	781b      	ldrb	r3, [r3, #0]
 8001b94:	2b0b      	cmp	r3, #11
 8001b96:	d808      	bhi.n	8001baa <LampControl+0x526>
			HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001b98:	2104      	movs	r1, #4
 8001b9a:	4811      	ldr	r0, [pc, #68]	; (8001be0 <LampControl+0x55c>)
 8001b9c:	f004 fdb8 	bl	8006710 <HAL_TIM_PWM_Start>
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8001ba0:	2108      	movs	r1, #8
 8001ba2:	480e      	ldr	r0, [pc, #56]	; (8001bdc <LampControl+0x558>)
 8001ba4:	f004 fdb4 	bl	8006710 <HAL_TIM_PWM_Start>
 8001ba8:	e00b      	b.n	8001bc2 <LampControl+0x53e>
		} else if( RF_open_lamp_on_cnt < 24) {
 8001baa:	4b20      	ldr	r3, [pc, #128]	; (8001c2c <LampControl+0x5a8>)
 8001bac:	781b      	ldrb	r3, [r3, #0]
 8001bae:	2b17      	cmp	r3, #23
 8001bb0:	d807      	bhi.n	8001bc2 <LampControl+0x53e>
			HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 8001bb2:	2104      	movs	r1, #4
 8001bb4:	480a      	ldr	r0, [pc, #40]	; (8001be0 <LampControl+0x55c>)
 8001bb6:	f004 febd 	bl	8006934 <HAL_TIM_PWM_Stop>
			HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_3);
 8001bba:	2108      	movs	r1, #8
 8001bbc:	4807      	ldr	r0, [pc, #28]	; (8001bdc <LampControl+0x558>)
 8001bbe:	f004 feb9 	bl	8006934 <HAL_TIM_PWM_Stop>
		} if( RF_open_lamp_on_cnt == 24 ) {
 8001bc2:	4b1a      	ldr	r3, [pc, #104]	; (8001c2c <LampControl+0x5a8>)
 8001bc4:	781b      	ldrb	r3, [r3, #0]
 8001bc6:	2b18      	cmp	r3, #24
 8001bc8:	f040 8084 	bne.w	8001cd4 <LampControl+0x650>
			RF_open_lamp_on = 0;
 8001bcc:	4b16      	ldr	r3, [pc, #88]	; (8001c28 <LampControl+0x5a4>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	701a      	strb	r2, [r3, #0]
			RF_open_lamp_on_cnt = 0;
 8001bd2:	4b16      	ldr	r3, [pc, #88]	; (8001c2c <LampControl+0x5a8>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	701a      	strb	r2, [r3, #0]
 8001bd8:	e07c      	b.n	8001cd4 <LampControl+0x650>
 8001bda:	bf00      	nop
 8001bdc:	20000050 	.word	0x20000050
 8001be0:	20000100 	.word	0x20000100
 8001be4:	200002ec 	.word	0x200002ec
 8001be8:	20000359 	.word	0x20000359
 8001bec:	2000027e 	.word	0x2000027e
 8001bf0:	20000046 	.word	0x20000046
 8001bf4:	20000274 	.word	0x20000274
 8001bf8:	20000358 	.word	0x20000358
 8001bfc:	20000281 	.word	0x20000281
 8001c00:	2000003b 	.word	0x2000003b
 8001c04:	20000000 	.word	0x20000000
 8001c08:	200001ac 	.word	0x200001ac
 8001c0c:	2000035a 	.word	0x2000035a
 8001c10:	200000c7 	.word	0x200000c7
 8001c14:	20000320 	.word	0x20000320
 8001c18:	20000328 	.word	0x20000328
 8001c1c:	48000c00 	.word	0x48000c00
 8001c20:	200001a3 	.word	0x200001a3
 8001c24:	20000191 	.word	0x20000191
 8001c28:	20000155 	.word	0x20000155
 8001c2c:	2000031f 	.word	0x2000031f
 8001c30:	20000278 	.word	0x20000278
 8001c34:	200000b8 	.word	0x200000b8
 8001c38:	2000023c 	.word	0x2000023c
 8001c3c:	2000004b 	.word	0x2000004b
		}

	} else if( RF_close_lamp_on == 1 ) {
 8001c40:	4b30      	ldr	r3, [pc, #192]	; (8001d04 <LampControl+0x680>)
 8001c42:	781b      	ldrb	r3, [r3, #0]
 8001c44:	2b01      	cmp	r3, #1
 8001c46:	d145      	bne.n	8001cd4 <LampControl+0x650>
		RF_open_lamp_on = 0;
 8001c48:	4b2f      	ldr	r3, [pc, #188]	; (8001d08 <LampControl+0x684>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	701a      	strb	r2, [r3, #0]
		if( ++RF_close_lamp_on_cnt < 12 ) {
 8001c4e:	4b2f      	ldr	r3, [pc, #188]	; (8001d0c <LampControl+0x688>)
 8001c50:	781b      	ldrb	r3, [r3, #0]
 8001c52:	3301      	adds	r3, #1
 8001c54:	b2da      	uxtb	r2, r3
 8001c56:	4b2d      	ldr	r3, [pc, #180]	; (8001d0c <LampControl+0x688>)
 8001c58:	701a      	strb	r2, [r3, #0]
 8001c5a:	4b2c      	ldr	r3, [pc, #176]	; (8001d0c <LampControl+0x688>)
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	2b0b      	cmp	r3, #11
 8001c60:	d808      	bhi.n	8001c74 <LampControl+0x5f0>
			HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001c62:	2104      	movs	r1, #4
 8001c64:	482a      	ldr	r0, [pc, #168]	; (8001d10 <LampControl+0x68c>)
 8001c66:	f004 fd53 	bl	8006710 <HAL_TIM_PWM_Start>
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8001c6a:	2108      	movs	r1, #8
 8001c6c:	4829      	ldr	r0, [pc, #164]	; (8001d14 <LampControl+0x690>)
 8001c6e:	f004 fd4f 	bl	8006710 <HAL_TIM_PWM_Start>
 8001c72:	e025      	b.n	8001cc0 <LampControl+0x63c>
		} else if( RF_close_lamp_on_cnt < 24) {
 8001c74:	4b25      	ldr	r3, [pc, #148]	; (8001d0c <LampControl+0x688>)
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	2b17      	cmp	r3, #23
 8001c7a:	d808      	bhi.n	8001c8e <LampControl+0x60a>
			HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 8001c7c:	2104      	movs	r1, #4
 8001c7e:	4824      	ldr	r0, [pc, #144]	; (8001d10 <LampControl+0x68c>)
 8001c80:	f004 fe58 	bl	8006934 <HAL_TIM_PWM_Stop>
			HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_3);
 8001c84:	2108      	movs	r1, #8
 8001c86:	4823      	ldr	r0, [pc, #140]	; (8001d14 <LampControl+0x690>)
 8001c88:	f004 fe54 	bl	8006934 <HAL_TIM_PWM_Stop>
 8001c8c:	e018      	b.n	8001cc0 <LampControl+0x63c>
		} else if( RF_close_lamp_on_cnt < 36 ) {
 8001c8e:	4b1f      	ldr	r3, [pc, #124]	; (8001d0c <LampControl+0x688>)
 8001c90:	781b      	ldrb	r3, [r3, #0]
 8001c92:	2b23      	cmp	r3, #35	; 0x23
 8001c94:	d808      	bhi.n	8001ca8 <LampControl+0x624>
			HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001c96:	2104      	movs	r1, #4
 8001c98:	481d      	ldr	r0, [pc, #116]	; (8001d10 <LampControl+0x68c>)
 8001c9a:	f004 fd39 	bl	8006710 <HAL_TIM_PWM_Start>
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8001c9e:	2108      	movs	r1, #8
 8001ca0:	481c      	ldr	r0, [pc, #112]	; (8001d14 <LampControl+0x690>)
 8001ca2:	f004 fd35 	bl	8006710 <HAL_TIM_PWM_Start>
 8001ca6:	e00b      	b.n	8001cc0 <LampControl+0x63c>
		} else if( RF_close_lamp_on_cnt < 48 ) {
 8001ca8:	4b18      	ldr	r3, [pc, #96]	; (8001d0c <LampControl+0x688>)
 8001caa:	781b      	ldrb	r3, [r3, #0]
 8001cac:	2b2f      	cmp	r3, #47	; 0x2f
 8001cae:	d807      	bhi.n	8001cc0 <LampControl+0x63c>
			HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 8001cb0:	2104      	movs	r1, #4
 8001cb2:	4817      	ldr	r0, [pc, #92]	; (8001d10 <LampControl+0x68c>)
 8001cb4:	f004 fe3e 	bl	8006934 <HAL_TIM_PWM_Stop>
			HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_3);
 8001cb8:	2108      	movs	r1, #8
 8001cba:	4816      	ldr	r0, [pc, #88]	; (8001d14 <LampControl+0x690>)
 8001cbc:	f004 fe3a 	bl	8006934 <HAL_TIM_PWM_Stop>
		}
		if( RF_close_lamp_on_cnt >= 60 ) {
 8001cc0:	4b12      	ldr	r3, [pc, #72]	; (8001d0c <LampControl+0x688>)
 8001cc2:	781b      	ldrb	r3, [r3, #0]
 8001cc4:	2b3b      	cmp	r3, #59	; 0x3b
 8001cc6:	d905      	bls.n	8001cd4 <LampControl+0x650>
			RF_close_lamp_on = 0;
 8001cc8:	4b0e      	ldr	r3, [pc, #56]	; (8001d04 <LampControl+0x680>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	701a      	strb	r2, [r3, #0]
			RF_close_lamp_on_cnt = 0;
 8001cce:	4b0f      	ldr	r3, [pc, #60]	; (8001d0c <LampControl+0x688>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	701a      	strb	r2, [r3, #0]
		}
	}

	RF_open_lamp_prev = RF_open_lamp;
 8001cd4:	4b10      	ldr	r3, [pc, #64]	; (8001d18 <LampControl+0x694>)
 8001cd6:	781a      	ldrb	r2, [r3, #0]
 8001cd8:	4b10      	ldr	r3, [pc, #64]	; (8001d1c <LampControl+0x698>)
 8001cda:	701a      	strb	r2, [r3, #0]
	RF_close_lamp_prev = RF_close_lamp;
 8001cdc:	4b10      	ldr	r3, [pc, #64]	; (8001d20 <LampControl+0x69c>)
 8001cde:	781a      	ldrb	r2, [r3, #0]
 8001ce0:	4b10      	ldr	r3, [pc, #64]	; (8001d24 <LampControl+0x6a0>)
 8001ce2:	701a      	strb	r2, [r3, #0]
	ign1_status_prev = ign1_status;
 8001ce4:	4b10      	ldr	r3, [pc, #64]	; (8001d28 <LampControl+0x6a4>)
 8001ce6:	781a      	ldrb	r2, [r3, #0]
 8001ce8:	4b10      	ldr	r3, [pc, #64]	; (8001d2c <LampControl+0x6a8>)
 8001cea:	701a      	strb	r2, [r3, #0]
	ign2_status_prev = ign2_status;
 8001cec:	4b10      	ldr	r3, [pc, #64]	; (8001d30 <LampControl+0x6ac>)
 8001cee:	781a      	ldrb	r2, [r3, #0]
 8001cf0:	4b10      	ldr	r3, [pc, #64]	; (8001d34 <LampControl+0x6b0>)
 8001cf2:	701a      	strb	r2, [r3, #0]
	taillamp_on_prev = taillamp_on;
 8001cf4:	4b10      	ldr	r3, [pc, #64]	; (8001d38 <LampControl+0x6b4>)
 8001cf6:	781a      	ldrb	r2, [r3, #0]
 8001cf8:	4b10      	ldr	r3, [pc, #64]	; (8001d3c <LampControl+0x6b8>)
 8001cfa:	701a      	strb	r2, [r3, #0]
}
 8001cfc:	bf00      	nop
 8001cfe:	3708      	adds	r7, #8
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	2000023c 	.word	0x2000023c
 8001d08:	20000155 	.word	0x20000155
 8001d0c:	2000004b 	.word	0x2000004b
 8001d10:	20000100 	.word	0x20000100
 8001d14:	20000050 	.word	0x20000050
 8001d18:	200001a3 	.word	0x200001a3
 8001d1c:	20000191 	.word	0x20000191
 8001d20:	20000278 	.word	0x20000278
 8001d24:	200000b8 	.word	0x200000b8
 8001d28:	2000035a 	.word	0x2000035a
 8001d2c:	200000c7 	.word	0x200000c7
 8001d30:	2000027b 	.word	0x2000027b
 8001d34:	200000c5 	.word	0x200000c5
 8001d38:	200002ec 	.word	0x200002ec
 8001d3c:	20000046 	.word	0x20000046

08001d40 <LampDataConv>:
		}
	}
}

void LampDataConv(uint8_t *txdata, uint8_t *flag)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b083      	sub	sp, #12
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
 8001d48:	6039      	str	r1, [r7, #0]
	txdata[0] = Lamp_Status.hazard_lamp | (Lamp_Status.drl_lamp<<2) | (Lamp_Status.drl_c_lamp<<3) |
 8001d4a:	4b25      	ldr	r3, [pc, #148]	; (8001de0 <LampDataConv+0xa0>)
 8001d4c:	781b      	ldrb	r3, [r3, #0]
 8001d4e:	b25a      	sxtb	r2, r3
 8001d50:	4b23      	ldr	r3, [pc, #140]	; (8001de0 <LampDataConv+0xa0>)
 8001d52:	789b      	ldrb	r3, [r3, #2]
 8001d54:	009b      	lsls	r3, r3, #2
 8001d56:	b25b      	sxtb	r3, r3
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	b25a      	sxtb	r2, r3
 8001d5c:	4b20      	ldr	r3, [pc, #128]	; (8001de0 <LampDataConv+0xa0>)
 8001d5e:	78db      	ldrb	r3, [r3, #3]
 8001d60:	00db      	lsls	r3, r3, #3
 8001d62:	b25b      	sxtb	r3, r3
 8001d64:	4313      	orrs	r3, r2
 8001d66:	b25a      	sxtb	r2, r3
			(Lamp_Status.stop_lamp<<4);
 8001d68:	4b1d      	ldr	r3, [pc, #116]	; (8001de0 <LampDataConv+0xa0>)
 8001d6a:	795b      	ldrb	r3, [r3, #5]
 8001d6c:	011b      	lsls	r3, r3, #4
	txdata[0] = Lamp_Status.hazard_lamp | (Lamp_Status.drl_lamp<<2) | (Lamp_Status.drl_c_lamp<<3) |
 8001d6e:	b25b      	sxtb	r3, r3
 8001d70:	4313      	orrs	r3, r2
 8001d72:	b25b      	sxtb	r3, r3
 8001d74:	b2da      	uxtb	r2, r3
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	701a      	strb	r2, [r3, #0]
	txdata[1] = head_low_lamp_curr;
 8001d7a:	4b1a      	ldr	r3, [pc, #104]	; (8001de4 <LampDataConv+0xa4>)
 8001d7c:	881a      	ldrh	r2, [r3, #0]
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	3301      	adds	r3, #1
 8001d82:	b2d2      	uxtb	r2, r2
 8001d84:	701a      	strb	r2, [r3, #0]
	txdata[2] = head_low_lamp_curr>>8;
 8001d86:	4b17      	ldr	r3, [pc, #92]	; (8001de4 <LampDataConv+0xa4>)
 8001d88:	881b      	ldrh	r3, [r3, #0]
 8001d8a:	0a1b      	lsrs	r3, r3, #8
 8001d8c:	b29a      	uxth	r2, r3
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	3302      	adds	r3, #2
 8001d92:	b2d2      	uxtb	r2, r2
 8001d94:	701a      	strb	r2, [r3, #0]
	txdata[3] = stop_lamp_curr;
 8001d96:	4b14      	ldr	r3, [pc, #80]	; (8001de8 <LampDataConv+0xa8>)
 8001d98:	881a      	ldrh	r2, [r3, #0]
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	3303      	adds	r3, #3
 8001d9e:	b2d2      	uxtb	r2, r2
 8001da0:	701a      	strb	r2, [r3, #0]
	txdata[4] = stop_lamp_curr>>8;
 8001da2:	4b11      	ldr	r3, [pc, #68]	; (8001de8 <LampDataConv+0xa8>)
 8001da4:	881b      	ldrh	r3, [r3, #0]
 8001da6:	0a1b      	lsrs	r3, r3, #8
 8001da8:	b29a      	uxth	r2, r3
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	3304      	adds	r3, #4
 8001dae:	b2d2      	uxtb	r2, r2
 8001db0:	701a      	strb	r2, [r3, #0]
	txdata[5] = head_low_lamp_fail | (stop_lamp_fail<<1);
 8001db2:	4b0e      	ldr	r3, [pc, #56]	; (8001dec <LampDataConv+0xac>)
 8001db4:	781b      	ldrb	r3, [r3, #0]
 8001db6:	005b      	lsls	r3, r3, #1
 8001db8:	b25a      	sxtb	r2, r3
 8001dba:	4b0d      	ldr	r3, [pc, #52]	; (8001df0 <LampDataConv+0xb0>)
 8001dbc:	781b      	ldrb	r3, [r3, #0]
 8001dbe:	b25b      	sxtb	r3, r3
 8001dc0:	4313      	orrs	r3, r2
 8001dc2:	b25a      	sxtb	r2, r3
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	3305      	adds	r3, #5
 8001dc8:	b2d2      	uxtb	r2, r2
 8001dca:	701a      	strb	r2, [r3, #0]

	(*flag) = 1;
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	2201      	movs	r2, #1
 8001dd0:	701a      	strb	r2, [r3, #0]
}
 8001dd2:	bf00      	nop
 8001dd4:	370c      	adds	r7, #12
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ddc:	4770      	bx	lr
 8001dde:	bf00      	nop
 8001de0:	20000344 	.word	0x20000344
 8001de4:	20000282 	.word	0x20000282
 8001de8:	20000356 	.word	0x20000356
 8001dec:	200002ee 	.word	0x200002ee
 8001df0:	20000040 	.word	0x20000040

08001df4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001df4:	b480      	push	{r7}
 8001df6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001df8:	f3bf 8f4f 	dsb	sy
}
 8001dfc:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001dfe:	4b06      	ldr	r3, [pc, #24]	; (8001e18 <__NVIC_SystemReset+0x24>)
 8001e00:	68db      	ldr	r3, [r3, #12]
 8001e02:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001e06:	4904      	ldr	r1, [pc, #16]	; (8001e18 <__NVIC_SystemReset+0x24>)
 8001e08:	4b04      	ldr	r3, [pc, #16]	; (8001e1c <__NVIC_SystemReset+0x28>)
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001e0e:	f3bf 8f4f 	dsb	sy
}
 8001e12:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001e14:	bf00      	nop
 8001e16:	e7fd      	b.n	8001e14 <__NVIC_SystemReset+0x20>
 8001e18:	e000ed00 	.word	0xe000ed00
 8001e1c:	05fa0004 	.word	0x05fa0004

08001e20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e24:	f001 f8a3 	bl	8002f6e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e28:	f000 f82c 	bl	8001e84 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e2c:	f000 fb70 	bl	8002510 <MX_GPIO_Init>
  MX_TIM6_Init();
 8001e30:	f000 faec 	bl	800240c <MX_TIM6_Init>
  MX_TIM3_Init();
 8001e34:	f000 fa16 	bl	8002264 <MX_TIM3_Init>
  MX_SPI2_Init();
 8001e38:	f000 f9d6 	bl	80021e8 <MX_SPI2_Init>
  MX_TIM4_Init();
 8001e3c:	f000 fa7c 	bl	8002338 <MX_TIM4_Init>
  MX_RTC_Init();
 8001e40:	f000 f99c 	bl	800217c <MX_RTC_Init>
  MX_FDCAN1_Init();
 8001e44:	f000 f892 	bl	8001f6c <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 8001e48:	f000 f916 	bl	8002078 <MX_FDCAN2_Init>
  MX_USART1_UART_Init();
 8001e4c:	f000 fb14 	bl	8002478 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, SET);		// SET /RST(ADC IC) 1 (Deactivate)
 8001e50:	2201      	movs	r2, #1
 8001e52:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001e56:	4808      	ldr	r0, [pc, #32]	; (8001e78 <main+0x58>)
 8001e58:	f002 fb36 	bl	80044c8 <HAL_GPIO_WritePin>

  HAL_TIM_Base_Start_IT(&htim6);
 8001e5c:	4807      	ldr	r0, [pc, #28]	; (8001e7c <main+0x5c>)
 8001e5e:	f004 fb87 	bl	8006570 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if( stop_enable == 1 ) {
 8001e62:	4b07      	ldr	r3, [pc, #28]	; (8001e80 <main+0x60>)
 8001e64:	781b      	ldrb	r3, [r3, #0]
 8001e66:	2b01      	cmp	r3, #1
 8001e68:	d1fb      	bne.n	8001e62 <main+0x42>
		  stop_enable = 0;
 8001e6a:	4b05      	ldr	r3, [pc, #20]	; (8001e80 <main+0x60>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	701a      	strb	r2, [r3, #0]
		  StopModeStart();
 8001e70:	f000 fd8e 	bl	8002990 <StopModeStart>
	  if( stop_enable == 1 ) {
 8001e74:	e7f5      	b.n	8001e62 <main+0x42>
 8001e76:	bf00      	nop
 8001e78:	48000400 	.word	0x48000400
 8001e7c:	20000494 	.word	0x20000494
 8001e80:	2000004c 	.word	0x2000004c

08001e84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b0a8      	sub	sp, #160	; 0xa0
 8001e88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e8a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001e8e:	2238      	movs	r2, #56	; 0x38
 8001e90:	2100      	movs	r1, #0
 8001e92:	4618      	mov	r0, r3
 8001e94:	f006 fbba 	bl	800860c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e98:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	601a      	str	r2, [r3, #0]
 8001ea0:	605a      	str	r2, [r3, #4]
 8001ea2:	609a      	str	r2, [r3, #8]
 8001ea4:	60da      	str	r2, [r3, #12]
 8001ea6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ea8:	463b      	mov	r3, r7
 8001eaa:	2254      	movs	r2, #84	; 0x54
 8001eac:	2100      	movs	r1, #0
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f006 fbac 	bl	800860c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001eb4:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001eb8:	f002 fb36 	bl	8004528 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001ebc:	230a      	movs	r3, #10
 8001ebe:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ec0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ec4:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ec6:	2340      	movs	r3, #64	; 0x40
 8001ec8:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ece:	2302      	movs	r3, #2
 8001ed0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8001eda:	2302      	movs	r3, #2
 8001edc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLN = 27;
 8001ee0:	231b      	movs	r3, #27
 8001ee2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ee6:	2302      	movs	r3, #2
 8001ee8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001eec:	2302      	movs	r3, #2
 8001eee:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001ef2:	2302      	movs	r3, #2
 8001ef4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ef8:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001efc:	4618      	mov	r0, r3
 8001efe:	f002 fc1d 	bl	800473c <HAL_RCC_OscConfig>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d001      	beq.n	8001f0c <SystemClock_Config+0x88>
  {
    Error_Handler();
 8001f08:	f000 fd6c 	bl	80029e4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f0c:	230f      	movs	r3, #15
 8001f0e:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f10:	2303      	movs	r3, #3
 8001f12:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f14:	2300      	movs	r3, #0
 8001f16:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001f18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f1c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	667b      	str	r3, [r7, #100]	; 0x64

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001f22:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001f26:	2103      	movs	r1, #3
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f002 ff1f 	bl	8004d6c <HAL_RCC_ClockConfig>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d001      	beq.n	8001f38 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001f34:	f000 fd56 	bl	80029e4 <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART1
 8001f38:	4b0b      	ldr	r3, [pc, #44]	; (8001f68 <SystemClock_Config+0xe4>)
 8001f3a:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_FDCAN;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001f40:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001f44:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001f46:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f4a:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f4c:	463b      	mov	r3, r7
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f003 f928 	bl	80051a4 <HAL_RCCEx_PeriphCLKConfig>
 8001f54:	4603      	mov	r3, r0
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d001      	beq.n	8001f5e <SystemClock_Config+0xda>
  {
    Error_Handler();
 8001f5a:	f000 fd43 	bl	80029e4 <Error_Handler>
  }
}
 8001f5e:	bf00      	nop
 8001f60:	37a0      	adds	r7, #160	; 0xa0
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	00081001 	.word	0x00081001

08001f6c <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b082      	sub	sp, #8
 8001f70:	af02      	add	r7, sp, #8
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8001f72:	4b3e      	ldr	r3, [pc, #248]	; (800206c <MX_FDCAN1_Init+0x100>)
 8001f74:	4a3e      	ldr	r2, [pc, #248]	; (8002070 <MX_FDCAN1_Init+0x104>)
 8001f76:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8001f78:	4b3c      	ldr	r3, [pc, #240]	; (800206c <MX_FDCAN1_Init+0x100>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001f7e:	4b3b      	ldr	r3, [pc, #236]	; (800206c <MX_FDCAN1_Init+0x100>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8001f84:	4b39      	ldr	r3, [pc, #228]	; (800206c <MX_FDCAN1_Init+0x100>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8001f8a:	4b38      	ldr	r3, [pc, #224]	; (800206c <MX_FDCAN1_Init+0x100>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8001f90:	4b36      	ldr	r3, [pc, #216]	; (800206c <MX_FDCAN1_Init+0x100>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8001f96:	4b35      	ldr	r3, [pc, #212]	; (800206c <MX_FDCAN1_Init+0x100>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 12;
 8001f9c:	4b33      	ldr	r3, [pc, #204]	; (800206c <MX_FDCAN1_Init+0x100>)
 8001f9e:	220c      	movs	r2, #12
 8001fa0:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8001fa2:	4b32      	ldr	r3, [pc, #200]	; (800206c <MX_FDCAN1_Init+0x100>)
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 15;
 8001fa8:	4b30      	ldr	r3, [pc, #192]	; (800206c <MX_FDCAN1_Init+0x100>)
 8001faa:	220f      	movs	r2, #15
 8001fac:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8001fae:	4b2f      	ldr	r3, [pc, #188]	; (800206c <MX_FDCAN1_Init+0x100>)
 8001fb0:	2202      	movs	r2, #2
 8001fb2:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8001fb4:	4b2d      	ldr	r3, [pc, #180]	; (800206c <MX_FDCAN1_Init+0x100>)
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8001fba:	4b2c      	ldr	r3, [pc, #176]	; (800206c <MX_FDCAN1_Init+0x100>)
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8001fc0:	4b2a      	ldr	r3, [pc, #168]	; (800206c <MX_FDCAN1_Init+0x100>)
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8001fc6:	4b29      	ldr	r3, [pc, #164]	; (800206c <MX_FDCAN1_Init+0x100>)
 8001fc8:	2201      	movs	r2, #1
 8001fca:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8001fcc:	4b27      	ldr	r3, [pc, #156]	; (800206c <MX_FDCAN1_Init+0x100>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 1;
 8001fd2:	4b26      	ldr	r3, [pc, #152]	; (800206c <MX_FDCAN1_Init+0x100>)
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001fd8:	4b24      	ldr	r3, [pc, #144]	; (800206c <MX_FDCAN1_Init+0x100>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001fde:	4823      	ldr	r0, [pc, #140]	; (800206c <MX_FDCAN1_Init+0x100>)
 8001fe0:	f001 f9cc 	bl	800337c <HAL_FDCAN_Init>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d001      	beq.n	8001fee <MX_FDCAN1_Init+0x82>
  {
    Error_Handler();
 8001fea:	f000 fcfb 	bl	80029e4 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
  can1_filter.IdType = FDCAN_EXTENDED_ID;
 8001fee:	4b21      	ldr	r3, [pc, #132]	; (8002074 <MX_FDCAN1_Init+0x108>)
 8001ff0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ff4:	601a      	str	r2, [r3, #0]
  can1_filter.FilterType = FDCAN_FILTER_MASK;
 8001ff6:	4b1f      	ldr	r3, [pc, #124]	; (8002074 <MX_FDCAN1_Init+0x108>)
 8001ff8:	2202      	movs	r2, #2
 8001ffa:	609a      	str	r2, [r3, #8]
  can1_filter.FilterIndex = 0;
 8001ffc:	4b1d      	ldr	r3, [pc, #116]	; (8002074 <MX_FDCAN1_Init+0x108>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	605a      	str	r2, [r3, #4]
  can1_filter.FilterID1 = 0x000;
 8002002:	4b1c      	ldr	r3, [pc, #112]	; (8002074 <MX_FDCAN1_Init+0x108>)
 8002004:	2200      	movs	r2, #0
 8002006:	611a      	str	r2, [r3, #16]
  can1_filter.FilterID2 = 0x000;
 8002008:	4b1a      	ldr	r3, [pc, #104]	; (8002074 <MX_FDCAN1_Init+0x108>)
 800200a:	2200      	movs	r2, #0
 800200c:	615a      	str	r2, [r3, #20]
  can1_filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 800200e:	4b19      	ldr	r3, [pc, #100]	; (8002074 <MX_FDCAN1_Init+0x108>)
 8002010:	2201      	movs	r2, #1
 8002012:	60da      	str	r2, [r3, #12]

  if( HAL_FDCAN_ConfigFilter(&hfdcan1, &can1_filter) != HAL_OK ) {
 8002014:	4917      	ldr	r1, [pc, #92]	; (8002074 <MX_FDCAN1_Init+0x108>)
 8002016:	4815      	ldr	r0, [pc, #84]	; (800206c <MX_FDCAN1_Init+0x100>)
 8002018:	f001 fb0a 	bl	8003630 <HAL_FDCAN_ConfigFilter>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d001      	beq.n	8002026 <MX_FDCAN1_Init+0xba>
	  Error_Handler();
 8002022:	f000 fcdf 	bl	80029e4 <Error_Handler>
  }

  if(HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE) != HAL_OK) {
 8002026:	2300      	movs	r3, #0
 8002028:	9300      	str	r3, [sp, #0]
 800202a:	2300      	movs	r3, #0
 800202c:	2202      	movs	r2, #2
 800202e:	2102      	movs	r1, #2
 8002030:	480e      	ldr	r0, [pc, #56]	; (800206c <MX_FDCAN1_Init+0x100>)
 8002032:	f001 fb57 	bl	80036e4 <HAL_FDCAN_ConfigGlobalFilter>
 8002036:	4603      	mov	r3, r0
 8002038:	2b00      	cmp	r3, #0
 800203a:	d001      	beq.n	8002040 <MX_FDCAN1_Init+0xd4>
	  Error_Handler();
 800203c:	f000 fcd2 	bl	80029e4 <Error_Handler>
  }

  if( HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK ) {
 8002040:	2200      	movs	r2, #0
 8002042:	2101      	movs	r1, #1
 8002044:	4809      	ldr	r0, [pc, #36]	; (800206c <MX_FDCAN1_Init+0x100>)
 8002046:	f001 fd35 	bl	8003ab4 <HAL_FDCAN_ActivateNotification>
 800204a:	4603      	mov	r3, r0
 800204c:	2b00      	cmp	r3, #0
 800204e:	d001      	beq.n	8002054 <MX_FDCAN1_Init+0xe8>
	  Error_Handler();
 8002050:	f000 fcc8 	bl	80029e4 <Error_Handler>
  }

  if( HAL_FDCAN_Start(&hfdcan1) != HAL_OK ) {
 8002054:	4805      	ldr	r0, [pc, #20]	; (800206c <MX_FDCAN1_Init+0x100>)
 8002056:	f001 fb76 	bl	8003746 <HAL_FDCAN_Start>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d001      	beq.n	8002064 <MX_FDCAN1_Init+0xf8>
	  Error_Handler();
 8002060:	f000 fcc0 	bl	80029e4 <Error_Handler>
  }
  /* USER CODE END FDCAN1_Init 2 */

}
 8002064:	bf00      	nop
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	20000288 	.word	0x20000288
 8002070:	40006400 	.word	0x40006400
 8002074:	20000454 	.word	0x20000454

08002078 <MX_FDCAN2_Init>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af02      	add	r7, sp, #8
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 800207e:	4b3c      	ldr	r3, [pc, #240]	; (8002170 <MX_FDCAN2_Init+0xf8>)
 8002080:	4a3c      	ldr	r2, [pc, #240]	; (8002174 <MX_FDCAN2_Init+0xfc>)
 8002082:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8002084:	4b3a      	ldr	r3, [pc, #232]	; (8002170 <MX_FDCAN2_Init+0xf8>)
 8002086:	2200      	movs	r2, #0
 8002088:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 800208a:	4b39      	ldr	r3, [pc, #228]	; (8002170 <MX_FDCAN2_Init+0xf8>)
 800208c:	2200      	movs	r2, #0
 800208e:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8002090:	4b37      	ldr	r3, [pc, #220]	; (8002170 <MX_FDCAN2_Init+0xf8>)
 8002092:	2200      	movs	r2, #0
 8002094:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8002096:	4b36      	ldr	r3, [pc, #216]	; (8002170 <MX_FDCAN2_Init+0xf8>)
 8002098:	2200      	movs	r2, #0
 800209a:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 800209c:	4b34      	ldr	r3, [pc, #208]	; (8002170 <MX_FDCAN2_Init+0xf8>)
 800209e:	2200      	movs	r2, #0
 80020a0:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 6;
 80020a2:	4b33      	ldr	r3, [pc, #204]	; (8002170 <MX_FDCAN2_Init+0xf8>)
 80020a4:	2206      	movs	r2, #6
 80020a6:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 80020a8:	4b31      	ldr	r3, [pc, #196]	; (8002170 <MX_FDCAN2_Init+0xf8>)
 80020aa:	2201      	movs	r2, #1
 80020ac:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 15;
 80020ae:	4b30      	ldr	r3, [pc, #192]	; (8002170 <MX_FDCAN2_Init+0xf8>)
 80020b0:	220f      	movs	r2, #15
 80020b2:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 80020b4:	4b2e      	ldr	r3, [pc, #184]	; (8002170 <MX_FDCAN2_Init+0xf8>)
 80020b6:	2202      	movs	r2, #2
 80020b8:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 80020ba:	4b2d      	ldr	r3, [pc, #180]	; (8002170 <MX_FDCAN2_Init+0xf8>)
 80020bc:	2201      	movs	r2, #1
 80020be:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 80020c0:	4b2b      	ldr	r3, [pc, #172]	; (8002170 <MX_FDCAN2_Init+0xf8>)
 80020c2:	2201      	movs	r2, #1
 80020c4:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 80020c6:	4b2a      	ldr	r3, [pc, #168]	; (8002170 <MX_FDCAN2_Init+0xf8>)
 80020c8:	2201      	movs	r2, #1
 80020ca:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 80020cc:	4b28      	ldr	r3, [pc, #160]	; (8002170 <MX_FDCAN2_Init+0xf8>)
 80020ce:	2201      	movs	r2, #1
 80020d0:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan2.Init.StdFiltersNbr = 1;
 80020d2:	4b27      	ldr	r3, [pc, #156]	; (8002170 <MX_FDCAN2_Init+0xf8>)
 80020d4:	2201      	movs	r2, #1
 80020d6:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan2.Init.ExtFiltersNbr = 0;
 80020d8:	4b25      	ldr	r3, [pc, #148]	; (8002170 <MX_FDCAN2_Init+0xf8>)
 80020da:	2200      	movs	r2, #0
 80020dc:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80020de:	4b24      	ldr	r3, [pc, #144]	; (8002170 <MX_FDCAN2_Init+0xf8>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 80020e4:	4822      	ldr	r0, [pc, #136]	; (8002170 <MX_FDCAN2_Init+0xf8>)
 80020e6:	f001 f949 	bl	800337c <HAL_FDCAN_Init>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d001      	beq.n	80020f4 <MX_FDCAN2_Init+0x7c>
  {
    Error_Handler();
 80020f0:	f000 fc78 	bl	80029e4 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */
  can2_filter.IdType = FDCAN_STANDARD_ID;
 80020f4:	4b20      	ldr	r3, [pc, #128]	; (8002178 <MX_FDCAN2_Init+0x100>)
 80020f6:	2200      	movs	r2, #0
 80020f8:	601a      	str	r2, [r3, #0]
  can2_filter.FilterType = FDCAN_FILTER_MASK;
 80020fa:	4b1f      	ldr	r3, [pc, #124]	; (8002178 <MX_FDCAN2_Init+0x100>)
 80020fc:	2202      	movs	r2, #2
 80020fe:	609a      	str	r2, [r3, #8]
  can2_filter.FilterIndex = 0;
 8002100:	4b1d      	ldr	r3, [pc, #116]	; (8002178 <MX_FDCAN2_Init+0x100>)
 8002102:	2200      	movs	r2, #0
 8002104:	605a      	str	r2, [r3, #4]
  can2_filter.FilterID1 = 0x000;
 8002106:	4b1c      	ldr	r3, [pc, #112]	; (8002178 <MX_FDCAN2_Init+0x100>)
 8002108:	2200      	movs	r2, #0
 800210a:	611a      	str	r2, [r3, #16]
  can2_filter.FilterID2 = 0x000;
 800210c:	4b1a      	ldr	r3, [pc, #104]	; (8002178 <MX_FDCAN2_Init+0x100>)
 800210e:	2200      	movs	r2, #0
 8002110:	615a      	str	r2, [r3, #20]
  can2_filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8002112:	4b19      	ldr	r3, [pc, #100]	; (8002178 <MX_FDCAN2_Init+0x100>)
 8002114:	2201      	movs	r2, #1
 8002116:	60da      	str	r2, [r3, #12]

  if( HAL_FDCAN_ConfigFilter(&hfdcan2, &can2_filter) != HAL_OK ) {
 8002118:	4917      	ldr	r1, [pc, #92]	; (8002178 <MX_FDCAN2_Init+0x100>)
 800211a:	4815      	ldr	r0, [pc, #84]	; (8002170 <MX_FDCAN2_Init+0xf8>)
 800211c:	f001 fa88 	bl	8003630 <HAL_FDCAN_ConfigFilter>
 8002120:	4603      	mov	r3, r0
 8002122:	2b00      	cmp	r3, #0
 8002124:	d001      	beq.n	800212a <MX_FDCAN2_Init+0xb2>
	  Error_Handler();
 8002126:	f000 fc5d 	bl	80029e4 <Error_Handler>
  }

  if(HAL_FDCAN_ConfigGlobalFilter(&hfdcan2, FDCAN_REJECT, FDCAN_REJECT, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE) != HAL_OK) {
 800212a:	2300      	movs	r3, #0
 800212c:	9300      	str	r3, [sp, #0]
 800212e:	2300      	movs	r3, #0
 8002130:	2202      	movs	r2, #2
 8002132:	2102      	movs	r1, #2
 8002134:	480e      	ldr	r0, [pc, #56]	; (8002170 <MX_FDCAN2_Init+0xf8>)
 8002136:	f001 fad5 	bl	80036e4 <HAL_FDCAN_ConfigGlobalFilter>
 800213a:	4603      	mov	r3, r0
 800213c:	2b00      	cmp	r3, #0
 800213e:	d001      	beq.n	8002144 <MX_FDCAN2_Init+0xcc>
	  Error_Handler();
 8002140:	f000 fc50 	bl	80029e4 <Error_Handler>
  }

  if( HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK ) {
 8002144:	2200      	movs	r2, #0
 8002146:	2101      	movs	r1, #1
 8002148:	4809      	ldr	r0, [pc, #36]	; (8002170 <MX_FDCAN2_Init+0xf8>)
 800214a:	f001 fcb3 	bl	8003ab4 <HAL_FDCAN_ActivateNotification>
 800214e:	4603      	mov	r3, r0
 8002150:	2b00      	cmp	r3, #0
 8002152:	d001      	beq.n	8002158 <MX_FDCAN2_Init+0xe0>
	  Error_Handler();
 8002154:	f000 fc46 	bl	80029e4 <Error_Handler>
  }

  if( HAL_FDCAN_Start(&hfdcan2) != HAL_OK ) {
 8002158:	4805      	ldr	r0, [pc, #20]	; (8002170 <MX_FDCAN2_Init+0xf8>)
 800215a:	f001 faf4 	bl	8003746 <HAL_FDCAN_Start>
 800215e:	4603      	mov	r3, r0
 8002160:	2b00      	cmp	r3, #0
 8002162:	d001      	beq.n	8002168 <MX_FDCAN2_Init+0xf0>
	  Error_Handler();
 8002164:	f000 fc3e 	bl	80029e4 <Error_Handler>
  }
  /* USER CODE END FDCAN2_Init 2 */

}
 8002168:	bf00      	nop
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	2000035c 	.word	0x2000035c
 8002174:	40006800 	.word	0x40006800
 8002178:	200004e0 	.word	0x200004e0

0800217c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002180:	4b17      	ldr	r3, [pc, #92]	; (80021e0 <MX_RTC_Init+0x64>)
 8002182:	4a18      	ldr	r2, [pc, #96]	; (80021e4 <MX_RTC_Init+0x68>)
 8002184:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002186:	4b16      	ldr	r3, [pc, #88]	; (80021e0 <MX_RTC_Init+0x64>)
 8002188:	2200      	movs	r2, #0
 800218a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800218c:	4b14      	ldr	r3, [pc, #80]	; (80021e0 <MX_RTC_Init+0x64>)
 800218e:	227f      	movs	r2, #127	; 0x7f
 8002190:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002192:	4b13      	ldr	r3, [pc, #76]	; (80021e0 <MX_RTC_Init+0x64>)
 8002194:	22ff      	movs	r2, #255	; 0xff
 8002196:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002198:	4b11      	ldr	r3, [pc, #68]	; (80021e0 <MX_RTC_Init+0x64>)
 800219a:	2200      	movs	r2, #0
 800219c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800219e:	4b10      	ldr	r3, [pc, #64]	; (80021e0 <MX_RTC_Init+0x64>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80021a4:	4b0e      	ldr	r3, [pc, #56]	; (80021e0 <MX_RTC_Init+0x64>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80021aa:	4b0d      	ldr	r3, [pc, #52]	; (80021e0 <MX_RTC_Init+0x64>)
 80021ac:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80021b0:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80021b2:	4b0b      	ldr	r3, [pc, #44]	; (80021e0 <MX_RTC_Init+0x64>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	621a      	str	r2, [r3, #32]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80021b8:	4809      	ldr	r0, [pc, #36]	; (80021e0 <MX_RTC_Init+0x64>)
 80021ba:	f003 fa3f 	bl	800563c <HAL_RTC_Init>
 80021be:	4603      	mov	r3, r0
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d001      	beq.n	80021c8 <MX_RTC_Init+0x4c>
  {
    Error_Handler();
 80021c4:	f000 fc0e 	bl	80029e4 <Error_Handler>
  }
  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 80021c8:	2200      	movs	r2, #0
 80021ca:	2100      	movs	r1, #0
 80021cc:	4804      	ldr	r0, [pc, #16]	; (80021e0 <MX_RTC_Init+0x64>)
 80021ce:	f003 fb3b 	bl	8005848 <HAL_RTCEx_SetWakeUpTimer_IT>
 80021d2:	4603      	mov	r3, r0
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d001      	beq.n	80021dc <MX_RTC_Init+0x60>
  {
    Error_Handler();
 80021d8:	f000 fc04 	bl	80029e4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80021dc:	bf00      	nop
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	2000046c 	.word	0x2000046c
 80021e4:	40002800 	.word	0x40002800

080021e8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80021ec:	4b1b      	ldr	r3, [pc, #108]	; (800225c <MX_SPI2_Init+0x74>)
 80021ee:	4a1c      	ldr	r2, [pc, #112]	; (8002260 <MX_SPI2_Init+0x78>)
 80021f0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80021f2:	4b1a      	ldr	r3, [pc, #104]	; (800225c <MX_SPI2_Init+0x74>)
 80021f4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80021f8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80021fa:	4b18      	ldr	r3, [pc, #96]	; (800225c <MX_SPI2_Init+0x74>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 8002200:	4b16      	ldr	r3, [pc, #88]	; (800225c <MX_SPI2_Init+0x74>)
 8002202:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 8002206:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002208:	4b14      	ldr	r3, [pc, #80]	; (800225c <MX_SPI2_Init+0x74>)
 800220a:	2200      	movs	r2, #0
 800220c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800220e:	4b13      	ldr	r3, [pc, #76]	; (800225c <MX_SPI2_Init+0x74>)
 8002210:	2201      	movs	r2, #1
 8002212:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002214:	4b11      	ldr	r3, [pc, #68]	; (800225c <MX_SPI2_Init+0x74>)
 8002216:	f44f 7200 	mov.w	r2, #512	; 0x200
 800221a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800221c:	4b0f      	ldr	r3, [pc, #60]	; (800225c <MX_SPI2_Init+0x74>)
 800221e:	2208      	movs	r2, #8
 8002220:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002222:	4b0e      	ldr	r3, [pc, #56]	; (800225c <MX_SPI2_Init+0x74>)
 8002224:	2200      	movs	r2, #0
 8002226:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002228:	4b0c      	ldr	r3, [pc, #48]	; (800225c <MX_SPI2_Init+0x74>)
 800222a:	2200      	movs	r2, #0
 800222c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800222e:	4b0b      	ldr	r3, [pc, #44]	; (800225c <MX_SPI2_Init+0x74>)
 8002230:	2200      	movs	r2, #0
 8002232:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002234:	4b09      	ldr	r3, [pc, #36]	; (800225c <MX_SPI2_Init+0x74>)
 8002236:	2207      	movs	r2, #7
 8002238:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800223a:	4b08      	ldr	r3, [pc, #32]	; (800225c <MX_SPI2_Init+0x74>)
 800223c:	2200      	movs	r2, #0
 800223e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002240:	4b06      	ldr	r3, [pc, #24]	; (800225c <MX_SPI2_Init+0x74>)
 8002242:	2200      	movs	r2, #0
 8002244:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002246:	4805      	ldr	r0, [pc, #20]	; (800225c <MX_SPI2_Init+0x74>)
 8002248:	f003 fbfc 	bl	8005a44 <HAL_SPI_Init>
 800224c:	4603      	mov	r3, r0
 800224e:	2b00      	cmp	r3, #0
 8002250:	d001      	beq.n	8002256 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8002252:	f000 fbc7 	bl	80029e4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002256:	bf00      	nop
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	200003e0 	.word	0x200003e0
 8002260:	40003800 	.word	0x40003800

08002264 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b08a      	sub	sp, #40	; 0x28
 8002268:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800226a:	f107 031c 	add.w	r3, r7, #28
 800226e:	2200      	movs	r2, #0
 8002270:	601a      	str	r2, [r3, #0]
 8002272:	605a      	str	r2, [r3, #4]
 8002274:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002276:	463b      	mov	r3, r7
 8002278:	2200      	movs	r2, #0
 800227a:	601a      	str	r2, [r3, #0]
 800227c:	605a      	str	r2, [r3, #4]
 800227e:	609a      	str	r2, [r3, #8]
 8002280:	60da      	str	r2, [r3, #12]
 8002282:	611a      	str	r2, [r3, #16]
 8002284:	615a      	str	r2, [r3, #20]
 8002286:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002288:	4b29      	ldr	r3, [pc, #164]	; (8002330 <MX_TIM3_Init+0xcc>)
 800228a:	4a2a      	ldr	r2, [pc, #168]	; (8002334 <MX_TIM3_Init+0xd0>)
 800228c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 900-1;
 800228e:	4b28      	ldr	r3, [pc, #160]	; (8002330 <MX_TIM3_Init+0xcc>)
 8002290:	f240 3283 	movw	r2, #899	; 0x383
 8002294:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002296:	4b26      	ldr	r3, [pc, #152]	; (8002330 <MX_TIM3_Init+0xcc>)
 8002298:	2200      	movs	r2, #0
 800229a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 800229c:	4b24      	ldr	r3, [pc, #144]	; (8002330 <MX_TIM3_Init+0xcc>)
 800229e:	f240 32e7 	movw	r2, #999	; 0x3e7
 80022a2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022a4:	4b22      	ldr	r3, [pc, #136]	; (8002330 <MX_TIM3_Init+0xcc>)
 80022a6:	2200      	movs	r2, #0
 80022a8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022aa:	4b21      	ldr	r3, [pc, #132]	; (8002330 <MX_TIM3_Init+0xcc>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80022b0:	481f      	ldr	r0, [pc, #124]	; (8002330 <MX_TIM3_Init+0xcc>)
 80022b2:	f004 f9d5 	bl	8006660 <HAL_TIM_PWM_Init>
 80022b6:	4603      	mov	r3, r0
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d001      	beq.n	80022c0 <MX_TIM3_Init+0x5c>
  {
    Error_Handler();
 80022bc:	f000 fb92 	bl	80029e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022c0:	2300      	movs	r3, #0
 80022c2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022c4:	2300      	movs	r3, #0
 80022c6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80022c8:	f107 031c 	add.w	r3, r7, #28
 80022cc:	4619      	mov	r1, r3
 80022ce:	4818      	ldr	r0, [pc, #96]	; (8002330 <MX_TIM3_Init+0xcc>)
 80022d0:	f005 fa7c 	bl	80077cc <HAL_TIMEx_MasterConfigSynchronization>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d001      	beq.n	80022de <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 80022da:	f000 fb83 	bl	80029e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80022de:	2360      	movs	r3, #96	; 0x60
 80022e0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 500;
 80022e2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80022e6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80022e8:	2300      	movs	r3, #0
 80022ea:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80022ec:	2300      	movs	r3, #0
 80022ee:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80022f0:	463b      	mov	r3, r7
 80022f2:	2200      	movs	r2, #0
 80022f4:	4619      	mov	r1, r3
 80022f6:	480e      	ldr	r0, [pc, #56]	; (8002330 <MX_TIM3_Init+0xcc>)
 80022f8:	f004 fd38 	bl	8006d6c <HAL_TIM_PWM_ConfigChannel>
 80022fc:	4603      	mov	r3, r0
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d001      	beq.n	8002306 <MX_TIM3_Init+0xa2>
  {
    Error_Handler();
 8002302:	f000 fb6f 	bl	80029e4 <Error_Handler>
  }
  sConfigOC.Pulse = 700;
 8002306:	f44f 732f 	mov.w	r3, #700	; 0x2bc
 800230a:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800230c:	463b      	mov	r3, r7
 800230e:	2204      	movs	r2, #4
 8002310:	4619      	mov	r1, r3
 8002312:	4807      	ldr	r0, [pc, #28]	; (8002330 <MX_TIM3_Init+0xcc>)
 8002314:	f004 fd2a 	bl	8006d6c <HAL_TIM_PWM_ConfigChannel>
 8002318:	4603      	mov	r3, r0
 800231a:	2b00      	cmp	r3, #0
 800231c:	d001      	beq.n	8002322 <MX_TIM3_Init+0xbe>
  {
    Error_Handler();
 800231e:	f000 fb61 	bl	80029e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002322:	4803      	ldr	r0, [pc, #12]	; (8002330 <MX_TIM3_Init+0xcc>)
 8002324:	f000 fcea 	bl	8002cfc <HAL_TIM_MspPostInit>

}
 8002328:	bf00      	nop
 800232a:	3728      	adds	r7, #40	; 0x28
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}
 8002330:	20000100 	.word	0x20000100
 8002334:	40000400 	.word	0x40000400

08002338 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b08a      	sub	sp, #40	; 0x28
 800233c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800233e:	f107 031c 	add.w	r3, r7, #28
 8002342:	2200      	movs	r2, #0
 8002344:	601a      	str	r2, [r3, #0]
 8002346:	605a      	str	r2, [r3, #4]
 8002348:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800234a:	463b      	mov	r3, r7
 800234c:	2200      	movs	r2, #0
 800234e:	601a      	str	r2, [r3, #0]
 8002350:	605a      	str	r2, [r3, #4]
 8002352:	609a      	str	r2, [r3, #8]
 8002354:	60da      	str	r2, [r3, #12]
 8002356:	611a      	str	r2, [r3, #16]
 8002358:	615a      	str	r2, [r3, #20]
 800235a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800235c:	4b29      	ldr	r3, [pc, #164]	; (8002404 <MX_TIM4_Init+0xcc>)
 800235e:	4a2a      	ldr	r2, [pc, #168]	; (8002408 <MX_TIM4_Init+0xd0>)
 8002360:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 900-1;
 8002362:	4b28      	ldr	r3, [pc, #160]	; (8002404 <MX_TIM4_Init+0xcc>)
 8002364:	f240 3283 	movw	r2, #899	; 0x383
 8002368:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800236a:	4b26      	ldr	r3, [pc, #152]	; (8002404 <MX_TIM4_Init+0xcc>)
 800236c:	2200      	movs	r2, #0
 800236e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8002370:	4b24      	ldr	r3, [pc, #144]	; (8002404 <MX_TIM4_Init+0xcc>)
 8002372:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002376:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002378:	4b22      	ldr	r3, [pc, #136]	; (8002404 <MX_TIM4_Init+0xcc>)
 800237a:	2200      	movs	r2, #0
 800237c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800237e:	4b21      	ldr	r3, [pc, #132]	; (8002404 <MX_TIM4_Init+0xcc>)
 8002380:	2200      	movs	r2, #0
 8002382:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002384:	481f      	ldr	r0, [pc, #124]	; (8002404 <MX_TIM4_Init+0xcc>)
 8002386:	f004 f96b 	bl	8006660 <HAL_TIM_PWM_Init>
 800238a:	4603      	mov	r3, r0
 800238c:	2b00      	cmp	r3, #0
 800238e:	d001      	beq.n	8002394 <MX_TIM4_Init+0x5c>
  {
    Error_Handler();
 8002390:	f000 fb28 	bl	80029e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002394:	2300      	movs	r3, #0
 8002396:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002398:	2300      	movs	r3, #0
 800239a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800239c:	f107 031c 	add.w	r3, r7, #28
 80023a0:	4619      	mov	r1, r3
 80023a2:	4818      	ldr	r0, [pc, #96]	; (8002404 <MX_TIM4_Init+0xcc>)
 80023a4:	f005 fa12 	bl	80077cc <HAL_TIMEx_MasterConfigSynchronization>
 80023a8:	4603      	mov	r3, r0
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d001      	beq.n	80023b2 <MX_TIM4_Init+0x7a>
  {
    Error_Handler();
 80023ae:	f000 fb19 	bl	80029e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023b2:	2360      	movs	r3, #96	; 0x60
 80023b4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 700;
 80023b6:	f44f 732f 	mov.w	r3, #700	; 0x2bc
 80023ba:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80023bc:	2300      	movs	r3, #0
 80023be:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80023c0:	2300      	movs	r3, #0
 80023c2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80023c4:	463b      	mov	r3, r7
 80023c6:	2208      	movs	r2, #8
 80023c8:	4619      	mov	r1, r3
 80023ca:	480e      	ldr	r0, [pc, #56]	; (8002404 <MX_TIM4_Init+0xcc>)
 80023cc:	f004 fcce 	bl	8006d6c <HAL_TIM_PWM_ConfigChannel>
 80023d0:	4603      	mov	r3, r0
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d001      	beq.n	80023da <MX_TIM4_Init+0xa2>
  {
    Error_Handler();
 80023d6:	f000 fb05 	bl	80029e4 <Error_Handler>
  }
  sConfigOC.Pulse = 500;
 80023da:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80023de:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80023e0:	463b      	mov	r3, r7
 80023e2:	220c      	movs	r2, #12
 80023e4:	4619      	mov	r1, r3
 80023e6:	4807      	ldr	r0, [pc, #28]	; (8002404 <MX_TIM4_Init+0xcc>)
 80023e8:	f004 fcc0 	bl	8006d6c <HAL_TIM_PWM_ConfigChannel>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d001      	beq.n	80023f6 <MX_TIM4_Init+0xbe>
  {
    Error_Handler();
 80023f2:	f000 faf7 	bl	80029e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80023f6:	4803      	ldr	r0, [pc, #12]	; (8002404 <MX_TIM4_Init+0xcc>)
 80023f8:	f000 fc80 	bl	8002cfc <HAL_TIM_MspPostInit>

}
 80023fc:	bf00      	nop
 80023fe:	3728      	adds	r7, #40	; 0x28
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}
 8002404:	20000050 	.word	0x20000050
 8002408:	40000800 	.word	0x40000800

0800240c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b084      	sub	sp, #16
 8002410:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002412:	1d3b      	adds	r3, r7, #4
 8002414:	2200      	movs	r2, #0
 8002416:	601a      	str	r2, [r3, #0]
 8002418:	605a      	str	r2, [r3, #4]
 800241a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800241c:	4b14      	ldr	r3, [pc, #80]	; (8002470 <MX_TIM6_Init+0x64>)
 800241e:	4a15      	ldr	r2, [pc, #84]	; (8002474 <MX_TIM6_Init+0x68>)
 8002420:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 1080-1;
 8002422:	4b13      	ldr	r3, [pc, #76]	; (8002470 <MX_TIM6_Init+0x64>)
 8002424:	f240 4237 	movw	r2, #1079	; 0x437
 8002428:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800242a:	4b11      	ldr	r3, [pc, #68]	; (8002470 <MX_TIM6_Init+0x64>)
 800242c:	2200      	movs	r2, #0
 800242e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 199;
 8002430:	4b0f      	ldr	r3, [pc, #60]	; (8002470 <MX_TIM6_Init+0x64>)
 8002432:	22c7      	movs	r2, #199	; 0xc7
 8002434:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002436:	4b0e      	ldr	r3, [pc, #56]	; (8002470 <MX_TIM6_Init+0x64>)
 8002438:	2200      	movs	r2, #0
 800243a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800243c:	480c      	ldr	r0, [pc, #48]	; (8002470 <MX_TIM6_Init+0x64>)
 800243e:	f004 f83f 	bl	80064c0 <HAL_TIM_Base_Init>
 8002442:	4603      	mov	r3, r0
 8002444:	2b00      	cmp	r3, #0
 8002446:	d001      	beq.n	800244c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8002448:	f000 facc 	bl	80029e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800244c:	2300      	movs	r3, #0
 800244e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002450:	2300      	movs	r3, #0
 8002452:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002454:	1d3b      	adds	r3, r7, #4
 8002456:	4619      	mov	r1, r3
 8002458:	4805      	ldr	r0, [pc, #20]	; (8002470 <MX_TIM6_Init+0x64>)
 800245a:	f005 f9b7 	bl	80077cc <HAL_TIMEx_MasterConfigSynchronization>
 800245e:	4603      	mov	r3, r0
 8002460:	2b00      	cmp	r3, #0
 8002462:	d001      	beq.n	8002468 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8002464:	f000 fabe 	bl	80029e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002468:	bf00      	nop
 800246a:	3710      	adds	r7, #16
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}
 8002470:	20000494 	.word	0x20000494
 8002474:	40001000 	.word	0x40001000

08002478 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800247c:	4b22      	ldr	r3, [pc, #136]	; (8002508 <MX_USART1_UART_Init+0x90>)
 800247e:	4a23      	ldr	r2, [pc, #140]	; (800250c <MX_USART1_UART_Init+0x94>)
 8002480:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002482:	4b21      	ldr	r3, [pc, #132]	; (8002508 <MX_USART1_UART_Init+0x90>)
 8002484:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002488:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800248a:	4b1f      	ldr	r3, [pc, #124]	; (8002508 <MX_USART1_UART_Init+0x90>)
 800248c:	2200      	movs	r2, #0
 800248e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002490:	4b1d      	ldr	r3, [pc, #116]	; (8002508 <MX_USART1_UART_Init+0x90>)
 8002492:	2200      	movs	r2, #0
 8002494:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002496:	4b1c      	ldr	r3, [pc, #112]	; (8002508 <MX_USART1_UART_Init+0x90>)
 8002498:	2200      	movs	r2, #0
 800249a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800249c:	4b1a      	ldr	r3, [pc, #104]	; (8002508 <MX_USART1_UART_Init+0x90>)
 800249e:	220c      	movs	r2, #12
 80024a0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024a2:	4b19      	ldr	r3, [pc, #100]	; (8002508 <MX_USART1_UART_Init+0x90>)
 80024a4:	2200      	movs	r2, #0
 80024a6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80024a8:	4b17      	ldr	r3, [pc, #92]	; (8002508 <MX_USART1_UART_Init+0x90>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80024ae:	4b16      	ldr	r3, [pc, #88]	; (8002508 <MX_USART1_UART_Init+0x90>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80024b4:	4b14      	ldr	r3, [pc, #80]	; (8002508 <MX_USART1_UART_Init+0x90>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80024ba:	4b13      	ldr	r3, [pc, #76]	; (8002508 <MX_USART1_UART_Init+0x90>)
 80024bc:	2200      	movs	r2, #0
 80024be:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80024c0:	4811      	ldr	r0, [pc, #68]	; (8002508 <MX_USART1_UART_Init+0x90>)
 80024c2:	f005 fa5f 	bl	8007984 <HAL_UART_Init>
 80024c6:	4603      	mov	r3, r0
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d001      	beq.n	80024d0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80024cc:	f000 fa8a 	bl	80029e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024d0:	2100      	movs	r1, #0
 80024d2:	480d      	ldr	r0, [pc, #52]	; (8002508 <MX_USART1_UART_Init+0x90>)
 80024d4:	f005 ffac 	bl	8008430 <HAL_UARTEx_SetTxFifoThreshold>
 80024d8:	4603      	mov	r3, r0
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d001      	beq.n	80024e2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80024de:	f000 fa81 	bl	80029e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024e2:	2100      	movs	r1, #0
 80024e4:	4808      	ldr	r0, [pc, #32]	; (8002508 <MX_USART1_UART_Init+0x90>)
 80024e6:	f005 ffe1 	bl	80084ac <HAL_UARTEx_SetRxFifoThreshold>
 80024ea:	4603      	mov	r3, r0
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d001      	beq.n	80024f4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80024f0:	f000 fa78 	bl	80029e4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80024f4:	4804      	ldr	r0, [pc, #16]	; (8002508 <MX_USART1_UART_Init+0x90>)
 80024f6:	f005 ff62 	bl	80083be <HAL_UARTEx_DisableFifoMode>
 80024fa:	4603      	mov	r3, r0
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d001      	beq.n	8002504 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002500:	f000 fa70 	bl	80029e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002504:	bf00      	nop
 8002506:	bd80      	pop	{r7, pc}
 8002508:	200001ac 	.word	0x200001ac
 800250c:	40013800 	.word	0x40013800

08002510 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b08a      	sub	sp, #40	; 0x28
 8002514:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002516:	f107 0314 	add.w	r3, r7, #20
 800251a:	2200      	movs	r2, #0
 800251c:	601a      	str	r2, [r3, #0]
 800251e:	605a      	str	r2, [r3, #4]
 8002520:	609a      	str	r2, [r3, #8]
 8002522:	60da      	str	r2, [r3, #12]
 8002524:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002526:	4b58      	ldr	r3, [pc, #352]	; (8002688 <MX_GPIO_Init+0x178>)
 8002528:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800252a:	4a57      	ldr	r2, [pc, #348]	; (8002688 <MX_GPIO_Init+0x178>)
 800252c:	f043 0310 	orr.w	r3, r3, #16
 8002530:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002532:	4b55      	ldr	r3, [pc, #340]	; (8002688 <MX_GPIO_Init+0x178>)
 8002534:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002536:	f003 0310 	and.w	r3, r3, #16
 800253a:	613b      	str	r3, [r7, #16]
 800253c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800253e:	4b52      	ldr	r3, [pc, #328]	; (8002688 <MX_GPIO_Init+0x178>)
 8002540:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002542:	4a51      	ldr	r2, [pc, #324]	; (8002688 <MX_GPIO_Init+0x178>)
 8002544:	f043 0304 	orr.w	r3, r3, #4
 8002548:	64d3      	str	r3, [r2, #76]	; 0x4c
 800254a:	4b4f      	ldr	r3, [pc, #316]	; (8002688 <MX_GPIO_Init+0x178>)
 800254c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800254e:	f003 0304 	and.w	r3, r3, #4
 8002552:	60fb      	str	r3, [r7, #12]
 8002554:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002556:	4b4c      	ldr	r3, [pc, #304]	; (8002688 <MX_GPIO_Init+0x178>)
 8002558:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800255a:	4a4b      	ldr	r2, [pc, #300]	; (8002688 <MX_GPIO_Init+0x178>)
 800255c:	f043 0301 	orr.w	r3, r3, #1
 8002560:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002562:	4b49      	ldr	r3, [pc, #292]	; (8002688 <MX_GPIO_Init+0x178>)
 8002564:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002566:	f003 0301 	and.w	r3, r3, #1
 800256a:	60bb      	str	r3, [r7, #8]
 800256c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800256e:	4b46      	ldr	r3, [pc, #280]	; (8002688 <MX_GPIO_Init+0x178>)
 8002570:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002572:	4a45      	ldr	r2, [pc, #276]	; (8002688 <MX_GPIO_Init+0x178>)
 8002574:	f043 0302 	orr.w	r3, r3, #2
 8002578:	64d3      	str	r3, [r2, #76]	; 0x4c
 800257a:	4b43      	ldr	r3, [pc, #268]	; (8002688 <MX_GPIO_Init+0x178>)
 800257c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800257e:	f003 0302 	and.w	r3, r3, #2
 8002582:	607b      	str	r3, [r7, #4]
 8002584:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002586:	4b40      	ldr	r3, [pc, #256]	; (8002688 <MX_GPIO_Init+0x178>)
 8002588:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800258a:	4a3f      	ldr	r2, [pc, #252]	; (8002688 <MX_GPIO_Init+0x178>)
 800258c:	f043 0308 	orr.w	r3, r3, #8
 8002590:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002592:	4b3d      	ldr	r3, [pc, #244]	; (8002688 <MX_GPIO_Init+0x178>)
 8002594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002596:	f003 0308 	and.w	r3, r3, #8
 800259a:	603b      	str	r3, [r7, #0]
 800259c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_CS_Pin|SPI2_RST_Pin, GPIO_PIN_RESET);
 800259e:	2200      	movs	r2, #0
 80025a0:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80025a4:	4839      	ldr	r0, [pc, #228]	; (800268c <MX_GPIO_Init+0x17c>)
 80025a6:	f001 ff8f 	bl	80044c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80025aa:	2200      	movs	r2, #0
 80025ac:	f643 7104 	movw	r1, #16132	; 0x3f04
 80025b0:	4837      	ldr	r0, [pc, #220]	; (8002690 <MX_GPIO_Init+0x180>)
 80025b2:	f001 ff89 	bl	80044c8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_2, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80025b6:	2200      	movs	r2, #0
 80025b8:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
 80025bc:	4835      	ldr	r0, [pc, #212]	; (8002694 <MX_GPIO_Init+0x184>)
 80025be:	f001 ff83 	bl	80044c8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE2 PE3 PE4 PE5 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80025c2:	233c      	movs	r3, #60	; 0x3c
 80025c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025c6:	2300      	movs	r3, #0
 80025c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ca:	2300      	movs	r3, #0
 80025cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80025ce:	f107 0314 	add.w	r3, r7, #20
 80025d2:	4619      	mov	r1, r3
 80025d4:	4830      	ldr	r0, [pc, #192]	; (8002698 <MX_GPIO_Init+0x188>)
 80025d6:	f001 fddd 	bl	8004194 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80025da:	231f      	movs	r3, #31
 80025dc:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025de:	2300      	movs	r3, #0
 80025e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e2:	2300      	movs	r3, #0
 80025e4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025e6:	f107 0314 	add.w	r3, r7, #20
 80025ea:	4619      	mov	r1, r3
 80025ec:	4829      	ldr	r0, [pc, #164]	; (8002694 <MX_GPIO_Init+0x184>)
 80025ee:	f001 fdd1 	bl	8004194 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 PA4 PA5
                           PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 80025f2:	23fa      	movs	r3, #250	; 0xfa
 80025f4:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025f6:	2300      	movs	r3, #0
 80025f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025fa:	2300      	movs	r3, #0
 80025fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025fe:	f107 0314 	add.w	r3, r7, #20
 8002602:	4619      	mov	r1, r3
 8002604:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002608:	f001 fdc4 	bl	8004194 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800260c:	2304      	movs	r3, #4
 800260e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002610:	4b22      	ldr	r3, [pc, #136]	; (800269c <MX_GPIO_Init+0x18c>)
 8002612:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002614:	2300      	movs	r3, #0
 8002616:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002618:	f107 0314 	add.w	r3, r7, #20
 800261c:	4619      	mov	r1, r3
 800261e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002622:	f001 fdb7 	bl	8004194 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_CS_Pin SPI2_RST_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin|SPI2_RST_Pin;
 8002626:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800262a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800262c:	2301      	movs	r3, #1
 800262e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002630:	2300      	movs	r3, #0
 8002632:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002634:	2300      	movs	r3, #0
 8002636:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002638:	f107 0314 	add.w	r3, r7, #20
 800263c:	4619      	mov	r1, r3
 800263e:	4813      	ldr	r0, [pc, #76]	; (800268c <MX_GPIO_Init+0x17c>)
 8002640:	f001 fda8 	bl	8004194 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8002644:	f643 7304 	movw	r3, #16132	; 0x3f04
 8002648:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_2;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800264a:	2301      	movs	r3, #1
 800264c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800264e:	2300      	movs	r3, #0
 8002650:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002652:	2300      	movs	r3, #0
 8002654:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002656:	f107 0314 	add.w	r3, r7, #20
 800265a:	4619      	mov	r1, r3
 800265c:	480c      	ldr	r0, [pc, #48]	; (8002690 <MX_GPIO_Init+0x180>)
 800265e:	f001 fd99 	bl	8004194 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8002662:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8002666:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002668:	2301      	movs	r3, #1
 800266a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800266c:	2300      	movs	r3, #0
 800266e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002670:	2300      	movs	r3, #0
 8002672:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002674:	f107 0314 	add.w	r3, r7, #20
 8002678:	4619      	mov	r1, r3
 800267a:	4806      	ldr	r0, [pc, #24]	; (8002694 <MX_GPIO_Init+0x184>)
 800267c:	f001 fd8a 	bl	8004194 <HAL_GPIO_Init>

}
 8002680:	bf00      	nop
 8002682:	3728      	adds	r7, #40	; 0x28
 8002684:	46bd      	mov	sp, r7
 8002686:	bd80      	pop	{r7, pc}
 8002688:	40021000 	.word	0x40021000
 800268c:	48000400 	.word	0x48000400
 8002690:	48000c00 	.word	0x48000c00
 8002694:	48000800 	.word	0x48000800
 8002698:	48001000 	.word	0x48001000
 800269c:	10120000 	.word	0x10120000

080026a0 <CurrentDataReceive>:

/* USER CODE BEGIN 4 */
void CurrentDataReceive()
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b086      	sub	sp, #24
 80026a4:	af02      	add	r7, sp, #8
	float head_low_lamp_curr_f;
	float stop_lamp_curr_f;
	float distant_volt_curr_f;
	float sun_volt_curr_f;

	spi2_tx_data[0] = ADC_DUMMY;
 80026a6:	4ba9      	ldr	r3, [pc, #676]	; (800294c <CurrentDataReceive+0x2ac>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	701a      	strb	r2, [r3, #0]
	spi2_tx_data[1] = ADC_CH1_ENABLE;			// CH1 Read //.
 80026ac:	4ba7      	ldr	r3, [pc, #668]	; (800294c <CurrentDataReceive+0x2ac>)
 80026ae:	22c0      	movs	r2, #192	; 0xc0
 80026b0:	705a      	strb	r2, [r3, #1]

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);		// SET /CS 0 (Active)
 80026b2:	2200      	movs	r2, #0
 80026b4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80026b8:	48a5      	ldr	r0, [pc, #660]	; (8002950 <CurrentDataReceive+0x2b0>)
 80026ba:	f001 ff05 	bl	80044c8 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, spi2_tx_data, spi2_rx_data, 8, 100);
 80026be:	2364      	movs	r3, #100	; 0x64
 80026c0:	9300      	str	r3, [sp, #0]
 80026c2:	2308      	movs	r3, #8
 80026c4:	4aa3      	ldr	r2, [pc, #652]	; (8002954 <CurrentDataReceive+0x2b4>)
 80026c6:	49a1      	ldr	r1, [pc, #644]	; (800294c <CurrentDataReceive+0x2ac>)
 80026c8:	48a3      	ldr	r0, [pc, #652]	; (8002958 <CurrentDataReceive+0x2b8>)
 80026ca:	f003 fa66 	bl	8005b9a <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);		// SET /CS 1 (Deactivate)
 80026ce:	2201      	movs	r2, #1
 80026d0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80026d4:	489e      	ldr	r0, [pc, #632]	; (8002950 <CurrentDataReceive+0x2b0>)
 80026d6:	f001 fef7 	bl	80044c8 <HAL_GPIO_WritePin>

	sun_volt_curr_f = (spi2_rx_data[2]) | (spi2_rx_data[3]<<8);
 80026da:	4b9e      	ldr	r3, [pc, #632]	; (8002954 <CurrentDataReceive+0x2b4>)
 80026dc:	789b      	ldrb	r3, [r3, #2]
 80026de:	461a      	mov	r2, r3
 80026e0:	4b9c      	ldr	r3, [pc, #624]	; (8002954 <CurrentDataReceive+0x2b4>)
 80026e2:	78db      	ldrb	r3, [r3, #3]
 80026e4:	021b      	lsls	r3, r3, #8
 80026e6:	4313      	orrs	r3, r2
 80026e8:	ee07 3a90 	vmov	s15, r3
 80026ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026f0:	edc7 7a03 	vstr	s15, [r7, #12]
	sun_volt_curr_f = (sun_volt_curr_f-32765) / 13235 * 5 * 1000;
 80026f4:	edd7 7a03 	vldr	s15, [r7, #12]
 80026f8:	ed9f 7a98 	vldr	s14, [pc, #608]	; 800295c <CurrentDataReceive+0x2bc>
 80026fc:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8002700:	eddf 6a97 	vldr	s13, [pc, #604]	; 8002960 <CurrentDataReceive+0x2c0>
 8002704:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002708:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 800270c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002710:	ed9f 7a94 	vldr	s14, [pc, #592]	; 8002964 <CurrentDataReceive+0x2c4>
 8002714:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002718:	edc7 7a03 	vstr	s15, [r7, #12]


	spi2_tx_data[0] = ADC_DUMMY;
 800271c:	4b8b      	ldr	r3, [pc, #556]	; (800294c <CurrentDataReceive+0x2ac>)
 800271e:	2200      	movs	r2, #0
 8002720:	701a      	strb	r2, [r3, #0]
	spi2_tx_data[1] = ADC_CH2_ENABLE;			// CH2 Read
 8002722:	4b8a      	ldr	r3, [pc, #552]	; (800294c <CurrentDataReceive+0x2ac>)
 8002724:	22c4      	movs	r2, #196	; 0xc4
 8002726:	705a      	strb	r2, [r3, #1]

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);		// SET /CS 0 (Active)
 8002728:	2200      	movs	r2, #0
 800272a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800272e:	4888      	ldr	r0, [pc, #544]	; (8002950 <CurrentDataReceive+0x2b0>)
 8002730:	f001 feca 	bl	80044c8 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, spi2_tx_data, spi2_rx_data, 8, 100);
 8002734:	2364      	movs	r3, #100	; 0x64
 8002736:	9300      	str	r3, [sp, #0]
 8002738:	2308      	movs	r3, #8
 800273a:	4a86      	ldr	r2, [pc, #536]	; (8002954 <CurrentDataReceive+0x2b4>)
 800273c:	4983      	ldr	r1, [pc, #524]	; (800294c <CurrentDataReceive+0x2ac>)
 800273e:	4886      	ldr	r0, [pc, #536]	; (8002958 <CurrentDataReceive+0x2b8>)
 8002740:	f003 fa2b 	bl	8005b9a <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);		// SET /CS 1 (Deactivate)
 8002744:	2201      	movs	r2, #1
 8002746:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800274a:	4881      	ldr	r0, [pc, #516]	; (8002950 <CurrentDataReceive+0x2b0>)
 800274c:	f001 febc 	bl	80044c8 <HAL_GPIO_WritePin>

	head_low_lamp_curr_f = (spi2_rx_data[2]) | (spi2_rx_data[3]<<8);
 8002750:	4b80      	ldr	r3, [pc, #512]	; (8002954 <CurrentDataReceive+0x2b4>)
 8002752:	789b      	ldrb	r3, [r3, #2]
 8002754:	461a      	mov	r2, r3
 8002756:	4b7f      	ldr	r3, [pc, #508]	; (8002954 <CurrentDataReceive+0x2b4>)
 8002758:	78db      	ldrb	r3, [r3, #3]
 800275a:	021b      	lsls	r3, r3, #8
 800275c:	4313      	orrs	r3, r2
 800275e:	ee07 3a90 	vmov	s15, r3
 8002762:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002766:	edc7 7a02 	vstr	s15, [r7, #8]
	head_low_lamp_curr_f = (head_low_lamp_curr_f-32765) / 13235 * 5 * 1000;
 800276a:	edd7 7a02 	vldr	s15, [r7, #8]
 800276e:	ed9f 7a7b 	vldr	s14, [pc, #492]	; 800295c <CurrentDataReceive+0x2bc>
 8002772:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8002776:	eddf 6a7a 	vldr	s13, [pc, #488]	; 8002960 <CurrentDataReceive+0x2c0>
 800277a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800277e:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8002782:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002786:	ed9f 7a77 	vldr	s14, [pc, #476]	; 8002964 <CurrentDataReceive+0x2c4>
 800278a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800278e:	edc7 7a02 	vstr	s15, [r7, #8]


	spi2_tx_data[0] = ADC_DUMMY;
 8002792:	4b6e      	ldr	r3, [pc, #440]	; (800294c <CurrentDataReceive+0x2ac>)
 8002794:	2200      	movs	r2, #0
 8002796:	701a      	strb	r2, [r3, #0]
	spi2_tx_data[1] = ADC_CH3_ENABLE;			// CH3 Read
 8002798:	4b6c      	ldr	r3, [pc, #432]	; (800294c <CurrentDataReceive+0x2ac>)
 800279a:	22c8      	movs	r2, #200	; 0xc8
 800279c:	705a      	strb	r2, [r3, #1]

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);		// SET /CS 0 (Active)
 800279e:	2200      	movs	r2, #0
 80027a0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80027a4:	486a      	ldr	r0, [pc, #424]	; (8002950 <CurrentDataReceive+0x2b0>)
 80027a6:	f001 fe8f 	bl	80044c8 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, spi2_tx_data, spi2_rx_data, 8, 100);
 80027aa:	2364      	movs	r3, #100	; 0x64
 80027ac:	9300      	str	r3, [sp, #0]
 80027ae:	2308      	movs	r3, #8
 80027b0:	4a68      	ldr	r2, [pc, #416]	; (8002954 <CurrentDataReceive+0x2b4>)
 80027b2:	4966      	ldr	r1, [pc, #408]	; (800294c <CurrentDataReceive+0x2ac>)
 80027b4:	4868      	ldr	r0, [pc, #416]	; (8002958 <CurrentDataReceive+0x2b8>)
 80027b6:	f003 f9f0 	bl	8005b9a <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);		// SET /CS 1 (Deactivate)
 80027ba:	2201      	movs	r2, #1
 80027bc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80027c0:	4863      	ldr	r0, [pc, #396]	; (8002950 <CurrentDataReceive+0x2b0>)
 80027c2:	f001 fe81 	bl	80044c8 <HAL_GPIO_WritePin>

	stop_lamp_curr_f = (spi2_rx_data[2]) | (spi2_rx_data[3]<<8);
 80027c6:	4b63      	ldr	r3, [pc, #396]	; (8002954 <CurrentDataReceive+0x2b4>)
 80027c8:	789b      	ldrb	r3, [r3, #2]
 80027ca:	461a      	mov	r2, r3
 80027cc:	4b61      	ldr	r3, [pc, #388]	; (8002954 <CurrentDataReceive+0x2b4>)
 80027ce:	78db      	ldrb	r3, [r3, #3]
 80027d0:	021b      	lsls	r3, r3, #8
 80027d2:	4313      	orrs	r3, r2
 80027d4:	ee07 3a90 	vmov	s15, r3
 80027d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027dc:	edc7 7a01 	vstr	s15, [r7, #4]
	stop_lamp_curr_f = (stop_lamp_curr_f-32765) / 13235 * 5 * 1000;
 80027e0:	edd7 7a01 	vldr	s15, [r7, #4]
 80027e4:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 800295c <CurrentDataReceive+0x2bc>
 80027e8:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80027ec:	eddf 6a5c 	vldr	s13, [pc, #368]	; 8002960 <CurrentDataReceive+0x2c0>
 80027f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80027f4:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 80027f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027fc:	ed9f 7a59 	vldr	s14, [pc, #356]	; 8002964 <CurrentDataReceive+0x2c4>
 8002800:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002804:	edc7 7a01 	vstr	s15, [r7, #4]


	spi2_tx_data[0] = ADC_DUMMY;
 8002808:	4b50      	ldr	r3, [pc, #320]	; (800294c <CurrentDataReceive+0x2ac>)
 800280a:	2200      	movs	r2, #0
 800280c:	701a      	strb	r2, [r3, #0]
	spi2_tx_data[1] = ADC_CH4_ENABLE;			// CH4 Read
 800280e:	4b4f      	ldr	r3, [pc, #316]	; (800294c <CurrentDataReceive+0x2ac>)
 8002810:	22cc      	movs	r2, #204	; 0xcc
 8002812:	705a      	strb	r2, [r3, #1]

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);		// SET /CS 0 (Active)
 8002814:	2200      	movs	r2, #0
 8002816:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800281a:	484d      	ldr	r0, [pc, #308]	; (8002950 <CurrentDataReceive+0x2b0>)
 800281c:	f001 fe54 	bl	80044c8 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, spi2_tx_data, spi2_rx_data, 8, 100);
 8002820:	2364      	movs	r3, #100	; 0x64
 8002822:	9300      	str	r3, [sp, #0]
 8002824:	2308      	movs	r3, #8
 8002826:	4a4b      	ldr	r2, [pc, #300]	; (8002954 <CurrentDataReceive+0x2b4>)
 8002828:	4948      	ldr	r1, [pc, #288]	; (800294c <CurrentDataReceive+0x2ac>)
 800282a:	484b      	ldr	r0, [pc, #300]	; (8002958 <CurrentDataReceive+0x2b8>)
 800282c:	f003 f9b5 	bl	8005b9a <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);		// SET /CS 1 (Deactivate)
 8002830:	2201      	movs	r2, #1
 8002832:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002836:	4846      	ldr	r0, [pc, #280]	; (8002950 <CurrentDataReceive+0x2b0>)
 8002838:	f001 fe46 	bl	80044c8 <HAL_GPIO_WritePin>

	distant_volt_curr_f = (spi2_rx_data[2]) | (spi2_rx_data[3]<<8);
 800283c:	4b45      	ldr	r3, [pc, #276]	; (8002954 <CurrentDataReceive+0x2b4>)
 800283e:	789b      	ldrb	r3, [r3, #2]
 8002840:	461a      	mov	r2, r3
 8002842:	4b44      	ldr	r3, [pc, #272]	; (8002954 <CurrentDataReceive+0x2b4>)
 8002844:	78db      	ldrb	r3, [r3, #3]
 8002846:	021b      	lsls	r3, r3, #8
 8002848:	4313      	orrs	r3, r2
 800284a:	ee07 3a90 	vmov	s15, r3
 800284e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002852:	edc7 7a00 	vstr	s15, [r7]
	distant_volt_curr_f = (distant_volt_curr_f-32765) / 13235 * 5 * 1000;
 8002856:	edd7 7a00 	vldr	s15, [r7]
 800285a:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800295c <CurrentDataReceive+0x2bc>
 800285e:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8002862:	eddf 6a3f 	vldr	s13, [pc, #252]	; 8002960 <CurrentDataReceive+0x2c0>
 8002866:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800286a:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 800286e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002872:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8002964 <CurrentDataReceive+0x2c4>
 8002876:	ee67 7a87 	vmul.f32	s15, s15, s14
 800287a:	edc7 7a00 	vstr	s15, [r7]


	head_low_lamp_curr = (uint16_t)head_low_lamp_curr_f;
 800287e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002882:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002886:	ee17 3a90 	vmov	r3, s15
 800288a:	b29a      	uxth	r2, r3
 800288c:	4b36      	ldr	r3, [pc, #216]	; (8002968 <CurrentDataReceive+0x2c8>)
 800288e:	801a      	strh	r2, [r3, #0]
	stop_lamp_curr = (uint16_t)stop_lamp_curr_f;
 8002890:	edd7 7a01 	vldr	s15, [r7, #4]
 8002894:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002898:	ee17 3a90 	vmov	r3, s15
 800289c:	b29a      	uxth	r2, r3
 800289e:	4b33      	ldr	r3, [pc, #204]	; (800296c <CurrentDataReceive+0x2cc>)
 80028a0:	801a      	strh	r2, [r3, #0]
	distant_volt = (uint16_t)distant_volt_curr_f;
 80028a2:	edd7 7a00 	vldr	s15, [r7]
 80028a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80028aa:	ee17 3a90 	vmov	r3, s15
 80028ae:	b29a      	uxth	r2, r3
 80028b0:	4b2f      	ldr	r3, [pc, #188]	; (8002970 <CurrentDataReceive+0x2d0>)
 80028b2:	801a      	strh	r2, [r3, #0]
	sun_volt = (uint16_t)sun_volt_curr_f;
 80028b4:	edd7 7a03 	vldr	s15, [r7, #12]
 80028b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80028bc:	ee17 3a90 	vmov	r3, s15
 80028c0:	b29a      	uxth	r2, r3
 80028c2:	4b2c      	ldr	r3, [pc, #176]	; (8002974 <CurrentDataReceive+0x2d4>)
 80028c4:	801a      	strh	r2, [r3, #0]

	if( headlamp_low_on == 1 ) {
 80028c6:	4b2c      	ldr	r3, [pc, #176]	; (8002978 <CurrentDataReceive+0x2d8>)
 80028c8:	781b      	ldrb	r3, [r3, #0]
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d10f      	bne.n	80028ee <CurrentDataReceive+0x24e>
		if( head_low_lamp_curr < 1000 ) {
 80028ce:	4b26      	ldr	r3, [pc, #152]	; (8002968 <CurrentDataReceive+0x2c8>)
 80028d0:	881b      	ldrh	r3, [r3, #0]
 80028d2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80028d6:	d206      	bcs.n	80028e6 <CurrentDataReceive+0x246>
			if( ++head_low_lamp_fail_cnt > 16 ) {
 80028d8:	4b28      	ldr	r3, [pc, #160]	; (800297c <CurrentDataReceive+0x2dc>)
 80028da:	781b      	ldrb	r3, [r3, #0]
 80028dc:	3301      	adds	r3, #1
 80028de:	b2da      	uxtb	r2, r3
 80028e0:	4b26      	ldr	r3, [pc, #152]	; (800297c <CurrentDataReceive+0x2dc>)
 80028e2:	701a      	strb	r2, [r3, #0]
 80028e4:	e00e      	b.n	8002904 <CurrentDataReceive+0x264>
//				head_low_lamp_fail = 1;
			}
		} else {
			head_low_lamp_fail = 0;
 80028e6:	4b26      	ldr	r3, [pc, #152]	; (8002980 <CurrentDataReceive+0x2e0>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	701a      	strb	r2, [r3, #0]
 80028ec:	e00a      	b.n	8002904 <CurrentDataReceive+0x264>
		}
	} else if( headlamp_low_on == 0 ) {
 80028ee:	4b22      	ldr	r3, [pc, #136]	; (8002978 <CurrentDataReceive+0x2d8>)
 80028f0:	781b      	ldrb	r3, [r3, #0]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d106      	bne.n	8002904 <CurrentDataReceive+0x264>
		head_low_lamp_fail = head_low_lamp_fail_cnt = 0;
 80028f6:	4b21      	ldr	r3, [pc, #132]	; (800297c <CurrentDataReceive+0x2dc>)
 80028f8:	2200      	movs	r2, #0
 80028fa:	701a      	strb	r2, [r3, #0]
 80028fc:	4b1f      	ldr	r3, [pc, #124]	; (800297c <CurrentDataReceive+0x2dc>)
 80028fe:	781a      	ldrb	r2, [r3, #0]
 8002900:	4b1f      	ldr	r3, [pc, #124]	; (8002980 <CurrentDataReceive+0x2e0>)
 8002902:	701a      	strb	r2, [r3, #0]
	}

	if( Lamp_Status.stop_lamp == 1 ) {
 8002904:	4b1f      	ldr	r3, [pc, #124]	; (8002984 <CurrentDataReceive+0x2e4>)
 8002906:	795b      	ldrb	r3, [r3, #5]
 8002908:	2b01      	cmp	r3, #1
 800290a:	d10f      	bne.n	800292c <CurrentDataReceive+0x28c>
		if( stop_lamp_curr < 1000 ) {
 800290c:	4b17      	ldr	r3, [pc, #92]	; (800296c <CurrentDataReceive+0x2cc>)
 800290e:	881b      	ldrh	r3, [r3, #0]
 8002910:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002914:	d206      	bcs.n	8002924 <CurrentDataReceive+0x284>
			if( ++stop_lamp_fail_cnt > 16 ) {
 8002916:	4b1c      	ldr	r3, [pc, #112]	; (8002988 <CurrentDataReceive+0x2e8>)
 8002918:	781b      	ldrb	r3, [r3, #0]
 800291a:	3301      	adds	r3, #1
 800291c:	b2da      	uxtb	r2, r3
 800291e:	4b1a      	ldr	r3, [pc, #104]	; (8002988 <CurrentDataReceive+0x2e8>)
 8002920:	701a      	strb	r2, [r3, #0]
		}
	} else if( Lamp_Status.stop_lamp == 0 ) {
		stop_lamp_fail = stop_lamp_fail_cnt = 0;
	}
#endif
}
 8002922:	e00e      	b.n	8002942 <CurrentDataReceive+0x2a2>
			stop_lamp_fail = 0;
 8002924:	4b19      	ldr	r3, [pc, #100]	; (800298c <CurrentDataReceive+0x2ec>)
 8002926:	2200      	movs	r2, #0
 8002928:	701a      	strb	r2, [r3, #0]
}
 800292a:	e00a      	b.n	8002942 <CurrentDataReceive+0x2a2>
	} else if( Lamp_Status.stop_lamp == 0 ) {
 800292c:	4b15      	ldr	r3, [pc, #84]	; (8002984 <CurrentDataReceive+0x2e4>)
 800292e:	795b      	ldrb	r3, [r3, #5]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d106      	bne.n	8002942 <CurrentDataReceive+0x2a2>
		stop_lamp_fail = stop_lamp_fail_cnt = 0;
 8002934:	4b14      	ldr	r3, [pc, #80]	; (8002988 <CurrentDataReceive+0x2e8>)
 8002936:	2200      	movs	r2, #0
 8002938:	701a      	strb	r2, [r3, #0]
 800293a:	4b13      	ldr	r3, [pc, #76]	; (8002988 <CurrentDataReceive+0x2e8>)
 800293c:	781a      	ldrb	r2, [r3, #0]
 800293e:	4b13      	ldr	r3, [pc, #76]	; (800298c <CurrentDataReceive+0x2ec>)
 8002940:	701a      	strb	r2, [r3, #0]
}
 8002942:	bf00      	nop
 8002944:	3710      	adds	r7, #16
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	2000044c 	.word	0x2000044c
 8002950:	48000400 	.word	0x48000400
 8002954:	20000444 	.word	0x20000444
 8002958:	200003e0 	.word	0x200003e0
 800295c:	46fffa00 	.word	0x46fffa00
 8002960:	464ecc00 	.word	0x464ecc00
 8002964:	447a0000 	.word	0x447a0000
 8002968:	20000282 	.word	0x20000282
 800296c:	20000356 	.word	0x20000356
 8002970:	200003c2 	.word	0x200003c2
 8002974:	2000032a 	.word	0x2000032a
 8002978:	200000cd 	.word	0x200000cd
 800297c:	2000004e 	.word	0x2000004e
 8002980:	20000040 	.word	0x20000040
 8002984:	20000344 	.word	0x20000344
 8002988:	20000190 	.word	0x20000190
 800298c:	200002ee 	.word	0x200002ee

08002990 <StopModeStart>:

void StopModeStart()
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b082      	sub	sp, #8
 8002994:	af00      	add	r7, sp, #0
	HAL_SuspendTick();
 8002996:	f000 fb5b 	bl	8003050 <HAL_SuspendTick>

	__HAL_RCC_PWR_CLK_ENABLE();
 800299a:	4b10      	ldr	r3, [pc, #64]	; (80029dc <StopModeStart+0x4c>)
 800299c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800299e:	4a0f      	ldr	r2, [pc, #60]	; (80029dc <StopModeStart+0x4c>)
 80029a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029a4:	6593      	str	r3, [r2, #88]	; 0x58
 80029a6:	4b0d      	ldr	r3, [pc, #52]	; (80029dc <StopModeStart+0x4c>)
 80029a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029ae:	607b      	str	r3, [r7, #4]
 80029b0:	687b      	ldr	r3, [r7, #4]
	   32768 / 16 = 2048Hz
	   1Hz = 0.00048828125 sec
	   10sec = 20,480Hz (0x5000)
	 */
//	HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0xF000, RTC_WAKEUPCLOCK_RTCCLK_DIV16);
	HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0xCC, RTC_WAKEUPCLOCK_RTCCLK_DIV16);
 80029b2:	2200      	movs	r2, #0
 80029b4:	21cc      	movs	r1, #204	; 0xcc
 80029b6:	480a      	ldr	r0, [pc, #40]	; (80029e0 <StopModeStart+0x50>)
 80029b8:	f002 ff46 	bl	8005848 <HAL_RTCEx_SetWakeUpTimer_IT>

	HAL_PWR_EnterSTOPMode(0, PWR_SLEEPENTRY_WFE);
 80029bc:	2102      	movs	r1, #2
 80029be:	2000      	movs	r0, #0
 80029c0:	f001 fd9a 	bl	80044f8 <HAL_PWR_EnterSTOPMode>

	HAL_ResumeTick();
 80029c4:	f000 fb54 	bl	8003070 <HAL_ResumeTick>

	HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 80029c8:	4805      	ldr	r0, [pc, #20]	; (80029e0 <StopModeStart+0x50>)
 80029ca:	f002 ffbb 	bl	8005944 <HAL_RTCEx_DeactivateWakeUpTimer>

	SystemClock_Config();
 80029ce:	f7ff fa59 	bl	8001e84 <SystemClock_Config>
}
 80029d2:	bf00      	nop
 80029d4:	3708      	adds	r7, #8
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	bf00      	nop
 80029dc:	40021000 	.word	0x40021000
 80029e0:	2000046c 	.word	0x2000046c

080029e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80029e8:	b672      	cpsid	i
}
 80029ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
//  SCB->AIRCR = SCB_AIRCR_VECTKEY_Msk | 0x04;
  NVIC_SystemReset();
 80029ec:	f7ff fa02 	bl	8001df4 <__NVIC_SystemReset>

080029f0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b082      	sub	sp, #8
 80029f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029f6:	4b0f      	ldr	r3, [pc, #60]	; (8002a34 <HAL_MspInit+0x44>)
 80029f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80029fa:	4a0e      	ldr	r2, [pc, #56]	; (8002a34 <HAL_MspInit+0x44>)
 80029fc:	f043 0301 	orr.w	r3, r3, #1
 8002a00:	6613      	str	r3, [r2, #96]	; 0x60
 8002a02:	4b0c      	ldr	r3, [pc, #48]	; (8002a34 <HAL_MspInit+0x44>)
 8002a04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a06:	f003 0301 	and.w	r3, r3, #1
 8002a0a:	607b      	str	r3, [r7, #4]
 8002a0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a0e:	4b09      	ldr	r3, [pc, #36]	; (8002a34 <HAL_MspInit+0x44>)
 8002a10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a12:	4a08      	ldr	r2, [pc, #32]	; (8002a34 <HAL_MspInit+0x44>)
 8002a14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a18:	6593      	str	r3, [r2, #88]	; 0x58
 8002a1a:	4b06      	ldr	r3, [pc, #24]	; (8002a34 <HAL_MspInit+0x44>)
 8002a1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a22:	603b      	str	r3, [r7, #0]
 8002a24:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002a26:	f001 fe79 	bl	800471c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a2a:	bf00      	nop
 8002a2c:	3708      	adds	r7, #8
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	40021000 	.word	0x40021000

08002a38 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b08c      	sub	sp, #48	; 0x30
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a40:	f107 031c 	add.w	r3, r7, #28
 8002a44:	2200      	movs	r2, #0
 8002a46:	601a      	str	r2, [r3, #0]
 8002a48:	605a      	str	r2, [r3, #4]
 8002a4a:	609a      	str	r2, [r3, #8]
 8002a4c:	60da      	str	r2, [r3, #12]
 8002a4e:	611a      	str	r2, [r3, #16]
  if(hfdcan->Instance==FDCAN1)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a3f      	ldr	r2, [pc, #252]	; (8002b54 <HAL_FDCAN_MspInit+0x11c>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d139      	bne.n	8002ace <HAL_FDCAN_MspInit+0x96>
  {
  /* USER CODE BEGIN FDCAN1_MspInit 0 */

  /* USER CODE END FDCAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8002a5a:	4b3f      	ldr	r3, [pc, #252]	; (8002b58 <HAL_FDCAN_MspInit+0x120>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	3301      	adds	r3, #1
 8002a60:	4a3d      	ldr	r2, [pc, #244]	; (8002b58 <HAL_FDCAN_MspInit+0x120>)
 8002a62:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8002a64:	4b3c      	ldr	r3, [pc, #240]	; (8002b58 <HAL_FDCAN_MspInit+0x120>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	2b01      	cmp	r3, #1
 8002a6a:	d10b      	bne.n	8002a84 <HAL_FDCAN_MspInit+0x4c>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8002a6c:	4b3b      	ldr	r3, [pc, #236]	; (8002b5c <HAL_FDCAN_MspInit+0x124>)
 8002a6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a70:	4a3a      	ldr	r2, [pc, #232]	; (8002b5c <HAL_FDCAN_MspInit+0x124>)
 8002a72:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002a76:	6593      	str	r3, [r2, #88]	; 0x58
 8002a78:	4b38      	ldr	r3, [pc, #224]	; (8002b5c <HAL_FDCAN_MspInit+0x124>)
 8002a7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a80:	61bb      	str	r3, [r7, #24]
 8002a82:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a84:	4b35      	ldr	r3, [pc, #212]	; (8002b5c <HAL_FDCAN_MspInit+0x124>)
 8002a86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a88:	4a34      	ldr	r2, [pc, #208]	; (8002b5c <HAL_FDCAN_MspInit+0x124>)
 8002a8a:	f043 0308 	orr.w	r3, r3, #8
 8002a8e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a90:	4b32      	ldr	r3, [pc, #200]	; (8002b5c <HAL_FDCAN_MspInit+0x124>)
 8002a92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a94:	f003 0308 	and.w	r3, r3, #8
 8002a98:	617b      	str	r3, [r7, #20]
 8002a9a:	697b      	ldr	r3, [r7, #20]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002a9c:	2303      	movs	r3, #3
 8002a9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aa0:	2302      	movs	r3, #2
 8002aa2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8002aac:	2309      	movs	r3, #9
 8002aae:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ab0:	f107 031c 	add.w	r3, r7, #28
 8002ab4:	4619      	mov	r1, r3
 8002ab6:	482a      	ldr	r0, [pc, #168]	; (8002b60 <HAL_FDCAN_MspInit+0x128>)
 8002ab8:	f001 fb6c 	bl	8004194 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8002abc:	2200      	movs	r2, #0
 8002abe:	2100      	movs	r1, #0
 8002ac0:	2015      	movs	r0, #21
 8002ac2:	f000 fbc0 	bl	8003246 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8002ac6:	2015      	movs	r0, #21
 8002ac8:	f000 fbd7 	bl	800327a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }

}
 8002acc:	e03d      	b.n	8002b4a <HAL_FDCAN_MspInit+0x112>
  else if(hfdcan->Instance==FDCAN2)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a24      	ldr	r2, [pc, #144]	; (8002b64 <HAL_FDCAN_MspInit+0x12c>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d138      	bne.n	8002b4a <HAL_FDCAN_MspInit+0x112>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8002ad8:	4b1f      	ldr	r3, [pc, #124]	; (8002b58 <HAL_FDCAN_MspInit+0x120>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	3301      	adds	r3, #1
 8002ade:	4a1e      	ldr	r2, [pc, #120]	; (8002b58 <HAL_FDCAN_MspInit+0x120>)
 8002ae0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8002ae2:	4b1d      	ldr	r3, [pc, #116]	; (8002b58 <HAL_FDCAN_MspInit+0x120>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	2b01      	cmp	r3, #1
 8002ae8:	d10b      	bne.n	8002b02 <HAL_FDCAN_MspInit+0xca>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8002aea:	4b1c      	ldr	r3, [pc, #112]	; (8002b5c <HAL_FDCAN_MspInit+0x124>)
 8002aec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002aee:	4a1b      	ldr	r2, [pc, #108]	; (8002b5c <HAL_FDCAN_MspInit+0x124>)
 8002af0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002af4:	6593      	str	r3, [r2, #88]	; 0x58
 8002af6:	4b19      	ldr	r3, [pc, #100]	; (8002b5c <HAL_FDCAN_MspInit+0x124>)
 8002af8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002afa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002afe:	613b      	str	r3, [r7, #16]
 8002b00:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b02:	4b16      	ldr	r3, [pc, #88]	; (8002b5c <HAL_FDCAN_MspInit+0x124>)
 8002b04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b06:	4a15      	ldr	r2, [pc, #84]	; (8002b5c <HAL_FDCAN_MspInit+0x124>)
 8002b08:	f043 0302 	orr.w	r3, r3, #2
 8002b0c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b0e:	4b13      	ldr	r3, [pc, #76]	; (8002b5c <HAL_FDCAN_MspInit+0x124>)
 8002b10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b12:	f003 0302 	and.w	r3, r3, #2
 8002b16:	60fb      	str	r3, [r7, #12]
 8002b18:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002b1a:	2360      	movs	r3, #96	; 0x60
 8002b1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b1e:	2302      	movs	r3, #2
 8002b20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b22:	2300      	movs	r3, #0
 8002b24:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b26:	2300      	movs	r3, #0
 8002b28:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8002b2a:	2309      	movs	r3, #9
 8002b2c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b2e:	f107 031c 	add.w	r3, r7, #28
 8002b32:	4619      	mov	r1, r3
 8002b34:	480c      	ldr	r0, [pc, #48]	; (8002b68 <HAL_FDCAN_MspInit+0x130>)
 8002b36:	f001 fb2d 	bl	8004194 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 0, 0);
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	2100      	movs	r1, #0
 8002b3e:	2056      	movs	r0, #86	; 0x56
 8002b40:	f000 fb81 	bl	8003246 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 8002b44:	2056      	movs	r0, #86	; 0x56
 8002b46:	f000 fb98 	bl	800327a <HAL_NVIC_EnableIRQ>
}
 8002b4a:	bf00      	nop
 8002b4c:	3730      	adds	r7, #48	; 0x30
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	40006400 	.word	0x40006400
 8002b58:	2000003c 	.word	0x2000003c
 8002b5c:	40021000 	.word	0x40021000
 8002b60:	48000c00 	.word	0x48000c00
 8002b64:	40006800 	.word	0x40006800
 8002b68:	48000400 	.word	0x48000400

08002b6c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b082      	sub	sp, #8
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a0b      	ldr	r2, [pc, #44]	; (8002ba8 <HAL_RTC_MspInit+0x3c>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d10f      	bne.n	8002b9e <HAL_RTC_MspInit+0x32>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002b7e:	4b0b      	ldr	r3, [pc, #44]	; (8002bac <HAL_RTC_MspInit+0x40>)
 8002b80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b84:	4a09      	ldr	r2, [pc, #36]	; (8002bac <HAL_RTC_MspInit+0x40>)
 8002b86:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002b8a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 8002b8e:	2200      	movs	r2, #0
 8002b90:	2100      	movs	r1, #0
 8002b92:	2003      	movs	r0, #3
 8002b94:	f000 fb57 	bl	8003246 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8002b98:	2003      	movs	r0, #3
 8002b9a:	f000 fb6e 	bl	800327a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002b9e:	bf00      	nop
 8002ba0:	3708      	adds	r7, #8
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	40002800 	.word	0x40002800
 8002bac:	40021000 	.word	0x40021000

08002bb0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b08a      	sub	sp, #40	; 0x28
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bb8:	f107 0314 	add.w	r3, r7, #20
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	601a      	str	r2, [r3, #0]
 8002bc0:	605a      	str	r2, [r3, #4]
 8002bc2:	609a      	str	r2, [r3, #8]
 8002bc4:	60da      	str	r2, [r3, #12]
 8002bc6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a1b      	ldr	r2, [pc, #108]	; (8002c3c <HAL_SPI_MspInit+0x8c>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d130      	bne.n	8002c34 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002bd2:	4b1b      	ldr	r3, [pc, #108]	; (8002c40 <HAL_SPI_MspInit+0x90>)
 8002bd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bd6:	4a1a      	ldr	r2, [pc, #104]	; (8002c40 <HAL_SPI_MspInit+0x90>)
 8002bd8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bdc:	6593      	str	r3, [r2, #88]	; 0x58
 8002bde:	4b18      	ldr	r3, [pc, #96]	; (8002c40 <HAL_SPI_MspInit+0x90>)
 8002be0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002be2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002be6:	613b      	str	r3, [r7, #16]
 8002be8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bea:	4b15      	ldr	r3, [pc, #84]	; (8002c40 <HAL_SPI_MspInit+0x90>)
 8002bec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bee:	4a14      	ldr	r2, [pc, #80]	; (8002c40 <HAL_SPI_MspInit+0x90>)
 8002bf0:	f043 0302 	orr.w	r3, r3, #2
 8002bf4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002bf6:	4b12      	ldr	r3, [pc, #72]	; (8002c40 <HAL_SPI_MspInit+0x90>)
 8002bf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bfa:	f003 0302 	and.w	r3, r3, #2
 8002bfe:	60fb      	str	r3, [r7, #12]
 8002c00:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002c02:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002c06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c08:	2302      	movs	r3, #2
 8002c0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c10:	2300      	movs	r3, #0
 8002c12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002c14:	2305      	movs	r3, #5
 8002c16:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c18:	f107 0314 	add.w	r3, r7, #20
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	4809      	ldr	r0, [pc, #36]	; (8002c44 <HAL_SPI_MspInit+0x94>)
 8002c20:	f001 fab8 	bl	8004194 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8002c24:	2200      	movs	r2, #0
 8002c26:	2100      	movs	r1, #0
 8002c28:	2024      	movs	r0, #36	; 0x24
 8002c2a:	f000 fb0c 	bl	8003246 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8002c2e:	2024      	movs	r0, #36	; 0x24
 8002c30:	f000 fb23 	bl	800327a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002c34:	bf00      	nop
 8002c36:	3728      	adds	r7, #40	; 0x28
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bd80      	pop	{r7, pc}
 8002c3c:	40003800 	.word	0x40003800
 8002c40:	40021000 	.word	0x40021000
 8002c44:	48000400 	.word	0x48000400

08002c48 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b085      	sub	sp, #20
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a13      	ldr	r2, [pc, #76]	; (8002ca4 <HAL_TIM_PWM_MspInit+0x5c>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d10c      	bne.n	8002c74 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002c5a:	4b13      	ldr	r3, [pc, #76]	; (8002ca8 <HAL_TIM_PWM_MspInit+0x60>)
 8002c5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c5e:	4a12      	ldr	r2, [pc, #72]	; (8002ca8 <HAL_TIM_PWM_MspInit+0x60>)
 8002c60:	f043 0302 	orr.w	r3, r3, #2
 8002c64:	6593      	str	r3, [r2, #88]	; 0x58
 8002c66:	4b10      	ldr	r3, [pc, #64]	; (8002ca8 <HAL_TIM_PWM_MspInit+0x60>)
 8002c68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c6a:	f003 0302 	and.w	r3, r3, #2
 8002c6e:	60fb      	str	r3, [r7, #12]
 8002c70:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002c72:	e010      	b.n	8002c96 <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM4)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a0c      	ldr	r2, [pc, #48]	; (8002cac <HAL_TIM_PWM_MspInit+0x64>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d10b      	bne.n	8002c96 <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002c7e:	4b0a      	ldr	r3, [pc, #40]	; (8002ca8 <HAL_TIM_PWM_MspInit+0x60>)
 8002c80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c82:	4a09      	ldr	r2, [pc, #36]	; (8002ca8 <HAL_TIM_PWM_MspInit+0x60>)
 8002c84:	f043 0304 	orr.w	r3, r3, #4
 8002c88:	6593      	str	r3, [r2, #88]	; 0x58
 8002c8a:	4b07      	ldr	r3, [pc, #28]	; (8002ca8 <HAL_TIM_PWM_MspInit+0x60>)
 8002c8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c8e:	f003 0304 	and.w	r3, r3, #4
 8002c92:	60bb      	str	r3, [r7, #8]
 8002c94:	68bb      	ldr	r3, [r7, #8]
}
 8002c96:	bf00      	nop
 8002c98:	3714      	adds	r7, #20
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca0:	4770      	bx	lr
 8002ca2:	bf00      	nop
 8002ca4:	40000400 	.word	0x40000400
 8002ca8:	40021000 	.word	0x40021000
 8002cac:	40000800 	.word	0x40000800

08002cb0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b084      	sub	sp, #16
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a0d      	ldr	r2, [pc, #52]	; (8002cf4 <HAL_TIM_Base_MspInit+0x44>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d113      	bne.n	8002cea <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002cc2:	4b0d      	ldr	r3, [pc, #52]	; (8002cf8 <HAL_TIM_Base_MspInit+0x48>)
 8002cc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cc6:	4a0c      	ldr	r2, [pc, #48]	; (8002cf8 <HAL_TIM_Base_MspInit+0x48>)
 8002cc8:	f043 0310 	orr.w	r3, r3, #16
 8002ccc:	6593      	str	r3, [r2, #88]	; 0x58
 8002cce:	4b0a      	ldr	r3, [pc, #40]	; (8002cf8 <HAL_TIM_Base_MspInit+0x48>)
 8002cd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cd2:	f003 0310 	and.w	r3, r3, #16
 8002cd6:	60fb      	str	r3, [r7, #12]
 8002cd8:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8002cda:	2200      	movs	r2, #0
 8002cdc:	2101      	movs	r1, #1
 8002cde:	2036      	movs	r0, #54	; 0x36
 8002ce0:	f000 fab1 	bl	8003246 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002ce4:	2036      	movs	r0, #54	; 0x36
 8002ce6:	f000 fac8 	bl	800327a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8002cea:	bf00      	nop
 8002cec:	3710      	adds	r7, #16
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}
 8002cf2:	bf00      	nop
 8002cf4:	40001000 	.word	0x40001000
 8002cf8:	40021000 	.word	0x40021000

08002cfc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b08a      	sub	sp, #40	; 0x28
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d04:	f107 0314 	add.w	r3, r7, #20
 8002d08:	2200      	movs	r2, #0
 8002d0a:	601a      	str	r2, [r3, #0]
 8002d0c:	605a      	str	r2, [r3, #4]
 8002d0e:	609a      	str	r2, [r3, #8]
 8002d10:	60da      	str	r2, [r3, #12]
 8002d12:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a22      	ldr	r2, [pc, #136]	; (8002da4 <HAL_TIM_MspPostInit+0xa8>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d11c      	bne.n	8002d58 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d1e:	4b22      	ldr	r3, [pc, #136]	; (8002da8 <HAL_TIM_MspPostInit+0xac>)
 8002d20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d22:	4a21      	ldr	r2, [pc, #132]	; (8002da8 <HAL_TIM_MspPostInit+0xac>)
 8002d24:	f043 0304 	orr.w	r3, r3, #4
 8002d28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002d2a:	4b1f      	ldr	r3, [pc, #124]	; (8002da8 <HAL_TIM_MspPostInit+0xac>)
 8002d2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d2e:	f003 0304 	and.w	r3, r3, #4
 8002d32:	613b      	str	r3, [r7, #16]
 8002d34:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002d36:	23c0      	movs	r3, #192	; 0xc0
 8002d38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d3a:	2302      	movs	r3, #2
 8002d3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d42:	2300      	movs	r3, #0
 8002d44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002d46:	2302      	movs	r3, #2
 8002d48:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d4a:	f107 0314 	add.w	r3, r7, #20
 8002d4e:	4619      	mov	r1, r3
 8002d50:	4816      	ldr	r0, [pc, #88]	; (8002dac <HAL_TIM_MspPostInit+0xb0>)
 8002d52:	f001 fa1f 	bl	8004194 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002d56:	e021      	b.n	8002d9c <HAL_TIM_MspPostInit+0xa0>
  else if(htim->Instance==TIM4)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a14      	ldr	r2, [pc, #80]	; (8002db0 <HAL_TIM_MspPostInit+0xb4>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d11c      	bne.n	8002d9c <HAL_TIM_MspPostInit+0xa0>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002d62:	4b11      	ldr	r3, [pc, #68]	; (8002da8 <HAL_TIM_MspPostInit+0xac>)
 8002d64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d66:	4a10      	ldr	r2, [pc, #64]	; (8002da8 <HAL_TIM_MspPostInit+0xac>)
 8002d68:	f043 0308 	orr.w	r3, r3, #8
 8002d6c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002d6e:	4b0e      	ldr	r3, [pc, #56]	; (8002da8 <HAL_TIM_MspPostInit+0xac>)
 8002d70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d72:	f003 0308 	and.w	r3, r3, #8
 8002d76:	60fb      	str	r3, [r7, #12]
 8002d78:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002d7a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002d7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d80:	2302      	movs	r3, #2
 8002d82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d84:	2300      	movs	r3, #0
 8002d86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002d8c:	2302      	movs	r3, #2
 8002d8e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d90:	f107 0314 	add.w	r3, r7, #20
 8002d94:	4619      	mov	r1, r3
 8002d96:	4807      	ldr	r0, [pc, #28]	; (8002db4 <HAL_TIM_MspPostInit+0xb8>)
 8002d98:	f001 f9fc 	bl	8004194 <HAL_GPIO_Init>
}
 8002d9c:	bf00      	nop
 8002d9e:	3728      	adds	r7, #40	; 0x28
 8002da0:	46bd      	mov	sp, r7
 8002da2:	bd80      	pop	{r7, pc}
 8002da4:	40000400 	.word	0x40000400
 8002da8:	40021000 	.word	0x40021000
 8002dac:	48000800 	.word	0x48000800
 8002db0:	40000800 	.word	0x40000800
 8002db4:	48000c00 	.word	0x48000c00

08002db8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b08a      	sub	sp, #40	; 0x28
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dc0:	f107 0314 	add.w	r3, r7, #20
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	601a      	str	r2, [r3, #0]
 8002dc8:	605a      	str	r2, [r3, #4]
 8002dca:	609a      	str	r2, [r3, #8]
 8002dcc:	60da      	str	r2, [r3, #12]
 8002dce:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a18      	ldr	r2, [pc, #96]	; (8002e38 <HAL_UART_MspInit+0x80>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d129      	bne.n	8002e2e <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002dda:	4b18      	ldr	r3, [pc, #96]	; (8002e3c <HAL_UART_MspInit+0x84>)
 8002ddc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002dde:	4a17      	ldr	r2, [pc, #92]	; (8002e3c <HAL_UART_MspInit+0x84>)
 8002de0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002de4:	6613      	str	r3, [r2, #96]	; 0x60
 8002de6:	4b15      	ldr	r3, [pc, #84]	; (8002e3c <HAL_UART_MspInit+0x84>)
 8002de8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002dea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002dee:	613b      	str	r3, [r7, #16]
 8002df0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002df2:	4b12      	ldr	r3, [pc, #72]	; (8002e3c <HAL_UART_MspInit+0x84>)
 8002df4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002df6:	4a11      	ldr	r2, [pc, #68]	; (8002e3c <HAL_UART_MspInit+0x84>)
 8002df8:	f043 0301 	orr.w	r3, r3, #1
 8002dfc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002dfe:	4b0f      	ldr	r3, [pc, #60]	; (8002e3c <HAL_UART_MspInit+0x84>)
 8002e00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e02:	f003 0301 	and.w	r3, r3, #1
 8002e06:	60fb      	str	r3, [r7, #12]
 8002e08:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002e0a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002e0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e10:	2302      	movs	r3, #2
 8002e12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e14:	2300      	movs	r3, #0
 8002e16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e18:	2300      	movs	r3, #0
 8002e1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002e1c:	2307      	movs	r3, #7
 8002e1e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e20:	f107 0314 	add.w	r3, r7, #20
 8002e24:	4619      	mov	r1, r3
 8002e26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e2a:	f001 f9b3 	bl	8004194 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002e2e:	bf00      	nop
 8002e30:	3728      	adds	r7, #40	; 0x28
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	bf00      	nop
 8002e38:	40013800 	.word	0x40013800
 8002e3c:	40021000 	.word	0x40021000

08002e40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e40:	b480      	push	{r7}
 8002e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002e44:	e7fe      	b.n	8002e44 <NMI_Handler+0x4>

08002e46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e46:	b480      	push	{r7}
 8002e48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e4a:	e7fe      	b.n	8002e4a <HardFault_Handler+0x4>

08002e4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e50:	e7fe      	b.n	8002e50 <MemManage_Handler+0x4>

08002e52 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e52:	b480      	push	{r7}
 8002e54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e56:	e7fe      	b.n	8002e56 <BusFault_Handler+0x4>

08002e58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e5c:	e7fe      	b.n	8002e5c <UsageFault_Handler+0x4>

08002e5e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e5e:	b480      	push	{r7}
 8002e60:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e62:	bf00      	nop
 8002e64:	46bd      	mov	sp, r7
 8002e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6a:	4770      	bx	lr

08002e6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e70:	bf00      	nop
 8002e72:	46bd      	mov	sp, r7
 8002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e78:	4770      	bx	lr

08002e7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e7a:	b480      	push	{r7}
 8002e7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e7e:	bf00      	nop
 8002e80:	46bd      	mov	sp, r7
 8002e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e86:	4770      	bx	lr

08002e88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e8c:	f000 f8c2 	bl	8003014 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e90:	bf00      	nop
 8002e92:	bd80      	pop	{r7, pc}

08002e94 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 20.
  */
void RTC_WKUP_IRQHandler(void)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8002e98:	4802      	ldr	r0, [pc, #8]	; (8002ea4 <RTC_WKUP_IRQHandler+0x10>)
 8002e9a:	f002 fda9 	bl	80059f0 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8002e9e:	bf00      	nop
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	2000046c 	.word	0x2000046c

08002ea8 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8002eac:	4802      	ldr	r0, [pc, #8]	; (8002eb8 <FDCAN1_IT0_IRQHandler+0x10>)
 8002eae:	f000 fee7 	bl	8003c80 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8002eb2:	bf00      	nop
 8002eb4:	bd80      	pop	{r7, pc}
 8002eb6:	bf00      	nop
 8002eb8:	20000288 	.word	0x20000288

08002ebc <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002ec0:	4802      	ldr	r0, [pc, #8]	; (8002ecc <SPI2_IRQHandler+0x10>)
 8002ec2:	f003 f87d 	bl	8005fc0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8002ec6:	bf00      	nop
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	bf00      	nop
 8002ecc:	200003e0 	.word	0x200003e0

08002ed0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002ed4:	4802      	ldr	r0, [pc, #8]	; (8002ee0 <TIM6_DAC_IRQHandler+0x10>)
 8002ed6:	f003 fdc9 	bl	8006a6c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002eda:	bf00      	nop
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	20000494 	.word	0x20000494

08002ee4 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8002ee8:	4802      	ldr	r0, [pc, #8]	; (8002ef4 <FDCAN2_IT0_IRQHandler+0x10>)
 8002eea:	f000 fec9 	bl	8003c80 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 8002eee:	bf00      	nop
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	bf00      	nop
 8002ef4:	2000035c 	.word	0x2000035c

08002ef8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002efc:	4b06      	ldr	r3, [pc, #24]	; (8002f18 <SystemInit+0x20>)
 8002efe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f02:	4a05      	ldr	r2, [pc, #20]	; (8002f18 <SystemInit+0x20>)
 8002f04:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002f08:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f0c:	bf00      	nop
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f14:	4770      	bx	lr
 8002f16:	bf00      	nop
 8002f18:	e000ed00 	.word	0xe000ed00

08002f1c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002f1c:	480d      	ldr	r0, [pc, #52]	; (8002f54 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002f1e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002f20:	480d      	ldr	r0, [pc, #52]	; (8002f58 <LoopForever+0x6>)
  ldr r1, =_edata
 8002f22:	490e      	ldr	r1, [pc, #56]	; (8002f5c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002f24:	4a0e      	ldr	r2, [pc, #56]	; (8002f60 <LoopForever+0xe>)
  movs r3, #0
 8002f26:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002f28:	e002      	b.n	8002f30 <LoopCopyDataInit>

08002f2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f2e:	3304      	adds	r3, #4

08002f30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f34:	d3f9      	bcc.n	8002f2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f36:	4a0b      	ldr	r2, [pc, #44]	; (8002f64 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002f38:	4c0b      	ldr	r4, [pc, #44]	; (8002f68 <LoopForever+0x16>)
  movs r3, #0
 8002f3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f3c:	e001      	b.n	8002f42 <LoopFillZerobss>

08002f3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f40:	3204      	adds	r2, #4

08002f42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f44:	d3fb      	bcc.n	8002f3e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002f46:	f7ff ffd7 	bl	8002ef8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002f4a:	f005 fb3b 	bl	80085c4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002f4e:	f7fe ff67 	bl	8001e20 <main>

08002f52 <LoopForever>:

LoopForever:
    b LoopForever
 8002f52:	e7fe      	b.n	8002f52 <LoopForever>
  ldr   r0, =_estack
 8002f54:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002f58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f5c:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8002f60:	08008694 	.word	0x08008694
  ldr r2, =_sbss
 8002f64:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8002f68:	20000504 	.word	0x20000504

08002f6c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002f6c:	e7fe      	b.n	8002f6c <ADC1_2_IRQHandler>

08002f6e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f6e:	b580      	push	{r7, lr}
 8002f70:	b082      	sub	sp, #8
 8002f72:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002f74:	2300      	movs	r3, #0
 8002f76:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f78:	2003      	movs	r0, #3
 8002f7a:	f000 f959 	bl	8003230 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002f7e:	2000      	movs	r0, #0
 8002f80:	f000 f80e 	bl	8002fa0 <HAL_InitTick>
 8002f84:	4603      	mov	r3, r0
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d002      	beq.n	8002f90 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	71fb      	strb	r3, [r7, #7]
 8002f8e:	e001      	b.n	8002f94 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002f90:	f7ff fd2e 	bl	80029f0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002f94:	79fb      	ldrb	r3, [r7, #7]

}
 8002f96:	4618      	mov	r0, r3
 8002f98:	3708      	adds	r7, #8
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
	...

08002fa0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b084      	sub	sp, #16
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002fac:	4b16      	ldr	r3, [pc, #88]	; (8003008 <HAL_InitTick+0x68>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d022      	beq.n	8002ffa <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002fb4:	4b15      	ldr	r3, [pc, #84]	; (800300c <HAL_InitTick+0x6c>)
 8002fb6:	681a      	ldr	r2, [r3, #0]
 8002fb8:	4b13      	ldr	r3, [pc, #76]	; (8003008 <HAL_InitTick+0x68>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002fc0:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f000 f964 	bl	8003296 <HAL_SYSTICK_Config>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d10f      	bne.n	8002ff4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2b0f      	cmp	r3, #15
 8002fd8:	d809      	bhi.n	8002fee <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002fda:	2200      	movs	r2, #0
 8002fdc:	6879      	ldr	r1, [r7, #4]
 8002fde:	f04f 30ff 	mov.w	r0, #4294967295
 8002fe2:	f000 f930 	bl	8003246 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002fe6:	4a0a      	ldr	r2, [pc, #40]	; (8003010 <HAL_InitTick+0x70>)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6013      	str	r3, [r2, #0]
 8002fec:	e007      	b.n	8002ffe <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	73fb      	strb	r3, [r7, #15]
 8002ff2:	e004      	b.n	8002ffe <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	73fb      	strb	r3, [r7, #15]
 8002ff8:	e001      	b.n	8002ffe <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002ffe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003000:	4618      	mov	r0, r3
 8003002:	3710      	adds	r7, #16
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}
 8003008:	20000018 	.word	0x20000018
 800300c:	20000010 	.word	0x20000010
 8003010:	20000014 	.word	0x20000014

08003014 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003014:	b480      	push	{r7}
 8003016:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003018:	4b05      	ldr	r3, [pc, #20]	; (8003030 <HAL_IncTick+0x1c>)
 800301a:	681a      	ldr	r2, [r3, #0]
 800301c:	4b05      	ldr	r3, [pc, #20]	; (8003034 <HAL_IncTick+0x20>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4413      	add	r3, r2
 8003022:	4a03      	ldr	r2, [pc, #12]	; (8003030 <HAL_IncTick+0x1c>)
 8003024:	6013      	str	r3, [r2, #0]
}
 8003026:	bf00      	nop
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr
 8003030:	20000500 	.word	0x20000500
 8003034:	20000018 	.word	0x20000018

08003038 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003038:	b480      	push	{r7}
 800303a:	af00      	add	r7, sp, #0
  return uwTick;
 800303c:	4b03      	ldr	r3, [pc, #12]	; (800304c <HAL_GetTick+0x14>)
 800303e:	681b      	ldr	r3, [r3, #0]
}
 8003040:	4618      	mov	r0, r3
 8003042:	46bd      	mov	sp, r7
 8003044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003048:	4770      	bx	lr
 800304a:	bf00      	nop
 800304c:	20000500 	.word	0x20000500

08003050 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8003050:	b480      	push	{r7}
 8003052:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8003054:	4b05      	ldr	r3, [pc, #20]	; (800306c <HAL_SuspendTick+0x1c>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a04      	ldr	r2, [pc, #16]	; (800306c <HAL_SuspendTick+0x1c>)
 800305a:	f023 0302 	bic.w	r3, r3, #2
 800305e:	6013      	str	r3, [r2, #0]
}
 8003060:	bf00      	nop
 8003062:	46bd      	mov	sp, r7
 8003064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003068:	4770      	bx	lr
 800306a:	bf00      	nop
 800306c:	e000e010 	.word	0xe000e010

08003070 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8003070:	b480      	push	{r7}
 8003072:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8003074:	4b05      	ldr	r3, [pc, #20]	; (800308c <HAL_ResumeTick+0x1c>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a04      	ldr	r2, [pc, #16]	; (800308c <HAL_ResumeTick+0x1c>)
 800307a:	f043 0302 	orr.w	r3, r3, #2
 800307e:	6013      	str	r3, [r2, #0]
}
 8003080:	bf00      	nop
 8003082:	46bd      	mov	sp, r7
 8003084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003088:	4770      	bx	lr
 800308a:	bf00      	nop
 800308c:	e000e010 	.word	0xe000e010

08003090 <__NVIC_SetPriorityGrouping>:
{
 8003090:	b480      	push	{r7}
 8003092:	b085      	sub	sp, #20
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	f003 0307 	and.w	r3, r3, #7
 800309e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030a0:	4b0c      	ldr	r3, [pc, #48]	; (80030d4 <__NVIC_SetPriorityGrouping+0x44>)
 80030a2:	68db      	ldr	r3, [r3, #12]
 80030a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030a6:	68ba      	ldr	r2, [r7, #8]
 80030a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80030ac:	4013      	ands	r3, r2
 80030ae:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80030b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80030bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80030c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030c2:	4a04      	ldr	r2, [pc, #16]	; (80030d4 <__NVIC_SetPriorityGrouping+0x44>)
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	60d3      	str	r3, [r2, #12]
}
 80030c8:	bf00      	nop
 80030ca:	3714      	adds	r7, #20
 80030cc:	46bd      	mov	sp, r7
 80030ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d2:	4770      	bx	lr
 80030d4:	e000ed00 	.word	0xe000ed00

080030d8 <__NVIC_GetPriorityGrouping>:
{
 80030d8:	b480      	push	{r7}
 80030da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030dc:	4b04      	ldr	r3, [pc, #16]	; (80030f0 <__NVIC_GetPriorityGrouping+0x18>)
 80030de:	68db      	ldr	r3, [r3, #12]
 80030e0:	0a1b      	lsrs	r3, r3, #8
 80030e2:	f003 0307 	and.w	r3, r3, #7
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	46bd      	mov	sp, r7
 80030ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ee:	4770      	bx	lr
 80030f0:	e000ed00 	.word	0xe000ed00

080030f4 <__NVIC_EnableIRQ>:
{
 80030f4:	b480      	push	{r7}
 80030f6:	b083      	sub	sp, #12
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	4603      	mov	r3, r0
 80030fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003102:	2b00      	cmp	r3, #0
 8003104:	db0b      	blt.n	800311e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003106:	79fb      	ldrb	r3, [r7, #7]
 8003108:	f003 021f 	and.w	r2, r3, #31
 800310c:	4907      	ldr	r1, [pc, #28]	; (800312c <__NVIC_EnableIRQ+0x38>)
 800310e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003112:	095b      	lsrs	r3, r3, #5
 8003114:	2001      	movs	r0, #1
 8003116:	fa00 f202 	lsl.w	r2, r0, r2
 800311a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800311e:	bf00      	nop
 8003120:	370c      	adds	r7, #12
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr
 800312a:	bf00      	nop
 800312c:	e000e100 	.word	0xe000e100

08003130 <__NVIC_SetPriority>:
{
 8003130:	b480      	push	{r7}
 8003132:	b083      	sub	sp, #12
 8003134:	af00      	add	r7, sp, #0
 8003136:	4603      	mov	r3, r0
 8003138:	6039      	str	r1, [r7, #0]
 800313a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800313c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003140:	2b00      	cmp	r3, #0
 8003142:	db0a      	blt.n	800315a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	b2da      	uxtb	r2, r3
 8003148:	490c      	ldr	r1, [pc, #48]	; (800317c <__NVIC_SetPriority+0x4c>)
 800314a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800314e:	0112      	lsls	r2, r2, #4
 8003150:	b2d2      	uxtb	r2, r2
 8003152:	440b      	add	r3, r1
 8003154:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003158:	e00a      	b.n	8003170 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	b2da      	uxtb	r2, r3
 800315e:	4908      	ldr	r1, [pc, #32]	; (8003180 <__NVIC_SetPriority+0x50>)
 8003160:	79fb      	ldrb	r3, [r7, #7]
 8003162:	f003 030f 	and.w	r3, r3, #15
 8003166:	3b04      	subs	r3, #4
 8003168:	0112      	lsls	r2, r2, #4
 800316a:	b2d2      	uxtb	r2, r2
 800316c:	440b      	add	r3, r1
 800316e:	761a      	strb	r2, [r3, #24]
}
 8003170:	bf00      	nop
 8003172:	370c      	adds	r7, #12
 8003174:	46bd      	mov	sp, r7
 8003176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317a:	4770      	bx	lr
 800317c:	e000e100 	.word	0xe000e100
 8003180:	e000ed00 	.word	0xe000ed00

08003184 <NVIC_EncodePriority>:
{
 8003184:	b480      	push	{r7}
 8003186:	b089      	sub	sp, #36	; 0x24
 8003188:	af00      	add	r7, sp, #0
 800318a:	60f8      	str	r0, [r7, #12]
 800318c:	60b9      	str	r1, [r7, #8]
 800318e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	f003 0307 	and.w	r3, r3, #7
 8003196:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003198:	69fb      	ldr	r3, [r7, #28]
 800319a:	f1c3 0307 	rsb	r3, r3, #7
 800319e:	2b04      	cmp	r3, #4
 80031a0:	bf28      	it	cs
 80031a2:	2304      	movcs	r3, #4
 80031a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80031a6:	69fb      	ldr	r3, [r7, #28]
 80031a8:	3304      	adds	r3, #4
 80031aa:	2b06      	cmp	r3, #6
 80031ac:	d902      	bls.n	80031b4 <NVIC_EncodePriority+0x30>
 80031ae:	69fb      	ldr	r3, [r7, #28]
 80031b0:	3b03      	subs	r3, #3
 80031b2:	e000      	b.n	80031b6 <NVIC_EncodePriority+0x32>
 80031b4:	2300      	movs	r3, #0
 80031b6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031b8:	f04f 32ff 	mov.w	r2, #4294967295
 80031bc:	69bb      	ldr	r3, [r7, #24]
 80031be:	fa02 f303 	lsl.w	r3, r2, r3
 80031c2:	43da      	mvns	r2, r3
 80031c4:	68bb      	ldr	r3, [r7, #8]
 80031c6:	401a      	ands	r2, r3
 80031c8:	697b      	ldr	r3, [r7, #20]
 80031ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031cc:	f04f 31ff 	mov.w	r1, #4294967295
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	fa01 f303 	lsl.w	r3, r1, r3
 80031d6:	43d9      	mvns	r1, r3
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031dc:	4313      	orrs	r3, r2
}
 80031de:	4618      	mov	r0, r3
 80031e0:	3724      	adds	r7, #36	; 0x24
 80031e2:	46bd      	mov	sp, r7
 80031e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e8:	4770      	bx	lr
	...

080031ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b082      	sub	sp, #8
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	3b01      	subs	r3, #1
 80031f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80031fc:	d301      	bcc.n	8003202 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80031fe:	2301      	movs	r3, #1
 8003200:	e00f      	b.n	8003222 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003202:	4a0a      	ldr	r2, [pc, #40]	; (800322c <SysTick_Config+0x40>)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	3b01      	subs	r3, #1
 8003208:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800320a:	210f      	movs	r1, #15
 800320c:	f04f 30ff 	mov.w	r0, #4294967295
 8003210:	f7ff ff8e 	bl	8003130 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003214:	4b05      	ldr	r3, [pc, #20]	; (800322c <SysTick_Config+0x40>)
 8003216:	2200      	movs	r2, #0
 8003218:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800321a:	4b04      	ldr	r3, [pc, #16]	; (800322c <SysTick_Config+0x40>)
 800321c:	2207      	movs	r2, #7
 800321e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003220:	2300      	movs	r3, #0
}
 8003222:	4618      	mov	r0, r3
 8003224:	3708      	adds	r7, #8
 8003226:	46bd      	mov	sp, r7
 8003228:	bd80      	pop	{r7, pc}
 800322a:	bf00      	nop
 800322c:	e000e010 	.word	0xe000e010

08003230 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b082      	sub	sp, #8
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003238:	6878      	ldr	r0, [r7, #4]
 800323a:	f7ff ff29 	bl	8003090 <__NVIC_SetPriorityGrouping>
}
 800323e:	bf00      	nop
 8003240:	3708      	adds	r7, #8
 8003242:	46bd      	mov	sp, r7
 8003244:	bd80      	pop	{r7, pc}

08003246 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003246:	b580      	push	{r7, lr}
 8003248:	b086      	sub	sp, #24
 800324a:	af00      	add	r7, sp, #0
 800324c:	4603      	mov	r3, r0
 800324e:	60b9      	str	r1, [r7, #8]
 8003250:	607a      	str	r2, [r7, #4]
 8003252:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003254:	f7ff ff40 	bl	80030d8 <__NVIC_GetPriorityGrouping>
 8003258:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800325a:	687a      	ldr	r2, [r7, #4]
 800325c:	68b9      	ldr	r1, [r7, #8]
 800325e:	6978      	ldr	r0, [r7, #20]
 8003260:	f7ff ff90 	bl	8003184 <NVIC_EncodePriority>
 8003264:	4602      	mov	r2, r0
 8003266:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800326a:	4611      	mov	r1, r2
 800326c:	4618      	mov	r0, r3
 800326e:	f7ff ff5f 	bl	8003130 <__NVIC_SetPriority>
}
 8003272:	bf00      	nop
 8003274:	3718      	adds	r7, #24
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}

0800327a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800327a:	b580      	push	{r7, lr}
 800327c:	b082      	sub	sp, #8
 800327e:	af00      	add	r7, sp, #0
 8003280:	4603      	mov	r3, r0
 8003282:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003284:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003288:	4618      	mov	r0, r3
 800328a:	f7ff ff33 	bl	80030f4 <__NVIC_EnableIRQ>
}
 800328e:	bf00      	nop
 8003290:	3708      	adds	r7, #8
 8003292:	46bd      	mov	sp, r7
 8003294:	bd80      	pop	{r7, pc}

08003296 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003296:	b580      	push	{r7, lr}
 8003298:	b082      	sub	sp, #8
 800329a:	af00      	add	r7, sp, #0
 800329c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800329e:	6878      	ldr	r0, [r7, #4]
 80032a0:	f7ff ffa4 	bl	80031ec <SysTick_Config>
 80032a4:	4603      	mov	r3, r0
}
 80032a6:	4618      	mov	r0, r3
 80032a8:	3708      	adds	r7, #8
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}

080032ae <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80032ae:	b580      	push	{r7, lr}
 80032b0:	b084      	sub	sp, #16
 80032b2:	af00      	add	r7, sp, #0
 80032b4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032b6:	2300      	movs	r3, #0
 80032b8:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	2b02      	cmp	r3, #2
 80032c4:	d00d      	beq.n	80032e2 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2204      	movs	r2, #4
 80032ca:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2201      	movs	r2, #1
 80032d0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2200      	movs	r2, #0
 80032d8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 80032dc:	2301      	movs	r3, #1
 80032de:	73fb      	strb	r3, [r7, #15]
 80032e0:	e047      	b.n	8003372 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f022 020e 	bic.w	r2, r2, #14
 80032f0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	681a      	ldr	r2, [r3, #0]
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f022 0201 	bic.w	r2, r2, #1
 8003300:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003306:	681a      	ldr	r2, [r3, #0]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800330c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003310:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003316:	f003 021f 	and.w	r2, r3, #31
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800331e:	2101      	movs	r1, #1
 8003320:	fa01 f202 	lsl.w	r2, r1, r2
 8003324:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800332a:	687a      	ldr	r2, [r7, #4]
 800332c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800332e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003334:	2b00      	cmp	r3, #0
 8003336:	d00c      	beq.n	8003352 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003342:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003346:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800334c:	687a      	ldr	r2, [r7, #4]
 800334e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003350:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2201      	movs	r2, #1
 8003356:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2200      	movs	r2, #0
 800335e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003366:	2b00      	cmp	r3, #0
 8003368:	d003      	beq.n	8003372 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800336e:	6878      	ldr	r0, [r7, #4]
 8003370:	4798      	blx	r3
    }
  }
  return status;
 8003372:	7bfb      	ldrb	r3, [r7, #15]
}
 8003374:	4618      	mov	r0, r3
 8003376:	3710      	adds	r7, #16
 8003378:	46bd      	mov	sp, r7
 800337a:	bd80      	pop	{r7, pc}

0800337c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b084      	sub	sp, #16
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d101      	bne.n	800338e <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	e147      	b.n	800361e <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003394:	b2db      	uxtb	r3, r3
 8003396:	2b00      	cmp	r3, #0
 8003398:	d106      	bne.n	80033a8 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2200      	movs	r2, #0
 800339e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	f7ff fb48 	bl	8002a38 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	699a      	ldr	r2, [r3, #24]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f022 0210 	bic.w	r2, r2, #16
 80033b6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80033b8:	f7ff fe3e 	bl	8003038 <HAL_GetTick>
 80033bc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80033be:	e012      	b.n	80033e6 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80033c0:	f7ff fe3a 	bl	8003038 <HAL_GetTick>
 80033c4:	4602      	mov	r2, r0
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	1ad3      	subs	r3, r2, r3
 80033ca:	2b0a      	cmp	r3, #10
 80033cc:	d90b      	bls.n	80033e6 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033d2:	f043 0201 	orr.w	r2, r3, #1
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2203      	movs	r2, #3
 80033de:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	e11b      	b.n	800361e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	699b      	ldr	r3, [r3, #24]
 80033ec:	f003 0308 	and.w	r3, r3, #8
 80033f0:	2b08      	cmp	r3, #8
 80033f2:	d0e5      	beq.n	80033c0 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	699a      	ldr	r2, [r3, #24]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f042 0201 	orr.w	r2, r2, #1
 8003402:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003404:	f7ff fe18 	bl	8003038 <HAL_GetTick>
 8003408:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800340a:	e012      	b.n	8003432 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800340c:	f7ff fe14 	bl	8003038 <HAL_GetTick>
 8003410:	4602      	mov	r2, r0
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	1ad3      	subs	r3, r2, r3
 8003416:	2b0a      	cmp	r3, #10
 8003418:	d90b      	bls.n	8003432 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800341e:	f043 0201 	orr.w	r2, r3, #1
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2203      	movs	r2, #3
 800342a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800342e:	2301      	movs	r3, #1
 8003430:	e0f5      	b.n	800361e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	699b      	ldr	r3, [r3, #24]
 8003438:	f003 0301 	and.w	r3, r3, #1
 800343c:	2b00      	cmp	r3, #0
 800343e:	d0e5      	beq.n	800340c <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	699a      	ldr	r2, [r3, #24]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f042 0202 	orr.w	r2, r2, #2
 800344e:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a74      	ldr	r2, [pc, #464]	; (8003628 <HAL_FDCAN_Init+0x2ac>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d103      	bne.n	8003462 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 800345a:	4a74      	ldr	r2, [pc, #464]	; (800362c <HAL_FDCAN_Init+0x2b0>)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	7c1b      	ldrb	r3, [r3, #16]
 8003466:	2b01      	cmp	r3, #1
 8003468:	d108      	bne.n	800347c <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	699a      	ldr	r2, [r3, #24]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003478:	619a      	str	r2, [r3, #24]
 800347a:	e007      	b.n	800348c <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	699a      	ldr	r2, [r3, #24]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800348a:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	7c5b      	ldrb	r3, [r3, #17]
 8003490:	2b01      	cmp	r3, #1
 8003492:	d108      	bne.n	80034a6 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	699a      	ldr	r2, [r3, #24]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80034a2:	619a      	str	r2, [r3, #24]
 80034a4:	e007      	b.n	80034b6 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	699a      	ldr	r2, [r3, #24]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80034b4:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	7c9b      	ldrb	r3, [r3, #18]
 80034ba:	2b01      	cmp	r3, #1
 80034bc:	d108      	bne.n	80034d0 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	699a      	ldr	r2, [r3, #24]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80034cc:	619a      	str	r2, [r3, #24]
 80034ce:	e007      	b.n	80034e0 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	699a      	ldr	r2, [r3, #24]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80034de:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	699b      	ldr	r3, [r3, #24]
 80034e6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	689a      	ldr	r2, [r3, #8]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	430a      	orrs	r2, r1
 80034f4:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	699a      	ldr	r2, [r3, #24]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8003504:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	691a      	ldr	r2, [r3, #16]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f022 0210 	bic.w	r2, r2, #16
 8003514:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	68db      	ldr	r3, [r3, #12]
 800351a:	2b01      	cmp	r3, #1
 800351c:	d108      	bne.n	8003530 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	699a      	ldr	r2, [r3, #24]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f042 0204 	orr.w	r2, r2, #4
 800352c:	619a      	str	r2, [r3, #24]
 800352e:	e02c      	b.n	800358a <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	68db      	ldr	r3, [r3, #12]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d028      	beq.n	800358a <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	68db      	ldr	r3, [r3, #12]
 800353c:	2b02      	cmp	r3, #2
 800353e:	d01c      	beq.n	800357a <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	699a      	ldr	r2, [r3, #24]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800354e:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	691a      	ldr	r2, [r3, #16]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f042 0210 	orr.w	r2, r2, #16
 800355e:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	68db      	ldr	r3, [r3, #12]
 8003564:	2b03      	cmp	r3, #3
 8003566:	d110      	bne.n	800358a <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	699a      	ldr	r2, [r3, #24]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f042 0220 	orr.w	r2, r2, #32
 8003576:	619a      	str	r2, [r3, #24]
 8003578:	e007      	b.n	800358a <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	699a      	ldr	r2, [r3, #24]
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f042 0220 	orr.w	r2, r2, #32
 8003588:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	699b      	ldr	r3, [r3, #24]
 800358e:	3b01      	subs	r3, #1
 8003590:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	69db      	ldr	r3, [r3, #28]
 8003596:	3b01      	subs	r3, #1
 8003598:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800359a:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6a1b      	ldr	r3, [r3, #32]
 80035a0:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80035a2:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	695b      	ldr	r3, [r3, #20]
 80035aa:	3b01      	subs	r3, #1
 80035ac:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80035b2:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80035b4:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	689b      	ldr	r3, [r3, #8]
 80035ba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80035be:	d115      	bne.n	80035ec <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035c4:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035ca:	3b01      	subs	r3, #1
 80035cc:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80035ce:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035d4:	3b01      	subs	r3, #1
 80035d6:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80035d8:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035e0:	3b01      	subs	r3, #1
 80035e2:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80035e8:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80035ea:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	430a      	orrs	r2, r1
 80035fe:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8003602:	6878      	ldr	r0, [r7, #4]
 8003604:	f000 fcde 	bl	8003fc4 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2200      	movs	r2, #0
 800360c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2200      	movs	r2, #0
 8003612:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2201      	movs	r2, #1
 8003618:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 800361c:	2300      	movs	r3, #0
}
 800361e:	4618      	mov	r0, r3
 8003620:	3710      	adds	r7, #16
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}
 8003626:	bf00      	nop
 8003628:	40006400 	.word	0x40006400
 800362c:	40006500 	.word	0x40006500

08003630 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig)
{
 8003630:	b480      	push	{r7}
 8003632:	b087      	sub	sp, #28
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
 8003638:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003640:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8003642:	7dfb      	ldrb	r3, [r7, #23]
 8003644:	2b01      	cmp	r3, #1
 8003646:	d002      	beq.n	800364e <HAL_FDCAN_ConfigFilter+0x1e>
 8003648:	7dfb      	ldrb	r3, [r7, #23]
 800364a:	2b02      	cmp	r3, #2
 800364c:	d13d      	bne.n	80036ca <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d119      	bne.n	800368a <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	68db      	ldr	r3, [r3, #12]
 8003660:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003662:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	691b      	ldr	r3, [r3, #16]
 8003668:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 800366a:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003670:	4313      	orrs	r3, r2
 8003672:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	009b      	lsls	r3, r3, #2
 800367e:	4413      	add	r3, r2
 8003680:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8003682:	68bb      	ldr	r3, [r7, #8]
 8003684:	693a      	ldr	r2, [r7, #16]
 8003686:	601a      	str	r2, [r3, #0]
 8003688:	e01d      	b.n	80036c6 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	68db      	ldr	r3, [r3, #12]
 800368e:	075a      	lsls	r2, r3, #29
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	691b      	ldr	r3, [r3, #16]
 8003694:	4313      	orrs	r3, r2
 8003696:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	689b      	ldr	r3, [r3, #8]
 800369c:	079a      	lsls	r2, r3, #30
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	695b      	ldr	r3, [r3, #20]
 80036a2:	4313      	orrs	r3, r2
 80036a4:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	00db      	lsls	r3, r3, #3
 80036b0:	4413      	add	r3, r2
 80036b2:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	693a      	ldr	r2, [r7, #16]
 80036b8:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 80036ba:	68bb      	ldr	r3, [r7, #8]
 80036bc:	3304      	adds	r3, #4
 80036be:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	68fa      	ldr	r2, [r7, #12]
 80036c4:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 80036c6:	2300      	movs	r3, #0
 80036c8:	e006      	b.n	80036d8 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036ce:	f043 0202 	orr.w	r2, r3, #2
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80036d6:	2301      	movs	r3, #1
  }
}
 80036d8:	4618      	mov	r0, r3
 80036da:	371c      	adds	r7, #28
 80036dc:	46bd      	mov	sp, r7
 80036de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e2:	4770      	bx	lr

080036e4 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b085      	sub	sp, #20
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	60f8      	str	r0, [r7, #12]
 80036ec:	60b9      	str	r1, [r7, #8]
 80036ee:	607a      	str	r2, [r7, #4]
 80036f0:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80036f8:	b2db      	uxtb	r3, r3
 80036fa:	2b01      	cmp	r3, #1
 80036fc:	d116      	bne.n	800372c <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003706:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	011a      	lsls	r2, r3, #4
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	009b      	lsls	r3, r3, #2
 8003712:	431a      	orrs	r2, r3
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	005b      	lsls	r3, r3, #1
 8003718:	431a      	orrs	r2, r3
 800371a:	69bb      	ldr	r3, [r7, #24]
 800371c:	431a      	orrs	r2, r3
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	430a      	orrs	r2, r1
 8003724:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 8003728:	2300      	movs	r3, #0
 800372a:	e006      	b.n	800373a <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003730:	f043 0204 	orr.w	r2, r3, #4
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8003738:	2301      	movs	r3, #1
  }
}
 800373a:	4618      	mov	r0, r3
 800373c:	3714      	adds	r7, #20
 800373e:	46bd      	mov	sp, r7
 8003740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003744:	4770      	bx	lr

08003746 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8003746:	b480      	push	{r7}
 8003748:	b083      	sub	sp, #12
 800374a:	af00      	add	r7, sp, #0
 800374c:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003754:	b2db      	uxtb	r3, r3
 8003756:	2b01      	cmp	r3, #1
 8003758:	d110      	bne.n	800377c <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2202      	movs	r2, #2
 800375e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	699a      	ldr	r2, [r3, #24]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f022 0201 	bic.w	r2, r2, #1
 8003770:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2200      	movs	r2, #0
 8003776:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 8003778:	2300      	movs	r3, #0
 800377a:	e006      	b.n	800378a <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003780:	f043 0204 	orr.w	r2, r3, #4
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8003788:	2301      	movs	r3, #1
  }
}
 800378a:	4618      	mov	r0, r3
 800378c:	370c      	adds	r7, #12
 800378e:	46bd      	mov	sp, r7
 8003790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003794:	4770      	bx	lr

08003796 <HAL_FDCAN_Stop>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Stop(FDCAN_HandleTypeDef *hfdcan)
{
 8003796:	b480      	push	{r7}
 8003798:	b085      	sub	sp, #20
 800379a:	af00      	add	r7, sp, #0
 800379c:	6078      	str	r0, [r7, #4]
  uint32_t Counter = 0U;
 800379e:	2300      	movs	r3, #0
 80037a0:	60fb      	str	r3, [r7, #12]

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80037a8:	b2db      	uxtb	r3, r3
 80037aa:	2b02      	cmp	r3, #2
 80037ac:	d156      	bne.n	800385c <HAL_FDCAN_Stop+0xc6>
  {
    /* Request initialisation */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	699a      	ldr	r2, [r3, #24]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f042 0201 	orr.w	r2, r2, #1
 80037bc:	619a      	str	r2, [r3, #24]

    /* Wait until the INIT bit into CCCR register is set */
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80037be:	e011      	b.n	80037e4 <HAL_FDCAN_Stop+0x4e>
    {
      /* Check for the Timeout */
      if (Counter > FDCAN_TIMEOUT_VALUE)
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	2b0a      	cmp	r3, #10
 80037c4:	d90b      	bls.n	80037de <HAL_FDCAN_Stop+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037ca:	f043 0201 	orr.w	r2, r3, #1
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	661a      	str	r2, [r3, #96]	; 0x60

        /* Change FDCAN state */
        hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2203      	movs	r2, #3
 80037d6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	e045      	b.n	800386a <HAL_FDCAN_Stop+0xd4>
      }

      /* Increment counter */
      Counter++;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	3301      	adds	r3, #1
 80037e2:	60fb      	str	r3, [r7, #12]
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	699b      	ldr	r3, [r3, #24]
 80037ea:	f003 0301 	and.w	r3, r3, #1
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d0e6      	beq.n	80037c0 <HAL_FDCAN_Stop+0x2a>
    }

    /* Reset counter */
    Counter = 0U;
 80037f2:	2300      	movs	r3, #0
 80037f4:	60fb      	str	r3, [r7, #12]

    /* Exit from Sleep mode */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	699a      	ldr	r2, [r3, #24]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f022 0210 	bic.w	r2, r2, #16
 8003804:	619a      	str	r2, [r3, #24]

    /* Wait until FDCAN exits sleep mode */
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003806:	e011      	b.n	800382c <HAL_FDCAN_Stop+0x96>
    {
      /* Check for the Timeout */
      if (Counter > FDCAN_TIMEOUT_VALUE)
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2b0a      	cmp	r3, #10
 800380c:	d90b      	bls.n	8003826 <HAL_FDCAN_Stop+0x90>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003812:	f043 0201 	orr.w	r2, r3, #1
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	661a      	str	r2, [r3, #96]	; 0x60

        /* Change FDCAN state */
        hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2203      	movs	r2, #3
 800381e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	e021      	b.n	800386a <HAL_FDCAN_Stop+0xd4>
      }

      /* Increment counter */
      Counter++;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	3301      	adds	r3, #1
 800382a:	60fb      	str	r3, [r7, #12]
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	699b      	ldr	r3, [r3, #24]
 8003832:	f003 0308 	and.w	r3, r3, #8
 8003836:	2b08      	cmp	r3, #8
 8003838:	d0e6      	beq.n	8003808 <HAL_FDCAN_Stop+0x72>
    }

    /* Enable configuration change */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	699a      	ldr	r2, [r3, #24]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f042 0202 	orr.w	r2, r2, #2
 8003848:	619a      	str	r2, [r3, #24]

    /* Reset Latest Tx FIFO/Queue Request Buffer Index */
    hfdcan->LatestTxFifoQRequest = 0U;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2200      	movs	r2, #0
 800384e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_READY;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2201      	movs	r2, #1
 8003854:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Return function status */
    return HAL_OK;
 8003858:	2300      	movs	r3, #0
 800385a:	e006      	b.n	800386a <HAL_FDCAN_Stop+0xd4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003860:	f043 0208 	orr.w	r2, r3, #8
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8003868:	2301      	movs	r3, #1
  }
}
 800386a:	4618      	mov	r0, r3
 800386c:	3714      	adds	r7, #20
 800386e:	46bd      	mov	sp, r7
 8003870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003874:	4770      	bx	lr

08003876 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader,
                                                uint8_t *pTxData)
{
 8003876:	b580      	push	{r7, lr}
 8003878:	b086      	sub	sp, #24
 800387a:	af00      	add	r7, sp, #0
 800387c:	60f8      	str	r0, [r7, #12]
 800387e:	60b9      	str	r1, [r7, #8]
 8003880:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003888:	b2db      	uxtb	r3, r3
 800388a:	2b02      	cmp	r3, #2
 800388c:	d12c      	bne.n	80038e8 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8003896:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800389a:	2b00      	cmp	r3, #0
 800389c:	d007      	beq.n	80038ae <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038a2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	e023      	b.n	80038f6 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80038b6:	0c1b      	lsrs	r3, r3, #16
 80038b8:	f003 0303 	and.w	r3, r3, #3
 80038bc:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	687a      	ldr	r2, [r7, #4]
 80038c2:	68b9      	ldr	r1, [r7, #8]
 80038c4:	68f8      	ldr	r0, [r7, #12]
 80038c6:	f000 fbe9 	bl	800409c <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	2101      	movs	r1, #1
 80038d0:	697a      	ldr	r2, [r7, #20]
 80038d2:	fa01 f202 	lsl.w	r2, r1, r2
 80038d6:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 80038da:	2201      	movs	r2, #1
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	409a      	lsls	r2, r3
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return HAL_OK;
 80038e4:	2300      	movs	r3, #0
 80038e6:	e006      	b.n	80038f6 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038ec:	f043 0208 	orr.w	r2, r3, #8
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
  }
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3718      	adds	r7, #24
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}
	...

08003900 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8003900:	b480      	push	{r7}
 8003902:	b08b      	sub	sp, #44	; 0x2c
 8003904:	af00      	add	r7, sp, #0
 8003906:	60f8      	str	r0, [r7, #12]
 8003908:	60b9      	str	r1, [r7, #8]
 800390a:	607a      	str	r2, [r7, #4]
 800390c:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003914:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8003916:	7efb      	ldrb	r3, [r7, #27]
 8003918:	2b02      	cmp	r3, #2
 800391a:	f040 80bc 	bne.w	8003a96 <HAL_FDCAN_GetRxMessage+0x196>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	2b40      	cmp	r3, #64	; 0x40
 8003922:	d121      	bne.n	8003968 <HAL_FDCAN_GetRxMessage+0x68>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800392c:	f003 030f 	and.w	r3, r3, #15
 8003930:	2b00      	cmp	r3, #0
 8003932:	d107      	bne.n	8003944 <HAL_FDCAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003938:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	e0af      	b.n	8003aa4 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 0 element address */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800394c:	0a1b      	lsrs	r3, r3, #8
 800394e:	f003 0303 	and.w	r3, r3, #3
 8003952:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8003958:	69fa      	ldr	r2, [r7, #28]
 800395a:	4613      	mov	r3, r2
 800395c:	00db      	lsls	r3, r3, #3
 800395e:	4413      	add	r3, r2
 8003960:	00db      	lsls	r3, r3, #3
 8003962:	440b      	add	r3, r1
 8003964:	627b      	str	r3, [r7, #36]	; 0x24
 8003966:	e020      	b.n	80039aa <HAL_FDCAN_GetRxMessage+0xaa>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003970:	f003 030f 	and.w	r3, r3, #15
 8003974:	2b00      	cmp	r3, #0
 8003976:	d107      	bne.n	8003988 <HAL_FDCAN_GetRxMessage+0x88>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800397c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	e08d      	b.n	8003aa4 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 1 element address */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003990:	0a1b      	lsrs	r3, r3, #8
 8003992:	f003 0303 	and.w	r3, r3, #3
 8003996:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800399c:	69fa      	ldr	r2, [r7, #28]
 800399e:	4613      	mov	r3, r2
 80039a0:	00db      	lsls	r3, r3, #3
 80039a2:	4413      	add	r3, r2
 80039a4:	00db      	lsls	r3, r3, #3
 80039a6:	440b      	add	r3, r1
 80039a8:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80039aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d107      	bne.n	80039ce <HAL_FDCAN_GetRxMessage+0xce>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80039be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	0c9b      	lsrs	r3, r3, #18
 80039c4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	601a      	str	r2, [r3, #0]
 80039cc:	e005      	b.n	80039da <HAL_FDCAN_GetRxMessage+0xda>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80039ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80039da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80039e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80039f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039f4:	3304      	adds	r3, #4
 80039f6:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80039f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	b29a      	uxth	r2, r3
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 8003a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8003a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8003a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8003a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	0e1b      	lsrs	r3, r3, #24
 8003a2c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8003a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	0fda      	lsrs	r2, r3, #31
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8003a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a40:	3304      	adds	r3, #4
 8003a42:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8003a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a46:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8003a48:	2300      	movs	r3, #0
 8003a4a:	623b      	str	r3, [r7, #32]
 8003a4c:	e00a      	b.n	8003a64 <HAL_FDCAN_GetRxMessage+0x164>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8003a4e:	697a      	ldr	r2, [r7, #20]
 8003a50:	6a3b      	ldr	r3, [r7, #32]
 8003a52:	441a      	add	r2, r3
 8003a54:	6839      	ldr	r1, [r7, #0]
 8003a56:	6a3b      	ldr	r3, [r7, #32]
 8003a58:	440b      	add	r3, r1
 8003a5a:	7812      	ldrb	r2, [r2, #0]
 8003a5c:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8003a5e:	6a3b      	ldr	r3, [r7, #32]
 8003a60:	3301      	adds	r3, #1
 8003a62:	623b      	str	r3, [r7, #32]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	68db      	ldr	r3, [r3, #12]
 8003a68:	0c1b      	lsrs	r3, r3, #16
 8003a6a:	4a11      	ldr	r2, [pc, #68]	; (8003ab0 <HAL_FDCAN_GetRxMessage+0x1b0>)
 8003a6c:	5cd3      	ldrb	r3, [r2, r3]
 8003a6e:	461a      	mov	r2, r3
 8003a70:	6a3b      	ldr	r3, [r7, #32]
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d3eb      	bcc.n	8003a4e <HAL_FDCAN_GetRxMessage+0x14e>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8003a76:	68bb      	ldr	r3, [r7, #8]
 8003a78:	2b40      	cmp	r3, #64	; 0x40
 8003a7a:	d105      	bne.n	8003a88 <HAL_FDCAN_GetRxMessage+0x188>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	69fa      	ldr	r2, [r7, #28]
 8003a82:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8003a86:	e004      	b.n	8003a92 <HAL_FDCAN_GetRxMessage+0x192>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	69fa      	ldr	r2, [r7, #28]
 8003a8e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8003a92:	2300      	movs	r3, #0
 8003a94:	e006      	b.n	8003aa4 <HAL_FDCAN_GetRxMessage+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a9a:	f043 0208 	orr.w	r2, r3, #8
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8003aa2:	2301      	movs	r3, #1
  }
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	372c      	adds	r7, #44	; 0x2c
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aae:	4770      	bx	lr
 8003ab0:	0800864c 	.word	0x0800864c

08003ab4 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	b087      	sub	sp, #28
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	60f8      	str	r0, [r7, #12]
 8003abc:	60b9      	str	r1, [r7, #8]
 8003abe:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003ac6:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8003ac8:	7dfb      	ldrb	r3, [r7, #23]
 8003aca:	2b01      	cmp	r3, #1
 8003acc:	d003      	beq.n	8003ad6 <HAL_FDCAN_ActivateNotification+0x22>
 8003ace:	7dfb      	ldrb	r3, [r7, #23]
 8003ad0:	2b02      	cmp	r3, #2
 8003ad2:	f040 80c8 	bne.w	8003c66 <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003adc:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8003ade:	68bb      	ldr	r3, [r7, #8]
 8003ae0:	f003 0307 	and.w	r3, r3, #7
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d004      	beq.n	8003af2 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	f003 0301 	and.w	r3, r3, #1
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d03b      	beq.n	8003b6a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d004      	beq.n	8003b06 <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	f003 0302 	and.w	r3, r3, #2
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d031      	beq.n	8003b6a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8003b06:	68bb      	ldr	r3, [r7, #8]
 8003b08:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d004      	beq.n	8003b1a <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8003b10:	693b      	ldr	r3, [r7, #16]
 8003b12:	f003 0304 	and.w	r3, r3, #4
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d027      	beq.n	8003b6a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d004      	beq.n	8003b2e <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	f003 0308 	and.w	r3, r3, #8
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d01d      	beq.n	8003b6a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8003b2e:	68bb      	ldr	r3, [r7, #8]
 8003b30:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d004      	beq.n	8003b42 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8003b38:	693b      	ldr	r3, [r7, #16]
 8003b3a:	f003 0310 	and.w	r3, r3, #16
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d013      	beq.n	8003b6a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8003b42:	68bb      	ldr	r3, [r7, #8]
 8003b44:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d004      	beq.n	8003b56 <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	f003 0320 	and.w	r3, r3, #32
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d009      	beq.n	8003b6a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8003b56:	68bb      	ldr	r3, [r7, #8]
 8003b58:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d00c      	beq.n	8003b7a <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8003b60:	693b      	ldr	r3, [r7, #16]
 8003b62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d107      	bne.n	8003b7a <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f042 0201 	orr.w	r2, r2, #1
 8003b78:	65da      	str	r2, [r3, #92]	; 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	f003 0307 	and.w	r3, r3, #7
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d004      	beq.n	8003b8e <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8003b84:	693b      	ldr	r3, [r7, #16]
 8003b86:	f003 0301 	and.w	r3, r3, #1
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d13b      	bne.n	8003c06 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d004      	beq.n	8003ba2 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8003b98:	693b      	ldr	r3, [r7, #16]
 8003b9a:	f003 0302 	and.w	r3, r3, #2
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d131      	bne.n	8003c06 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8003ba2:	68bb      	ldr	r3, [r7, #8]
 8003ba4:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d004      	beq.n	8003bb6 <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8003bac:	693b      	ldr	r3, [r7, #16]
 8003bae:	f003 0304 	and.w	r3, r3, #4
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d127      	bne.n	8003c06 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d004      	beq.n	8003bca <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8003bc0:	693b      	ldr	r3, [r7, #16]
 8003bc2:	f003 0308 	and.w	r3, r3, #8
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d11d      	bne.n	8003c06 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d004      	beq.n	8003bde <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	f003 0310 	and.w	r3, r3, #16
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d113      	bne.n	8003c06 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d004      	beq.n	8003bf2 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8003be8:	693b      	ldr	r3, [r7, #16]
 8003bea:	f003 0320 	and.w	r3, r3, #32
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d109      	bne.n	8003c06 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8003bf2:	68bb      	ldr	r3, [r7, #8]
 8003bf4:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d00c      	beq.n	8003c16 <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8003bfc:	693b      	ldr	r3, [r7, #16]
 8003bfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d007      	beq.n	8003c16 <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f042 0202 	orr.w	r2, r2, #2
 8003c14:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8003c16:	68bb      	ldr	r3, [r7, #8]
 8003c18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d009      	beq.n	8003c34 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f8d3 10dc 	ldr.w	r1, [r3, #220]	; 0xdc
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	687a      	ldr	r2, [r7, #4]
 8003c2e:	430a      	orrs	r2, r1
 8003c30:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8003c34:	68bb      	ldr	r3, [r7, #8]
 8003c36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d009      	beq.n	8003c52 <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	687a      	ldr	r2, [r7, #4]
 8003c4c:	430a      	orrs	r2, r1
 8003c4e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	68ba      	ldr	r2, [r7, #8]
 8003c5e:	430a      	orrs	r2, r1
 8003c60:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return function status */
    return HAL_OK;
 8003c62:	2300      	movs	r3, #0
 8003c64:	e006      	b.n	8003c74 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c6a:	f043 0202 	orr.w	r2, r3, #2
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8003c72:	2301      	movs	r3, #1
  }
}
 8003c74:	4618      	mov	r0, r3
 8003c76:	371c      	adds	r7, #28
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7e:	4770      	bx	lr

08003c80 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b08a      	sub	sp, #40	; 0x28
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
  uint32_t Errors;
  uint32_t ErrorStatusITs;
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c8e:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8003c92:	627b      	str	r3, [r7, #36]	; 0x24
  TxEventFifoITs &= hfdcan->Instance->IE;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c9c:	4013      	ands	r3, r2
 8003c9e:	627b      	str	r3, [r7, #36]	; 0x24
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ca6:	f003 0307 	and.w	r3, r3, #7
 8003caa:	623b      	str	r3, [r7, #32]
  RxFifo0ITs &= hfdcan->Instance->IE;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cb2:	6a3a      	ldr	r2, [r7, #32]
 8003cb4:	4013      	ands	r3, r2
 8003cb6:	623b      	str	r3, [r7, #32]
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003cbe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003cc2:	61fb      	str	r3, [r7, #28]
  RxFifo1ITs &= hfdcan->Instance->IE;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cca:	69fa      	ldr	r2, [r7, #28]
 8003ccc:	4013      	ands	r3, r2
 8003cce:	61fb      	str	r3, [r7, #28]
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003cd6:	f403 0371 	and.w	r3, r3, #15794176	; 0xf10000
 8003cda:	61bb      	str	r3, [r7, #24]
  Errors &= hfdcan->Instance->IE;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ce2:	69ba      	ldr	r2, [r7, #24]
 8003ce4:	4013      	ands	r3, r2
 8003ce6:	61bb      	str	r3, [r7, #24]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003cee:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003cf2:	617b      	str	r3, [r7, #20]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cfa:	697a      	ldr	r2, [r7, #20]
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d00d      	beq.n	8003d2a <HAL_FDCAN_IRQHandler+0xaa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d006      	beq.n	8003d2a <HAL_FDCAN_IRQHandler+0xaa>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	2240      	movs	r2, #64	; 0x40
 8003d22:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8003d24:	6878      	ldr	r0, [r7, #4]
 8003d26:	f000 f92e 	bl	8003f86 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d01b      	beq.n	8003d70 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d014      	beq.n	8003d70 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8003d4e:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003d58:	693a      	ldr	r2, [r7, #16]
 8003d5a:	4013      	ands	r3, r2
 8003d5c:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003d66:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8003d68:	6939      	ldr	r1, [r7, #16]
 8003d6a:	6878      	ldr	r0, [r7, #4]
 8003d6c:	f000 f8ec 	bl	8003f48 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8003d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d007      	beq.n	8003d86 <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d7c:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8003d7e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003d80:	6878      	ldr	r0, [r7, #4]
 8003d82:	f000 f8b6 	bl	8003ef2 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8003d86:	6a3b      	ldr	r3, [r7, #32]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d007      	beq.n	8003d9c <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	6a3a      	ldr	r2, [r7, #32]
 8003d92:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8003d94:	6a39      	ldr	r1, [r7, #32]
 8003d96:	6878      	ldr	r0, [r7, #4]
 8003d98:	f7fc fc9a 	bl	80006d0 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8003d9c:	69fb      	ldr	r3, [r7, #28]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d007      	beq.n	8003db2 <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	69fa      	ldr	r2, [r7, #28]
 8003da8:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8003daa:	69f9      	ldr	r1, [r7, #28]
 8003dac:	6878      	ldr	r0, [r7, #4]
 8003dae:	f000 f8ab 	bl	8003f08 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003db8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d00e      	beq.n	8003dde <HAL_FDCAN_IRQHandler+0x15e>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dc6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d007      	beq.n	8003dde <HAL_FDCAN_IRQHandler+0x15e>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003dd6:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8003dd8:	6878      	ldr	r0, [r7, #4]
 8003dda:	f000 f8a0 	bl	8003f1e <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003de4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d01a      	beq.n	8003e22 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003df2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d013      	beq.n	8003e22 <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8003e02:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8003e0c:	68fa      	ldr	r2, [r7, #12]
 8003e0e:	4013      	ands	r3, r2
 8003e10:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	2280      	movs	r2, #128	; 0x80
 8003e18:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8003e1a:	68f9      	ldr	r1, [r7, #12]
 8003e1c:	6878      	ldr	r0, [r7, #4]
 8003e1e:	f000 f888 	bl	8003f32 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e28:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d00e      	beq.n	8003e4e <HAL_FDCAN_IRQHandler+0x1ce>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e36:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d007      	beq.n	8003e4e <HAL_FDCAN_IRQHandler+0x1ce>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003e46:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8003e48:	6878      	ldr	r0, [r7, #4]
 8003e4a:	f000 f888 	bl	8003f5e <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e54:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d00e      	beq.n	8003e7a <HAL_FDCAN_IRQHandler+0x1fa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e62:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d007      	beq.n	8003e7a <HAL_FDCAN_IRQHandler+0x1fa>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003e72:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8003e74:	6878      	ldr	r0, [r7, #4]
 8003e76:	f000 f87c 	bl	8003f72 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e80:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d011      	beq.n	8003eac <HAL_FDCAN_IRQHandler+0x22c>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d00a      	beq.n	8003eac <HAL_FDCAN_IRQHandler+0x22c>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003e9e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ea4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d007      	beq.n	8003ec2 <HAL_FDCAN_IRQHandler+0x242>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	697a      	ldr	r2, [r7, #20]
 8003eb8:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8003eba:	6979      	ldr	r1, [r7, #20]
 8003ebc:	6878      	ldr	r0, [r7, #4]
 8003ebe:	f000 f876 	bl	8003fae <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8003ec2:	69bb      	ldr	r3, [r7, #24]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d009      	beq.n	8003edc <HAL_FDCAN_IRQHandler+0x25c>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	69ba      	ldr	r2, [r7, #24]
 8003ece:	651a      	str	r2, [r3, #80]	; 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003ed4:	69bb      	ldr	r3, [r7, #24]
 8003ed6:	431a      	orrs	r2, r3
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d002      	beq.n	8003eea <HAL_FDCAN_IRQHandler+0x26a>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8003ee4:	6878      	ldr	r0, [r7, #4]
 8003ee6:	f000 f858 	bl	8003f9a <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8003eea:	bf00      	nop
 8003eec:	3728      	adds	r7, #40	; 0x28
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bd80      	pop	{r7, pc}

08003ef2 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8003ef2:	b480      	push	{r7}
 8003ef4:	b083      	sub	sp, #12
 8003ef6:	af00      	add	r7, sp, #0
 8003ef8:	6078      	str	r0, [r7, #4]
 8003efa:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8003efc:	bf00      	nop
 8003efe:	370c      	adds	r7, #12
 8003f00:	46bd      	mov	sp, r7
 8003f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f06:	4770      	bx	lr

08003f08 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b083      	sub	sp, #12
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
 8003f10:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8003f12:	bf00      	nop
 8003f14:	370c      	adds	r7, #12
 8003f16:	46bd      	mov	sp, r7
 8003f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1c:	4770      	bx	lr

08003f1e <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003f1e:	b480      	push	{r7}
 8003f20:	b083      	sub	sp, #12
 8003f22:	af00      	add	r7, sp, #0
 8003f24:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8003f26:	bf00      	nop
 8003f28:	370c      	adds	r7, #12
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f30:	4770      	bx	lr

08003f32 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8003f32:	b480      	push	{r7}
 8003f34:	b083      	sub	sp, #12
 8003f36:	af00      	add	r7, sp, #0
 8003f38:	6078      	str	r0, [r7, #4]
 8003f3a:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8003f3c:	bf00      	nop
 8003f3e:	370c      	adds	r7, #12
 8003f40:	46bd      	mov	sp, r7
 8003f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f46:	4770      	bx	lr

08003f48 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b083      	sub	sp, #12
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
 8003f50:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8003f52:	bf00      	nop
 8003f54:	370c      	adds	r7, #12
 8003f56:	46bd      	mov	sp, r7
 8003f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5c:	4770      	bx	lr

08003f5e <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003f5e:	b480      	push	{r7}
 8003f60:	b083      	sub	sp, #12
 8003f62:	af00      	add	r7, sp, #0
 8003f64:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8003f66:	bf00      	nop
 8003f68:	370c      	adds	r7, #12
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f70:	4770      	bx	lr

08003f72 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003f72:	b480      	push	{r7}
 8003f74:	b083      	sub	sp, #12
 8003f76:	af00      	add	r7, sp, #0
 8003f78:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8003f7a:	bf00      	nop
 8003f7c:	370c      	adds	r7, #12
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f84:	4770      	bx	lr

08003f86 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003f86:	b480      	push	{r7}
 8003f88:	b083      	sub	sp, #12
 8003f8a:	af00      	add	r7, sp, #0
 8003f8c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8003f8e:	bf00      	nop
 8003f90:	370c      	adds	r7, #12
 8003f92:	46bd      	mov	sp, r7
 8003f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f98:	4770      	bx	lr

08003f9a <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003f9a:	b480      	push	{r7}
 8003f9c:	b083      	sub	sp, #12
 8003f9e:	af00      	add	r7, sp, #0
 8003fa0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8003fa2:	bf00      	nop
 8003fa4:	370c      	adds	r7, #12
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fac:	4770      	bx	lr

08003fae <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8003fae:	b480      	push	{r7}
 8003fb0:	b083      	sub	sp, #12
 8003fb2:	af00      	add	r7, sp, #0
 8003fb4:	6078      	str	r0, [r7, #4]
 8003fb6:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8003fb8:	bf00      	nop
 8003fba:	370c      	adds	r7, #12
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc2:	4770      	bx	lr

08003fc4 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b085      	sub	sp, #20
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8003fcc:	4b30      	ldr	r3, [pc, #192]	; (8004090 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 8003fce:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4a2f      	ldr	r2, [pc, #188]	; (8004094 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d103      	bne.n	8003fe2 <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8003fda:	68bb      	ldr	r3, [r7, #8]
 8003fdc:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8003fe0:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4a2c      	ldr	r2, [pc, #176]	; (8004098 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d103      	bne.n	8003ff4 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	f503 63d4 	add.w	r3, r3, #1696	; 0x6a0
 8003ff2:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	68ba      	ldr	r2, [r7, #8]
 8003ff8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004002:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800400a:	041a      	lsls	r2, r3, #16
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	430a      	orrs	r2, r1
 8004012:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	f103 0270 	add.w	r2, r3, #112	; 0x70
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004028:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004030:	061a      	lsls	r2, r3, #24
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	430a      	orrs	r2, r1
 8004038:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	f503 7218 	add.w	r2, r3, #608	; 0x260
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800405a:	68bb      	ldr	r3, [r7, #8]
 800405c:	f503 721e 	add.w	r2, r3, #632	; 0x278
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	60fb      	str	r3, [r7, #12]
 8004068:	e005      	b.n	8004076 <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	2200      	movs	r2, #0
 800406e:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	3304      	adds	r3, #4
 8004074:	60fb      	str	r3, [r7, #12]
 8004076:	68bb      	ldr	r3, [r7, #8]
 8004078:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800407c:	68fa      	ldr	r2, [r7, #12]
 800407e:	429a      	cmp	r2, r3
 8004080:	d3f3      	bcc.n	800406a <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 8004082:	bf00      	nop
 8004084:	bf00      	nop
 8004086:	3714      	adds	r7, #20
 8004088:	46bd      	mov	sp, r7
 800408a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408e:	4770      	bx	lr
 8004090:	4000a400 	.word	0x4000a400
 8004094:	40006800 	.word	0x40006800
 8004098:	40006c00 	.word	0x40006c00

0800409c <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData,
                                   uint32_t BufferIndex)
{
 800409c:	b480      	push	{r7}
 800409e:	b089      	sub	sp, #36	; 0x24
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	60f8      	str	r0, [r7, #12]
 80040a4:	60b9      	str	r1, [r7, #8]
 80040a6:	607a      	str	r2, [r7, #4]
 80040a8:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80040aa:	68bb      	ldr	r3, [r7, #8]
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d10a      	bne.n	80040c8 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80040b6:	68bb      	ldr	r3, [r7, #8]
 80040b8:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 80040ba:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80040c2:	4313      	orrs	r3, r2
 80040c4:	61fb      	str	r3, [r7, #28]
 80040c6:	e00a      	b.n	80040de <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 80040d0:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 80040d6:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80040d8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80040dc:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80040de:	68bb      	ldr	r3, [r7, #8]
 80040e0:	6a1b      	ldr	r3, [r3, #32]
 80040e2:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80040e8:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 80040ee:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 80040f0:	68bb      	ldr	r3, [r7, #8]
 80040f2:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 80040f4:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 80040f6:	68bb      	ldr	r3, [r7, #8]
 80040f8:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80040fa:	4313      	orrs	r3, r2
 80040fc:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004102:	683a      	ldr	r2, [r7, #0]
 8004104:	4613      	mov	r3, r2
 8004106:	00db      	lsls	r3, r3, #3
 8004108:	4413      	add	r3, r2
 800410a:	00db      	lsls	r3, r3, #3
 800410c:	440b      	add	r3, r1
 800410e:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8004110:	69bb      	ldr	r3, [r7, #24]
 8004112:	69fa      	ldr	r2, [r7, #28]
 8004114:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8004116:	69bb      	ldr	r3, [r7, #24]
 8004118:	3304      	adds	r3, #4
 800411a:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800411c:	69bb      	ldr	r3, [r7, #24]
 800411e:	693a      	ldr	r2, [r7, #16]
 8004120:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8004122:	69bb      	ldr	r3, [r7, #24]
 8004124:	3304      	adds	r3, #4
 8004126:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8004128:	2300      	movs	r3, #0
 800412a:	617b      	str	r3, [r7, #20]
 800412c:	e020      	b.n	8004170 <FDCAN_CopyMessageToRAM+0xd4>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800412e:	697b      	ldr	r3, [r7, #20]
 8004130:	3303      	adds	r3, #3
 8004132:	687a      	ldr	r2, [r7, #4]
 8004134:	4413      	add	r3, r2
 8004136:	781b      	ldrb	r3, [r3, #0]
 8004138:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800413a:	697b      	ldr	r3, [r7, #20]
 800413c:	3302      	adds	r3, #2
 800413e:	6879      	ldr	r1, [r7, #4]
 8004140:	440b      	add	r3, r1
 8004142:	781b      	ldrb	r3, [r3, #0]
 8004144:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004146:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8004148:	697b      	ldr	r3, [r7, #20]
 800414a:	3301      	adds	r3, #1
 800414c:	6879      	ldr	r1, [r7, #4]
 800414e:	440b      	add	r3, r1
 8004150:	781b      	ldrb	r3, [r3, #0]
 8004152:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8004154:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8004156:	6879      	ldr	r1, [r7, #4]
 8004158:	697a      	ldr	r2, [r7, #20]
 800415a:	440a      	add	r2, r1
 800415c:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800415e:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004160:	69bb      	ldr	r3, [r7, #24]
 8004162:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8004164:	69bb      	ldr	r3, [r7, #24]
 8004166:	3304      	adds	r3, #4
 8004168:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 800416a:	697b      	ldr	r3, [r7, #20]
 800416c:	3304      	adds	r3, #4
 800416e:	617b      	str	r3, [r7, #20]
 8004170:	68bb      	ldr	r3, [r7, #8]
 8004172:	68db      	ldr	r3, [r3, #12]
 8004174:	0c1b      	lsrs	r3, r3, #16
 8004176:	4a06      	ldr	r2, [pc, #24]	; (8004190 <FDCAN_CopyMessageToRAM+0xf4>)
 8004178:	5cd3      	ldrb	r3, [r2, r3]
 800417a:	461a      	mov	r2, r3
 800417c:	697b      	ldr	r3, [r7, #20]
 800417e:	4293      	cmp	r3, r2
 8004180:	d3d5      	bcc.n	800412e <FDCAN_CopyMessageToRAM+0x92>
  }
}
 8004182:	bf00      	nop
 8004184:	bf00      	nop
 8004186:	3724      	adds	r7, #36	; 0x24
 8004188:	46bd      	mov	sp, r7
 800418a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418e:	4770      	bx	lr
 8004190:	0800864c 	.word	0x0800864c

08004194 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004194:	b480      	push	{r7}
 8004196:	b087      	sub	sp, #28
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
 800419c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800419e:	2300      	movs	r3, #0
 80041a0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80041a2:	e15a      	b.n	800445a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	2101      	movs	r1, #1
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	fa01 f303 	lsl.w	r3, r1, r3
 80041b0:	4013      	ands	r3, r2
 80041b2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	f000 814c 	beq.w	8004454 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d00b      	beq.n	80041dc <HAL_GPIO_Init+0x48>
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	2b02      	cmp	r3, #2
 80041ca:	d007      	beq.n	80041dc <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80041d0:	2b11      	cmp	r3, #17
 80041d2:	d003      	beq.n	80041dc <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	2b12      	cmp	r3, #18
 80041da:	d130      	bne.n	800423e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	689b      	ldr	r3, [r3, #8]
 80041e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80041e2:	697b      	ldr	r3, [r7, #20]
 80041e4:	005b      	lsls	r3, r3, #1
 80041e6:	2203      	movs	r2, #3
 80041e8:	fa02 f303 	lsl.w	r3, r2, r3
 80041ec:	43db      	mvns	r3, r3
 80041ee:	693a      	ldr	r2, [r7, #16]
 80041f0:	4013      	ands	r3, r2
 80041f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	68da      	ldr	r2, [r3, #12]
 80041f8:	697b      	ldr	r3, [r7, #20]
 80041fa:	005b      	lsls	r3, r3, #1
 80041fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004200:	693a      	ldr	r2, [r7, #16]
 8004202:	4313      	orrs	r3, r2
 8004204:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	693a      	ldr	r2, [r7, #16]
 800420a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004212:	2201      	movs	r2, #1
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	fa02 f303 	lsl.w	r3, r2, r3
 800421a:	43db      	mvns	r3, r3
 800421c:	693a      	ldr	r2, [r7, #16]
 800421e:	4013      	ands	r3, r2
 8004220:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	091b      	lsrs	r3, r3, #4
 8004228:	f003 0201 	and.w	r2, r3, #1
 800422c:	697b      	ldr	r3, [r7, #20]
 800422e:	fa02 f303 	lsl.w	r3, r2, r3
 8004232:	693a      	ldr	r2, [r7, #16]
 8004234:	4313      	orrs	r3, r2
 8004236:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	693a      	ldr	r2, [r7, #16]
 800423c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	68db      	ldr	r3, [r3, #12]
 8004242:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004244:	697b      	ldr	r3, [r7, #20]
 8004246:	005b      	lsls	r3, r3, #1
 8004248:	2203      	movs	r2, #3
 800424a:	fa02 f303 	lsl.w	r3, r2, r3
 800424e:	43db      	mvns	r3, r3
 8004250:	693a      	ldr	r2, [r7, #16]
 8004252:	4013      	ands	r3, r2
 8004254:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	689a      	ldr	r2, [r3, #8]
 800425a:	697b      	ldr	r3, [r7, #20]
 800425c:	005b      	lsls	r3, r3, #1
 800425e:	fa02 f303 	lsl.w	r3, r2, r3
 8004262:	693a      	ldr	r2, [r7, #16]
 8004264:	4313      	orrs	r3, r2
 8004266:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	693a      	ldr	r2, [r7, #16]
 800426c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	2b02      	cmp	r3, #2
 8004274:	d003      	beq.n	800427e <HAL_GPIO_Init+0xea>
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	2b12      	cmp	r3, #18
 800427c:	d123      	bne.n	80042c6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800427e:	697b      	ldr	r3, [r7, #20]
 8004280:	08da      	lsrs	r2, r3, #3
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	3208      	adds	r2, #8
 8004286:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800428a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800428c:	697b      	ldr	r3, [r7, #20]
 800428e:	f003 0307 	and.w	r3, r3, #7
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	220f      	movs	r2, #15
 8004296:	fa02 f303 	lsl.w	r3, r2, r3
 800429a:	43db      	mvns	r3, r3
 800429c:	693a      	ldr	r2, [r7, #16]
 800429e:	4013      	ands	r3, r2
 80042a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	691a      	ldr	r2, [r3, #16]
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	f003 0307 	and.w	r3, r3, #7
 80042ac:	009b      	lsls	r3, r3, #2
 80042ae:	fa02 f303 	lsl.w	r3, r2, r3
 80042b2:	693a      	ldr	r2, [r7, #16]
 80042b4:	4313      	orrs	r3, r2
 80042b6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	08da      	lsrs	r2, r3, #3
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	3208      	adds	r2, #8
 80042c0:	6939      	ldr	r1, [r7, #16]
 80042c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	005b      	lsls	r3, r3, #1
 80042d0:	2203      	movs	r2, #3
 80042d2:	fa02 f303 	lsl.w	r3, r2, r3
 80042d6:	43db      	mvns	r3, r3
 80042d8:	693a      	ldr	r2, [r7, #16]
 80042da:	4013      	ands	r3, r2
 80042dc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	f003 0203 	and.w	r2, r3, #3
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	005b      	lsls	r3, r3, #1
 80042ea:	fa02 f303 	lsl.w	r3, r2, r3
 80042ee:	693a      	ldr	r2, [r7, #16]
 80042f0:	4313      	orrs	r3, r2
 80042f2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	693a      	ldr	r2, [r7, #16]
 80042f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004302:	2b00      	cmp	r3, #0
 8004304:	f000 80a6 	beq.w	8004454 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004308:	4b5b      	ldr	r3, [pc, #364]	; (8004478 <HAL_GPIO_Init+0x2e4>)
 800430a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800430c:	4a5a      	ldr	r2, [pc, #360]	; (8004478 <HAL_GPIO_Init+0x2e4>)
 800430e:	f043 0301 	orr.w	r3, r3, #1
 8004312:	6613      	str	r3, [r2, #96]	; 0x60
 8004314:	4b58      	ldr	r3, [pc, #352]	; (8004478 <HAL_GPIO_Init+0x2e4>)
 8004316:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004318:	f003 0301 	and.w	r3, r3, #1
 800431c:	60bb      	str	r3, [r7, #8]
 800431e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004320:	4a56      	ldr	r2, [pc, #344]	; (800447c <HAL_GPIO_Init+0x2e8>)
 8004322:	697b      	ldr	r3, [r7, #20]
 8004324:	089b      	lsrs	r3, r3, #2
 8004326:	3302      	adds	r3, #2
 8004328:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800432c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800432e:	697b      	ldr	r3, [r7, #20]
 8004330:	f003 0303 	and.w	r3, r3, #3
 8004334:	009b      	lsls	r3, r3, #2
 8004336:	220f      	movs	r2, #15
 8004338:	fa02 f303 	lsl.w	r3, r2, r3
 800433c:	43db      	mvns	r3, r3
 800433e:	693a      	ldr	r2, [r7, #16]
 8004340:	4013      	ands	r3, r2
 8004342:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800434a:	d01f      	beq.n	800438c <HAL_GPIO_Init+0x1f8>
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	4a4c      	ldr	r2, [pc, #304]	; (8004480 <HAL_GPIO_Init+0x2ec>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d019      	beq.n	8004388 <HAL_GPIO_Init+0x1f4>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	4a4b      	ldr	r2, [pc, #300]	; (8004484 <HAL_GPIO_Init+0x2f0>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d013      	beq.n	8004384 <HAL_GPIO_Init+0x1f0>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	4a4a      	ldr	r2, [pc, #296]	; (8004488 <HAL_GPIO_Init+0x2f4>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d00d      	beq.n	8004380 <HAL_GPIO_Init+0x1ec>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	4a49      	ldr	r2, [pc, #292]	; (800448c <HAL_GPIO_Init+0x2f8>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d007      	beq.n	800437c <HAL_GPIO_Init+0x1e8>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	4a48      	ldr	r2, [pc, #288]	; (8004490 <HAL_GPIO_Init+0x2fc>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d101      	bne.n	8004378 <HAL_GPIO_Init+0x1e4>
 8004374:	2305      	movs	r3, #5
 8004376:	e00a      	b.n	800438e <HAL_GPIO_Init+0x1fa>
 8004378:	2306      	movs	r3, #6
 800437a:	e008      	b.n	800438e <HAL_GPIO_Init+0x1fa>
 800437c:	2304      	movs	r3, #4
 800437e:	e006      	b.n	800438e <HAL_GPIO_Init+0x1fa>
 8004380:	2303      	movs	r3, #3
 8004382:	e004      	b.n	800438e <HAL_GPIO_Init+0x1fa>
 8004384:	2302      	movs	r3, #2
 8004386:	e002      	b.n	800438e <HAL_GPIO_Init+0x1fa>
 8004388:	2301      	movs	r3, #1
 800438a:	e000      	b.n	800438e <HAL_GPIO_Init+0x1fa>
 800438c:	2300      	movs	r3, #0
 800438e:	697a      	ldr	r2, [r7, #20]
 8004390:	f002 0203 	and.w	r2, r2, #3
 8004394:	0092      	lsls	r2, r2, #2
 8004396:	4093      	lsls	r3, r2
 8004398:	693a      	ldr	r2, [r7, #16]
 800439a:	4313      	orrs	r3, r2
 800439c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800439e:	4937      	ldr	r1, [pc, #220]	; (800447c <HAL_GPIO_Init+0x2e8>)
 80043a0:	697b      	ldr	r3, [r7, #20]
 80043a2:	089b      	lsrs	r3, r3, #2
 80043a4:	3302      	adds	r3, #2
 80043a6:	693a      	ldr	r2, [r7, #16]
 80043a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80043ac:	4b39      	ldr	r3, [pc, #228]	; (8004494 <HAL_GPIO_Init+0x300>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	43db      	mvns	r3, r3
 80043b6:	693a      	ldr	r2, [r7, #16]
 80043b8:	4013      	ands	r3, r2
 80043ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d003      	beq.n	80043d0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80043c8:	693a      	ldr	r2, [r7, #16]
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	4313      	orrs	r3, r2
 80043ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80043d0:	4a30      	ldr	r2, [pc, #192]	; (8004494 <HAL_GPIO_Init+0x300>)
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80043d6:	4b2f      	ldr	r3, [pc, #188]	; (8004494 <HAL_GPIO_Init+0x300>)
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	43db      	mvns	r3, r3
 80043e0:	693a      	ldr	r2, [r7, #16]
 80043e2:	4013      	ands	r3, r2
 80043e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d003      	beq.n	80043fa <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80043f2:	693a      	ldr	r2, [r7, #16]
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	4313      	orrs	r3, r2
 80043f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80043fa:	4a26      	ldr	r2, [pc, #152]	; (8004494 <HAL_GPIO_Init+0x300>)
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004400:	4b24      	ldr	r3, [pc, #144]	; (8004494 <HAL_GPIO_Init+0x300>)
 8004402:	689b      	ldr	r3, [r3, #8]
 8004404:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	43db      	mvns	r3, r3
 800440a:	693a      	ldr	r2, [r7, #16]
 800440c:	4013      	ands	r3, r2
 800440e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004418:	2b00      	cmp	r3, #0
 800441a:	d003      	beq.n	8004424 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800441c:	693a      	ldr	r2, [r7, #16]
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	4313      	orrs	r3, r2
 8004422:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004424:	4a1b      	ldr	r2, [pc, #108]	; (8004494 <HAL_GPIO_Init+0x300>)
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800442a:	4b1a      	ldr	r3, [pc, #104]	; (8004494 <HAL_GPIO_Init+0x300>)
 800442c:	68db      	ldr	r3, [r3, #12]
 800442e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	43db      	mvns	r3, r3
 8004434:	693a      	ldr	r2, [r7, #16]
 8004436:	4013      	ands	r3, r2
 8004438:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004442:	2b00      	cmp	r3, #0
 8004444:	d003      	beq.n	800444e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004446:	693a      	ldr	r2, [r7, #16]
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	4313      	orrs	r3, r2
 800444c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800444e:	4a11      	ldr	r2, [pc, #68]	; (8004494 <HAL_GPIO_Init+0x300>)
 8004450:	693b      	ldr	r3, [r7, #16]
 8004452:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	3301      	adds	r3, #1
 8004458:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	681a      	ldr	r2, [r3, #0]
 800445e:	697b      	ldr	r3, [r7, #20]
 8004460:	fa22 f303 	lsr.w	r3, r2, r3
 8004464:	2b00      	cmp	r3, #0
 8004466:	f47f ae9d 	bne.w	80041a4 <HAL_GPIO_Init+0x10>
  }
}
 800446a:	bf00      	nop
 800446c:	bf00      	nop
 800446e:	371c      	adds	r7, #28
 8004470:	46bd      	mov	sp, r7
 8004472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004476:	4770      	bx	lr
 8004478:	40021000 	.word	0x40021000
 800447c:	40010000 	.word	0x40010000
 8004480:	48000400 	.word	0x48000400
 8004484:	48000800 	.word	0x48000800
 8004488:	48000c00 	.word	0x48000c00
 800448c:	48001000 	.word	0x48001000
 8004490:	48001400 	.word	0x48001400
 8004494:	40010400 	.word	0x40010400

08004498 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004498:	b480      	push	{r7}
 800449a:	b085      	sub	sp, #20
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
 80044a0:	460b      	mov	r3, r1
 80044a2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	691a      	ldr	r2, [r3, #16]
 80044a8:	887b      	ldrh	r3, [r7, #2]
 80044aa:	4013      	ands	r3, r2
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d002      	beq.n	80044b6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80044b0:	2301      	movs	r3, #1
 80044b2:	73fb      	strb	r3, [r7, #15]
 80044b4:	e001      	b.n	80044ba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80044b6:	2300      	movs	r3, #0
 80044b8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80044ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80044bc:	4618      	mov	r0, r3
 80044be:	3714      	adds	r7, #20
 80044c0:	46bd      	mov	sp, r7
 80044c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c6:	4770      	bx	lr

080044c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80044c8:	b480      	push	{r7}
 80044ca:	b083      	sub	sp, #12
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
 80044d0:	460b      	mov	r3, r1
 80044d2:	807b      	strh	r3, [r7, #2]
 80044d4:	4613      	mov	r3, r2
 80044d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80044d8:	787b      	ldrb	r3, [r7, #1]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d003      	beq.n	80044e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80044de:	887a      	ldrh	r2, [r7, #2]
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80044e4:	e002      	b.n	80044ec <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80044e6:	887a      	ldrh	r2, [r7, #2]
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	629a      	str	r2, [r3, #40]	; 0x28
}
 80044ec:	bf00      	nop
 80044ee:	370c      	adds	r7, #12
 80044f0:	46bd      	mov	sp, r7
 80044f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f6:	4770      	bx	lr

080044f8 <HAL_PWR_EnterSTOPMode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop 0 or Stop 1 mode with WFI instruction.
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop 0 or Stop 1 mode with WFE instruction.
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b082      	sub	sp, #8
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
 8004500:	460b      	mov	r3, r1
 8004502:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));

  if(Regulator == PWR_LOWPOWERREGULATOR_ON)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800450a:	d104      	bne.n	8004516 <HAL_PWR_EnterSTOPMode+0x1e>
  {
    HAL_PWREx_EnterSTOP1Mode(STOPEntry);
 800450c:	78fb      	ldrb	r3, [r7, #3]
 800450e:	4618      	mov	r0, r3
 8004510:	f000 f8d8 	bl	80046c4 <HAL_PWREx_EnterSTOP1Mode>
  }
  else
  {
    HAL_PWREx_EnterSTOP0Mode(STOPEntry);
  }
}
 8004514:	e003      	b.n	800451e <HAL_PWR_EnterSTOPMode+0x26>
    HAL_PWREx_EnterSTOP0Mode(STOPEntry);
 8004516:	78fb      	ldrb	r3, [r7, #3]
 8004518:	4618      	mov	r0, r3
 800451a:	f000 f8a9 	bl	8004670 <HAL_PWREx_EnterSTOP0Mode>
}
 800451e:	bf00      	nop
 8004520:	3708      	adds	r7, #8
 8004522:	46bd      	mov	sp, r7
 8004524:	bd80      	pop	{r7, pc}
	...

08004528 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004528:	b480      	push	{r7}
 800452a:	b085      	sub	sp, #20
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d141      	bne.n	80045ba <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004536:	4b4b      	ldr	r3, [pc, #300]	; (8004664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800453e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004542:	d131      	bne.n	80045a8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004544:	4b47      	ldr	r3, [pc, #284]	; (8004664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004546:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800454a:	4a46      	ldr	r2, [pc, #280]	; (8004664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800454c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004550:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004554:	4b43      	ldr	r3, [pc, #268]	; (8004664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800455c:	4a41      	ldr	r2, [pc, #260]	; (8004664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800455e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004562:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004564:	4b40      	ldr	r3, [pc, #256]	; (8004668 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	2232      	movs	r2, #50	; 0x32
 800456a:	fb02 f303 	mul.w	r3, r2, r3
 800456e:	4a3f      	ldr	r2, [pc, #252]	; (800466c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004570:	fba2 2303 	umull	r2, r3, r2, r3
 8004574:	0c9b      	lsrs	r3, r3, #18
 8004576:	3301      	adds	r3, #1
 8004578:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800457a:	e002      	b.n	8004582 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	3b01      	subs	r3, #1
 8004580:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004582:	4b38      	ldr	r3, [pc, #224]	; (8004664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004584:	695b      	ldr	r3, [r3, #20]
 8004586:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800458a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800458e:	d102      	bne.n	8004596 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d1f2      	bne.n	800457c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004596:	4b33      	ldr	r3, [pc, #204]	; (8004664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004598:	695b      	ldr	r3, [r3, #20]
 800459a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800459e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045a2:	d158      	bne.n	8004656 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80045a4:	2303      	movs	r3, #3
 80045a6:	e057      	b.n	8004658 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80045a8:	4b2e      	ldr	r3, [pc, #184]	; (8004664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80045ae:	4a2d      	ldr	r2, [pc, #180]	; (8004664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80045b4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80045b8:	e04d      	b.n	8004656 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80045c0:	d141      	bne.n	8004646 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80045c2:	4b28      	ldr	r3, [pc, #160]	; (8004664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80045ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045ce:	d131      	bne.n	8004634 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80045d0:	4b24      	ldr	r3, [pc, #144]	; (8004664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80045d6:	4a23      	ldr	r2, [pc, #140]	; (8004664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80045dc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80045e0:	4b20      	ldr	r3, [pc, #128]	; (8004664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80045e8:	4a1e      	ldr	r2, [pc, #120]	; (8004664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80045ee:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80045f0:	4b1d      	ldr	r3, [pc, #116]	; (8004668 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	2232      	movs	r2, #50	; 0x32
 80045f6:	fb02 f303 	mul.w	r3, r2, r3
 80045fa:	4a1c      	ldr	r2, [pc, #112]	; (800466c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80045fc:	fba2 2303 	umull	r2, r3, r2, r3
 8004600:	0c9b      	lsrs	r3, r3, #18
 8004602:	3301      	adds	r3, #1
 8004604:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004606:	e002      	b.n	800460e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	3b01      	subs	r3, #1
 800460c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800460e:	4b15      	ldr	r3, [pc, #84]	; (8004664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004610:	695b      	ldr	r3, [r3, #20]
 8004612:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004616:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800461a:	d102      	bne.n	8004622 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d1f2      	bne.n	8004608 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004622:	4b10      	ldr	r3, [pc, #64]	; (8004664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004624:	695b      	ldr	r3, [r3, #20]
 8004626:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800462a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800462e:	d112      	bne.n	8004656 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004630:	2303      	movs	r3, #3
 8004632:	e011      	b.n	8004658 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004634:	4b0b      	ldr	r3, [pc, #44]	; (8004664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004636:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800463a:	4a0a      	ldr	r2, [pc, #40]	; (8004664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800463c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004640:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004644:	e007      	b.n	8004656 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004646:	4b07      	ldr	r3, [pc, #28]	; (8004664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800464e:	4a05      	ldr	r2, [pc, #20]	; (8004664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004650:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004654:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004656:	2300      	movs	r3, #0
}
 8004658:	4618      	mov	r0, r3
 800465a:	3714      	adds	r7, #20
 800465c:	46bd      	mov	sp, r7
 800465e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004662:	4770      	bx	lr
 8004664:	40007000 	.word	0x40007000
 8004668:	20000010 	.word	0x20000010
 800466c:	431bde83 	.word	0x431bde83

08004670 <HAL_PWREx_EnterSTOP0Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP0Mode(uint8_t STOPEntry)
{
 8004670:	b480      	push	{r7}
 8004672:	b083      	sub	sp, #12
 8004674:	af00      	add	r7, sp, #0
 8004676:	4603      	mov	r3, r0
 8004678:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Stop 0 mode with Main Regulator */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP0);
 800467a:	4b10      	ldr	r3, [pc, #64]	; (80046bc <HAL_PWREx_EnterSTOP0Mode+0x4c>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a0f      	ldr	r2, [pc, #60]	; (80046bc <HAL_PWREx_EnterSTOP0Mode+0x4c>)
 8004680:	f023 0307 	bic.w	r3, r3, #7
 8004684:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004686:	4b0e      	ldr	r3, [pc, #56]	; (80046c0 <HAL_PWREx_EnterSTOP0Mode+0x50>)
 8004688:	691b      	ldr	r3, [r3, #16]
 800468a:	4a0d      	ldr	r2, [pc, #52]	; (80046c0 <HAL_PWREx_EnterSTOP0Mode+0x50>)
 800468c:	f043 0304 	orr.w	r3, r3, #4
 8004690:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8004692:	79fb      	ldrb	r3, [r7, #7]
 8004694:	2b01      	cmp	r3, #1
 8004696:	d101      	bne.n	800469c <HAL_PWREx_EnterSTOP0Mode+0x2c>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8004698:	bf30      	wfi
 800469a:	e002      	b.n	80046a2 <HAL_PWREx_EnterSTOP0Mode+0x32>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800469c:	bf40      	sev
    __WFE();
 800469e:	bf20      	wfe
    __WFE();
 80046a0:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80046a2:	4b07      	ldr	r3, [pc, #28]	; (80046c0 <HAL_PWREx_EnterSTOP0Mode+0x50>)
 80046a4:	691b      	ldr	r3, [r3, #16]
 80046a6:	4a06      	ldr	r2, [pc, #24]	; (80046c0 <HAL_PWREx_EnterSTOP0Mode+0x50>)
 80046a8:	f023 0304 	bic.w	r3, r3, #4
 80046ac:	6113      	str	r3, [r2, #16]
}
 80046ae:	bf00      	nop
 80046b0:	370c      	adds	r7, #12
 80046b2:	46bd      	mov	sp, r7
 80046b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b8:	4770      	bx	lr
 80046ba:	bf00      	nop
 80046bc:	40007000 	.word	0x40007000
 80046c0:	e000ed00 	.word	0xe000ed00

080046c4 <HAL_PWREx_EnterSTOP1Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP1Mode(uint8_t STOPEntry)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b083      	sub	sp, #12
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	4603      	mov	r3, r0
 80046cc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Stop 1 mode with Low-Power Regulator */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP1);
 80046ce:	4b11      	ldr	r3, [pc, #68]	; (8004714 <HAL_PWREx_EnterSTOP1Mode+0x50>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f023 0307 	bic.w	r3, r3, #7
 80046d6:	4a0f      	ldr	r2, [pc, #60]	; (8004714 <HAL_PWREx_EnterSTOP1Mode+0x50>)
 80046d8:	f043 0301 	orr.w	r3, r3, #1
 80046dc:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80046de:	4b0e      	ldr	r3, [pc, #56]	; (8004718 <HAL_PWREx_EnterSTOP1Mode+0x54>)
 80046e0:	691b      	ldr	r3, [r3, #16]
 80046e2:	4a0d      	ldr	r2, [pc, #52]	; (8004718 <HAL_PWREx_EnterSTOP1Mode+0x54>)
 80046e4:	f043 0304 	orr.w	r3, r3, #4
 80046e8:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 80046ea:	79fb      	ldrb	r3, [r7, #7]
 80046ec:	2b01      	cmp	r3, #1
 80046ee:	d101      	bne.n	80046f4 <HAL_PWREx_EnterSTOP1Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80046f0:	bf30      	wfi
 80046f2:	e002      	b.n	80046fa <HAL_PWREx_EnterSTOP1Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 80046f4:	bf40      	sev
    __WFE();
 80046f6:	bf20      	wfe
    __WFE();
 80046f8:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80046fa:	4b07      	ldr	r3, [pc, #28]	; (8004718 <HAL_PWREx_EnterSTOP1Mode+0x54>)
 80046fc:	691b      	ldr	r3, [r3, #16]
 80046fe:	4a06      	ldr	r2, [pc, #24]	; (8004718 <HAL_PWREx_EnterSTOP1Mode+0x54>)
 8004700:	f023 0304 	bic.w	r3, r3, #4
 8004704:	6113      	str	r3, [r2, #16]
}
 8004706:	bf00      	nop
 8004708:	370c      	adds	r7, #12
 800470a:	46bd      	mov	sp, r7
 800470c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004710:	4770      	bx	lr
 8004712:	bf00      	nop
 8004714:	40007000 	.word	0x40007000
 8004718:	e000ed00 	.word	0xe000ed00

0800471c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800471c:	b480      	push	{r7}
 800471e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004720:	4b05      	ldr	r3, [pc, #20]	; (8004738 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004722:	689b      	ldr	r3, [r3, #8]
 8004724:	4a04      	ldr	r2, [pc, #16]	; (8004738 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004726:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800472a:	6093      	str	r3, [r2, #8]
}
 800472c:	bf00      	nop
 800472e:	46bd      	mov	sp, r7
 8004730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004734:	4770      	bx	lr
 8004736:	bf00      	nop
 8004738:	40007000 	.word	0x40007000

0800473c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b088      	sub	sp, #32
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d101      	bne.n	800474e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	e308      	b.n	8004d60 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 0301 	and.w	r3, r3, #1
 8004756:	2b00      	cmp	r3, #0
 8004758:	d075      	beq.n	8004846 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800475a:	4ba3      	ldr	r3, [pc, #652]	; (80049e8 <HAL_RCC_OscConfig+0x2ac>)
 800475c:	689b      	ldr	r3, [r3, #8]
 800475e:	f003 030c 	and.w	r3, r3, #12
 8004762:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004764:	4ba0      	ldr	r3, [pc, #640]	; (80049e8 <HAL_RCC_OscConfig+0x2ac>)
 8004766:	68db      	ldr	r3, [r3, #12]
 8004768:	f003 0303 	and.w	r3, r3, #3
 800476c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800476e:	69bb      	ldr	r3, [r7, #24]
 8004770:	2b0c      	cmp	r3, #12
 8004772:	d102      	bne.n	800477a <HAL_RCC_OscConfig+0x3e>
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	2b03      	cmp	r3, #3
 8004778:	d002      	beq.n	8004780 <HAL_RCC_OscConfig+0x44>
 800477a:	69bb      	ldr	r3, [r7, #24]
 800477c:	2b08      	cmp	r3, #8
 800477e:	d10b      	bne.n	8004798 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004780:	4b99      	ldr	r3, [pc, #612]	; (80049e8 <HAL_RCC_OscConfig+0x2ac>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004788:	2b00      	cmp	r3, #0
 800478a:	d05b      	beq.n	8004844 <HAL_RCC_OscConfig+0x108>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d157      	bne.n	8004844 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004794:	2301      	movs	r3, #1
 8004796:	e2e3      	b.n	8004d60 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047a0:	d106      	bne.n	80047b0 <HAL_RCC_OscConfig+0x74>
 80047a2:	4b91      	ldr	r3, [pc, #580]	; (80049e8 <HAL_RCC_OscConfig+0x2ac>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a90      	ldr	r2, [pc, #576]	; (80049e8 <HAL_RCC_OscConfig+0x2ac>)
 80047a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047ac:	6013      	str	r3, [r2, #0]
 80047ae:	e01d      	b.n	80047ec <HAL_RCC_OscConfig+0xb0>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80047b8:	d10c      	bne.n	80047d4 <HAL_RCC_OscConfig+0x98>
 80047ba:	4b8b      	ldr	r3, [pc, #556]	; (80049e8 <HAL_RCC_OscConfig+0x2ac>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4a8a      	ldr	r2, [pc, #552]	; (80049e8 <HAL_RCC_OscConfig+0x2ac>)
 80047c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80047c4:	6013      	str	r3, [r2, #0]
 80047c6:	4b88      	ldr	r3, [pc, #544]	; (80049e8 <HAL_RCC_OscConfig+0x2ac>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4a87      	ldr	r2, [pc, #540]	; (80049e8 <HAL_RCC_OscConfig+0x2ac>)
 80047cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047d0:	6013      	str	r3, [r2, #0]
 80047d2:	e00b      	b.n	80047ec <HAL_RCC_OscConfig+0xb0>
 80047d4:	4b84      	ldr	r3, [pc, #528]	; (80049e8 <HAL_RCC_OscConfig+0x2ac>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a83      	ldr	r2, [pc, #524]	; (80049e8 <HAL_RCC_OscConfig+0x2ac>)
 80047da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047de:	6013      	str	r3, [r2, #0]
 80047e0:	4b81      	ldr	r3, [pc, #516]	; (80049e8 <HAL_RCC_OscConfig+0x2ac>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a80      	ldr	r2, [pc, #512]	; (80049e8 <HAL_RCC_OscConfig+0x2ac>)
 80047e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80047ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d013      	beq.n	800481c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047f4:	f7fe fc20 	bl	8003038 <HAL_GetTick>
 80047f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80047fa:	e008      	b.n	800480e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047fc:	f7fe fc1c 	bl	8003038 <HAL_GetTick>
 8004800:	4602      	mov	r2, r0
 8004802:	693b      	ldr	r3, [r7, #16]
 8004804:	1ad3      	subs	r3, r2, r3
 8004806:	2b64      	cmp	r3, #100	; 0x64
 8004808:	d901      	bls.n	800480e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800480a:	2303      	movs	r3, #3
 800480c:	e2a8      	b.n	8004d60 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800480e:	4b76      	ldr	r3, [pc, #472]	; (80049e8 <HAL_RCC_OscConfig+0x2ac>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004816:	2b00      	cmp	r3, #0
 8004818:	d0f0      	beq.n	80047fc <HAL_RCC_OscConfig+0xc0>
 800481a:	e014      	b.n	8004846 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800481c:	f7fe fc0c 	bl	8003038 <HAL_GetTick>
 8004820:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004822:	e008      	b.n	8004836 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004824:	f7fe fc08 	bl	8003038 <HAL_GetTick>
 8004828:	4602      	mov	r2, r0
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	1ad3      	subs	r3, r2, r3
 800482e:	2b64      	cmp	r3, #100	; 0x64
 8004830:	d901      	bls.n	8004836 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004832:	2303      	movs	r3, #3
 8004834:	e294      	b.n	8004d60 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004836:	4b6c      	ldr	r3, [pc, #432]	; (80049e8 <HAL_RCC_OscConfig+0x2ac>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800483e:	2b00      	cmp	r3, #0
 8004840:	d1f0      	bne.n	8004824 <HAL_RCC_OscConfig+0xe8>
 8004842:	e000      	b.n	8004846 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004844:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f003 0302 	and.w	r3, r3, #2
 800484e:	2b00      	cmp	r3, #0
 8004850:	d075      	beq.n	800493e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004852:	4b65      	ldr	r3, [pc, #404]	; (80049e8 <HAL_RCC_OscConfig+0x2ac>)
 8004854:	689b      	ldr	r3, [r3, #8]
 8004856:	f003 030c 	and.w	r3, r3, #12
 800485a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800485c:	4b62      	ldr	r3, [pc, #392]	; (80049e8 <HAL_RCC_OscConfig+0x2ac>)
 800485e:	68db      	ldr	r3, [r3, #12]
 8004860:	f003 0303 	and.w	r3, r3, #3
 8004864:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004866:	69bb      	ldr	r3, [r7, #24]
 8004868:	2b0c      	cmp	r3, #12
 800486a:	d102      	bne.n	8004872 <HAL_RCC_OscConfig+0x136>
 800486c:	697b      	ldr	r3, [r7, #20]
 800486e:	2b02      	cmp	r3, #2
 8004870:	d002      	beq.n	8004878 <HAL_RCC_OscConfig+0x13c>
 8004872:	69bb      	ldr	r3, [r7, #24]
 8004874:	2b04      	cmp	r3, #4
 8004876:	d11f      	bne.n	80048b8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004878:	4b5b      	ldr	r3, [pc, #364]	; (80049e8 <HAL_RCC_OscConfig+0x2ac>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004880:	2b00      	cmp	r3, #0
 8004882:	d005      	beq.n	8004890 <HAL_RCC_OscConfig+0x154>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	68db      	ldr	r3, [r3, #12]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d101      	bne.n	8004890 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800488c:	2301      	movs	r3, #1
 800488e:	e267      	b.n	8004d60 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004890:	4b55      	ldr	r3, [pc, #340]	; (80049e8 <HAL_RCC_OscConfig+0x2ac>)
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	691b      	ldr	r3, [r3, #16]
 800489c:	061b      	lsls	r3, r3, #24
 800489e:	4952      	ldr	r1, [pc, #328]	; (80049e8 <HAL_RCC_OscConfig+0x2ac>)
 80048a0:	4313      	orrs	r3, r2
 80048a2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80048a4:	4b51      	ldr	r3, [pc, #324]	; (80049ec <HAL_RCC_OscConfig+0x2b0>)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4618      	mov	r0, r3
 80048aa:	f7fe fb79 	bl	8002fa0 <HAL_InitTick>
 80048ae:	4603      	mov	r3, r0
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d043      	beq.n	800493c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80048b4:	2301      	movs	r3, #1
 80048b6:	e253      	b.n	8004d60 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	68db      	ldr	r3, [r3, #12]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d023      	beq.n	8004908 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80048c0:	4b49      	ldr	r3, [pc, #292]	; (80049e8 <HAL_RCC_OscConfig+0x2ac>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a48      	ldr	r2, [pc, #288]	; (80049e8 <HAL_RCC_OscConfig+0x2ac>)
 80048c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048cc:	f7fe fbb4 	bl	8003038 <HAL_GetTick>
 80048d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80048d2:	e008      	b.n	80048e6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048d4:	f7fe fbb0 	bl	8003038 <HAL_GetTick>
 80048d8:	4602      	mov	r2, r0
 80048da:	693b      	ldr	r3, [r7, #16]
 80048dc:	1ad3      	subs	r3, r2, r3
 80048de:	2b02      	cmp	r3, #2
 80048e0:	d901      	bls.n	80048e6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80048e2:	2303      	movs	r3, #3
 80048e4:	e23c      	b.n	8004d60 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80048e6:	4b40      	ldr	r3, [pc, #256]	; (80049e8 <HAL_RCC_OscConfig+0x2ac>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d0f0      	beq.n	80048d4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048f2:	4b3d      	ldr	r3, [pc, #244]	; (80049e8 <HAL_RCC_OscConfig+0x2ac>)
 80048f4:	685b      	ldr	r3, [r3, #4]
 80048f6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	691b      	ldr	r3, [r3, #16]
 80048fe:	061b      	lsls	r3, r3, #24
 8004900:	4939      	ldr	r1, [pc, #228]	; (80049e8 <HAL_RCC_OscConfig+0x2ac>)
 8004902:	4313      	orrs	r3, r2
 8004904:	604b      	str	r3, [r1, #4]
 8004906:	e01a      	b.n	800493e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004908:	4b37      	ldr	r3, [pc, #220]	; (80049e8 <HAL_RCC_OscConfig+0x2ac>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a36      	ldr	r2, [pc, #216]	; (80049e8 <HAL_RCC_OscConfig+0x2ac>)
 800490e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004912:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004914:	f7fe fb90 	bl	8003038 <HAL_GetTick>
 8004918:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800491a:	e008      	b.n	800492e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800491c:	f7fe fb8c 	bl	8003038 <HAL_GetTick>
 8004920:	4602      	mov	r2, r0
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	1ad3      	subs	r3, r2, r3
 8004926:	2b02      	cmp	r3, #2
 8004928:	d901      	bls.n	800492e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800492a:	2303      	movs	r3, #3
 800492c:	e218      	b.n	8004d60 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800492e:	4b2e      	ldr	r3, [pc, #184]	; (80049e8 <HAL_RCC_OscConfig+0x2ac>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004936:	2b00      	cmp	r3, #0
 8004938:	d1f0      	bne.n	800491c <HAL_RCC_OscConfig+0x1e0>
 800493a:	e000      	b.n	800493e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800493c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f003 0308 	and.w	r3, r3, #8
 8004946:	2b00      	cmp	r3, #0
 8004948:	d03c      	beq.n	80049c4 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	695b      	ldr	r3, [r3, #20]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d01c      	beq.n	800498c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004952:	4b25      	ldr	r3, [pc, #148]	; (80049e8 <HAL_RCC_OscConfig+0x2ac>)
 8004954:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004958:	4a23      	ldr	r2, [pc, #140]	; (80049e8 <HAL_RCC_OscConfig+0x2ac>)
 800495a:	f043 0301 	orr.w	r3, r3, #1
 800495e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004962:	f7fe fb69 	bl	8003038 <HAL_GetTick>
 8004966:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004968:	e008      	b.n	800497c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800496a:	f7fe fb65 	bl	8003038 <HAL_GetTick>
 800496e:	4602      	mov	r2, r0
 8004970:	693b      	ldr	r3, [r7, #16]
 8004972:	1ad3      	subs	r3, r2, r3
 8004974:	2b02      	cmp	r3, #2
 8004976:	d901      	bls.n	800497c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004978:	2303      	movs	r3, #3
 800497a:	e1f1      	b.n	8004d60 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800497c:	4b1a      	ldr	r3, [pc, #104]	; (80049e8 <HAL_RCC_OscConfig+0x2ac>)
 800497e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004982:	f003 0302 	and.w	r3, r3, #2
 8004986:	2b00      	cmp	r3, #0
 8004988:	d0ef      	beq.n	800496a <HAL_RCC_OscConfig+0x22e>
 800498a:	e01b      	b.n	80049c4 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800498c:	4b16      	ldr	r3, [pc, #88]	; (80049e8 <HAL_RCC_OscConfig+0x2ac>)
 800498e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004992:	4a15      	ldr	r2, [pc, #84]	; (80049e8 <HAL_RCC_OscConfig+0x2ac>)
 8004994:	f023 0301 	bic.w	r3, r3, #1
 8004998:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800499c:	f7fe fb4c 	bl	8003038 <HAL_GetTick>
 80049a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80049a2:	e008      	b.n	80049b6 <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049a4:	f7fe fb48 	bl	8003038 <HAL_GetTick>
 80049a8:	4602      	mov	r2, r0
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	1ad3      	subs	r3, r2, r3
 80049ae:	2b02      	cmp	r3, #2
 80049b0:	d901      	bls.n	80049b6 <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 80049b2:	2303      	movs	r3, #3
 80049b4:	e1d4      	b.n	8004d60 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80049b6:	4b0c      	ldr	r3, [pc, #48]	; (80049e8 <HAL_RCC_OscConfig+0x2ac>)
 80049b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80049bc:	f003 0302 	and.w	r3, r3, #2
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d1ef      	bne.n	80049a4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f003 0304 	and.w	r3, r3, #4
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	f000 80ab 	beq.w	8004b28 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049d2:	2300      	movs	r3, #0
 80049d4:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80049d6:	4b04      	ldr	r3, [pc, #16]	; (80049e8 <HAL_RCC_OscConfig+0x2ac>)
 80049d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d106      	bne.n	80049f0 <HAL_RCC_OscConfig+0x2b4>
 80049e2:	2301      	movs	r3, #1
 80049e4:	e005      	b.n	80049f2 <HAL_RCC_OscConfig+0x2b6>
 80049e6:	bf00      	nop
 80049e8:	40021000 	.word	0x40021000
 80049ec:	20000014 	.word	0x20000014
 80049f0:	2300      	movs	r3, #0
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d00d      	beq.n	8004a12 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049f6:	4baf      	ldr	r3, [pc, #700]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 80049f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049fa:	4aae      	ldr	r2, [pc, #696]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 80049fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a00:	6593      	str	r3, [r2, #88]	; 0x58
 8004a02:	4bac      	ldr	r3, [pc, #688]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004a04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a0a:	60fb      	str	r3, [r7, #12]
 8004a0c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004a0e:	2301      	movs	r3, #1
 8004a10:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a12:	4ba9      	ldr	r3, [pc, #676]	; (8004cb8 <HAL_RCC_OscConfig+0x57c>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d118      	bne.n	8004a50 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a1e:	4ba6      	ldr	r3, [pc, #664]	; (8004cb8 <HAL_RCC_OscConfig+0x57c>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	4aa5      	ldr	r2, [pc, #660]	; (8004cb8 <HAL_RCC_OscConfig+0x57c>)
 8004a24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a2a:	f7fe fb05 	bl	8003038 <HAL_GetTick>
 8004a2e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a30:	e008      	b.n	8004a44 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a32:	f7fe fb01 	bl	8003038 <HAL_GetTick>
 8004a36:	4602      	mov	r2, r0
 8004a38:	693b      	ldr	r3, [r7, #16]
 8004a3a:	1ad3      	subs	r3, r2, r3
 8004a3c:	2b02      	cmp	r3, #2
 8004a3e:	d901      	bls.n	8004a44 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004a40:	2303      	movs	r3, #3
 8004a42:	e18d      	b.n	8004d60 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a44:	4b9c      	ldr	r3, [pc, #624]	; (8004cb8 <HAL_RCC_OscConfig+0x57c>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d0f0      	beq.n	8004a32 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d108      	bne.n	8004a6a <HAL_RCC_OscConfig+0x32e>
 8004a58:	4b96      	ldr	r3, [pc, #600]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004a5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a5e:	4a95      	ldr	r2, [pc, #596]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004a60:	f043 0301 	orr.w	r3, r3, #1
 8004a64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004a68:	e024      	b.n	8004ab4 <HAL_RCC_OscConfig+0x378>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	689b      	ldr	r3, [r3, #8]
 8004a6e:	2b05      	cmp	r3, #5
 8004a70:	d110      	bne.n	8004a94 <HAL_RCC_OscConfig+0x358>
 8004a72:	4b90      	ldr	r3, [pc, #576]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004a74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a78:	4a8e      	ldr	r2, [pc, #568]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004a7a:	f043 0304 	orr.w	r3, r3, #4
 8004a7e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004a82:	4b8c      	ldr	r3, [pc, #560]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004a84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a88:	4a8a      	ldr	r2, [pc, #552]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004a8a:	f043 0301 	orr.w	r3, r3, #1
 8004a8e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004a92:	e00f      	b.n	8004ab4 <HAL_RCC_OscConfig+0x378>
 8004a94:	4b87      	ldr	r3, [pc, #540]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004a96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a9a:	4a86      	ldr	r2, [pc, #536]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004a9c:	f023 0301 	bic.w	r3, r3, #1
 8004aa0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004aa4:	4b83      	ldr	r3, [pc, #524]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004aa6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004aaa:	4a82      	ldr	r2, [pc, #520]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004aac:	f023 0304 	bic.w	r3, r3, #4
 8004ab0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d016      	beq.n	8004aea <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004abc:	f7fe fabc 	bl	8003038 <HAL_GetTick>
 8004ac0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ac2:	e00a      	b.n	8004ada <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ac4:	f7fe fab8 	bl	8003038 <HAL_GetTick>
 8004ac8:	4602      	mov	r2, r0
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	1ad3      	subs	r3, r2, r3
 8004ace:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d901      	bls.n	8004ada <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004ad6:	2303      	movs	r3, #3
 8004ad8:	e142      	b.n	8004d60 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ada:	4b76      	ldr	r3, [pc, #472]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004adc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ae0:	f003 0302 	and.w	r3, r3, #2
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d0ed      	beq.n	8004ac4 <HAL_RCC_OscConfig+0x388>
 8004ae8:	e015      	b.n	8004b16 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004aea:	f7fe faa5 	bl	8003038 <HAL_GetTick>
 8004aee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004af0:	e00a      	b.n	8004b08 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004af2:	f7fe faa1 	bl	8003038 <HAL_GetTick>
 8004af6:	4602      	mov	r2, r0
 8004af8:	693b      	ldr	r3, [r7, #16]
 8004afa:	1ad3      	subs	r3, r2, r3
 8004afc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d901      	bls.n	8004b08 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004b04:	2303      	movs	r3, #3
 8004b06:	e12b      	b.n	8004d60 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004b08:	4b6a      	ldr	r3, [pc, #424]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004b0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b0e:	f003 0302 	and.w	r3, r3, #2
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d1ed      	bne.n	8004af2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004b16:	7ffb      	ldrb	r3, [r7, #31]
 8004b18:	2b01      	cmp	r3, #1
 8004b1a:	d105      	bne.n	8004b28 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b1c:	4b65      	ldr	r3, [pc, #404]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004b1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b20:	4a64      	ldr	r2, [pc, #400]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004b22:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b26:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f003 0320 	and.w	r3, r3, #32
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d03c      	beq.n	8004bae <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	699b      	ldr	r3, [r3, #24]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d01c      	beq.n	8004b76 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004b3c:	4b5d      	ldr	r3, [pc, #372]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004b3e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004b42:	4a5c      	ldr	r2, [pc, #368]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004b44:	f043 0301 	orr.w	r3, r3, #1
 8004b48:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b4c:	f7fe fa74 	bl	8003038 <HAL_GetTick>
 8004b50:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004b52:	e008      	b.n	8004b66 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004b54:	f7fe fa70 	bl	8003038 <HAL_GetTick>
 8004b58:	4602      	mov	r2, r0
 8004b5a:	693b      	ldr	r3, [r7, #16]
 8004b5c:	1ad3      	subs	r3, r2, r3
 8004b5e:	2b02      	cmp	r3, #2
 8004b60:	d901      	bls.n	8004b66 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004b62:	2303      	movs	r3, #3
 8004b64:	e0fc      	b.n	8004d60 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004b66:	4b53      	ldr	r3, [pc, #332]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004b68:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004b6c:	f003 0302 	and.w	r3, r3, #2
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d0ef      	beq.n	8004b54 <HAL_RCC_OscConfig+0x418>
 8004b74:	e01b      	b.n	8004bae <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004b76:	4b4f      	ldr	r3, [pc, #316]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004b78:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004b7c:	4a4d      	ldr	r2, [pc, #308]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004b7e:	f023 0301 	bic.w	r3, r3, #1
 8004b82:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b86:	f7fe fa57 	bl	8003038 <HAL_GetTick>
 8004b8a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004b8c:	e008      	b.n	8004ba0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004b8e:	f7fe fa53 	bl	8003038 <HAL_GetTick>
 8004b92:	4602      	mov	r2, r0
 8004b94:	693b      	ldr	r3, [r7, #16]
 8004b96:	1ad3      	subs	r3, r2, r3
 8004b98:	2b02      	cmp	r3, #2
 8004b9a:	d901      	bls.n	8004ba0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004b9c:	2303      	movs	r3, #3
 8004b9e:	e0df      	b.n	8004d60 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004ba0:	4b44      	ldr	r3, [pc, #272]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004ba2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004ba6:	f003 0302 	and.w	r3, r3, #2
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d1ef      	bne.n	8004b8e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	69db      	ldr	r3, [r3, #28]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	f000 80d3 	beq.w	8004d5e <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004bb8:	4b3e      	ldr	r3, [pc, #248]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004bba:	689b      	ldr	r3, [r3, #8]
 8004bbc:	f003 030c 	and.w	r3, r3, #12
 8004bc0:	2b0c      	cmp	r3, #12
 8004bc2:	f000 808d 	beq.w	8004ce0 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	69db      	ldr	r3, [r3, #28]
 8004bca:	2b02      	cmp	r3, #2
 8004bcc:	d15a      	bne.n	8004c84 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bce:	4b39      	ldr	r3, [pc, #228]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	4a38      	ldr	r2, [pc, #224]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004bd4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004bd8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bda:	f7fe fa2d 	bl	8003038 <HAL_GetTick>
 8004bde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004be0:	e008      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004be2:	f7fe fa29 	bl	8003038 <HAL_GetTick>
 8004be6:	4602      	mov	r2, r0
 8004be8:	693b      	ldr	r3, [r7, #16]
 8004bea:	1ad3      	subs	r3, r2, r3
 8004bec:	2b02      	cmp	r3, #2
 8004bee:	d901      	bls.n	8004bf4 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8004bf0:	2303      	movs	r3, #3
 8004bf2:	e0b5      	b.n	8004d60 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004bf4:	4b2f      	ldr	r3, [pc, #188]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d1f0      	bne.n	8004be2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004c00:	4b2c      	ldr	r3, [pc, #176]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004c02:	68da      	ldr	r2, [r3, #12]
 8004c04:	4b2d      	ldr	r3, [pc, #180]	; (8004cbc <HAL_RCC_OscConfig+0x580>)
 8004c06:	4013      	ands	r3, r2
 8004c08:	687a      	ldr	r2, [r7, #4]
 8004c0a:	6a11      	ldr	r1, [r2, #32]
 8004c0c:	687a      	ldr	r2, [r7, #4]
 8004c0e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004c10:	3a01      	subs	r2, #1
 8004c12:	0112      	lsls	r2, r2, #4
 8004c14:	4311      	orrs	r1, r2
 8004c16:	687a      	ldr	r2, [r7, #4]
 8004c18:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8004c1a:	0212      	lsls	r2, r2, #8
 8004c1c:	4311      	orrs	r1, r2
 8004c1e:	687a      	ldr	r2, [r7, #4]
 8004c20:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004c22:	0852      	lsrs	r2, r2, #1
 8004c24:	3a01      	subs	r2, #1
 8004c26:	0552      	lsls	r2, r2, #21
 8004c28:	4311      	orrs	r1, r2
 8004c2a:	687a      	ldr	r2, [r7, #4]
 8004c2c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004c2e:	0852      	lsrs	r2, r2, #1
 8004c30:	3a01      	subs	r2, #1
 8004c32:	0652      	lsls	r2, r2, #25
 8004c34:	4311      	orrs	r1, r2
 8004c36:	687a      	ldr	r2, [r7, #4]
 8004c38:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004c3a:	06d2      	lsls	r2, r2, #27
 8004c3c:	430a      	orrs	r2, r1
 8004c3e:	491d      	ldr	r1, [pc, #116]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004c40:	4313      	orrs	r3, r2
 8004c42:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c44:	4b1b      	ldr	r3, [pc, #108]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a1a      	ldr	r2, [pc, #104]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004c4a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004c4e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004c50:	4b18      	ldr	r3, [pc, #96]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004c52:	68db      	ldr	r3, [r3, #12]
 8004c54:	4a17      	ldr	r2, [pc, #92]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004c56:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004c5a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c5c:	f7fe f9ec 	bl	8003038 <HAL_GetTick>
 8004c60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c62:	e008      	b.n	8004c76 <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c64:	f7fe f9e8 	bl	8003038 <HAL_GetTick>
 8004c68:	4602      	mov	r2, r0
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	1ad3      	subs	r3, r2, r3
 8004c6e:	2b02      	cmp	r3, #2
 8004c70:	d901      	bls.n	8004c76 <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 8004c72:	2303      	movs	r3, #3
 8004c74:	e074      	b.n	8004d60 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c76:	4b0f      	ldr	r3, [pc, #60]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d0f0      	beq.n	8004c64 <HAL_RCC_OscConfig+0x528>
 8004c82:	e06c      	b.n	8004d5e <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c84:	4b0b      	ldr	r3, [pc, #44]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	4a0a      	ldr	r2, [pc, #40]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004c8a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004c8e:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004c90:	4b08      	ldr	r3, [pc, #32]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004c92:	68db      	ldr	r3, [r3, #12]
 8004c94:	4a07      	ldr	r2, [pc, #28]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004c96:	f023 0303 	bic.w	r3, r3, #3
 8004c9a:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004c9c:	4b05      	ldr	r3, [pc, #20]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004c9e:	68db      	ldr	r3, [r3, #12]
 8004ca0:	4a04      	ldr	r2, [pc, #16]	; (8004cb4 <HAL_RCC_OscConfig+0x578>)
 8004ca2:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004ca6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004caa:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cac:	f7fe f9c4 	bl	8003038 <HAL_GetTick>
 8004cb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004cb2:	e00e      	b.n	8004cd2 <HAL_RCC_OscConfig+0x596>
 8004cb4:	40021000 	.word	0x40021000
 8004cb8:	40007000 	.word	0x40007000
 8004cbc:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cc0:	f7fe f9ba 	bl	8003038 <HAL_GetTick>
 8004cc4:	4602      	mov	r2, r0
 8004cc6:	693b      	ldr	r3, [r7, #16]
 8004cc8:	1ad3      	subs	r3, r2, r3
 8004cca:	2b02      	cmp	r3, #2
 8004ccc:	d901      	bls.n	8004cd2 <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8004cce:	2303      	movs	r3, #3
 8004cd0:	e046      	b.n	8004d60 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004cd2:	4b25      	ldr	r3, [pc, #148]	; (8004d68 <HAL_RCC_OscConfig+0x62c>)
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d1f0      	bne.n	8004cc0 <HAL_RCC_OscConfig+0x584>
 8004cde:	e03e      	b.n	8004d5e <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	69db      	ldr	r3, [r3, #28]
 8004ce4:	2b01      	cmp	r3, #1
 8004ce6:	d101      	bne.n	8004cec <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	e039      	b.n	8004d60 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004cec:	4b1e      	ldr	r3, [pc, #120]	; (8004d68 <HAL_RCC_OscConfig+0x62c>)
 8004cee:	68db      	ldr	r3, [r3, #12]
 8004cf0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	f003 0203 	and.w	r2, r3, #3
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6a1b      	ldr	r3, [r3, #32]
 8004cfc:	429a      	cmp	r2, r3
 8004cfe:	d12c      	bne.n	8004d5a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004d00:	697b      	ldr	r3, [r7, #20]
 8004d02:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d0a:	3b01      	subs	r3, #1
 8004d0c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d0e:	429a      	cmp	r2, r3
 8004d10:	d123      	bne.n	8004d5a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d12:	697b      	ldr	r3, [r7, #20]
 8004d14:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d1c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004d1e:	429a      	cmp	r2, r3
 8004d20:	d11b      	bne.n	8004d5a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004d22:	697b      	ldr	r3, [r7, #20]
 8004d24:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d2c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d2e:	429a      	cmp	r2, r3
 8004d30:	d113      	bne.n	8004d5a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d32:	697b      	ldr	r3, [r7, #20]
 8004d34:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d3c:	085b      	lsrs	r3, r3, #1
 8004d3e:	3b01      	subs	r3, #1
 8004d40:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004d42:	429a      	cmp	r2, r3
 8004d44:	d109      	bne.n	8004d5a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d50:	085b      	lsrs	r3, r3, #1
 8004d52:	3b01      	subs	r3, #1
 8004d54:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d56:	429a      	cmp	r2, r3
 8004d58:	d001      	beq.n	8004d5e <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	e000      	b.n	8004d60 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 8004d5e:	2300      	movs	r3, #0
}
 8004d60:	4618      	mov	r0, r3
 8004d62:	3720      	adds	r7, #32
 8004d64:	46bd      	mov	sp, r7
 8004d66:	bd80      	pop	{r7, pc}
 8004d68:	40021000 	.word	0x40021000

08004d6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b086      	sub	sp, #24
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
 8004d74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004d76:	2300      	movs	r3, #0
 8004d78:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d101      	bne.n	8004d84 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004d80:	2301      	movs	r3, #1
 8004d82:	e11e      	b.n	8004fc2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004d84:	4b91      	ldr	r3, [pc, #580]	; (8004fcc <HAL_RCC_ClockConfig+0x260>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f003 030f 	and.w	r3, r3, #15
 8004d8c:	683a      	ldr	r2, [r7, #0]
 8004d8e:	429a      	cmp	r2, r3
 8004d90:	d910      	bls.n	8004db4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d92:	4b8e      	ldr	r3, [pc, #568]	; (8004fcc <HAL_RCC_ClockConfig+0x260>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f023 020f 	bic.w	r2, r3, #15
 8004d9a:	498c      	ldr	r1, [pc, #560]	; (8004fcc <HAL_RCC_ClockConfig+0x260>)
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	4313      	orrs	r3, r2
 8004da0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004da2:	4b8a      	ldr	r3, [pc, #552]	; (8004fcc <HAL_RCC_ClockConfig+0x260>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f003 030f 	and.w	r3, r3, #15
 8004daa:	683a      	ldr	r2, [r7, #0]
 8004dac:	429a      	cmp	r2, r3
 8004dae:	d001      	beq.n	8004db4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004db0:	2301      	movs	r3, #1
 8004db2:	e106      	b.n	8004fc2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 0301 	and.w	r3, r3, #1
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d073      	beq.n	8004ea8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	2b03      	cmp	r3, #3
 8004dc6:	d129      	bne.n	8004e1c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004dc8:	4b81      	ldr	r3, [pc, #516]	; (8004fd0 <HAL_RCC_ClockConfig+0x264>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d101      	bne.n	8004dd8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	e0f4      	b.n	8004fc2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004dd8:	f000 f99e 	bl	8005118 <RCC_GetSysClockFreqFromPLLSource>
 8004ddc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004dde:	693b      	ldr	r3, [r7, #16]
 8004de0:	4a7c      	ldr	r2, [pc, #496]	; (8004fd4 <HAL_RCC_ClockConfig+0x268>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d93f      	bls.n	8004e66 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004de6:	4b7a      	ldr	r3, [pc, #488]	; (8004fd0 <HAL_RCC_ClockConfig+0x264>)
 8004de8:	689b      	ldr	r3, [r3, #8]
 8004dea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d009      	beq.n	8004e06 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d033      	beq.n	8004e66 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d12f      	bne.n	8004e66 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004e06:	4b72      	ldr	r3, [pc, #456]	; (8004fd0 <HAL_RCC_ClockConfig+0x264>)
 8004e08:	689b      	ldr	r3, [r3, #8]
 8004e0a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004e0e:	4a70      	ldr	r2, [pc, #448]	; (8004fd0 <HAL_RCC_ClockConfig+0x264>)
 8004e10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e14:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004e16:	2380      	movs	r3, #128	; 0x80
 8004e18:	617b      	str	r3, [r7, #20]
 8004e1a:	e024      	b.n	8004e66 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	2b02      	cmp	r3, #2
 8004e22:	d107      	bne.n	8004e34 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e24:	4b6a      	ldr	r3, [pc, #424]	; (8004fd0 <HAL_RCC_ClockConfig+0x264>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d109      	bne.n	8004e44 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004e30:	2301      	movs	r3, #1
 8004e32:	e0c6      	b.n	8004fc2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004e34:	4b66      	ldr	r3, [pc, #408]	; (8004fd0 <HAL_RCC_ClockConfig+0x264>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d101      	bne.n	8004e44 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004e40:	2301      	movs	r3, #1
 8004e42:	e0be      	b.n	8004fc2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004e44:	f000 f8ce 	bl	8004fe4 <HAL_RCC_GetSysClockFreq>
 8004e48:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004e4a:	693b      	ldr	r3, [r7, #16]
 8004e4c:	4a61      	ldr	r2, [pc, #388]	; (8004fd4 <HAL_RCC_ClockConfig+0x268>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d909      	bls.n	8004e66 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004e52:	4b5f      	ldr	r3, [pc, #380]	; (8004fd0 <HAL_RCC_ClockConfig+0x264>)
 8004e54:	689b      	ldr	r3, [r3, #8]
 8004e56:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004e5a:	4a5d      	ldr	r2, [pc, #372]	; (8004fd0 <HAL_RCC_ClockConfig+0x264>)
 8004e5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e60:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004e62:	2380      	movs	r3, #128	; 0x80
 8004e64:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004e66:	4b5a      	ldr	r3, [pc, #360]	; (8004fd0 <HAL_RCC_ClockConfig+0x264>)
 8004e68:	689b      	ldr	r3, [r3, #8]
 8004e6a:	f023 0203 	bic.w	r2, r3, #3
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	685b      	ldr	r3, [r3, #4]
 8004e72:	4957      	ldr	r1, [pc, #348]	; (8004fd0 <HAL_RCC_ClockConfig+0x264>)
 8004e74:	4313      	orrs	r3, r2
 8004e76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e78:	f7fe f8de 	bl	8003038 <HAL_GetTick>
 8004e7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e7e:	e00a      	b.n	8004e96 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e80:	f7fe f8da 	bl	8003038 <HAL_GetTick>
 8004e84:	4602      	mov	r2, r0
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	1ad3      	subs	r3, r2, r3
 8004e8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d901      	bls.n	8004e96 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004e92:	2303      	movs	r3, #3
 8004e94:	e095      	b.n	8004fc2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e96:	4b4e      	ldr	r3, [pc, #312]	; (8004fd0 <HAL_RCC_ClockConfig+0x264>)
 8004e98:	689b      	ldr	r3, [r3, #8]
 8004e9a:	f003 020c 	and.w	r2, r3, #12
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	009b      	lsls	r3, r3, #2
 8004ea4:	429a      	cmp	r2, r3
 8004ea6:	d1eb      	bne.n	8004e80 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f003 0302 	and.w	r3, r3, #2
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d023      	beq.n	8004efc <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f003 0304 	and.w	r3, r3, #4
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d005      	beq.n	8004ecc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004ec0:	4b43      	ldr	r3, [pc, #268]	; (8004fd0 <HAL_RCC_ClockConfig+0x264>)
 8004ec2:	689b      	ldr	r3, [r3, #8]
 8004ec4:	4a42      	ldr	r2, [pc, #264]	; (8004fd0 <HAL_RCC_ClockConfig+0x264>)
 8004ec6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004eca:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f003 0308 	and.w	r3, r3, #8
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d007      	beq.n	8004ee8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004ed8:	4b3d      	ldr	r3, [pc, #244]	; (8004fd0 <HAL_RCC_ClockConfig+0x264>)
 8004eda:	689b      	ldr	r3, [r3, #8]
 8004edc:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8004ee0:	4a3b      	ldr	r2, [pc, #236]	; (8004fd0 <HAL_RCC_ClockConfig+0x264>)
 8004ee2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004ee6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ee8:	4b39      	ldr	r3, [pc, #228]	; (8004fd0 <HAL_RCC_ClockConfig+0x264>)
 8004eea:	689b      	ldr	r3, [r3, #8]
 8004eec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	689b      	ldr	r3, [r3, #8]
 8004ef4:	4936      	ldr	r1, [pc, #216]	; (8004fd0 <HAL_RCC_ClockConfig+0x264>)
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	608b      	str	r3, [r1, #8]
 8004efa:	e008      	b.n	8004f0e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004efc:	697b      	ldr	r3, [r7, #20]
 8004efe:	2b80      	cmp	r3, #128	; 0x80
 8004f00:	d105      	bne.n	8004f0e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004f02:	4b33      	ldr	r3, [pc, #204]	; (8004fd0 <HAL_RCC_ClockConfig+0x264>)
 8004f04:	689b      	ldr	r3, [r3, #8]
 8004f06:	4a32      	ldr	r2, [pc, #200]	; (8004fd0 <HAL_RCC_ClockConfig+0x264>)
 8004f08:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f0c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004f0e:	4b2f      	ldr	r3, [pc, #188]	; (8004fcc <HAL_RCC_ClockConfig+0x260>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f003 030f 	and.w	r3, r3, #15
 8004f16:	683a      	ldr	r2, [r7, #0]
 8004f18:	429a      	cmp	r2, r3
 8004f1a:	d21d      	bcs.n	8004f58 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f1c:	4b2b      	ldr	r3, [pc, #172]	; (8004fcc <HAL_RCC_ClockConfig+0x260>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f023 020f 	bic.w	r2, r3, #15
 8004f24:	4929      	ldr	r1, [pc, #164]	; (8004fcc <HAL_RCC_ClockConfig+0x260>)
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	4313      	orrs	r3, r2
 8004f2a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004f2c:	f7fe f884 	bl	8003038 <HAL_GetTick>
 8004f30:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f32:	e00a      	b.n	8004f4a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f34:	f7fe f880 	bl	8003038 <HAL_GetTick>
 8004f38:	4602      	mov	r2, r0
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	1ad3      	subs	r3, r2, r3
 8004f3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d901      	bls.n	8004f4a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004f46:	2303      	movs	r3, #3
 8004f48:	e03b      	b.n	8004fc2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f4a:	4b20      	ldr	r3, [pc, #128]	; (8004fcc <HAL_RCC_ClockConfig+0x260>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f003 030f 	and.w	r3, r3, #15
 8004f52:	683a      	ldr	r2, [r7, #0]
 8004f54:	429a      	cmp	r2, r3
 8004f56:	d1ed      	bne.n	8004f34 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f003 0304 	and.w	r3, r3, #4
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d008      	beq.n	8004f76 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f64:	4b1a      	ldr	r3, [pc, #104]	; (8004fd0 <HAL_RCC_ClockConfig+0x264>)
 8004f66:	689b      	ldr	r3, [r3, #8]
 8004f68:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	68db      	ldr	r3, [r3, #12]
 8004f70:	4917      	ldr	r1, [pc, #92]	; (8004fd0 <HAL_RCC_ClockConfig+0x264>)
 8004f72:	4313      	orrs	r3, r2
 8004f74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f003 0308 	and.w	r3, r3, #8
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d009      	beq.n	8004f96 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004f82:	4b13      	ldr	r3, [pc, #76]	; (8004fd0 <HAL_RCC_ClockConfig+0x264>)
 8004f84:	689b      	ldr	r3, [r3, #8]
 8004f86:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	691b      	ldr	r3, [r3, #16]
 8004f8e:	00db      	lsls	r3, r3, #3
 8004f90:	490f      	ldr	r1, [pc, #60]	; (8004fd0 <HAL_RCC_ClockConfig+0x264>)
 8004f92:	4313      	orrs	r3, r2
 8004f94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004f96:	f000 f825 	bl	8004fe4 <HAL_RCC_GetSysClockFreq>
 8004f9a:	4602      	mov	r2, r0
 8004f9c:	4b0c      	ldr	r3, [pc, #48]	; (8004fd0 <HAL_RCC_ClockConfig+0x264>)
 8004f9e:	689b      	ldr	r3, [r3, #8]
 8004fa0:	091b      	lsrs	r3, r3, #4
 8004fa2:	f003 030f 	and.w	r3, r3, #15
 8004fa6:	490c      	ldr	r1, [pc, #48]	; (8004fd8 <HAL_RCC_ClockConfig+0x26c>)
 8004fa8:	5ccb      	ldrb	r3, [r1, r3]
 8004faa:	f003 031f 	and.w	r3, r3, #31
 8004fae:	fa22 f303 	lsr.w	r3, r2, r3
 8004fb2:	4a0a      	ldr	r2, [pc, #40]	; (8004fdc <HAL_RCC_ClockConfig+0x270>)
 8004fb4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004fb6:	4b0a      	ldr	r3, [pc, #40]	; (8004fe0 <HAL_RCC_ClockConfig+0x274>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4618      	mov	r0, r3
 8004fbc:	f7fd fff0 	bl	8002fa0 <HAL_InitTick>
 8004fc0:	4603      	mov	r3, r0
}
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	3718      	adds	r7, #24
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	bd80      	pop	{r7, pc}
 8004fca:	bf00      	nop
 8004fcc:	40022000 	.word	0x40022000
 8004fd0:	40021000 	.word	0x40021000
 8004fd4:	04c4b400 	.word	0x04c4b400
 8004fd8:	08008634 	.word	0x08008634
 8004fdc:	20000010 	.word	0x20000010
 8004fe0:	20000014 	.word	0x20000014

08004fe4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b087      	sub	sp, #28
 8004fe8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004fea:	4b2c      	ldr	r3, [pc, #176]	; (800509c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004fec:	689b      	ldr	r3, [r3, #8]
 8004fee:	f003 030c 	and.w	r3, r3, #12
 8004ff2:	2b04      	cmp	r3, #4
 8004ff4:	d102      	bne.n	8004ffc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004ff6:	4b2a      	ldr	r3, [pc, #168]	; (80050a0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004ff8:	613b      	str	r3, [r7, #16]
 8004ffa:	e047      	b.n	800508c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004ffc:	4b27      	ldr	r3, [pc, #156]	; (800509c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ffe:	689b      	ldr	r3, [r3, #8]
 8005000:	f003 030c 	and.w	r3, r3, #12
 8005004:	2b08      	cmp	r3, #8
 8005006:	d102      	bne.n	800500e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005008:	4b26      	ldr	r3, [pc, #152]	; (80050a4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800500a:	613b      	str	r3, [r7, #16]
 800500c:	e03e      	b.n	800508c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800500e:	4b23      	ldr	r3, [pc, #140]	; (800509c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005010:	689b      	ldr	r3, [r3, #8]
 8005012:	f003 030c 	and.w	r3, r3, #12
 8005016:	2b0c      	cmp	r3, #12
 8005018:	d136      	bne.n	8005088 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800501a:	4b20      	ldr	r3, [pc, #128]	; (800509c <HAL_RCC_GetSysClockFreq+0xb8>)
 800501c:	68db      	ldr	r3, [r3, #12]
 800501e:	f003 0303 	and.w	r3, r3, #3
 8005022:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005024:	4b1d      	ldr	r3, [pc, #116]	; (800509c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005026:	68db      	ldr	r3, [r3, #12]
 8005028:	091b      	lsrs	r3, r3, #4
 800502a:	f003 030f 	and.w	r3, r3, #15
 800502e:	3301      	adds	r3, #1
 8005030:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	2b03      	cmp	r3, #3
 8005036:	d10c      	bne.n	8005052 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005038:	4a1a      	ldr	r2, [pc, #104]	; (80050a4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005040:	4a16      	ldr	r2, [pc, #88]	; (800509c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005042:	68d2      	ldr	r2, [r2, #12]
 8005044:	0a12      	lsrs	r2, r2, #8
 8005046:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800504a:	fb02 f303 	mul.w	r3, r2, r3
 800504e:	617b      	str	r3, [r7, #20]
      break;
 8005050:	e00c      	b.n	800506c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005052:	4a13      	ldr	r2, [pc, #76]	; (80050a0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	fbb2 f3f3 	udiv	r3, r2, r3
 800505a:	4a10      	ldr	r2, [pc, #64]	; (800509c <HAL_RCC_GetSysClockFreq+0xb8>)
 800505c:	68d2      	ldr	r2, [r2, #12]
 800505e:	0a12      	lsrs	r2, r2, #8
 8005060:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005064:	fb02 f303 	mul.w	r3, r2, r3
 8005068:	617b      	str	r3, [r7, #20]
      break;
 800506a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800506c:	4b0b      	ldr	r3, [pc, #44]	; (800509c <HAL_RCC_GetSysClockFreq+0xb8>)
 800506e:	68db      	ldr	r3, [r3, #12]
 8005070:	0e5b      	lsrs	r3, r3, #25
 8005072:	f003 0303 	and.w	r3, r3, #3
 8005076:	3301      	adds	r3, #1
 8005078:	005b      	lsls	r3, r3, #1
 800507a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800507c:	697a      	ldr	r2, [r7, #20]
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	fbb2 f3f3 	udiv	r3, r2, r3
 8005084:	613b      	str	r3, [r7, #16]
 8005086:	e001      	b.n	800508c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005088:	2300      	movs	r3, #0
 800508a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800508c:	693b      	ldr	r3, [r7, #16]
}
 800508e:	4618      	mov	r0, r3
 8005090:	371c      	adds	r7, #28
 8005092:	46bd      	mov	sp, r7
 8005094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005098:	4770      	bx	lr
 800509a:	bf00      	nop
 800509c:	40021000 	.word	0x40021000
 80050a0:	00f42400 	.word	0x00f42400
 80050a4:	007a1200 	.word	0x007a1200

080050a8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050a8:	b480      	push	{r7}
 80050aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80050ac:	4b03      	ldr	r3, [pc, #12]	; (80050bc <HAL_RCC_GetHCLKFreq+0x14>)
 80050ae:	681b      	ldr	r3, [r3, #0]
}
 80050b0:	4618      	mov	r0, r3
 80050b2:	46bd      	mov	sp, r7
 80050b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b8:	4770      	bx	lr
 80050ba:	bf00      	nop
 80050bc:	20000010 	.word	0x20000010

080050c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80050c4:	f7ff fff0 	bl	80050a8 <HAL_RCC_GetHCLKFreq>
 80050c8:	4602      	mov	r2, r0
 80050ca:	4b06      	ldr	r3, [pc, #24]	; (80050e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80050cc:	689b      	ldr	r3, [r3, #8]
 80050ce:	0a1b      	lsrs	r3, r3, #8
 80050d0:	f003 0307 	and.w	r3, r3, #7
 80050d4:	4904      	ldr	r1, [pc, #16]	; (80050e8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80050d6:	5ccb      	ldrb	r3, [r1, r3]
 80050d8:	f003 031f 	and.w	r3, r3, #31
 80050dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050e0:	4618      	mov	r0, r3
 80050e2:	bd80      	pop	{r7, pc}
 80050e4:	40021000 	.word	0x40021000
 80050e8:	08008644 	.word	0x08008644

080050ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80050f0:	f7ff ffda 	bl	80050a8 <HAL_RCC_GetHCLKFreq>
 80050f4:	4602      	mov	r2, r0
 80050f6:	4b06      	ldr	r3, [pc, #24]	; (8005110 <HAL_RCC_GetPCLK2Freq+0x24>)
 80050f8:	689b      	ldr	r3, [r3, #8]
 80050fa:	0adb      	lsrs	r3, r3, #11
 80050fc:	f003 0307 	and.w	r3, r3, #7
 8005100:	4904      	ldr	r1, [pc, #16]	; (8005114 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005102:	5ccb      	ldrb	r3, [r1, r3]
 8005104:	f003 031f 	and.w	r3, r3, #31
 8005108:	fa22 f303 	lsr.w	r3, r2, r3
}
 800510c:	4618      	mov	r0, r3
 800510e:	bd80      	pop	{r7, pc}
 8005110:	40021000 	.word	0x40021000
 8005114:	08008644 	.word	0x08008644

08005118 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005118:	b480      	push	{r7}
 800511a:	b087      	sub	sp, #28
 800511c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800511e:	4b1e      	ldr	r3, [pc, #120]	; (8005198 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005120:	68db      	ldr	r3, [r3, #12]
 8005122:	f003 0303 	and.w	r3, r3, #3
 8005126:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005128:	4b1b      	ldr	r3, [pc, #108]	; (8005198 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800512a:	68db      	ldr	r3, [r3, #12]
 800512c:	091b      	lsrs	r3, r3, #4
 800512e:	f003 030f 	and.w	r3, r3, #15
 8005132:	3301      	adds	r3, #1
 8005134:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005136:	693b      	ldr	r3, [r7, #16]
 8005138:	2b03      	cmp	r3, #3
 800513a:	d10c      	bne.n	8005156 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800513c:	4a17      	ldr	r2, [pc, #92]	; (800519c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	fbb2 f3f3 	udiv	r3, r2, r3
 8005144:	4a14      	ldr	r2, [pc, #80]	; (8005198 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005146:	68d2      	ldr	r2, [r2, #12]
 8005148:	0a12      	lsrs	r2, r2, #8
 800514a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800514e:	fb02 f303 	mul.w	r3, r2, r3
 8005152:	617b      	str	r3, [r7, #20]
    break;
 8005154:	e00c      	b.n	8005170 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005156:	4a12      	ldr	r2, [pc, #72]	; (80051a0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	fbb2 f3f3 	udiv	r3, r2, r3
 800515e:	4a0e      	ldr	r2, [pc, #56]	; (8005198 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005160:	68d2      	ldr	r2, [r2, #12]
 8005162:	0a12      	lsrs	r2, r2, #8
 8005164:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005168:	fb02 f303 	mul.w	r3, r2, r3
 800516c:	617b      	str	r3, [r7, #20]
    break;
 800516e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005170:	4b09      	ldr	r3, [pc, #36]	; (8005198 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005172:	68db      	ldr	r3, [r3, #12]
 8005174:	0e5b      	lsrs	r3, r3, #25
 8005176:	f003 0303 	and.w	r3, r3, #3
 800517a:	3301      	adds	r3, #1
 800517c:	005b      	lsls	r3, r3, #1
 800517e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005180:	697a      	ldr	r2, [r7, #20]
 8005182:	68bb      	ldr	r3, [r7, #8]
 8005184:	fbb2 f3f3 	udiv	r3, r2, r3
 8005188:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800518a:	687b      	ldr	r3, [r7, #4]
}
 800518c:	4618      	mov	r0, r3
 800518e:	371c      	adds	r7, #28
 8005190:	46bd      	mov	sp, r7
 8005192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005196:	4770      	bx	lr
 8005198:	40021000 	.word	0x40021000
 800519c:	007a1200 	.word	0x007a1200
 80051a0:	00f42400 	.word	0x00f42400

080051a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b086      	sub	sp, #24
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80051ac:	2300      	movs	r3, #0
 80051ae:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80051b0:	2300      	movs	r3, #0
 80051b2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80051bc:	2b00      	cmp	r3, #0
 80051be:	f000 8098 	beq.w	80052f2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051c2:	2300      	movs	r3, #0
 80051c4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051c6:	4b43      	ldr	r3, [pc, #268]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d10d      	bne.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051d2:	4b40      	ldr	r3, [pc, #256]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051d6:	4a3f      	ldr	r2, [pc, #252]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051dc:	6593      	str	r3, [r2, #88]	; 0x58
 80051de:	4b3d      	ldr	r3, [pc, #244]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051e6:	60bb      	str	r3, [r7, #8]
 80051e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051ea:	2301      	movs	r3, #1
 80051ec:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80051ee:	4b3a      	ldr	r3, [pc, #232]	; (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	4a39      	ldr	r2, [pc, #228]	; (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80051f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051f8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80051fa:	f7fd ff1d 	bl	8003038 <HAL_GetTick>
 80051fe:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005200:	e009      	b.n	8005216 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005202:	f7fd ff19 	bl	8003038 <HAL_GetTick>
 8005206:	4602      	mov	r2, r0
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	1ad3      	subs	r3, r2, r3
 800520c:	2b02      	cmp	r3, #2
 800520e:	d902      	bls.n	8005216 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005210:	2303      	movs	r3, #3
 8005212:	74fb      	strb	r3, [r7, #19]
        break;
 8005214:	e005      	b.n	8005222 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005216:	4b30      	ldr	r3, [pc, #192]	; (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800521e:	2b00      	cmp	r3, #0
 8005220:	d0ef      	beq.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005222:	7cfb      	ldrb	r3, [r7, #19]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d159      	bne.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005228:	4b2a      	ldr	r3, [pc, #168]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800522a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800522e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005232:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005234:	697b      	ldr	r3, [r7, #20]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d01e      	beq.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800523e:	697a      	ldr	r2, [r7, #20]
 8005240:	429a      	cmp	r2, r3
 8005242:	d019      	beq.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005244:	4b23      	ldr	r3, [pc, #140]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005246:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800524a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800524e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005250:	4b20      	ldr	r3, [pc, #128]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005252:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005256:	4a1f      	ldr	r2, [pc, #124]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005258:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800525c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005260:	4b1c      	ldr	r3, [pc, #112]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005262:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005266:	4a1b      	ldr	r2, [pc, #108]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005268:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800526c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005270:	4a18      	ldr	r2, [pc, #96]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005278:	697b      	ldr	r3, [r7, #20]
 800527a:	f003 0301 	and.w	r3, r3, #1
 800527e:	2b00      	cmp	r3, #0
 8005280:	d016      	beq.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005282:	f7fd fed9 	bl	8003038 <HAL_GetTick>
 8005286:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005288:	e00b      	b.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800528a:	f7fd fed5 	bl	8003038 <HAL_GetTick>
 800528e:	4602      	mov	r2, r0
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	1ad3      	subs	r3, r2, r3
 8005294:	f241 3288 	movw	r2, #5000	; 0x1388
 8005298:	4293      	cmp	r3, r2
 800529a:	d902      	bls.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800529c:	2303      	movs	r3, #3
 800529e:	74fb      	strb	r3, [r7, #19]
            break;
 80052a0:	e006      	b.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80052a2:	4b0c      	ldr	r3, [pc, #48]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052a8:	f003 0302 	and.w	r3, r3, #2
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d0ec      	beq.n	800528a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80052b0:	7cfb      	ldrb	r3, [r7, #19]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d10b      	bne.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80052b6:	4b07      	ldr	r3, [pc, #28]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052bc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052c4:	4903      	ldr	r1, [pc, #12]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052c6:	4313      	orrs	r3, r2
 80052c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80052cc:	e008      	b.n	80052e0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80052ce:	7cfb      	ldrb	r3, [r7, #19]
 80052d0:	74bb      	strb	r3, [r7, #18]
 80052d2:	e005      	b.n	80052e0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80052d4:	40021000 	.word	0x40021000
 80052d8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052dc:	7cfb      	ldrb	r3, [r7, #19]
 80052de:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80052e0:	7c7b      	ldrb	r3, [r7, #17]
 80052e2:	2b01      	cmp	r3, #1
 80052e4:	d105      	bne.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052e6:	4baf      	ldr	r3, [pc, #700]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80052e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052ea:	4aae      	ldr	r2, [pc, #696]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80052ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80052f0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f003 0301 	and.w	r3, r3, #1
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d00a      	beq.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80052fe:	4ba9      	ldr	r3, [pc, #676]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005300:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005304:	f023 0203 	bic.w	r2, r3, #3
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	685b      	ldr	r3, [r3, #4]
 800530c:	49a5      	ldr	r1, [pc, #660]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800530e:	4313      	orrs	r3, r2
 8005310:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f003 0302 	and.w	r3, r3, #2
 800531c:	2b00      	cmp	r3, #0
 800531e:	d00a      	beq.n	8005336 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005320:	4ba0      	ldr	r3, [pc, #640]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005322:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005326:	f023 020c 	bic.w	r2, r3, #12
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	689b      	ldr	r3, [r3, #8]
 800532e:	499d      	ldr	r1, [pc, #628]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005330:	4313      	orrs	r3, r2
 8005332:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f003 0304 	and.w	r3, r3, #4
 800533e:	2b00      	cmp	r3, #0
 8005340:	d00a      	beq.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005342:	4b98      	ldr	r3, [pc, #608]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005344:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005348:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	68db      	ldr	r3, [r3, #12]
 8005350:	4994      	ldr	r1, [pc, #592]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005352:	4313      	orrs	r3, r2
 8005354:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f003 0308 	and.w	r3, r3, #8
 8005360:	2b00      	cmp	r3, #0
 8005362:	d00a      	beq.n	800537a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005364:	4b8f      	ldr	r3, [pc, #572]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005366:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800536a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	691b      	ldr	r3, [r3, #16]
 8005372:	498c      	ldr	r1, [pc, #560]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005374:	4313      	orrs	r3, r2
 8005376:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f003 0310 	and.w	r3, r3, #16
 8005382:	2b00      	cmp	r3, #0
 8005384:	d00a      	beq.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005386:	4b87      	ldr	r3, [pc, #540]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005388:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800538c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	695b      	ldr	r3, [r3, #20]
 8005394:	4983      	ldr	r1, [pc, #524]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005396:	4313      	orrs	r3, r2
 8005398:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f003 0320 	and.w	r3, r3, #32
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d00a      	beq.n	80053be <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80053a8:	4b7e      	ldr	r3, [pc, #504]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80053aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053ae:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	699b      	ldr	r3, [r3, #24]
 80053b6:	497b      	ldr	r1, [pc, #492]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80053b8:	4313      	orrs	r3, r2
 80053ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d00a      	beq.n	80053e0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80053ca:	4b76      	ldr	r3, [pc, #472]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80053cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053d0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	69db      	ldr	r3, [r3, #28]
 80053d8:	4972      	ldr	r1, [pc, #456]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80053da:	4313      	orrs	r3, r2
 80053dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d00a      	beq.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80053ec:	4b6d      	ldr	r3, [pc, #436]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80053ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053f2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6a1b      	ldr	r3, [r3, #32]
 80053fa:	496a      	ldr	r1, [pc, #424]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80053fc:	4313      	orrs	r3, r2
 80053fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800540a:	2b00      	cmp	r3, #0
 800540c:	d00a      	beq.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800540e:	4b65      	ldr	r3, [pc, #404]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005410:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005414:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800541c:	4961      	ldr	r1, [pc, #388]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800541e:	4313      	orrs	r3, r2
 8005420:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800542c:	2b00      	cmp	r3, #0
 800542e:	d00a      	beq.n	8005446 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005430:	4b5c      	ldr	r3, [pc, #368]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005432:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005436:	f023 0203 	bic.w	r2, r3, #3
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800543e:	4959      	ldr	r1, [pc, #356]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005440:	4313      	orrs	r3, r2
 8005442:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800544e:	2b00      	cmp	r3, #0
 8005450:	d00a      	beq.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005452:	4b54      	ldr	r3, [pc, #336]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005454:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005458:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005460:	4950      	ldr	r1, [pc, #320]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005462:	4313      	orrs	r3, r2
 8005464:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005470:	2b00      	cmp	r3, #0
 8005472:	d015      	beq.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005474:	4b4b      	ldr	r3, [pc, #300]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005476:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800547a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005482:	4948      	ldr	r1, [pc, #288]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005484:	4313      	orrs	r3, r2
 8005486:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800548e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005492:	d105      	bne.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005494:	4b43      	ldr	r3, [pc, #268]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005496:	68db      	ldr	r3, [r3, #12]
 8005498:	4a42      	ldr	r2, [pc, #264]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800549a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800549e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d015      	beq.n	80054d8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80054ac:	4b3d      	ldr	r3, [pc, #244]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80054ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054b2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054ba:	493a      	ldr	r1, [pc, #232]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80054bc:	4313      	orrs	r3, r2
 80054be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054c6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80054ca:	d105      	bne.n	80054d8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80054cc:	4b35      	ldr	r3, [pc, #212]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80054ce:	68db      	ldr	r3, [r3, #12]
 80054d0:	4a34      	ldr	r2, [pc, #208]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80054d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80054d6:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d015      	beq.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80054e4:	4b2f      	ldr	r3, [pc, #188]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80054e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054ea:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054f2:	492c      	ldr	r1, [pc, #176]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80054f4:	4313      	orrs	r3, r2
 80054f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054fe:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005502:	d105      	bne.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005504:	4b27      	ldr	r3, [pc, #156]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005506:	68db      	ldr	r3, [r3, #12]
 8005508:	4a26      	ldr	r2, [pc, #152]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800550a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800550e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005518:	2b00      	cmp	r3, #0
 800551a:	d015      	beq.n	8005548 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800551c:	4b21      	ldr	r3, [pc, #132]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800551e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005522:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800552a:	491e      	ldr	r1, [pc, #120]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800552c:	4313      	orrs	r3, r2
 800552e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005536:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800553a:	d105      	bne.n	8005548 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800553c:	4b19      	ldr	r3, [pc, #100]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800553e:	68db      	ldr	r3, [r3, #12]
 8005540:	4a18      	ldr	r2, [pc, #96]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005542:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005546:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005550:	2b00      	cmp	r3, #0
 8005552:	d015      	beq.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005554:	4b13      	ldr	r3, [pc, #76]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005556:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800555a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005562:	4910      	ldr	r1, [pc, #64]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005564:	4313      	orrs	r3, r2
 8005566:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800556e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005572:	d105      	bne.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005574:	4b0b      	ldr	r3, [pc, #44]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005576:	68db      	ldr	r3, [r3, #12]
 8005578:	4a0a      	ldr	r2, [pc, #40]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800557a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800557e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005588:	2b00      	cmp	r3, #0
 800558a:	d018      	beq.n	80055be <HAL_RCCEx_PeriphCLKConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800558c:	4b05      	ldr	r3, [pc, #20]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800558e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005592:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800559a:	4902      	ldr	r1, [pc, #8]	; (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800559c:	4313      	orrs	r3, r2
 800559e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80055a2:	e001      	b.n	80055a8 <HAL_RCCEx_PeriphCLKConfig+0x404>
 80055a4:	40021000 	.word	0x40021000
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055ac:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80055b0:	d105      	bne.n	80055be <HAL_RCCEx_PeriphCLKConfig+0x41a>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80055b2:	4b21      	ldr	r3, [pc, #132]	; (8005638 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80055b4:	68db      	ldr	r3, [r3, #12]
 80055b6:	4a20      	ldr	r2, [pc, #128]	; (8005638 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80055b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80055bc:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d015      	beq.n	80055f6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80055ca:	4b1b      	ldr	r3, [pc, #108]	; (8005638 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80055cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055d0:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055d8:	4917      	ldr	r1, [pc, #92]	; (8005638 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80055da:	4313      	orrs	r3, r2
 80055dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055e8:	d105      	bne.n	80055f6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80055ea:	4b13      	ldr	r3, [pc, #76]	; (8005638 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80055ec:	68db      	ldr	r3, [r3, #12]
 80055ee:	4a12      	ldr	r2, [pc, #72]	; (8005638 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80055f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80055f4:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d015      	beq.n	800562e <HAL_RCCEx_PeriphCLKConfig+0x48a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005602:	4b0d      	ldr	r3, [pc, #52]	; (8005638 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8005604:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005608:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005610:	4909      	ldr	r1, [pc, #36]	; (8005638 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8005612:	4313      	orrs	r3, r2
 8005614:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800561c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005620:	d105      	bne.n	800562e <HAL_RCCEx_PeriphCLKConfig+0x48a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005622:	4b05      	ldr	r3, [pc, #20]	; (8005638 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8005624:	68db      	ldr	r3, [r3, #12]
 8005626:	4a04      	ldr	r2, [pc, #16]	; (8005638 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8005628:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800562c:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800562e:	7cbb      	ldrb	r3, [r7, #18]
}
 8005630:	4618      	mov	r0, r3
 8005632:	3718      	adds	r7, #24
 8005634:	46bd      	mov	sp, r7
 8005636:	bd80      	pop	{r7, pc}
 8005638:	40021000 	.word	0x40021000

0800563c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b084      	sub	sp, #16
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005644:	2301      	movs	r3, #1
 8005646:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d05c      	beq.n	8005708 <HAL_RTC_Init+0xcc>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005654:	b2db      	uxtb	r3, r3
 8005656:	2b00      	cmp	r3, #0
 8005658:	d106      	bne.n	8005668 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2200      	movs	r2, #0
 800565e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8005662:	6878      	ldr	r0, [r7, #4]
 8005664:	f7fd fa82 	bl	8002b6c <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2202      	movs	r2, #2
 800566c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005670:	4b28      	ldr	r3, [pc, #160]	; (8005714 <HAL_RTC_Init+0xd8>)
 8005672:	22ca      	movs	r2, #202	; 0xca
 8005674:	625a      	str	r2, [r3, #36]	; 0x24
 8005676:	4b27      	ldr	r3, [pc, #156]	; (8005714 <HAL_RTC_Init+0xd8>)
 8005678:	2253      	movs	r2, #83	; 0x53
 800567a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800567c:	6878      	ldr	r0, [r7, #4]
 800567e:	f000 f871 	bl	8005764 <RTC_EnterInitMode>
 8005682:	4603      	mov	r3, r0
 8005684:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8005686:	7bfb      	ldrb	r3, [r7, #15]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d133      	bne.n	80056f4 <HAL_RTC_Init+0xb8>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 800568c:	4b21      	ldr	r3, [pc, #132]	; (8005714 <HAL_RTC_Init+0xd8>)
 800568e:	699b      	ldr	r3, [r3, #24]
 8005690:	4a20      	ldr	r2, [pc, #128]	; (8005714 <HAL_RTC_Init+0xd8>)
 8005692:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 8005696:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800569a:	6193      	str	r3, [r2, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 800569c:	4b1d      	ldr	r3, [pc, #116]	; (8005714 <HAL_RTC_Init+0xd8>)
 800569e:	699a      	ldr	r2, [r3, #24]
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6859      	ldr	r1, [r3, #4]
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	691b      	ldr	r3, [r3, #16]
 80056a8:	4319      	orrs	r1, r3
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	699b      	ldr	r3, [r3, #24]
 80056ae:	430b      	orrs	r3, r1
 80056b0:	4918      	ldr	r1, [pc, #96]	; (8005714 <HAL_RTC_Init+0xd8>)
 80056b2:	4313      	orrs	r3, r2
 80056b4:	618b      	str	r3, [r1, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	68da      	ldr	r2, [r3, #12]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	689b      	ldr	r3, [r3, #8]
 80056be:	041b      	lsls	r3, r3, #16
 80056c0:	4914      	ldr	r1, [pc, #80]	; (8005714 <HAL_RTC_Init+0xd8>)
 80056c2:	4313      	orrs	r3, r2
 80056c4:	610b      	str	r3, [r1, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80056c6:	6878      	ldr	r0, [r7, #4]
 80056c8:	f000 f880 	bl	80057cc <RTC_ExitInitMode>
 80056cc:	4603      	mov	r3, r0
 80056ce:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80056d0:	7bfb      	ldrb	r3, [r7, #15]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d10e      	bne.n	80056f4 <HAL_RTC_Init+0xb8>
      {
        MODIFY_REG(RTC->CR, \
 80056d6:	4b0f      	ldr	r3, [pc, #60]	; (8005714 <HAL_RTC_Init+0xd8>)
 80056d8:	699b      	ldr	r3, [r3, #24]
 80056da:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6a19      	ldr	r1, [r3, #32]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	69db      	ldr	r3, [r3, #28]
 80056e6:	4319      	orrs	r1, r3
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	695b      	ldr	r3, [r3, #20]
 80056ec:	430b      	orrs	r3, r1
 80056ee:	4909      	ldr	r1, [pc, #36]	; (8005714 <HAL_RTC_Init+0xd8>)
 80056f0:	4313      	orrs	r3, r2
 80056f2:	618b      	str	r3, [r1, #24]
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80056f4:	4b07      	ldr	r3, [pc, #28]	; (8005714 <HAL_RTC_Init+0xd8>)
 80056f6:	22ff      	movs	r2, #255	; 0xff
 80056f8:	625a      	str	r2, [r3, #36]	; 0x24

    if (status == HAL_OK)
 80056fa:	7bfb      	ldrb	r3, [r7, #15]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d103      	bne.n	8005708 <HAL_RTC_Init+0xcc>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2201      	movs	r2, #1
 8005704:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
  }

  return status;
 8005708:	7bfb      	ldrb	r3, [r7, #15]
}
 800570a:	4618      	mov	r0, r3
 800570c:	3710      	adds	r7, #16
 800570e:	46bd      	mov	sp, r7
 8005710:	bd80      	pop	{r7, pc}
 8005712:	bf00      	nop
 8005714:	40002800 	.word	0x40002800

08005718 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b084      	sub	sp, #16
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);

  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8005720:	4b0f      	ldr	r3, [pc, #60]	; (8005760 <HAL_RTC_WaitForSynchro+0x48>)
 8005722:	68db      	ldr	r3, [r3, #12]
 8005724:	4a0e      	ldr	r2, [pc, #56]	; (8005760 <HAL_RTC_WaitForSynchro+0x48>)
 8005726:	f023 0320 	bic.w	r3, r3, #32
 800572a:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 800572c:	f7fd fc84 	bl	8003038 <HAL_GetTick>
 8005730:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8005732:	e009      	b.n	8005748 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005734:	f7fd fc80 	bl	8003038 <HAL_GetTick>
 8005738:	4602      	mov	r2, r0
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	1ad3      	subs	r3, r2, r3
 800573e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005742:	d901      	bls.n	8005748 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8005744:	2303      	movs	r3, #3
 8005746:	e006      	b.n	8005756 <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8005748:	4b05      	ldr	r3, [pc, #20]	; (8005760 <HAL_RTC_WaitForSynchro+0x48>)
 800574a:	68db      	ldr	r3, [r3, #12]
 800574c:	f003 0320 	and.w	r3, r3, #32
 8005750:	2b00      	cmp	r3, #0
 8005752:	d0ef      	beq.n	8005734 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8005754:	2300      	movs	r3, #0
}
 8005756:	4618      	mov	r0, r3
 8005758:	3710      	adds	r7, #16
 800575a:	46bd      	mov	sp, r7
 800575c:	bd80      	pop	{r7, pc}
 800575e:	bf00      	nop
 8005760:	40002800 	.word	0x40002800

08005764 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b084      	sub	sp, #16
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800576c:	2300      	movs	r3, #0
 800576e:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);

  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8005770:	4b15      	ldr	r3, [pc, #84]	; (80057c8 <RTC_EnterInitMode+0x64>)
 8005772:	68db      	ldr	r3, [r3, #12]
 8005774:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005778:	2b00      	cmp	r3, #0
 800577a:	d120      	bne.n	80057be <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800577c:	4b12      	ldr	r3, [pc, #72]	; (80057c8 <RTC_EnterInitMode+0x64>)
 800577e:	68db      	ldr	r3, [r3, #12]
 8005780:	4a11      	ldr	r2, [pc, #68]	; (80057c8 <RTC_EnterInitMode+0x64>)
 8005782:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005786:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 8005788:	f7fd fc56 	bl	8003038 <HAL_GetTick>
 800578c:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800578e:	e00d      	b.n	80057ac <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8005790:	f7fd fc52 	bl	8003038 <HAL_GetTick>
 8005794:	4602      	mov	r2, r0
 8005796:	68bb      	ldr	r3, [r7, #8]
 8005798:	1ad3      	subs	r3, r2, r3
 800579a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800579e:	d905      	bls.n	80057ac <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80057a0:	2303      	movs	r3, #3
 80057a2:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2203      	movs	r2, #3
 80057a8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80057ac:	4b06      	ldr	r3, [pc, #24]	; (80057c8 <RTC_EnterInitMode+0x64>)
 80057ae:	68db      	ldr	r3, [r3, #12]
 80057b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d102      	bne.n	80057be <RTC_EnterInitMode+0x5a>
 80057b8:	7bfb      	ldrb	r3, [r7, #15]
 80057ba:	2b03      	cmp	r3, #3
 80057bc:	d1e8      	bne.n	8005790 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 80057be:	7bfb      	ldrb	r3, [r7, #15]
}
 80057c0:	4618      	mov	r0, r3
 80057c2:	3710      	adds	r7, #16
 80057c4:	46bd      	mov	sp, r7
 80057c6:	bd80      	pop	{r7, pc}
 80057c8:	40002800 	.word	0x40002800

080057cc <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b084      	sub	sp, #16
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80057d4:	2300      	movs	r3, #0
 80057d6:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80057d8:	4b1a      	ldr	r3, [pc, #104]	; (8005844 <RTC_ExitInitMode+0x78>)
 80057da:	68db      	ldr	r3, [r3, #12]
 80057dc:	4a19      	ldr	r2, [pc, #100]	; (8005844 <RTC_ExitInitMode+0x78>)
 80057de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80057e2:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80057e4:	4b17      	ldr	r3, [pc, #92]	; (8005844 <RTC_ExitInitMode+0x78>)
 80057e6:	699b      	ldr	r3, [r3, #24]
 80057e8:	f003 0320 	and.w	r3, r3, #32
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d10c      	bne.n	800580a <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80057f0:	6878      	ldr	r0, [r7, #4]
 80057f2:	f7ff ff91 	bl	8005718 <HAL_RTC_WaitForSynchro>
 80057f6:	4603      	mov	r3, r0
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d01e      	beq.n	800583a <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2203      	movs	r2, #3
 8005800:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      status = HAL_TIMEOUT;
 8005804:	2303      	movs	r3, #3
 8005806:	73fb      	strb	r3, [r7, #15]
 8005808:	e017      	b.n	800583a <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800580a:	4b0e      	ldr	r3, [pc, #56]	; (8005844 <RTC_ExitInitMode+0x78>)
 800580c:	699b      	ldr	r3, [r3, #24]
 800580e:	4a0d      	ldr	r2, [pc, #52]	; (8005844 <RTC_ExitInitMode+0x78>)
 8005810:	f023 0320 	bic.w	r3, r3, #32
 8005814:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005816:	6878      	ldr	r0, [r7, #4]
 8005818:	f7ff ff7e 	bl	8005718 <HAL_RTC_WaitForSynchro>
 800581c:	4603      	mov	r3, r0
 800581e:	2b00      	cmp	r3, #0
 8005820:	d005      	beq.n	800582e <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2203      	movs	r2, #3
 8005826:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      status = HAL_TIMEOUT;
 800582a:	2303      	movs	r3, #3
 800582c:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800582e:	4b05      	ldr	r3, [pc, #20]	; (8005844 <RTC_ExitInitMode+0x78>)
 8005830:	699b      	ldr	r3, [r3, #24]
 8005832:	4a04      	ldr	r2, [pc, #16]	; (8005844 <RTC_ExitInitMode+0x78>)
 8005834:	f043 0320 	orr.w	r3, r3, #32
 8005838:	6193      	str	r3, [r2, #24]
  }

  return status;
 800583a:	7bfb      	ldrb	r3, [r7, #15]
}
 800583c:	4618      	mov	r0, r3
 800583e:	3710      	adds	r7, #16
 8005840:	46bd      	mov	sp, r7
 8005842:	bd80      	pop	{r7, pc}
 8005844:	40002800 	.word	0x40002800

08005848 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b086      	sub	sp, #24
 800584c:	af00      	add	r7, sp, #0
 800584e:	60f8      	str	r0, [r7, #12]
 8005850:	60b9      	str	r1, [r7, #8]
 8005852:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800585a:	2b01      	cmp	r3, #1
 800585c:	d101      	bne.n	8005862 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 800585e:	2302      	movs	r3, #2
 8005860:	e068      	b.n	8005934 <HAL_RTCEx_SetWakeUpTimer_IT+0xec>
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	2201      	movs	r2, #1
 8005866:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_BUSY;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	2202      	movs	r2, #2
 800586e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005872:	4b32      	ldr	r3, [pc, #200]	; (800593c <HAL_RTCEx_SetWakeUpTimer_IT+0xf4>)
 8005874:	22ca      	movs	r2, #202	; 0xca
 8005876:	625a      	str	r2, [r3, #36]	; 0x24
 8005878:	4b30      	ldr	r3, [pc, #192]	; (800593c <HAL_RTCEx_SetWakeUpTimer_IT+0xf4>)
 800587a:	2253      	movs	r2, #83	; 0x53
 800587c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear WUTE in RTC_CR to disable the wakeup timer */
  CLEAR_BIT(hrtc->Instance->CR, RTC_CR_WUTE);
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	699a      	ldr	r2, [r3, #24]
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800588c:	619a      	str	r2, [r3, #24]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800588e:	4b2b      	ldr	r3, [pc, #172]	; (800593c <HAL_RTCEx_SetWakeUpTimer_IT+0xf4>)
 8005890:	2204      	movs	r2, #4
 8005892:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Poll WUTWF until it is set in RTC_ICSR to make sure the access to wakeup autoreload
     counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in
     calendar initialization mode. */
  if (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U)
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	68db      	ldr	r3, [r3, #12]
 800589a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d11f      	bne.n	80058e2 <HAL_RTCEx_SetWakeUpTimer_IT+0x9a>
  {
    tickstart = HAL_GetTick();
 80058a2:	f7fd fbc9 	bl	8003038 <HAL_GetTick>
 80058a6:	6178      	str	r0, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_WUTWF) == 0U)
 80058a8:	e014      	b.n	80058d4 <HAL_RTCEx_SetWakeUpTimer_IT+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80058aa:	f7fd fbc5 	bl	8003038 <HAL_GetTick>
 80058ae:	4602      	mov	r2, r0
 80058b0:	697b      	ldr	r3, [r7, #20]
 80058b2:	1ad3      	subs	r3, r2, r3
 80058b4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80058b8:	d90c      	bls.n	80058d4 <HAL_RTCEx_SetWakeUpTimer_IT+0x8c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80058ba:	4b20      	ldr	r3, [pc, #128]	; (800593c <HAL_RTCEx_SetWakeUpTimer_IT+0xf4>)
 80058bc:	22ff      	movs	r2, #255	; 0xff
 80058be:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	2203      	movs	r2, #3
 80058c4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	2200      	movs	r2, #0
 80058cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

        return HAL_TIMEOUT;
 80058d0:	2303      	movs	r3, #3
 80058d2:	e02f      	b.n	8005934 <HAL_RTCEx_SetWakeUpTimer_IT+0xec>
    while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_WUTWF) == 0U)
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	68db      	ldr	r3, [r3, #12]
 80058da:	f003 0304 	and.w	r3, r3, #4
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d0e3      	beq.n	80058aa <HAL_RTCEx_SetWakeUpTimer_IT+0x62>
      }
    }
  }
  /* Configure the Wakeup Timer counter */
  WRITE_REG(RTC->WUTR, (uint32_t)WakeUpCounter);
 80058e2:	4a16      	ldr	r2, [pc, #88]	; (800593c <HAL_RTCEx_SetWakeUpTimer_IT+0xf4>)
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	6153      	str	r3, [r2, #20]

  /* Configure the clock source */
  MODIFY_REG(RTC->CR, RTC_CR_WUCKSEL, (uint32_t)WakeUpClock);
 80058e8:	4b14      	ldr	r3, [pc, #80]	; (800593c <HAL_RTCEx_SetWakeUpTimer_IT+0xf4>)
 80058ea:	699b      	ldr	r3, [r3, #24]
 80058ec:	f023 0207 	bic.w	r2, r3, #7
 80058f0:	4912      	ldr	r1, [pc, #72]	; (800593c <HAL_RTCEx_SetWakeUpTimer_IT+0xf4>)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	4313      	orrs	r3, r2
 80058f6:	618b      	str	r3, [r1, #24]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 80058f8:	4b11      	ldr	r3, [pc, #68]	; (8005940 <HAL_RTCEx_SetWakeUpTimer_IT+0xf8>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4a10      	ldr	r2, [pc, #64]	; (8005940 <HAL_RTCEx_SetWakeUpTimer_IT+0xf8>)
 80058fe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005902:	6013      	str	r3, [r2, #0]
  __HAL_RTC_WAKEUPTIMER_EXTI_RISING_IT();
 8005904:	4b0e      	ldr	r3, [pc, #56]	; (8005940 <HAL_RTCEx_SetWakeUpTimer_IT+0xf8>)
 8005906:	689b      	ldr	r3, [r3, #8]
 8005908:	4a0d      	ldr	r2, [pc, #52]	; (8005940 <HAL_RTCEx_SetWakeUpTimer_IT+0xf8>)
 800590a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800590e:	6093      	str	r3, [r2, #8]

  /* Configure the Interrupt in the RTC_CR register and Enable the Wakeup Timer */ 
  SET_BIT(RTC->CR, (RTC_CR_WUTIE | RTC_CR_WUTE));
 8005910:	4b0a      	ldr	r3, [pc, #40]	; (800593c <HAL_RTCEx_SetWakeUpTimer_IT+0xf4>)
 8005912:	699b      	ldr	r3, [r3, #24]
 8005914:	4a09      	ldr	r2, [pc, #36]	; (800593c <HAL_RTCEx_SetWakeUpTimer_IT+0xf4>)
 8005916:	f443 4388 	orr.w	r3, r3, #17408	; 0x4400
 800591a:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800591c:	4b07      	ldr	r3, [pc, #28]	; (800593c <HAL_RTCEx_SetWakeUpTimer_IT+0xf4>)
 800591e:	22ff      	movs	r2, #255	; 0xff
 8005920:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	2201      	movs	r2, #1
 8005926:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	2200      	movs	r2, #0
 800592e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005932:	2300      	movs	r3, #0
}
 8005934:	4618      	mov	r0, r3
 8005936:	3718      	adds	r7, #24
 8005938:	46bd      	mov	sp, r7
 800593a:	bd80      	pop	{r7, pc}
 800593c:	40002800 	.word	0x40002800
 8005940:	40010400 	.word	0x40010400

08005944 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @brief  Deactivate wake up timer counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b084      	sub	sp, #16
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005952:	2b01      	cmp	r3, #1
 8005954:	d101      	bne.n	800595a <HAL_RTCEx_DeactivateWakeUpTimer+0x16>
 8005956:	2302      	movs	r3, #2
 8005958:	e042      	b.n	80059e0 <HAL_RTCEx_DeactivateWakeUpTimer+0x9c>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2201      	movs	r2, #1
 800595e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2202      	movs	r2, #2
 8005966:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800596a:	4b1f      	ldr	r3, [pc, #124]	; (80059e8 <HAL_RTCEx_DeactivateWakeUpTimer+0xa4>)
 800596c:	22ca      	movs	r2, #202	; 0xca
 800596e:	625a      	str	r2, [r3, #36]	; 0x24
 8005970:	4b1d      	ldr	r3, [pc, #116]	; (80059e8 <HAL_RTCEx_DeactivateWakeUpTimer+0xa4>)
 8005972:	2253      	movs	r2, #83	; 0x53
 8005974:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the Wakeup Timer */
  /* In case of interrupt mode is used, the interrupt source must disabled */
  CLEAR_BIT(RTC->CR, RTC_CR_WUTE | RTC_CR_WUTIE);
 8005976:	4b1c      	ldr	r3, [pc, #112]	; (80059e8 <HAL_RTCEx_DeactivateWakeUpTimer+0xa4>)
 8005978:	699b      	ldr	r3, [r3, #24]
 800597a:	4a1b      	ldr	r2, [pc, #108]	; (80059e8 <HAL_RTCEx_DeactivateWakeUpTimer+0xa4>)
 800597c:	f423 4388 	bic.w	r3, r3, #17408	; 0x4400
 8005980:	6193      	str	r3, [r2, #24]

  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_IT();
 8005982:	4b1a      	ldr	r3, [pc, #104]	; (80059ec <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>)
 8005984:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005988:	615a      	str	r2, [r3, #20]

  tickstart = HAL_GetTick();
 800598a:	f7fd fb55 	bl	8003038 <HAL_GetTick>
 800598e:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) == 0U)
 8005990:	e014      	b.n	80059bc <HAL_RTCEx_DeactivateWakeUpTimer+0x78>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005992:	f7fd fb51 	bl	8003038 <HAL_GetTick>
 8005996:	4602      	mov	r2, r0
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	1ad3      	subs	r3, r2, r3
 800599c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80059a0:	d90c      	bls.n	80059bc <HAL_RTCEx_DeactivateWakeUpTimer+0x78>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80059a2:	4b11      	ldr	r3, [pc, #68]	; (80059e8 <HAL_RTCEx_DeactivateWakeUpTimer+0xa4>)
 80059a4:	22ff      	movs	r2, #255	; 0xff
 80059a6:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2203      	movs	r2, #3
 80059ac:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2200      	movs	r2, #0
 80059b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      return HAL_TIMEOUT;
 80059b8:	2303      	movs	r3, #3
 80059ba:	e011      	b.n	80059e0 <HAL_RTCEx_DeactivateWakeUpTimer+0x9c>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) == 0U)
 80059bc:	4b0a      	ldr	r3, [pc, #40]	; (80059e8 <HAL_RTCEx_DeactivateWakeUpTimer+0xa4>)
 80059be:	68db      	ldr	r3, [r3, #12]
 80059c0:	f003 0304 	and.w	r3, r3, #4
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d0e4      	beq.n	8005992 <HAL_RTCEx_DeactivateWakeUpTimer+0x4e>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80059c8:	4b07      	ldr	r3, [pc, #28]	; (80059e8 <HAL_RTCEx_DeactivateWakeUpTimer+0xa4>)
 80059ca:	22ff      	movs	r2, #255	; 0xff
 80059cc:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2201      	movs	r2, #1
 80059d2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2200      	movs	r2, #0
 80059da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80059de:	2300      	movs	r3, #0
}
 80059e0:	4618      	mov	r0, r3
 80059e2:	3710      	adds	r7, #16
 80059e4:	46bd      	mov	sp, r7
 80059e6:	bd80      	pop	{r7, pc}
 80059e8:	40002800 	.word	0x40002800
 80059ec:	40010400 	.word	0x40010400

080059f0 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b082      	sub	sp, #8
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
  /* Get the pending status of the WAKEUPTIMER Interrupt */
  if (READ_BIT(RTC->SR, RTC_SR_WUTF) != 0U)
 80059f8:	4b0b      	ldr	r3, [pc, #44]	; (8005a28 <HAL_RTCEx_WakeUpTimerIRQHandler+0x38>)
 80059fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059fc:	f003 0304 	and.w	r3, r3, #4
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d009      	beq.n	8005a18 <HAL_RTCEx_WakeUpTimerIRQHandler+0x28>
  {
    /* Clear the WAKEUPTIMER interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CWUTF);
 8005a04:	4b08      	ldr	r3, [pc, #32]	; (8005a28 <HAL_RTCEx_WakeUpTimerIRQHandler+0x38>)
 8005a06:	2204      	movs	r2, #4
 8005a08:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_IT();
 8005a0a:	4b08      	ldr	r3, [pc, #32]	; (8005a2c <HAL_RTCEx_WakeUpTimerIRQHandler+0x3c>)
 8005a0c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005a10:	615a      	str	r2, [r3, #20]
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call WakeUpTimerEvent registered Callback */
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    /* WAKEUPTIMER callback */
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8005a12:	6878      	ldr	r0, [r7, #4]
 8005a14:	f000 f80c 	bl	8005a30 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2201      	movs	r2, #1
 8005a1c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
}
 8005a20:	bf00      	nop
 8005a22:	3708      	adds	r7, #8
 8005a24:	46bd      	mov	sp, r7
 8005a26:	bd80      	pop	{r7, pc}
 8005a28:	40002800 	.word	0x40002800
 8005a2c:	40010400 	.word	0x40010400

08005a30 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8005a30:	b480      	push	{r7}
 8005a32:	b083      	sub	sp, #12
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8005a38:	bf00      	nop
 8005a3a:	370c      	adds	r7, #12
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a42:	4770      	bx	lr

08005a44 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	b084      	sub	sp, #16
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d101      	bne.n	8005a56 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005a52:	2301      	movs	r3, #1
 8005a54:	e09d      	b.n	8005b92 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d108      	bne.n	8005a70 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005a66:	d009      	beq.n	8005a7c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	61da      	str	r2, [r3, #28]
 8005a6e:	e005      	b.n	8005a7c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2200      	movs	r2, #0
 8005a74:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005a88:	b2db      	uxtb	r3, r3
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d106      	bne.n	8005a9c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2200      	movs	r2, #0
 8005a92:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005a96:	6878      	ldr	r0, [r7, #4]
 8005a98:	f7fd f88a 	bl	8002bb0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2202      	movs	r2, #2
 8005aa0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	681a      	ldr	r2, [r3, #0]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ab2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	68db      	ldr	r3, [r3, #12]
 8005ab8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005abc:	d902      	bls.n	8005ac4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005abe:	2300      	movs	r3, #0
 8005ac0:	60fb      	str	r3, [r7, #12]
 8005ac2:	e002      	b.n	8005aca <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005ac4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005ac8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	68db      	ldr	r3, [r3, #12]
 8005ace:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005ad2:	d007      	beq.n	8005ae4 <HAL_SPI_Init+0xa0>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	68db      	ldr	r3, [r3, #12]
 8005ad8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005adc:	d002      	beq.n	8005ae4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	685b      	ldr	r3, [r3, #4]
 8005ae8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	689b      	ldr	r3, [r3, #8]
 8005af0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005af4:	431a      	orrs	r2, r3
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	691b      	ldr	r3, [r3, #16]
 8005afa:	f003 0302 	and.w	r3, r3, #2
 8005afe:	431a      	orrs	r2, r3
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	695b      	ldr	r3, [r3, #20]
 8005b04:	f003 0301 	and.w	r3, r3, #1
 8005b08:	431a      	orrs	r2, r3
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	699b      	ldr	r3, [r3, #24]
 8005b0e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005b12:	431a      	orrs	r2, r3
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	69db      	ldr	r3, [r3, #28]
 8005b18:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005b1c:	431a      	orrs	r2, r3
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6a1b      	ldr	r3, [r3, #32]
 8005b22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b26:	ea42 0103 	orr.w	r1, r2, r3
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b2e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	430a      	orrs	r2, r1
 8005b38:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	699b      	ldr	r3, [r3, #24]
 8005b3e:	0c1b      	lsrs	r3, r3, #16
 8005b40:	f003 0204 	and.w	r2, r3, #4
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b48:	f003 0310 	and.w	r3, r3, #16
 8005b4c:	431a      	orrs	r2, r3
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b52:	f003 0308 	and.w	r3, r3, #8
 8005b56:	431a      	orrs	r2, r3
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	68db      	ldr	r3, [r3, #12]
 8005b5c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005b60:	ea42 0103 	orr.w	r1, r2, r3
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	430a      	orrs	r2, r1
 8005b70:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	69da      	ldr	r2, [r3, #28]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005b80:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	2200      	movs	r2, #0
 8005b86:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2201      	movs	r2, #1
 8005b8c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005b90:	2300      	movs	r3, #0
}
 8005b92:	4618      	mov	r0, r3
 8005b94:	3710      	adds	r7, #16
 8005b96:	46bd      	mov	sp, r7
 8005b98:	bd80      	pop	{r7, pc}

08005b9a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005b9a:	b580      	push	{r7, lr}
 8005b9c:	b08a      	sub	sp, #40	; 0x28
 8005b9e:	af00      	add	r7, sp, #0
 8005ba0:	60f8      	str	r0, [r7, #12]
 8005ba2:	60b9      	str	r1, [r7, #8]
 8005ba4:	607a      	str	r2, [r7, #4]
 8005ba6:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005ba8:	2301      	movs	r3, #1
 8005baa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005bac:	2300      	movs	r3, #0
 8005bae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005bb8:	2b01      	cmp	r3, #1
 8005bba:	d101      	bne.n	8005bc0 <HAL_SPI_TransmitReceive+0x26>
 8005bbc:	2302      	movs	r3, #2
 8005bbe:	e1fb      	b.n	8005fb8 <HAL_SPI_TransmitReceive+0x41e>
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005bc8:	f7fd fa36 	bl	8003038 <HAL_GetTick>
 8005bcc:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005bd4:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	685b      	ldr	r3, [r3, #4]
 8005bda:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005bdc:	887b      	ldrh	r3, [r7, #2]
 8005bde:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8005be0:	887b      	ldrh	r3, [r7, #2]
 8005be2:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005be4:	7efb      	ldrb	r3, [r7, #27]
 8005be6:	2b01      	cmp	r3, #1
 8005be8:	d00e      	beq.n	8005c08 <HAL_SPI_TransmitReceive+0x6e>
 8005bea:	697b      	ldr	r3, [r7, #20]
 8005bec:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005bf0:	d106      	bne.n	8005c00 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	689b      	ldr	r3, [r3, #8]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d102      	bne.n	8005c00 <HAL_SPI_TransmitReceive+0x66>
 8005bfa:	7efb      	ldrb	r3, [r7, #27]
 8005bfc:	2b04      	cmp	r3, #4
 8005bfe:	d003      	beq.n	8005c08 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8005c00:	2302      	movs	r3, #2
 8005c02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005c06:	e1cd      	b.n	8005fa4 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005c08:	68bb      	ldr	r3, [r7, #8]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d005      	beq.n	8005c1a <HAL_SPI_TransmitReceive+0x80>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d002      	beq.n	8005c1a <HAL_SPI_TransmitReceive+0x80>
 8005c14:	887b      	ldrh	r3, [r7, #2]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d103      	bne.n	8005c22 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005c20:	e1c0      	b.n	8005fa4 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005c28:	b2db      	uxtb	r3, r3
 8005c2a:	2b04      	cmp	r3, #4
 8005c2c:	d003      	beq.n	8005c36 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	2205      	movs	r2, #5
 8005c32:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	2200      	movs	r2, #0
 8005c3a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	687a      	ldr	r2, [r7, #4]
 8005c40:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	887a      	ldrh	r2, [r7, #2]
 8005c46:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	887a      	ldrh	r2, [r7, #2]
 8005c4e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	68ba      	ldr	r2, [r7, #8]
 8005c56:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	887a      	ldrh	r2, [r7, #2]
 8005c5c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	887a      	ldrh	r2, [r7, #2]
 8005c62:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	2200      	movs	r2, #0
 8005c68:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	68db      	ldr	r3, [r3, #12]
 8005c74:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005c78:	d802      	bhi.n	8005c80 <HAL_SPI_TransmitReceive+0xe6>
 8005c7a:	8a3b      	ldrh	r3, [r7, #16]
 8005c7c:	2b01      	cmp	r3, #1
 8005c7e:	d908      	bls.n	8005c92 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	685a      	ldr	r2, [r3, #4]
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005c8e:	605a      	str	r2, [r3, #4]
 8005c90:	e007      	b.n	8005ca2 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	685a      	ldr	r2, [r3, #4]
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005ca0:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cac:	2b40      	cmp	r3, #64	; 0x40
 8005cae:	d007      	beq.n	8005cc0 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	681a      	ldr	r2, [r3, #0]
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005cbe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	68db      	ldr	r3, [r3, #12]
 8005cc4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005cc8:	d97c      	bls.n	8005dc4 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	685b      	ldr	r3, [r3, #4]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d002      	beq.n	8005cd8 <HAL_SPI_TransmitReceive+0x13e>
 8005cd2:	8a7b      	ldrh	r3, [r7, #18]
 8005cd4:	2b01      	cmp	r3, #1
 8005cd6:	d169      	bne.n	8005dac <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cdc:	881a      	ldrh	r2, [r3, #0]
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ce8:	1c9a      	adds	r2, r3, #2
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cf2:	b29b      	uxth	r3, r3
 8005cf4:	3b01      	subs	r3, #1
 8005cf6:	b29a      	uxth	r2, r3
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005cfc:	e056      	b.n	8005dac <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	689b      	ldr	r3, [r3, #8]
 8005d04:	f003 0302 	and.w	r3, r3, #2
 8005d08:	2b02      	cmp	r3, #2
 8005d0a:	d11b      	bne.n	8005d44 <HAL_SPI_TransmitReceive+0x1aa>
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d10:	b29b      	uxth	r3, r3
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d016      	beq.n	8005d44 <HAL_SPI_TransmitReceive+0x1aa>
 8005d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d18:	2b01      	cmp	r3, #1
 8005d1a:	d113      	bne.n	8005d44 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d20:	881a      	ldrh	r2, [r3, #0]
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d2c:	1c9a      	adds	r2, r3, #2
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d36:	b29b      	uxth	r3, r3
 8005d38:	3b01      	subs	r3, #1
 8005d3a:	b29a      	uxth	r2, r3
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005d40:	2300      	movs	r3, #0
 8005d42:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	689b      	ldr	r3, [r3, #8]
 8005d4a:	f003 0301 	and.w	r3, r3, #1
 8005d4e:	2b01      	cmp	r3, #1
 8005d50:	d11c      	bne.n	8005d8c <HAL_SPI_TransmitReceive+0x1f2>
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005d58:	b29b      	uxth	r3, r3
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d016      	beq.n	8005d8c <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	68da      	ldr	r2, [r3, #12]
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d68:	b292      	uxth	r2, r2
 8005d6a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d70:	1c9a      	adds	r2, r3, #2
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005d7c:	b29b      	uxth	r3, r3
 8005d7e:	3b01      	subs	r3, #1
 8005d80:	b29a      	uxth	r2, r3
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005d88:	2301      	movs	r3, #1
 8005d8a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005d8c:	f7fd f954 	bl	8003038 <HAL_GetTick>
 8005d90:	4602      	mov	r2, r0
 8005d92:	69fb      	ldr	r3, [r7, #28]
 8005d94:	1ad3      	subs	r3, r2, r3
 8005d96:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d98:	429a      	cmp	r2, r3
 8005d9a:	d807      	bhi.n	8005dac <HAL_SPI_TransmitReceive+0x212>
 8005d9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005da2:	d003      	beq.n	8005dac <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8005da4:	2303      	movs	r3, #3
 8005da6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005daa:	e0fb      	b.n	8005fa4 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005db0:	b29b      	uxth	r3, r3
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d1a3      	bne.n	8005cfe <HAL_SPI_TransmitReceive+0x164>
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005dbc:	b29b      	uxth	r3, r3
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d19d      	bne.n	8005cfe <HAL_SPI_TransmitReceive+0x164>
 8005dc2:	e0df      	b.n	8005f84 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d003      	beq.n	8005dd4 <HAL_SPI_TransmitReceive+0x23a>
 8005dcc:	8a7b      	ldrh	r3, [r7, #18]
 8005dce:	2b01      	cmp	r3, #1
 8005dd0:	f040 80cb 	bne.w	8005f6a <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005dd8:	b29b      	uxth	r3, r3
 8005dda:	2b01      	cmp	r3, #1
 8005ddc:	d912      	bls.n	8005e04 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005de2:	881a      	ldrh	r2, [r3, #0]
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dee:	1c9a      	adds	r2, r3, #2
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005df8:	b29b      	uxth	r3, r3
 8005dfa:	3b02      	subs	r3, #2
 8005dfc:	b29a      	uxth	r2, r3
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005e02:	e0b2      	b.n	8005f6a <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	330c      	adds	r3, #12
 8005e0e:	7812      	ldrb	r2, [r2, #0]
 8005e10:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e16:	1c5a      	adds	r2, r3, #1
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e20:	b29b      	uxth	r3, r3
 8005e22:	3b01      	subs	r3, #1
 8005e24:	b29a      	uxth	r2, r3
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e2a:	e09e      	b.n	8005f6a <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	689b      	ldr	r3, [r3, #8]
 8005e32:	f003 0302 	and.w	r3, r3, #2
 8005e36:	2b02      	cmp	r3, #2
 8005e38:	d134      	bne.n	8005ea4 <HAL_SPI_TransmitReceive+0x30a>
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e3e:	b29b      	uxth	r3, r3
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d02f      	beq.n	8005ea4 <HAL_SPI_TransmitReceive+0x30a>
 8005e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e46:	2b01      	cmp	r3, #1
 8005e48:	d12c      	bne.n	8005ea4 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e4e:	b29b      	uxth	r3, r3
 8005e50:	2b01      	cmp	r3, #1
 8005e52:	d912      	bls.n	8005e7a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e58:	881a      	ldrh	r2, [r3, #0]
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e64:	1c9a      	adds	r2, r3, #2
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e6e:	b29b      	uxth	r3, r3
 8005e70:	3b02      	subs	r3, #2
 8005e72:	b29a      	uxth	r2, r3
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005e78:	e012      	b.n	8005ea0 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	330c      	adds	r3, #12
 8005e84:	7812      	ldrb	r2, [r2, #0]
 8005e86:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e8c:	1c5a      	adds	r2, r3, #1
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e96:	b29b      	uxth	r3, r3
 8005e98:	3b01      	subs	r3, #1
 8005e9a:	b29a      	uxth	r2, r3
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	689b      	ldr	r3, [r3, #8]
 8005eaa:	f003 0301 	and.w	r3, r3, #1
 8005eae:	2b01      	cmp	r3, #1
 8005eb0:	d148      	bne.n	8005f44 <HAL_SPI_TransmitReceive+0x3aa>
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005eb8:	b29b      	uxth	r3, r3
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d042      	beq.n	8005f44 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005ec4:	b29b      	uxth	r3, r3
 8005ec6:	2b01      	cmp	r3, #1
 8005ec8:	d923      	bls.n	8005f12 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	68da      	ldr	r2, [r3, #12]
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ed4:	b292      	uxth	r2, r2
 8005ed6:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005edc:	1c9a      	adds	r2, r3, #2
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005ee8:	b29b      	uxth	r3, r3
 8005eea:	3b02      	subs	r3, #2
 8005eec:	b29a      	uxth	r2, r3
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005efa:	b29b      	uxth	r3, r3
 8005efc:	2b01      	cmp	r3, #1
 8005efe:	d81f      	bhi.n	8005f40 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	685a      	ldr	r2, [r3, #4]
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005f0e:	605a      	str	r2, [r3, #4]
 8005f10:	e016      	b.n	8005f40 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f103 020c 	add.w	r2, r3, #12
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f1e:	7812      	ldrb	r2, [r2, #0]
 8005f20:	b2d2      	uxtb	r2, r2
 8005f22:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f28:	1c5a      	adds	r2, r3, #1
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005f34:	b29b      	uxth	r3, r3
 8005f36:	3b01      	subs	r3, #1
 8005f38:	b29a      	uxth	r2, r3
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005f40:	2301      	movs	r3, #1
 8005f42:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005f44:	f7fd f878 	bl	8003038 <HAL_GetTick>
 8005f48:	4602      	mov	r2, r0
 8005f4a:	69fb      	ldr	r3, [r7, #28]
 8005f4c:	1ad3      	subs	r3, r2, r3
 8005f4e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f50:	429a      	cmp	r2, r3
 8005f52:	d803      	bhi.n	8005f5c <HAL_SPI_TransmitReceive+0x3c2>
 8005f54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f5a:	d102      	bne.n	8005f62 <HAL_SPI_TransmitReceive+0x3c8>
 8005f5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d103      	bne.n	8005f6a <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8005f62:	2303      	movs	r3, #3
 8005f64:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005f68:	e01c      	b.n	8005fa4 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f6e:	b29b      	uxth	r3, r3
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	f47f af5b 	bne.w	8005e2c <HAL_SPI_TransmitReceive+0x292>
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005f7c:	b29b      	uxth	r3, r3
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	f47f af54 	bne.w	8005e2c <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005f84:	69fa      	ldr	r2, [r7, #28]
 8005f86:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005f88:	68f8      	ldr	r0, [r7, #12]
 8005f8a:	f000 fa53 	bl	8006434 <SPI_EndRxTxTransaction>
 8005f8e:	4603      	mov	r3, r0
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d006      	beq.n	8005fa2 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8005f94:	2301      	movs	r3, #1
 8005f96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	2220      	movs	r2, #32
 8005f9e:	661a      	str	r2, [r3, #96]	; 0x60
 8005fa0:	e000      	b.n	8005fa4 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8005fa2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	2200      	movs	r2, #0
 8005fb0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005fb4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8005fb8:	4618      	mov	r0, r3
 8005fba:	3728      	adds	r7, #40	; 0x28
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	bd80      	pop	{r7, pc}

08005fc0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	b088      	sub	sp, #32
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	685b      	ldr	r3, [r3, #4]
 8005fce:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	689b      	ldr	r3, [r3, #8]
 8005fd6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005fd8:	69bb      	ldr	r3, [r7, #24]
 8005fda:	099b      	lsrs	r3, r3, #6
 8005fdc:	f003 0301 	and.w	r3, r3, #1
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d10f      	bne.n	8006004 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005fe4:	69bb      	ldr	r3, [r7, #24]
 8005fe6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d00a      	beq.n	8006004 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005fee:	69fb      	ldr	r3, [r7, #28]
 8005ff0:	099b      	lsrs	r3, r3, #6
 8005ff2:	f003 0301 	and.w	r3, r3, #1
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d004      	beq.n	8006004 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ffe:	6878      	ldr	r0, [r7, #4]
 8006000:	4798      	blx	r3
    return;
 8006002:	e0d7      	b.n	80061b4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006004:	69bb      	ldr	r3, [r7, #24]
 8006006:	085b      	lsrs	r3, r3, #1
 8006008:	f003 0301 	and.w	r3, r3, #1
 800600c:	2b00      	cmp	r3, #0
 800600e:	d00a      	beq.n	8006026 <HAL_SPI_IRQHandler+0x66>
 8006010:	69fb      	ldr	r3, [r7, #28]
 8006012:	09db      	lsrs	r3, r3, #7
 8006014:	f003 0301 	and.w	r3, r3, #1
 8006018:	2b00      	cmp	r3, #0
 800601a:	d004      	beq.n	8006026 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006020:	6878      	ldr	r0, [r7, #4]
 8006022:	4798      	blx	r3
    return;
 8006024:	e0c6      	b.n	80061b4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006026:	69bb      	ldr	r3, [r7, #24]
 8006028:	095b      	lsrs	r3, r3, #5
 800602a:	f003 0301 	and.w	r3, r3, #1
 800602e:	2b00      	cmp	r3, #0
 8006030:	d10c      	bne.n	800604c <HAL_SPI_IRQHandler+0x8c>
 8006032:	69bb      	ldr	r3, [r7, #24]
 8006034:	099b      	lsrs	r3, r3, #6
 8006036:	f003 0301 	and.w	r3, r3, #1
 800603a:	2b00      	cmp	r3, #0
 800603c:	d106      	bne.n	800604c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800603e:	69bb      	ldr	r3, [r7, #24]
 8006040:	0a1b      	lsrs	r3, r3, #8
 8006042:	f003 0301 	and.w	r3, r3, #1
 8006046:	2b00      	cmp	r3, #0
 8006048:	f000 80b4 	beq.w	80061b4 <HAL_SPI_IRQHandler+0x1f4>
 800604c:	69fb      	ldr	r3, [r7, #28]
 800604e:	095b      	lsrs	r3, r3, #5
 8006050:	f003 0301 	and.w	r3, r3, #1
 8006054:	2b00      	cmp	r3, #0
 8006056:	f000 80ad 	beq.w	80061b4 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800605a:	69bb      	ldr	r3, [r7, #24]
 800605c:	099b      	lsrs	r3, r3, #6
 800605e:	f003 0301 	and.w	r3, r3, #1
 8006062:	2b00      	cmp	r3, #0
 8006064:	d023      	beq.n	80060ae <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800606c:	b2db      	uxtb	r3, r3
 800606e:	2b03      	cmp	r3, #3
 8006070:	d011      	beq.n	8006096 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006076:	f043 0204 	orr.w	r2, r3, #4
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800607e:	2300      	movs	r3, #0
 8006080:	617b      	str	r3, [r7, #20]
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	68db      	ldr	r3, [r3, #12]
 8006088:	617b      	str	r3, [r7, #20]
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	689b      	ldr	r3, [r3, #8]
 8006090:	617b      	str	r3, [r7, #20]
 8006092:	697b      	ldr	r3, [r7, #20]
 8006094:	e00b      	b.n	80060ae <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006096:	2300      	movs	r3, #0
 8006098:	613b      	str	r3, [r7, #16]
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	68db      	ldr	r3, [r3, #12]
 80060a0:	613b      	str	r3, [r7, #16]
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	689b      	ldr	r3, [r3, #8]
 80060a8:	613b      	str	r3, [r7, #16]
 80060aa:	693b      	ldr	r3, [r7, #16]
        return;
 80060ac:	e082      	b.n	80061b4 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80060ae:	69bb      	ldr	r3, [r7, #24]
 80060b0:	095b      	lsrs	r3, r3, #5
 80060b2:	f003 0301 	and.w	r3, r3, #1
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d014      	beq.n	80060e4 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060be:	f043 0201 	orr.w	r2, r3, #1
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80060c6:	2300      	movs	r3, #0
 80060c8:	60fb      	str	r3, [r7, #12]
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	689b      	ldr	r3, [r3, #8]
 80060d0:	60fb      	str	r3, [r7, #12]
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	681a      	ldr	r2, [r3, #0]
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80060e0:	601a      	str	r2, [r3, #0]
 80060e2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80060e4:	69bb      	ldr	r3, [r7, #24]
 80060e6:	0a1b      	lsrs	r3, r3, #8
 80060e8:	f003 0301 	and.w	r3, r3, #1
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d00c      	beq.n	800610a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060f4:	f043 0208 	orr.w	r2, r3, #8
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80060fc:	2300      	movs	r3, #0
 80060fe:	60bb      	str	r3, [r7, #8]
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	689b      	ldr	r3, [r3, #8]
 8006106:	60bb      	str	r3, [r7, #8]
 8006108:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800610e:	2b00      	cmp	r3, #0
 8006110:	d04f      	beq.n	80061b2 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	685a      	ldr	r2, [r3, #4]
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006120:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2201      	movs	r2, #1
 8006126:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800612a:	69fb      	ldr	r3, [r7, #28]
 800612c:	f003 0302 	and.w	r3, r3, #2
 8006130:	2b00      	cmp	r3, #0
 8006132:	d104      	bne.n	800613e <HAL_SPI_IRQHandler+0x17e>
 8006134:	69fb      	ldr	r3, [r7, #28]
 8006136:	f003 0301 	and.w	r3, r3, #1
 800613a:	2b00      	cmp	r3, #0
 800613c:	d034      	beq.n	80061a8 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	685a      	ldr	r2, [r3, #4]
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f022 0203 	bic.w	r2, r2, #3
 800614c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006152:	2b00      	cmp	r3, #0
 8006154:	d011      	beq.n	800617a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800615a:	4a18      	ldr	r2, [pc, #96]	; (80061bc <HAL_SPI_IRQHandler+0x1fc>)
 800615c:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006162:	4618      	mov	r0, r3
 8006164:	f7fd f8a3 	bl	80032ae <HAL_DMA_Abort_IT>
 8006168:	4603      	mov	r3, r0
 800616a:	2b00      	cmp	r3, #0
 800616c:	d005      	beq.n	800617a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006172:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800617e:	2b00      	cmp	r3, #0
 8006180:	d016      	beq.n	80061b0 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006186:	4a0d      	ldr	r2, [pc, #52]	; (80061bc <HAL_SPI_IRQHandler+0x1fc>)
 8006188:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800618e:	4618      	mov	r0, r3
 8006190:	f7fd f88d 	bl	80032ae <HAL_DMA_Abort_IT>
 8006194:	4603      	mov	r3, r0
 8006196:	2b00      	cmp	r3, #0
 8006198:	d00a      	beq.n	80061b0 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800619e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 80061a6:	e003      	b.n	80061b0 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80061a8:	6878      	ldr	r0, [r7, #4]
 80061aa:	f000 f809 	bl	80061c0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80061ae:	e000      	b.n	80061b2 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80061b0:	bf00      	nop
    return;
 80061b2:	bf00      	nop
  }
}
 80061b4:	3720      	adds	r7, #32
 80061b6:	46bd      	mov	sp, r7
 80061b8:	bd80      	pop	{r7, pc}
 80061ba:	bf00      	nop
 80061bc:	080061d5 	.word	0x080061d5

080061c0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80061c0:	b480      	push	{r7}
 80061c2:	b083      	sub	sp, #12
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80061c8:	bf00      	nop
 80061ca:	370c      	adds	r7, #12
 80061cc:	46bd      	mov	sp, r7
 80061ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d2:	4770      	bx	lr

080061d4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b084      	sub	sp, #16
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061e0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	2200      	movs	r2, #0
 80061e6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	2200      	movs	r2, #0
 80061ee:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80061f0:	68f8      	ldr	r0, [r7, #12]
 80061f2:	f7ff ffe5 	bl	80061c0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80061f6:	bf00      	nop
 80061f8:	3710      	adds	r7, #16
 80061fa:	46bd      	mov	sp, r7
 80061fc:	bd80      	pop	{r7, pc}
	...

08006200 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b088      	sub	sp, #32
 8006204:	af00      	add	r7, sp, #0
 8006206:	60f8      	str	r0, [r7, #12]
 8006208:	60b9      	str	r1, [r7, #8]
 800620a:	603b      	str	r3, [r7, #0]
 800620c:	4613      	mov	r3, r2
 800620e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006210:	f7fc ff12 	bl	8003038 <HAL_GetTick>
 8006214:	4602      	mov	r2, r0
 8006216:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006218:	1a9b      	subs	r3, r3, r2
 800621a:	683a      	ldr	r2, [r7, #0]
 800621c:	4413      	add	r3, r2
 800621e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006220:	f7fc ff0a 	bl	8003038 <HAL_GetTick>
 8006224:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006226:	4b39      	ldr	r3, [pc, #228]	; (800630c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	015b      	lsls	r3, r3, #5
 800622c:	0d1b      	lsrs	r3, r3, #20
 800622e:	69fa      	ldr	r2, [r7, #28]
 8006230:	fb02 f303 	mul.w	r3, r2, r3
 8006234:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006236:	e054      	b.n	80062e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800623e:	d050      	beq.n	80062e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006240:	f7fc fefa 	bl	8003038 <HAL_GetTick>
 8006244:	4602      	mov	r2, r0
 8006246:	69bb      	ldr	r3, [r7, #24]
 8006248:	1ad3      	subs	r3, r2, r3
 800624a:	69fa      	ldr	r2, [r7, #28]
 800624c:	429a      	cmp	r2, r3
 800624e:	d902      	bls.n	8006256 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006250:	69fb      	ldr	r3, [r7, #28]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d13d      	bne.n	80062d2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	685a      	ldr	r2, [r3, #4]
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006264:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	685b      	ldr	r3, [r3, #4]
 800626a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800626e:	d111      	bne.n	8006294 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	689b      	ldr	r3, [r3, #8]
 8006274:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006278:	d004      	beq.n	8006284 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	689b      	ldr	r3, [r3, #8]
 800627e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006282:	d107      	bne.n	8006294 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	681a      	ldr	r2, [r3, #0]
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006292:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006298:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800629c:	d10f      	bne.n	80062be <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	681a      	ldr	r2, [r3, #0]
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80062ac:	601a      	str	r2, [r3, #0]
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	681a      	ldr	r2, [r3, #0]
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80062bc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	2201      	movs	r2, #1
 80062c2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	2200      	movs	r2, #0
 80062ca:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80062ce:	2303      	movs	r3, #3
 80062d0:	e017      	b.n	8006302 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80062d2:	697b      	ldr	r3, [r7, #20]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d101      	bne.n	80062dc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80062d8:	2300      	movs	r3, #0
 80062da:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80062dc:	697b      	ldr	r3, [r7, #20]
 80062de:	3b01      	subs	r3, #1
 80062e0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	689a      	ldr	r2, [r3, #8]
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	4013      	ands	r3, r2
 80062ec:	68ba      	ldr	r2, [r7, #8]
 80062ee:	429a      	cmp	r2, r3
 80062f0:	bf0c      	ite	eq
 80062f2:	2301      	moveq	r3, #1
 80062f4:	2300      	movne	r3, #0
 80062f6:	b2db      	uxtb	r3, r3
 80062f8:	461a      	mov	r2, r3
 80062fa:	79fb      	ldrb	r3, [r7, #7]
 80062fc:	429a      	cmp	r2, r3
 80062fe:	d19b      	bne.n	8006238 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006300:	2300      	movs	r3, #0
}
 8006302:	4618      	mov	r0, r3
 8006304:	3720      	adds	r7, #32
 8006306:	46bd      	mov	sp, r7
 8006308:	bd80      	pop	{r7, pc}
 800630a:	bf00      	nop
 800630c:	20000010 	.word	0x20000010

08006310 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006310:	b580      	push	{r7, lr}
 8006312:	b088      	sub	sp, #32
 8006314:	af00      	add	r7, sp, #0
 8006316:	60f8      	str	r0, [r7, #12]
 8006318:	60b9      	str	r1, [r7, #8]
 800631a:	607a      	str	r2, [r7, #4]
 800631c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800631e:	f7fc fe8b 	bl	8003038 <HAL_GetTick>
 8006322:	4602      	mov	r2, r0
 8006324:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006326:	1a9b      	subs	r3, r3, r2
 8006328:	683a      	ldr	r2, [r7, #0]
 800632a:	4413      	add	r3, r2
 800632c:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800632e:	f7fc fe83 	bl	8003038 <HAL_GetTick>
 8006332:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006334:	4b3e      	ldr	r3, [pc, #248]	; (8006430 <SPI_WaitFifoStateUntilTimeout+0x120>)
 8006336:	681a      	ldr	r2, [r3, #0]
 8006338:	4613      	mov	r3, r2
 800633a:	009b      	lsls	r3, r3, #2
 800633c:	4413      	add	r3, r2
 800633e:	00da      	lsls	r2, r3, #3
 8006340:	1ad3      	subs	r3, r2, r3
 8006342:	0d1b      	lsrs	r3, r3, #20
 8006344:	69fa      	ldr	r2, [r7, #28]
 8006346:	fb02 f303 	mul.w	r3, r2, r3
 800634a:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 800634c:	e062      	b.n	8006414 <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006354:	d109      	bne.n	800636a <SPI_WaitFifoStateUntilTimeout+0x5a>
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2b00      	cmp	r3, #0
 800635a:	d106      	bne.n	800636a <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	330c      	adds	r3, #12
 8006362:	781b      	ldrb	r3, [r3, #0]
 8006364:	b2db      	uxtb	r3, r3
 8006366:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8006368:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006370:	d050      	beq.n	8006414 <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006372:	f7fc fe61 	bl	8003038 <HAL_GetTick>
 8006376:	4602      	mov	r2, r0
 8006378:	69bb      	ldr	r3, [r7, #24]
 800637a:	1ad3      	subs	r3, r2, r3
 800637c:	69fa      	ldr	r2, [r7, #28]
 800637e:	429a      	cmp	r2, r3
 8006380:	d902      	bls.n	8006388 <SPI_WaitFifoStateUntilTimeout+0x78>
 8006382:	69fb      	ldr	r3, [r7, #28]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d13d      	bne.n	8006404 <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	685a      	ldr	r2, [r3, #4]
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006396:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	685b      	ldr	r3, [r3, #4]
 800639c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80063a0:	d111      	bne.n	80063c6 <SPI_WaitFifoStateUntilTimeout+0xb6>
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	689b      	ldr	r3, [r3, #8]
 80063a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80063aa:	d004      	beq.n	80063b6 <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	689b      	ldr	r3, [r3, #8]
 80063b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80063b4:	d107      	bne.n	80063c6 <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	681a      	ldr	r2, [r3, #0]
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80063c4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80063ce:	d10f      	bne.n	80063f0 <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	681a      	ldr	r2, [r3, #0]
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80063de:	601a      	str	r2, [r3, #0]
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	681a      	ldr	r2, [r3, #0]
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80063ee:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	2201      	movs	r2, #1
 80063f4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	2200      	movs	r2, #0
 80063fc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006400:	2303      	movs	r3, #3
 8006402:	e010      	b.n	8006426 <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006404:	693b      	ldr	r3, [r7, #16]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d101      	bne.n	800640e <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 800640a:	2300      	movs	r3, #0
 800640c:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 800640e:	693b      	ldr	r3, [r7, #16]
 8006410:	3b01      	subs	r3, #1
 8006412:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	689a      	ldr	r2, [r3, #8]
 800641a:	68bb      	ldr	r3, [r7, #8]
 800641c:	4013      	ands	r3, r2
 800641e:	687a      	ldr	r2, [r7, #4]
 8006420:	429a      	cmp	r2, r3
 8006422:	d194      	bne.n	800634e <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8006424:	2300      	movs	r3, #0
}
 8006426:	4618      	mov	r0, r3
 8006428:	3720      	adds	r7, #32
 800642a:	46bd      	mov	sp, r7
 800642c:	bd80      	pop	{r7, pc}
 800642e:	bf00      	nop
 8006430:	20000010 	.word	0x20000010

08006434 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b086      	sub	sp, #24
 8006438:	af02      	add	r7, sp, #8
 800643a:	60f8      	str	r0, [r7, #12]
 800643c:	60b9      	str	r1, [r7, #8]
 800643e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	9300      	str	r3, [sp, #0]
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	2200      	movs	r2, #0
 8006448:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800644c:	68f8      	ldr	r0, [r7, #12]
 800644e:	f7ff ff5f 	bl	8006310 <SPI_WaitFifoStateUntilTimeout>
 8006452:	4603      	mov	r3, r0
 8006454:	2b00      	cmp	r3, #0
 8006456:	d007      	beq.n	8006468 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800645c:	f043 0220 	orr.w	r2, r3, #32
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006464:	2303      	movs	r3, #3
 8006466:	e027      	b.n	80064b8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	9300      	str	r3, [sp, #0]
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	2200      	movs	r2, #0
 8006470:	2180      	movs	r1, #128	; 0x80
 8006472:	68f8      	ldr	r0, [r7, #12]
 8006474:	f7ff fec4 	bl	8006200 <SPI_WaitFlagStateUntilTimeout>
 8006478:	4603      	mov	r3, r0
 800647a:	2b00      	cmp	r3, #0
 800647c:	d007      	beq.n	800648e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006482:	f043 0220 	orr.w	r2, r3, #32
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800648a:	2303      	movs	r3, #3
 800648c:	e014      	b.n	80064b8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	9300      	str	r3, [sp, #0]
 8006492:	68bb      	ldr	r3, [r7, #8]
 8006494:	2200      	movs	r2, #0
 8006496:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800649a:	68f8      	ldr	r0, [r7, #12]
 800649c:	f7ff ff38 	bl	8006310 <SPI_WaitFifoStateUntilTimeout>
 80064a0:	4603      	mov	r3, r0
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d007      	beq.n	80064b6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80064aa:	f043 0220 	orr.w	r2, r3, #32
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80064b2:	2303      	movs	r3, #3
 80064b4:	e000      	b.n	80064b8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80064b6:	2300      	movs	r3, #0
}
 80064b8:	4618      	mov	r0, r3
 80064ba:	3710      	adds	r7, #16
 80064bc:	46bd      	mov	sp, r7
 80064be:	bd80      	pop	{r7, pc}

080064c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b082      	sub	sp, #8
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d101      	bne.n	80064d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80064ce:	2301      	movs	r3, #1
 80064d0:	e049      	b.n	8006566 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064d8:	b2db      	uxtb	r3, r3
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d106      	bne.n	80064ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2200      	movs	r2, #0
 80064e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80064e6:	6878      	ldr	r0, [r7, #4]
 80064e8:	f7fc fbe2 	bl	8002cb0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2202      	movs	r2, #2
 80064f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681a      	ldr	r2, [r3, #0]
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	3304      	adds	r3, #4
 80064fc:	4619      	mov	r1, r3
 80064fe:	4610      	mov	r0, r2
 8006500:	f000 fd6c 	bl	8006fdc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2201      	movs	r2, #1
 8006508:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2201      	movs	r2, #1
 8006510:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2201      	movs	r2, #1
 8006518:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2201      	movs	r2, #1
 8006520:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2201      	movs	r2, #1
 8006528:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2201      	movs	r2, #1
 8006530:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2201      	movs	r2, #1
 8006538:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2201      	movs	r2, #1
 8006540:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2201      	movs	r2, #1
 8006548:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2201      	movs	r2, #1
 8006550:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2201      	movs	r2, #1
 8006558:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2201      	movs	r2, #1
 8006560:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006564:	2300      	movs	r3, #0
}
 8006566:	4618      	mov	r0, r3
 8006568:	3708      	adds	r7, #8
 800656a:	46bd      	mov	sp, r7
 800656c:	bd80      	pop	{r7, pc}
	...

08006570 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006570:	b480      	push	{r7}
 8006572:	b085      	sub	sp, #20
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800657e:	b2db      	uxtb	r3, r3
 8006580:	2b01      	cmp	r3, #1
 8006582:	d001      	beq.n	8006588 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006584:	2301      	movs	r3, #1
 8006586:	e054      	b.n	8006632 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2202      	movs	r2, #2
 800658c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	68da      	ldr	r2, [r3, #12]
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f042 0201 	orr.w	r2, r2, #1
 800659e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	4a26      	ldr	r2, [pc, #152]	; (8006640 <HAL_TIM_Base_Start_IT+0xd0>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d022      	beq.n	80065f0 <HAL_TIM_Base_Start_IT+0x80>
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065b2:	d01d      	beq.n	80065f0 <HAL_TIM_Base_Start_IT+0x80>
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	4a22      	ldr	r2, [pc, #136]	; (8006644 <HAL_TIM_Base_Start_IT+0xd4>)
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d018      	beq.n	80065f0 <HAL_TIM_Base_Start_IT+0x80>
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	4a21      	ldr	r2, [pc, #132]	; (8006648 <HAL_TIM_Base_Start_IT+0xd8>)
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d013      	beq.n	80065f0 <HAL_TIM_Base_Start_IT+0x80>
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	4a1f      	ldr	r2, [pc, #124]	; (800664c <HAL_TIM_Base_Start_IT+0xdc>)
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d00e      	beq.n	80065f0 <HAL_TIM_Base_Start_IT+0x80>
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	4a1e      	ldr	r2, [pc, #120]	; (8006650 <HAL_TIM_Base_Start_IT+0xe0>)
 80065d8:	4293      	cmp	r3, r2
 80065da:	d009      	beq.n	80065f0 <HAL_TIM_Base_Start_IT+0x80>
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	4a1c      	ldr	r2, [pc, #112]	; (8006654 <HAL_TIM_Base_Start_IT+0xe4>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d004      	beq.n	80065f0 <HAL_TIM_Base_Start_IT+0x80>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	4a1b      	ldr	r2, [pc, #108]	; (8006658 <HAL_TIM_Base_Start_IT+0xe8>)
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d115      	bne.n	800661c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	689a      	ldr	r2, [r3, #8]
 80065f6:	4b19      	ldr	r3, [pc, #100]	; (800665c <HAL_TIM_Base_Start_IT+0xec>)
 80065f8:	4013      	ands	r3, r2
 80065fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	2b06      	cmp	r3, #6
 8006600:	d015      	beq.n	800662e <HAL_TIM_Base_Start_IT+0xbe>
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006608:	d011      	beq.n	800662e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	681a      	ldr	r2, [r3, #0]
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f042 0201 	orr.w	r2, r2, #1
 8006618:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800661a:	e008      	b.n	800662e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	681a      	ldr	r2, [r3, #0]
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f042 0201 	orr.w	r2, r2, #1
 800662a:	601a      	str	r2, [r3, #0]
 800662c:	e000      	b.n	8006630 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800662e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006630:	2300      	movs	r3, #0
}
 8006632:	4618      	mov	r0, r3
 8006634:	3714      	adds	r7, #20
 8006636:	46bd      	mov	sp, r7
 8006638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663c:	4770      	bx	lr
 800663e:	bf00      	nop
 8006640:	40012c00 	.word	0x40012c00
 8006644:	40000400 	.word	0x40000400
 8006648:	40000800 	.word	0x40000800
 800664c:	40000c00 	.word	0x40000c00
 8006650:	40013400 	.word	0x40013400
 8006654:	40014000 	.word	0x40014000
 8006658:	40015000 	.word	0x40015000
 800665c:	00010007 	.word	0x00010007

08006660 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006660:	b580      	push	{r7, lr}
 8006662:	b082      	sub	sp, #8
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d101      	bne.n	8006672 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800666e:	2301      	movs	r3, #1
 8006670:	e049      	b.n	8006706 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006678:	b2db      	uxtb	r3, r3
 800667a:	2b00      	cmp	r3, #0
 800667c:	d106      	bne.n	800668c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2200      	movs	r2, #0
 8006682:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006686:	6878      	ldr	r0, [r7, #4]
 8006688:	f7fc fade 	bl	8002c48 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2202      	movs	r2, #2
 8006690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681a      	ldr	r2, [r3, #0]
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	3304      	adds	r3, #4
 800669c:	4619      	mov	r1, r3
 800669e:	4610      	mov	r0, r2
 80066a0:	f000 fc9c 	bl	8006fdc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2201      	movs	r2, #1
 80066a8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2201      	movs	r2, #1
 80066b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2201      	movs	r2, #1
 80066b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2201      	movs	r2, #1
 80066c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2201      	movs	r2, #1
 80066c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2201      	movs	r2, #1
 80066d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2201      	movs	r2, #1
 80066d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2201      	movs	r2, #1
 80066e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2201      	movs	r2, #1
 80066e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2201      	movs	r2, #1
 80066f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2201      	movs	r2, #1
 80066f8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2201      	movs	r2, #1
 8006700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006704:	2300      	movs	r3, #0
}
 8006706:	4618      	mov	r0, r3
 8006708:	3708      	adds	r7, #8
 800670a:	46bd      	mov	sp, r7
 800670c:	bd80      	pop	{r7, pc}
	...

08006710 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b084      	sub	sp, #16
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
 8006718:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800671a:	683b      	ldr	r3, [r7, #0]
 800671c:	2b00      	cmp	r3, #0
 800671e:	d109      	bne.n	8006734 <HAL_TIM_PWM_Start+0x24>
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006726:	b2db      	uxtb	r3, r3
 8006728:	2b01      	cmp	r3, #1
 800672a:	bf14      	ite	ne
 800672c:	2301      	movne	r3, #1
 800672e:	2300      	moveq	r3, #0
 8006730:	b2db      	uxtb	r3, r3
 8006732:	e03c      	b.n	80067ae <HAL_TIM_PWM_Start+0x9e>
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	2b04      	cmp	r3, #4
 8006738:	d109      	bne.n	800674e <HAL_TIM_PWM_Start+0x3e>
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006740:	b2db      	uxtb	r3, r3
 8006742:	2b01      	cmp	r3, #1
 8006744:	bf14      	ite	ne
 8006746:	2301      	movne	r3, #1
 8006748:	2300      	moveq	r3, #0
 800674a:	b2db      	uxtb	r3, r3
 800674c:	e02f      	b.n	80067ae <HAL_TIM_PWM_Start+0x9e>
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	2b08      	cmp	r3, #8
 8006752:	d109      	bne.n	8006768 <HAL_TIM_PWM_Start+0x58>
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800675a:	b2db      	uxtb	r3, r3
 800675c:	2b01      	cmp	r3, #1
 800675e:	bf14      	ite	ne
 8006760:	2301      	movne	r3, #1
 8006762:	2300      	moveq	r3, #0
 8006764:	b2db      	uxtb	r3, r3
 8006766:	e022      	b.n	80067ae <HAL_TIM_PWM_Start+0x9e>
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	2b0c      	cmp	r3, #12
 800676c:	d109      	bne.n	8006782 <HAL_TIM_PWM_Start+0x72>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006774:	b2db      	uxtb	r3, r3
 8006776:	2b01      	cmp	r3, #1
 8006778:	bf14      	ite	ne
 800677a:	2301      	movne	r3, #1
 800677c:	2300      	moveq	r3, #0
 800677e:	b2db      	uxtb	r3, r3
 8006780:	e015      	b.n	80067ae <HAL_TIM_PWM_Start+0x9e>
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	2b10      	cmp	r3, #16
 8006786:	d109      	bne.n	800679c <HAL_TIM_PWM_Start+0x8c>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800678e:	b2db      	uxtb	r3, r3
 8006790:	2b01      	cmp	r3, #1
 8006792:	bf14      	ite	ne
 8006794:	2301      	movne	r3, #1
 8006796:	2300      	moveq	r3, #0
 8006798:	b2db      	uxtb	r3, r3
 800679a:	e008      	b.n	80067ae <HAL_TIM_PWM_Start+0x9e>
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80067a2:	b2db      	uxtb	r3, r3
 80067a4:	2b01      	cmp	r3, #1
 80067a6:	bf14      	ite	ne
 80067a8:	2301      	movne	r3, #1
 80067aa:	2300      	moveq	r3, #0
 80067ac:	b2db      	uxtb	r3, r3
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d001      	beq.n	80067b6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80067b2:	2301      	movs	r3, #1
 80067b4:	e0a6      	b.n	8006904 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80067b6:	683b      	ldr	r3, [r7, #0]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d104      	bne.n	80067c6 <HAL_TIM_PWM_Start+0xb6>
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2202      	movs	r2, #2
 80067c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80067c4:	e023      	b.n	800680e <HAL_TIM_PWM_Start+0xfe>
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	2b04      	cmp	r3, #4
 80067ca:	d104      	bne.n	80067d6 <HAL_TIM_PWM_Start+0xc6>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2202      	movs	r2, #2
 80067d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80067d4:	e01b      	b.n	800680e <HAL_TIM_PWM_Start+0xfe>
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	2b08      	cmp	r3, #8
 80067da:	d104      	bne.n	80067e6 <HAL_TIM_PWM_Start+0xd6>
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2202      	movs	r2, #2
 80067e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80067e4:	e013      	b.n	800680e <HAL_TIM_PWM_Start+0xfe>
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	2b0c      	cmp	r3, #12
 80067ea:	d104      	bne.n	80067f6 <HAL_TIM_PWM_Start+0xe6>
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2202      	movs	r2, #2
 80067f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80067f4:	e00b      	b.n	800680e <HAL_TIM_PWM_Start+0xfe>
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	2b10      	cmp	r3, #16
 80067fa:	d104      	bne.n	8006806 <HAL_TIM_PWM_Start+0xf6>
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2202      	movs	r2, #2
 8006800:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006804:	e003      	b.n	800680e <HAL_TIM_PWM_Start+0xfe>
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	2202      	movs	r2, #2
 800680a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	2201      	movs	r2, #1
 8006814:	6839      	ldr	r1, [r7, #0]
 8006816:	4618      	mov	r0, r3
 8006818:	f000 ffb2 	bl	8007780 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	4a3a      	ldr	r2, [pc, #232]	; (800690c <HAL_TIM_PWM_Start+0x1fc>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d018      	beq.n	8006858 <HAL_TIM_PWM_Start+0x148>
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	4a39      	ldr	r2, [pc, #228]	; (8006910 <HAL_TIM_PWM_Start+0x200>)
 800682c:	4293      	cmp	r3, r2
 800682e:	d013      	beq.n	8006858 <HAL_TIM_PWM_Start+0x148>
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	4a37      	ldr	r2, [pc, #220]	; (8006914 <HAL_TIM_PWM_Start+0x204>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d00e      	beq.n	8006858 <HAL_TIM_PWM_Start+0x148>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	4a36      	ldr	r2, [pc, #216]	; (8006918 <HAL_TIM_PWM_Start+0x208>)
 8006840:	4293      	cmp	r3, r2
 8006842:	d009      	beq.n	8006858 <HAL_TIM_PWM_Start+0x148>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4a34      	ldr	r2, [pc, #208]	; (800691c <HAL_TIM_PWM_Start+0x20c>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d004      	beq.n	8006858 <HAL_TIM_PWM_Start+0x148>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4a33      	ldr	r2, [pc, #204]	; (8006920 <HAL_TIM_PWM_Start+0x210>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d101      	bne.n	800685c <HAL_TIM_PWM_Start+0x14c>
 8006858:	2301      	movs	r3, #1
 800685a:	e000      	b.n	800685e <HAL_TIM_PWM_Start+0x14e>
 800685c:	2300      	movs	r3, #0
 800685e:	2b00      	cmp	r3, #0
 8006860:	d007      	beq.n	8006872 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006870:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	4a25      	ldr	r2, [pc, #148]	; (800690c <HAL_TIM_PWM_Start+0x1fc>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d022      	beq.n	80068c2 <HAL_TIM_PWM_Start+0x1b2>
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006884:	d01d      	beq.n	80068c2 <HAL_TIM_PWM_Start+0x1b2>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	4a26      	ldr	r2, [pc, #152]	; (8006924 <HAL_TIM_PWM_Start+0x214>)
 800688c:	4293      	cmp	r3, r2
 800688e:	d018      	beq.n	80068c2 <HAL_TIM_PWM_Start+0x1b2>
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	4a24      	ldr	r2, [pc, #144]	; (8006928 <HAL_TIM_PWM_Start+0x218>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d013      	beq.n	80068c2 <HAL_TIM_PWM_Start+0x1b2>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	4a23      	ldr	r2, [pc, #140]	; (800692c <HAL_TIM_PWM_Start+0x21c>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d00e      	beq.n	80068c2 <HAL_TIM_PWM_Start+0x1b2>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	4a19      	ldr	r2, [pc, #100]	; (8006910 <HAL_TIM_PWM_Start+0x200>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d009      	beq.n	80068c2 <HAL_TIM_PWM_Start+0x1b2>
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	4a18      	ldr	r2, [pc, #96]	; (8006914 <HAL_TIM_PWM_Start+0x204>)
 80068b4:	4293      	cmp	r3, r2
 80068b6:	d004      	beq.n	80068c2 <HAL_TIM_PWM_Start+0x1b2>
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4a18      	ldr	r2, [pc, #96]	; (8006920 <HAL_TIM_PWM_Start+0x210>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d115      	bne.n	80068ee <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	689a      	ldr	r2, [r3, #8]
 80068c8:	4b19      	ldr	r3, [pc, #100]	; (8006930 <HAL_TIM_PWM_Start+0x220>)
 80068ca:	4013      	ands	r3, r2
 80068cc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	2b06      	cmp	r3, #6
 80068d2:	d015      	beq.n	8006900 <HAL_TIM_PWM_Start+0x1f0>
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80068da:	d011      	beq.n	8006900 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	681a      	ldr	r2, [r3, #0]
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f042 0201 	orr.w	r2, r2, #1
 80068ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068ec:	e008      	b.n	8006900 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	681a      	ldr	r2, [r3, #0]
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f042 0201 	orr.w	r2, r2, #1
 80068fc:	601a      	str	r2, [r3, #0]
 80068fe:	e000      	b.n	8006902 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006900:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006902:	2300      	movs	r3, #0
}
 8006904:	4618      	mov	r0, r3
 8006906:	3710      	adds	r7, #16
 8006908:	46bd      	mov	sp, r7
 800690a:	bd80      	pop	{r7, pc}
 800690c:	40012c00 	.word	0x40012c00
 8006910:	40013400 	.word	0x40013400
 8006914:	40014000 	.word	0x40014000
 8006918:	40014400 	.word	0x40014400
 800691c:	40014800 	.word	0x40014800
 8006920:	40015000 	.word	0x40015000
 8006924:	40000400 	.word	0x40000400
 8006928:	40000800 	.word	0x40000800
 800692c:	40000c00 	.word	0x40000c00
 8006930:	00010007 	.word	0x00010007

08006934 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b082      	sub	sp, #8
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
 800693c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	2200      	movs	r2, #0
 8006944:	6839      	ldr	r1, [r7, #0]
 8006946:	4618      	mov	r0, r3
 8006948:	f000 ff1a 	bl	8007780 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	4a40      	ldr	r2, [pc, #256]	; (8006a54 <HAL_TIM_PWM_Stop+0x120>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d018      	beq.n	8006988 <HAL_TIM_PWM_Stop+0x54>
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	4a3f      	ldr	r2, [pc, #252]	; (8006a58 <HAL_TIM_PWM_Stop+0x124>)
 800695c:	4293      	cmp	r3, r2
 800695e:	d013      	beq.n	8006988 <HAL_TIM_PWM_Stop+0x54>
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	4a3d      	ldr	r2, [pc, #244]	; (8006a5c <HAL_TIM_PWM_Stop+0x128>)
 8006966:	4293      	cmp	r3, r2
 8006968:	d00e      	beq.n	8006988 <HAL_TIM_PWM_Stop+0x54>
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	4a3c      	ldr	r2, [pc, #240]	; (8006a60 <HAL_TIM_PWM_Stop+0x12c>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d009      	beq.n	8006988 <HAL_TIM_PWM_Stop+0x54>
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	4a3a      	ldr	r2, [pc, #232]	; (8006a64 <HAL_TIM_PWM_Stop+0x130>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d004      	beq.n	8006988 <HAL_TIM_PWM_Stop+0x54>
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	4a39      	ldr	r2, [pc, #228]	; (8006a68 <HAL_TIM_PWM_Stop+0x134>)
 8006984:	4293      	cmp	r3, r2
 8006986:	d101      	bne.n	800698c <HAL_TIM_PWM_Stop+0x58>
 8006988:	2301      	movs	r3, #1
 800698a:	e000      	b.n	800698e <HAL_TIM_PWM_Stop+0x5a>
 800698c:	2300      	movs	r3, #0
 800698e:	2b00      	cmp	r3, #0
 8006990:	d017      	beq.n	80069c2 <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	6a1a      	ldr	r2, [r3, #32]
 8006998:	f241 1311 	movw	r3, #4369	; 0x1111
 800699c:	4013      	ands	r3, r2
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d10f      	bne.n	80069c2 <HAL_TIM_PWM_Stop+0x8e>
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	6a1a      	ldr	r2, [r3, #32]
 80069a8:	f244 4344 	movw	r3, #17476	; 0x4444
 80069ac:	4013      	ands	r3, r2
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d107      	bne.n	80069c2 <HAL_TIM_PWM_Stop+0x8e>
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80069c0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	6a1a      	ldr	r2, [r3, #32]
 80069c8:	f241 1311 	movw	r3, #4369	; 0x1111
 80069cc:	4013      	ands	r3, r2
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d10f      	bne.n	80069f2 <HAL_TIM_PWM_Stop+0xbe>
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	6a1a      	ldr	r2, [r3, #32]
 80069d8:	f244 4344 	movw	r3, #17476	; 0x4444
 80069dc:	4013      	ands	r3, r2
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d107      	bne.n	80069f2 <HAL_TIM_PWM_Stop+0xbe>
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	681a      	ldr	r2, [r3, #0]
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f022 0201 	bic.w	r2, r2, #1
 80069f0:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d104      	bne.n	8006a02 <HAL_TIM_PWM_Stop+0xce>
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2201      	movs	r2, #1
 80069fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006a00:	e023      	b.n	8006a4a <HAL_TIM_PWM_Stop+0x116>
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	2b04      	cmp	r3, #4
 8006a06:	d104      	bne.n	8006a12 <HAL_TIM_PWM_Stop+0xde>
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2201      	movs	r2, #1
 8006a0c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006a10:	e01b      	b.n	8006a4a <HAL_TIM_PWM_Stop+0x116>
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	2b08      	cmp	r3, #8
 8006a16:	d104      	bne.n	8006a22 <HAL_TIM_PWM_Stop+0xee>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2201      	movs	r2, #1
 8006a1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006a20:	e013      	b.n	8006a4a <HAL_TIM_PWM_Stop+0x116>
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	2b0c      	cmp	r3, #12
 8006a26:	d104      	bne.n	8006a32 <HAL_TIM_PWM_Stop+0xfe>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2201      	movs	r2, #1
 8006a2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006a30:	e00b      	b.n	8006a4a <HAL_TIM_PWM_Stop+0x116>
 8006a32:	683b      	ldr	r3, [r7, #0]
 8006a34:	2b10      	cmp	r3, #16
 8006a36:	d104      	bne.n	8006a42 <HAL_TIM_PWM_Stop+0x10e>
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2201      	movs	r2, #1
 8006a3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006a40:	e003      	b.n	8006a4a <HAL_TIM_PWM_Stop+0x116>
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	2201      	movs	r2, #1
 8006a46:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8006a4a:	2300      	movs	r3, #0
}
 8006a4c:	4618      	mov	r0, r3
 8006a4e:	3708      	adds	r7, #8
 8006a50:	46bd      	mov	sp, r7
 8006a52:	bd80      	pop	{r7, pc}
 8006a54:	40012c00 	.word	0x40012c00
 8006a58:	40013400 	.word	0x40013400
 8006a5c:	40014000 	.word	0x40014000
 8006a60:	40014400 	.word	0x40014400
 8006a64:	40014800 	.word	0x40014800
 8006a68:	40015000 	.word	0x40015000

08006a6c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b082      	sub	sp, #8
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	691b      	ldr	r3, [r3, #16]
 8006a7a:	f003 0302 	and.w	r3, r3, #2
 8006a7e:	2b02      	cmp	r3, #2
 8006a80:	d122      	bne.n	8006ac8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	68db      	ldr	r3, [r3, #12]
 8006a88:	f003 0302 	and.w	r3, r3, #2
 8006a8c:	2b02      	cmp	r3, #2
 8006a8e:	d11b      	bne.n	8006ac8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	f06f 0202 	mvn.w	r2, #2
 8006a98:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	2201      	movs	r2, #1
 8006a9e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	699b      	ldr	r3, [r3, #24]
 8006aa6:	f003 0303 	and.w	r3, r3, #3
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d003      	beq.n	8006ab6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006aae:	6878      	ldr	r0, [r7, #4]
 8006ab0:	f000 fa76 	bl	8006fa0 <HAL_TIM_IC_CaptureCallback>
 8006ab4:	e005      	b.n	8006ac2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ab6:	6878      	ldr	r0, [r7, #4]
 8006ab8:	f000 fa68 	bl	8006f8c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006abc:	6878      	ldr	r0, [r7, #4]
 8006abe:	f000 fa79 	bl	8006fb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	691b      	ldr	r3, [r3, #16]
 8006ace:	f003 0304 	and.w	r3, r3, #4
 8006ad2:	2b04      	cmp	r3, #4
 8006ad4:	d122      	bne.n	8006b1c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	68db      	ldr	r3, [r3, #12]
 8006adc:	f003 0304 	and.w	r3, r3, #4
 8006ae0:	2b04      	cmp	r3, #4
 8006ae2:	d11b      	bne.n	8006b1c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f06f 0204 	mvn.w	r2, #4
 8006aec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2202      	movs	r2, #2
 8006af2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	699b      	ldr	r3, [r3, #24]
 8006afa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d003      	beq.n	8006b0a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	f000 fa4c 	bl	8006fa0 <HAL_TIM_IC_CaptureCallback>
 8006b08:	e005      	b.n	8006b16 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b0a:	6878      	ldr	r0, [r7, #4]
 8006b0c:	f000 fa3e 	bl	8006f8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b10:	6878      	ldr	r0, [r7, #4]
 8006b12:	f000 fa4f 	bl	8006fb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	691b      	ldr	r3, [r3, #16]
 8006b22:	f003 0308 	and.w	r3, r3, #8
 8006b26:	2b08      	cmp	r3, #8
 8006b28:	d122      	bne.n	8006b70 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	68db      	ldr	r3, [r3, #12]
 8006b30:	f003 0308 	and.w	r3, r3, #8
 8006b34:	2b08      	cmp	r3, #8
 8006b36:	d11b      	bne.n	8006b70 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f06f 0208 	mvn.w	r2, #8
 8006b40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	2204      	movs	r2, #4
 8006b46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	69db      	ldr	r3, [r3, #28]
 8006b4e:	f003 0303 	and.w	r3, r3, #3
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d003      	beq.n	8006b5e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b56:	6878      	ldr	r0, [r7, #4]
 8006b58:	f000 fa22 	bl	8006fa0 <HAL_TIM_IC_CaptureCallback>
 8006b5c:	e005      	b.n	8006b6a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b5e:	6878      	ldr	r0, [r7, #4]
 8006b60:	f000 fa14 	bl	8006f8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b64:	6878      	ldr	r0, [r7, #4]
 8006b66:	f000 fa25 	bl	8006fb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	691b      	ldr	r3, [r3, #16]
 8006b76:	f003 0310 	and.w	r3, r3, #16
 8006b7a:	2b10      	cmp	r3, #16
 8006b7c:	d122      	bne.n	8006bc4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	68db      	ldr	r3, [r3, #12]
 8006b84:	f003 0310 	and.w	r3, r3, #16
 8006b88:	2b10      	cmp	r3, #16
 8006b8a:	d11b      	bne.n	8006bc4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f06f 0210 	mvn.w	r2, #16
 8006b94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2208      	movs	r2, #8
 8006b9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	69db      	ldr	r3, [r3, #28]
 8006ba2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d003      	beq.n	8006bb2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006baa:	6878      	ldr	r0, [r7, #4]
 8006bac:	f000 f9f8 	bl	8006fa0 <HAL_TIM_IC_CaptureCallback>
 8006bb0:	e005      	b.n	8006bbe <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006bb2:	6878      	ldr	r0, [r7, #4]
 8006bb4:	f000 f9ea 	bl	8006f8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bb8:	6878      	ldr	r0, [r7, #4]
 8006bba:	f000 f9fb 	bl	8006fb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	691b      	ldr	r3, [r3, #16]
 8006bca:	f003 0301 	and.w	r3, r3, #1
 8006bce:	2b01      	cmp	r3, #1
 8006bd0:	d10e      	bne.n	8006bf0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	68db      	ldr	r3, [r3, #12]
 8006bd8:	f003 0301 	and.w	r3, r3, #1
 8006bdc:	2b01      	cmp	r3, #1
 8006bde:	d107      	bne.n	8006bf0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f06f 0201 	mvn.w	r2, #1
 8006be8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006bea:	6878      	ldr	r0, [r7, #4]
 8006bec:	f7f9 fc90 	bl	8000510 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	691b      	ldr	r3, [r3, #16]
 8006bf6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bfa:	2b80      	cmp	r3, #128	; 0x80
 8006bfc:	d10e      	bne.n	8006c1c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	68db      	ldr	r3, [r3, #12]
 8006c04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c08:	2b80      	cmp	r3, #128	; 0x80
 8006c0a:	d107      	bne.n	8006c1c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006c14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006c16:	6878      	ldr	r0, [r7, #4]
 8006c18:	f000 fe78 	bl	800790c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	691b      	ldr	r3, [r3, #16]
 8006c22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c26:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c2a:	d10e      	bne.n	8006c4a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	68db      	ldr	r3, [r3, #12]
 8006c32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c36:	2b80      	cmp	r3, #128	; 0x80
 8006c38:	d107      	bne.n	8006c4a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006c42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006c44:	6878      	ldr	r0, [r7, #4]
 8006c46:	f000 fe6b 	bl	8007920 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	691b      	ldr	r3, [r3, #16]
 8006c50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c54:	2b40      	cmp	r3, #64	; 0x40
 8006c56:	d10e      	bne.n	8006c76 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	68db      	ldr	r3, [r3, #12]
 8006c5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c62:	2b40      	cmp	r3, #64	; 0x40
 8006c64:	d107      	bne.n	8006c76 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006c6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006c70:	6878      	ldr	r0, [r7, #4]
 8006c72:	f000 f9a9 	bl	8006fc8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	691b      	ldr	r3, [r3, #16]
 8006c7c:	f003 0320 	and.w	r3, r3, #32
 8006c80:	2b20      	cmp	r3, #32
 8006c82:	d10e      	bne.n	8006ca2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	68db      	ldr	r3, [r3, #12]
 8006c8a:	f003 0320 	and.w	r3, r3, #32
 8006c8e:	2b20      	cmp	r3, #32
 8006c90:	d107      	bne.n	8006ca2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	f06f 0220 	mvn.w	r2, #32
 8006c9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006c9c:	6878      	ldr	r0, [r7, #4]
 8006c9e:	f000 fe2b 	bl	80078f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	691b      	ldr	r3, [r3, #16]
 8006ca8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006cac:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006cb0:	d10f      	bne.n	8006cd2 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	68db      	ldr	r3, [r3, #12]
 8006cb8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006cbc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006cc0:	d107      	bne.n	8006cd2 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8006cca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8006ccc:	6878      	ldr	r0, [r7, #4]
 8006cce:	f000 fe31 	bl	8007934 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	691b      	ldr	r3, [r3, #16]
 8006cd8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006cdc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006ce0:	d10f      	bne.n	8006d02 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	68db      	ldr	r3, [r3, #12]
 8006ce8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006cec:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006cf0:	d107      	bne.n	8006d02 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8006cfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8006cfc:	6878      	ldr	r0, [r7, #4]
 8006cfe:	f000 fe23 	bl	8007948 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	691b      	ldr	r3, [r3, #16]
 8006d08:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006d0c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006d10:	d10f      	bne.n	8006d32 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	68db      	ldr	r3, [r3, #12]
 8006d18:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006d1c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006d20:	d107      	bne.n	8006d32 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8006d2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8006d2c:	6878      	ldr	r0, [r7, #4]
 8006d2e:	f000 fe15 	bl	800795c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	691b      	ldr	r3, [r3, #16]
 8006d38:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006d3c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006d40:	d10f      	bne.n	8006d62 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	68db      	ldr	r3, [r3, #12]
 8006d48:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006d4c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006d50:	d107      	bne.n	8006d62 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8006d5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8006d5c:	6878      	ldr	r0, [r7, #4]
 8006d5e:	f000 fe07 	bl	8007970 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006d62:	bf00      	nop
 8006d64:	3708      	adds	r7, #8
 8006d66:	46bd      	mov	sp, r7
 8006d68:	bd80      	pop	{r7, pc}
	...

08006d6c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	b084      	sub	sp, #16
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	60f8      	str	r0, [r7, #12]
 8006d74:	60b9      	str	r1, [r7, #8]
 8006d76:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d7e:	2b01      	cmp	r3, #1
 8006d80:	d101      	bne.n	8006d86 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006d82:	2302      	movs	r3, #2
 8006d84:	e0fd      	b.n	8006f82 <HAL_TIM_PWM_ConfigChannel+0x216>
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	2201      	movs	r2, #1
 8006d8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	2b14      	cmp	r3, #20
 8006d92:	f200 80f0 	bhi.w	8006f76 <HAL_TIM_PWM_ConfigChannel+0x20a>
 8006d96:	a201      	add	r2, pc, #4	; (adr r2, 8006d9c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8006d98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d9c:	08006df1 	.word	0x08006df1
 8006da0:	08006f77 	.word	0x08006f77
 8006da4:	08006f77 	.word	0x08006f77
 8006da8:	08006f77 	.word	0x08006f77
 8006dac:	08006e31 	.word	0x08006e31
 8006db0:	08006f77 	.word	0x08006f77
 8006db4:	08006f77 	.word	0x08006f77
 8006db8:	08006f77 	.word	0x08006f77
 8006dbc:	08006e73 	.word	0x08006e73
 8006dc0:	08006f77 	.word	0x08006f77
 8006dc4:	08006f77 	.word	0x08006f77
 8006dc8:	08006f77 	.word	0x08006f77
 8006dcc:	08006eb3 	.word	0x08006eb3
 8006dd0:	08006f77 	.word	0x08006f77
 8006dd4:	08006f77 	.word	0x08006f77
 8006dd8:	08006f77 	.word	0x08006f77
 8006ddc:	08006ef5 	.word	0x08006ef5
 8006de0:	08006f77 	.word	0x08006f77
 8006de4:	08006f77 	.word	0x08006f77
 8006de8:	08006f77 	.word	0x08006f77
 8006dec:	08006f35 	.word	0x08006f35
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	68b9      	ldr	r1, [r7, #8]
 8006df6:	4618      	mov	r0, r3
 8006df8:	f000 f998 	bl	800712c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	699a      	ldr	r2, [r3, #24]
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f042 0208 	orr.w	r2, r2, #8
 8006e0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	699a      	ldr	r2, [r3, #24]
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f022 0204 	bic.w	r2, r2, #4
 8006e1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	6999      	ldr	r1, [r3, #24]
 8006e22:	68bb      	ldr	r3, [r7, #8]
 8006e24:	691a      	ldr	r2, [r3, #16]
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	430a      	orrs	r2, r1
 8006e2c:	619a      	str	r2, [r3, #24]
      break;
 8006e2e:	e0a3      	b.n	8006f78 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	68b9      	ldr	r1, [r7, #8]
 8006e36:	4618      	mov	r0, r3
 8006e38:	f000 fa12 	bl	8007260 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	699a      	ldr	r2, [r3, #24]
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006e4a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	699a      	ldr	r2, [r3, #24]
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	6999      	ldr	r1, [r3, #24]
 8006e62:	68bb      	ldr	r3, [r7, #8]
 8006e64:	691b      	ldr	r3, [r3, #16]
 8006e66:	021a      	lsls	r2, r3, #8
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	430a      	orrs	r2, r1
 8006e6e:	619a      	str	r2, [r3, #24]
      break;
 8006e70:	e082      	b.n	8006f78 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	68b9      	ldr	r1, [r7, #8]
 8006e78:	4618      	mov	r0, r3
 8006e7a:	f000 fa85 	bl	8007388 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	69da      	ldr	r2, [r3, #28]
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f042 0208 	orr.w	r2, r2, #8
 8006e8c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	69da      	ldr	r2, [r3, #28]
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f022 0204 	bic.w	r2, r2, #4
 8006e9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	69d9      	ldr	r1, [r3, #28]
 8006ea4:	68bb      	ldr	r3, [r7, #8]
 8006ea6:	691a      	ldr	r2, [r3, #16]
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	430a      	orrs	r2, r1
 8006eae:	61da      	str	r2, [r3, #28]
      break;
 8006eb0:	e062      	b.n	8006f78 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	68b9      	ldr	r1, [r7, #8]
 8006eb8:	4618      	mov	r0, r3
 8006eba:	f000 faf7 	bl	80074ac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	69da      	ldr	r2, [r3, #28]
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006ecc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	69da      	ldr	r2, [r3, #28]
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006edc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	69d9      	ldr	r1, [r3, #28]
 8006ee4:	68bb      	ldr	r3, [r7, #8]
 8006ee6:	691b      	ldr	r3, [r3, #16]
 8006ee8:	021a      	lsls	r2, r3, #8
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	430a      	orrs	r2, r1
 8006ef0:	61da      	str	r2, [r3, #28]
      break;
 8006ef2:	e041      	b.n	8006f78 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	68b9      	ldr	r1, [r7, #8]
 8006efa:	4618      	mov	r0, r3
 8006efc:	f000 fb6a 	bl	80075d4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f042 0208 	orr.w	r2, r2, #8
 8006f0e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f022 0204 	bic.w	r2, r2, #4
 8006f1e:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8006f26:	68bb      	ldr	r3, [r7, #8]
 8006f28:	691a      	ldr	r2, [r3, #16]
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	430a      	orrs	r2, r1
 8006f30:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8006f32:	e021      	b.n	8006f78 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	68b9      	ldr	r1, [r7, #8]
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	f000 fbb4 	bl	80076a8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006f4e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f5e:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8006f66:	68bb      	ldr	r3, [r7, #8]
 8006f68:	691b      	ldr	r3, [r3, #16]
 8006f6a:	021a      	lsls	r2, r3, #8
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	430a      	orrs	r2, r1
 8006f72:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8006f74:	e000      	b.n	8006f78 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8006f76:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006f80:	2300      	movs	r3, #0
}
 8006f82:	4618      	mov	r0, r3
 8006f84:	3710      	adds	r7, #16
 8006f86:	46bd      	mov	sp, r7
 8006f88:	bd80      	pop	{r7, pc}
 8006f8a:	bf00      	nop

08006f8c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006f8c:	b480      	push	{r7}
 8006f8e:	b083      	sub	sp, #12
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006f94:	bf00      	nop
 8006f96:	370c      	adds	r7, #12
 8006f98:	46bd      	mov	sp, r7
 8006f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9e:	4770      	bx	lr

08006fa0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006fa0:	b480      	push	{r7}
 8006fa2:	b083      	sub	sp, #12
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006fa8:	bf00      	nop
 8006faa:	370c      	adds	r7, #12
 8006fac:	46bd      	mov	sp, r7
 8006fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb2:	4770      	bx	lr

08006fb4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006fb4:	b480      	push	{r7}
 8006fb6:	b083      	sub	sp, #12
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006fbc:	bf00      	nop
 8006fbe:	370c      	adds	r7, #12
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc6:	4770      	bx	lr

08006fc8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006fc8:	b480      	push	{r7}
 8006fca:	b083      	sub	sp, #12
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006fd0:	bf00      	nop
 8006fd2:	370c      	adds	r7, #12
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fda:	4770      	bx	lr

08006fdc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006fdc:	b480      	push	{r7}
 8006fde:	b085      	sub	sp, #20
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
 8006fe4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	4a46      	ldr	r2, [pc, #280]	; (8007108 <TIM_Base_SetConfig+0x12c>)
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	d017      	beq.n	8007024 <TIM_Base_SetConfig+0x48>
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ffa:	d013      	beq.n	8007024 <TIM_Base_SetConfig+0x48>
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	4a43      	ldr	r2, [pc, #268]	; (800710c <TIM_Base_SetConfig+0x130>)
 8007000:	4293      	cmp	r3, r2
 8007002:	d00f      	beq.n	8007024 <TIM_Base_SetConfig+0x48>
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	4a42      	ldr	r2, [pc, #264]	; (8007110 <TIM_Base_SetConfig+0x134>)
 8007008:	4293      	cmp	r3, r2
 800700a:	d00b      	beq.n	8007024 <TIM_Base_SetConfig+0x48>
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	4a41      	ldr	r2, [pc, #260]	; (8007114 <TIM_Base_SetConfig+0x138>)
 8007010:	4293      	cmp	r3, r2
 8007012:	d007      	beq.n	8007024 <TIM_Base_SetConfig+0x48>
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	4a40      	ldr	r2, [pc, #256]	; (8007118 <TIM_Base_SetConfig+0x13c>)
 8007018:	4293      	cmp	r3, r2
 800701a:	d003      	beq.n	8007024 <TIM_Base_SetConfig+0x48>
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	4a3f      	ldr	r2, [pc, #252]	; (800711c <TIM_Base_SetConfig+0x140>)
 8007020:	4293      	cmp	r3, r2
 8007022:	d108      	bne.n	8007036 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800702a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	685b      	ldr	r3, [r3, #4]
 8007030:	68fa      	ldr	r2, [r7, #12]
 8007032:	4313      	orrs	r3, r2
 8007034:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	4a33      	ldr	r2, [pc, #204]	; (8007108 <TIM_Base_SetConfig+0x12c>)
 800703a:	4293      	cmp	r3, r2
 800703c:	d023      	beq.n	8007086 <TIM_Base_SetConfig+0xaa>
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007044:	d01f      	beq.n	8007086 <TIM_Base_SetConfig+0xaa>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	4a30      	ldr	r2, [pc, #192]	; (800710c <TIM_Base_SetConfig+0x130>)
 800704a:	4293      	cmp	r3, r2
 800704c:	d01b      	beq.n	8007086 <TIM_Base_SetConfig+0xaa>
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	4a2f      	ldr	r2, [pc, #188]	; (8007110 <TIM_Base_SetConfig+0x134>)
 8007052:	4293      	cmp	r3, r2
 8007054:	d017      	beq.n	8007086 <TIM_Base_SetConfig+0xaa>
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	4a2e      	ldr	r2, [pc, #184]	; (8007114 <TIM_Base_SetConfig+0x138>)
 800705a:	4293      	cmp	r3, r2
 800705c:	d013      	beq.n	8007086 <TIM_Base_SetConfig+0xaa>
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	4a2d      	ldr	r2, [pc, #180]	; (8007118 <TIM_Base_SetConfig+0x13c>)
 8007062:	4293      	cmp	r3, r2
 8007064:	d00f      	beq.n	8007086 <TIM_Base_SetConfig+0xaa>
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	4a2d      	ldr	r2, [pc, #180]	; (8007120 <TIM_Base_SetConfig+0x144>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d00b      	beq.n	8007086 <TIM_Base_SetConfig+0xaa>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	4a2c      	ldr	r2, [pc, #176]	; (8007124 <TIM_Base_SetConfig+0x148>)
 8007072:	4293      	cmp	r3, r2
 8007074:	d007      	beq.n	8007086 <TIM_Base_SetConfig+0xaa>
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	4a2b      	ldr	r2, [pc, #172]	; (8007128 <TIM_Base_SetConfig+0x14c>)
 800707a:	4293      	cmp	r3, r2
 800707c:	d003      	beq.n	8007086 <TIM_Base_SetConfig+0xaa>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	4a26      	ldr	r2, [pc, #152]	; (800711c <TIM_Base_SetConfig+0x140>)
 8007082:	4293      	cmp	r3, r2
 8007084:	d108      	bne.n	8007098 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800708c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	68db      	ldr	r3, [r3, #12]
 8007092:	68fa      	ldr	r2, [r7, #12]
 8007094:	4313      	orrs	r3, r2
 8007096:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	695b      	ldr	r3, [r3, #20]
 80070a2:	4313      	orrs	r3, r2
 80070a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	68fa      	ldr	r2, [r7, #12]
 80070aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	689a      	ldr	r2, [r3, #8]
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	681a      	ldr	r2, [r3, #0]
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	4a12      	ldr	r2, [pc, #72]	; (8007108 <TIM_Base_SetConfig+0x12c>)
 80070c0:	4293      	cmp	r3, r2
 80070c2:	d013      	beq.n	80070ec <TIM_Base_SetConfig+0x110>
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	4a14      	ldr	r2, [pc, #80]	; (8007118 <TIM_Base_SetConfig+0x13c>)
 80070c8:	4293      	cmp	r3, r2
 80070ca:	d00f      	beq.n	80070ec <TIM_Base_SetConfig+0x110>
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	4a14      	ldr	r2, [pc, #80]	; (8007120 <TIM_Base_SetConfig+0x144>)
 80070d0:	4293      	cmp	r3, r2
 80070d2:	d00b      	beq.n	80070ec <TIM_Base_SetConfig+0x110>
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	4a13      	ldr	r2, [pc, #76]	; (8007124 <TIM_Base_SetConfig+0x148>)
 80070d8:	4293      	cmp	r3, r2
 80070da:	d007      	beq.n	80070ec <TIM_Base_SetConfig+0x110>
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	4a12      	ldr	r2, [pc, #72]	; (8007128 <TIM_Base_SetConfig+0x14c>)
 80070e0:	4293      	cmp	r3, r2
 80070e2:	d003      	beq.n	80070ec <TIM_Base_SetConfig+0x110>
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	4a0d      	ldr	r2, [pc, #52]	; (800711c <TIM_Base_SetConfig+0x140>)
 80070e8:	4293      	cmp	r3, r2
 80070ea:	d103      	bne.n	80070f4 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	691a      	ldr	r2, [r3, #16]
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2201      	movs	r2, #1
 80070f8:	615a      	str	r2, [r3, #20]
}
 80070fa:	bf00      	nop
 80070fc:	3714      	adds	r7, #20
 80070fe:	46bd      	mov	sp, r7
 8007100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007104:	4770      	bx	lr
 8007106:	bf00      	nop
 8007108:	40012c00 	.word	0x40012c00
 800710c:	40000400 	.word	0x40000400
 8007110:	40000800 	.word	0x40000800
 8007114:	40000c00 	.word	0x40000c00
 8007118:	40013400 	.word	0x40013400
 800711c:	40015000 	.word	0x40015000
 8007120:	40014000 	.word	0x40014000
 8007124:	40014400 	.word	0x40014400
 8007128:	40014800 	.word	0x40014800

0800712c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800712c:	b480      	push	{r7}
 800712e:	b087      	sub	sp, #28
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
 8007134:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	6a1b      	ldr	r3, [r3, #32]
 800713a:	f023 0201 	bic.w	r2, r3, #1
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	6a1b      	ldr	r3, [r3, #32]
 8007146:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	685b      	ldr	r3, [r3, #4]
 800714c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	699b      	ldr	r3, [r3, #24]
 8007152:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800715a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800715e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	f023 0303 	bic.w	r3, r3, #3
 8007166:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	68fa      	ldr	r2, [r7, #12]
 800716e:	4313      	orrs	r3, r2
 8007170:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007172:	697b      	ldr	r3, [r7, #20]
 8007174:	f023 0302 	bic.w	r3, r3, #2
 8007178:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800717a:	683b      	ldr	r3, [r7, #0]
 800717c:	689b      	ldr	r3, [r3, #8]
 800717e:	697a      	ldr	r2, [r7, #20]
 8007180:	4313      	orrs	r3, r2
 8007182:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	4a30      	ldr	r2, [pc, #192]	; (8007248 <TIM_OC1_SetConfig+0x11c>)
 8007188:	4293      	cmp	r3, r2
 800718a:	d013      	beq.n	80071b4 <TIM_OC1_SetConfig+0x88>
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	4a2f      	ldr	r2, [pc, #188]	; (800724c <TIM_OC1_SetConfig+0x120>)
 8007190:	4293      	cmp	r3, r2
 8007192:	d00f      	beq.n	80071b4 <TIM_OC1_SetConfig+0x88>
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	4a2e      	ldr	r2, [pc, #184]	; (8007250 <TIM_OC1_SetConfig+0x124>)
 8007198:	4293      	cmp	r3, r2
 800719a:	d00b      	beq.n	80071b4 <TIM_OC1_SetConfig+0x88>
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	4a2d      	ldr	r2, [pc, #180]	; (8007254 <TIM_OC1_SetConfig+0x128>)
 80071a0:	4293      	cmp	r3, r2
 80071a2:	d007      	beq.n	80071b4 <TIM_OC1_SetConfig+0x88>
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	4a2c      	ldr	r2, [pc, #176]	; (8007258 <TIM_OC1_SetConfig+0x12c>)
 80071a8:	4293      	cmp	r3, r2
 80071aa:	d003      	beq.n	80071b4 <TIM_OC1_SetConfig+0x88>
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	4a2b      	ldr	r2, [pc, #172]	; (800725c <TIM_OC1_SetConfig+0x130>)
 80071b0:	4293      	cmp	r3, r2
 80071b2:	d10c      	bne.n	80071ce <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80071b4:	697b      	ldr	r3, [r7, #20]
 80071b6:	f023 0308 	bic.w	r3, r3, #8
 80071ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80071bc:	683b      	ldr	r3, [r7, #0]
 80071be:	68db      	ldr	r3, [r3, #12]
 80071c0:	697a      	ldr	r2, [r7, #20]
 80071c2:	4313      	orrs	r3, r2
 80071c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80071c6:	697b      	ldr	r3, [r7, #20]
 80071c8:	f023 0304 	bic.w	r3, r3, #4
 80071cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	4a1d      	ldr	r2, [pc, #116]	; (8007248 <TIM_OC1_SetConfig+0x11c>)
 80071d2:	4293      	cmp	r3, r2
 80071d4:	d013      	beq.n	80071fe <TIM_OC1_SetConfig+0xd2>
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	4a1c      	ldr	r2, [pc, #112]	; (800724c <TIM_OC1_SetConfig+0x120>)
 80071da:	4293      	cmp	r3, r2
 80071dc:	d00f      	beq.n	80071fe <TIM_OC1_SetConfig+0xd2>
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	4a1b      	ldr	r2, [pc, #108]	; (8007250 <TIM_OC1_SetConfig+0x124>)
 80071e2:	4293      	cmp	r3, r2
 80071e4:	d00b      	beq.n	80071fe <TIM_OC1_SetConfig+0xd2>
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	4a1a      	ldr	r2, [pc, #104]	; (8007254 <TIM_OC1_SetConfig+0x128>)
 80071ea:	4293      	cmp	r3, r2
 80071ec:	d007      	beq.n	80071fe <TIM_OC1_SetConfig+0xd2>
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	4a19      	ldr	r2, [pc, #100]	; (8007258 <TIM_OC1_SetConfig+0x12c>)
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d003      	beq.n	80071fe <TIM_OC1_SetConfig+0xd2>
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	4a18      	ldr	r2, [pc, #96]	; (800725c <TIM_OC1_SetConfig+0x130>)
 80071fa:	4293      	cmp	r3, r2
 80071fc:	d111      	bne.n	8007222 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80071fe:	693b      	ldr	r3, [r7, #16]
 8007200:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007204:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007206:	693b      	ldr	r3, [r7, #16]
 8007208:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800720c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800720e:	683b      	ldr	r3, [r7, #0]
 8007210:	695b      	ldr	r3, [r3, #20]
 8007212:	693a      	ldr	r2, [r7, #16]
 8007214:	4313      	orrs	r3, r2
 8007216:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	699b      	ldr	r3, [r3, #24]
 800721c:	693a      	ldr	r2, [r7, #16]
 800721e:	4313      	orrs	r3, r2
 8007220:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	693a      	ldr	r2, [r7, #16]
 8007226:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	68fa      	ldr	r2, [r7, #12]
 800722c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800722e:	683b      	ldr	r3, [r7, #0]
 8007230:	685a      	ldr	r2, [r3, #4]
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	697a      	ldr	r2, [r7, #20]
 800723a:	621a      	str	r2, [r3, #32]
}
 800723c:	bf00      	nop
 800723e:	371c      	adds	r7, #28
 8007240:	46bd      	mov	sp, r7
 8007242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007246:	4770      	bx	lr
 8007248:	40012c00 	.word	0x40012c00
 800724c:	40013400 	.word	0x40013400
 8007250:	40014000 	.word	0x40014000
 8007254:	40014400 	.word	0x40014400
 8007258:	40014800 	.word	0x40014800
 800725c:	40015000 	.word	0x40015000

08007260 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007260:	b480      	push	{r7}
 8007262:	b087      	sub	sp, #28
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
 8007268:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	6a1b      	ldr	r3, [r3, #32]
 800726e:	f023 0210 	bic.w	r2, r3, #16
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	6a1b      	ldr	r3, [r3, #32]
 800727a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	685b      	ldr	r3, [r3, #4]
 8007280:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	699b      	ldr	r3, [r3, #24]
 8007286:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800728e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007292:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800729a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800729c:	683b      	ldr	r3, [r7, #0]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	021b      	lsls	r3, r3, #8
 80072a2:	68fa      	ldr	r2, [r7, #12]
 80072a4:	4313      	orrs	r3, r2
 80072a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80072a8:	697b      	ldr	r3, [r7, #20]
 80072aa:	f023 0320 	bic.w	r3, r3, #32
 80072ae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	689b      	ldr	r3, [r3, #8]
 80072b4:	011b      	lsls	r3, r3, #4
 80072b6:	697a      	ldr	r2, [r7, #20]
 80072b8:	4313      	orrs	r3, r2
 80072ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	4a2c      	ldr	r2, [pc, #176]	; (8007370 <TIM_OC2_SetConfig+0x110>)
 80072c0:	4293      	cmp	r3, r2
 80072c2:	d007      	beq.n	80072d4 <TIM_OC2_SetConfig+0x74>
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	4a2b      	ldr	r2, [pc, #172]	; (8007374 <TIM_OC2_SetConfig+0x114>)
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d003      	beq.n	80072d4 <TIM_OC2_SetConfig+0x74>
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	4a2a      	ldr	r2, [pc, #168]	; (8007378 <TIM_OC2_SetConfig+0x118>)
 80072d0:	4293      	cmp	r3, r2
 80072d2:	d10d      	bne.n	80072f0 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80072d4:	697b      	ldr	r3, [r7, #20]
 80072d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80072da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	68db      	ldr	r3, [r3, #12]
 80072e0:	011b      	lsls	r3, r3, #4
 80072e2:	697a      	ldr	r2, [r7, #20]
 80072e4:	4313      	orrs	r3, r2
 80072e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80072e8:	697b      	ldr	r3, [r7, #20]
 80072ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80072ee:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	4a1f      	ldr	r2, [pc, #124]	; (8007370 <TIM_OC2_SetConfig+0x110>)
 80072f4:	4293      	cmp	r3, r2
 80072f6:	d013      	beq.n	8007320 <TIM_OC2_SetConfig+0xc0>
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	4a1e      	ldr	r2, [pc, #120]	; (8007374 <TIM_OC2_SetConfig+0x114>)
 80072fc:	4293      	cmp	r3, r2
 80072fe:	d00f      	beq.n	8007320 <TIM_OC2_SetConfig+0xc0>
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	4a1e      	ldr	r2, [pc, #120]	; (800737c <TIM_OC2_SetConfig+0x11c>)
 8007304:	4293      	cmp	r3, r2
 8007306:	d00b      	beq.n	8007320 <TIM_OC2_SetConfig+0xc0>
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	4a1d      	ldr	r2, [pc, #116]	; (8007380 <TIM_OC2_SetConfig+0x120>)
 800730c:	4293      	cmp	r3, r2
 800730e:	d007      	beq.n	8007320 <TIM_OC2_SetConfig+0xc0>
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	4a1c      	ldr	r2, [pc, #112]	; (8007384 <TIM_OC2_SetConfig+0x124>)
 8007314:	4293      	cmp	r3, r2
 8007316:	d003      	beq.n	8007320 <TIM_OC2_SetConfig+0xc0>
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	4a17      	ldr	r2, [pc, #92]	; (8007378 <TIM_OC2_SetConfig+0x118>)
 800731c:	4293      	cmp	r3, r2
 800731e:	d113      	bne.n	8007348 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007320:	693b      	ldr	r3, [r7, #16]
 8007322:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007326:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007328:	693b      	ldr	r3, [r7, #16]
 800732a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800732e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007330:	683b      	ldr	r3, [r7, #0]
 8007332:	695b      	ldr	r3, [r3, #20]
 8007334:	009b      	lsls	r3, r3, #2
 8007336:	693a      	ldr	r2, [r7, #16]
 8007338:	4313      	orrs	r3, r2
 800733a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800733c:	683b      	ldr	r3, [r7, #0]
 800733e:	699b      	ldr	r3, [r3, #24]
 8007340:	009b      	lsls	r3, r3, #2
 8007342:	693a      	ldr	r2, [r7, #16]
 8007344:	4313      	orrs	r3, r2
 8007346:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	693a      	ldr	r2, [r7, #16]
 800734c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	68fa      	ldr	r2, [r7, #12]
 8007352:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007354:	683b      	ldr	r3, [r7, #0]
 8007356:	685a      	ldr	r2, [r3, #4]
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	697a      	ldr	r2, [r7, #20]
 8007360:	621a      	str	r2, [r3, #32]
}
 8007362:	bf00      	nop
 8007364:	371c      	adds	r7, #28
 8007366:	46bd      	mov	sp, r7
 8007368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736c:	4770      	bx	lr
 800736e:	bf00      	nop
 8007370:	40012c00 	.word	0x40012c00
 8007374:	40013400 	.word	0x40013400
 8007378:	40015000 	.word	0x40015000
 800737c:	40014000 	.word	0x40014000
 8007380:	40014400 	.word	0x40014400
 8007384:	40014800 	.word	0x40014800

08007388 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007388:	b480      	push	{r7}
 800738a:	b087      	sub	sp, #28
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
 8007390:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6a1b      	ldr	r3, [r3, #32]
 8007396:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	6a1b      	ldr	r3, [r3, #32]
 80073a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	685b      	ldr	r3, [r3, #4]
 80073a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	69db      	ldr	r3, [r3, #28]
 80073ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80073b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	f023 0303 	bic.w	r3, r3, #3
 80073c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80073c4:	683b      	ldr	r3, [r7, #0]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	68fa      	ldr	r2, [r7, #12]
 80073ca:	4313      	orrs	r3, r2
 80073cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80073ce:	697b      	ldr	r3, [r7, #20]
 80073d0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80073d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	689b      	ldr	r3, [r3, #8]
 80073da:	021b      	lsls	r3, r3, #8
 80073dc:	697a      	ldr	r2, [r7, #20]
 80073de:	4313      	orrs	r3, r2
 80073e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	4a2b      	ldr	r2, [pc, #172]	; (8007494 <TIM_OC3_SetConfig+0x10c>)
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d007      	beq.n	80073fa <TIM_OC3_SetConfig+0x72>
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	4a2a      	ldr	r2, [pc, #168]	; (8007498 <TIM_OC3_SetConfig+0x110>)
 80073ee:	4293      	cmp	r3, r2
 80073f0:	d003      	beq.n	80073fa <TIM_OC3_SetConfig+0x72>
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	4a29      	ldr	r2, [pc, #164]	; (800749c <TIM_OC3_SetConfig+0x114>)
 80073f6:	4293      	cmp	r3, r2
 80073f8:	d10d      	bne.n	8007416 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80073fa:	697b      	ldr	r3, [r7, #20]
 80073fc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007400:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007402:	683b      	ldr	r3, [r7, #0]
 8007404:	68db      	ldr	r3, [r3, #12]
 8007406:	021b      	lsls	r3, r3, #8
 8007408:	697a      	ldr	r2, [r7, #20]
 800740a:	4313      	orrs	r3, r2
 800740c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800740e:	697b      	ldr	r3, [r7, #20]
 8007410:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007414:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	4a1e      	ldr	r2, [pc, #120]	; (8007494 <TIM_OC3_SetConfig+0x10c>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d013      	beq.n	8007446 <TIM_OC3_SetConfig+0xbe>
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	4a1d      	ldr	r2, [pc, #116]	; (8007498 <TIM_OC3_SetConfig+0x110>)
 8007422:	4293      	cmp	r3, r2
 8007424:	d00f      	beq.n	8007446 <TIM_OC3_SetConfig+0xbe>
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	4a1d      	ldr	r2, [pc, #116]	; (80074a0 <TIM_OC3_SetConfig+0x118>)
 800742a:	4293      	cmp	r3, r2
 800742c:	d00b      	beq.n	8007446 <TIM_OC3_SetConfig+0xbe>
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	4a1c      	ldr	r2, [pc, #112]	; (80074a4 <TIM_OC3_SetConfig+0x11c>)
 8007432:	4293      	cmp	r3, r2
 8007434:	d007      	beq.n	8007446 <TIM_OC3_SetConfig+0xbe>
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	4a1b      	ldr	r2, [pc, #108]	; (80074a8 <TIM_OC3_SetConfig+0x120>)
 800743a:	4293      	cmp	r3, r2
 800743c:	d003      	beq.n	8007446 <TIM_OC3_SetConfig+0xbe>
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	4a16      	ldr	r2, [pc, #88]	; (800749c <TIM_OC3_SetConfig+0x114>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d113      	bne.n	800746e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007446:	693b      	ldr	r3, [r7, #16]
 8007448:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800744c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800744e:	693b      	ldr	r3, [r7, #16]
 8007450:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007454:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007456:	683b      	ldr	r3, [r7, #0]
 8007458:	695b      	ldr	r3, [r3, #20]
 800745a:	011b      	lsls	r3, r3, #4
 800745c:	693a      	ldr	r2, [r7, #16]
 800745e:	4313      	orrs	r3, r2
 8007460:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007462:	683b      	ldr	r3, [r7, #0]
 8007464:	699b      	ldr	r3, [r3, #24]
 8007466:	011b      	lsls	r3, r3, #4
 8007468:	693a      	ldr	r2, [r7, #16]
 800746a:	4313      	orrs	r3, r2
 800746c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	693a      	ldr	r2, [r7, #16]
 8007472:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	68fa      	ldr	r2, [r7, #12]
 8007478:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	685a      	ldr	r2, [r3, #4]
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	697a      	ldr	r2, [r7, #20]
 8007486:	621a      	str	r2, [r3, #32]
}
 8007488:	bf00      	nop
 800748a:	371c      	adds	r7, #28
 800748c:	46bd      	mov	sp, r7
 800748e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007492:	4770      	bx	lr
 8007494:	40012c00 	.word	0x40012c00
 8007498:	40013400 	.word	0x40013400
 800749c:	40015000 	.word	0x40015000
 80074a0:	40014000 	.word	0x40014000
 80074a4:	40014400 	.word	0x40014400
 80074a8:	40014800 	.word	0x40014800

080074ac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80074ac:	b480      	push	{r7}
 80074ae:	b087      	sub	sp, #28
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
 80074b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	6a1b      	ldr	r3, [r3, #32]
 80074ba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6a1b      	ldr	r3, [r3, #32]
 80074c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	685b      	ldr	r3, [r3, #4]
 80074cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	69db      	ldr	r3, [r3, #28]
 80074d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80074da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80074de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80074e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80074e8:	683b      	ldr	r3, [r7, #0]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	021b      	lsls	r3, r3, #8
 80074ee:	68fa      	ldr	r2, [r7, #12]
 80074f0:	4313      	orrs	r3, r2
 80074f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80074f4:	697b      	ldr	r3, [r7, #20]
 80074f6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80074fa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80074fc:	683b      	ldr	r3, [r7, #0]
 80074fe:	689b      	ldr	r3, [r3, #8]
 8007500:	031b      	lsls	r3, r3, #12
 8007502:	697a      	ldr	r2, [r7, #20]
 8007504:	4313      	orrs	r3, r2
 8007506:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	4a2c      	ldr	r2, [pc, #176]	; (80075bc <TIM_OC4_SetConfig+0x110>)
 800750c:	4293      	cmp	r3, r2
 800750e:	d007      	beq.n	8007520 <TIM_OC4_SetConfig+0x74>
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	4a2b      	ldr	r2, [pc, #172]	; (80075c0 <TIM_OC4_SetConfig+0x114>)
 8007514:	4293      	cmp	r3, r2
 8007516:	d003      	beq.n	8007520 <TIM_OC4_SetConfig+0x74>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	4a2a      	ldr	r2, [pc, #168]	; (80075c4 <TIM_OC4_SetConfig+0x118>)
 800751c:	4293      	cmp	r3, r2
 800751e:	d10d      	bne.n	800753c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8007520:	697b      	ldr	r3, [r7, #20]
 8007522:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007526:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007528:	683b      	ldr	r3, [r7, #0]
 800752a:	68db      	ldr	r3, [r3, #12]
 800752c:	031b      	lsls	r3, r3, #12
 800752e:	697a      	ldr	r2, [r7, #20]
 8007530:	4313      	orrs	r3, r2
 8007532:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8007534:	697b      	ldr	r3, [r7, #20]
 8007536:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800753a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	4a1f      	ldr	r2, [pc, #124]	; (80075bc <TIM_OC4_SetConfig+0x110>)
 8007540:	4293      	cmp	r3, r2
 8007542:	d013      	beq.n	800756c <TIM_OC4_SetConfig+0xc0>
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	4a1e      	ldr	r2, [pc, #120]	; (80075c0 <TIM_OC4_SetConfig+0x114>)
 8007548:	4293      	cmp	r3, r2
 800754a:	d00f      	beq.n	800756c <TIM_OC4_SetConfig+0xc0>
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	4a1e      	ldr	r2, [pc, #120]	; (80075c8 <TIM_OC4_SetConfig+0x11c>)
 8007550:	4293      	cmp	r3, r2
 8007552:	d00b      	beq.n	800756c <TIM_OC4_SetConfig+0xc0>
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	4a1d      	ldr	r2, [pc, #116]	; (80075cc <TIM_OC4_SetConfig+0x120>)
 8007558:	4293      	cmp	r3, r2
 800755a:	d007      	beq.n	800756c <TIM_OC4_SetConfig+0xc0>
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	4a1c      	ldr	r2, [pc, #112]	; (80075d0 <TIM_OC4_SetConfig+0x124>)
 8007560:	4293      	cmp	r3, r2
 8007562:	d003      	beq.n	800756c <TIM_OC4_SetConfig+0xc0>
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	4a17      	ldr	r2, [pc, #92]	; (80075c4 <TIM_OC4_SetConfig+0x118>)
 8007568:	4293      	cmp	r3, r2
 800756a:	d113      	bne.n	8007594 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800756c:	693b      	ldr	r3, [r7, #16]
 800756e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007572:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8007574:	693b      	ldr	r3, [r7, #16]
 8007576:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800757a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	695b      	ldr	r3, [r3, #20]
 8007580:	019b      	lsls	r3, r3, #6
 8007582:	693a      	ldr	r2, [r7, #16]
 8007584:	4313      	orrs	r3, r2
 8007586:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8007588:	683b      	ldr	r3, [r7, #0]
 800758a:	699b      	ldr	r3, [r3, #24]
 800758c:	019b      	lsls	r3, r3, #6
 800758e:	693a      	ldr	r2, [r7, #16]
 8007590:	4313      	orrs	r3, r2
 8007592:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	693a      	ldr	r2, [r7, #16]
 8007598:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	68fa      	ldr	r2, [r7, #12]
 800759e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	685a      	ldr	r2, [r3, #4]
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	697a      	ldr	r2, [r7, #20]
 80075ac:	621a      	str	r2, [r3, #32]
}
 80075ae:	bf00      	nop
 80075b0:	371c      	adds	r7, #28
 80075b2:	46bd      	mov	sp, r7
 80075b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b8:	4770      	bx	lr
 80075ba:	bf00      	nop
 80075bc:	40012c00 	.word	0x40012c00
 80075c0:	40013400 	.word	0x40013400
 80075c4:	40015000 	.word	0x40015000
 80075c8:	40014000 	.word	0x40014000
 80075cc:	40014400 	.word	0x40014400
 80075d0:	40014800 	.word	0x40014800

080075d4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80075d4:	b480      	push	{r7}
 80075d6:	b087      	sub	sp, #28
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]
 80075dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6a1b      	ldr	r3, [r3, #32]
 80075e2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6a1b      	ldr	r3, [r3, #32]
 80075ee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	685b      	ldr	r3, [r3, #4]
 80075f4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007602:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007606:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	68fa      	ldr	r2, [r7, #12]
 800760e:	4313      	orrs	r3, r2
 8007610:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007612:	693b      	ldr	r3, [r7, #16]
 8007614:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007618:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800761a:	683b      	ldr	r3, [r7, #0]
 800761c:	689b      	ldr	r3, [r3, #8]
 800761e:	041b      	lsls	r3, r3, #16
 8007620:	693a      	ldr	r2, [r7, #16]
 8007622:	4313      	orrs	r3, r2
 8007624:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	4a19      	ldr	r2, [pc, #100]	; (8007690 <TIM_OC5_SetConfig+0xbc>)
 800762a:	4293      	cmp	r3, r2
 800762c:	d013      	beq.n	8007656 <TIM_OC5_SetConfig+0x82>
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	4a18      	ldr	r2, [pc, #96]	; (8007694 <TIM_OC5_SetConfig+0xc0>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d00f      	beq.n	8007656 <TIM_OC5_SetConfig+0x82>
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	4a17      	ldr	r2, [pc, #92]	; (8007698 <TIM_OC5_SetConfig+0xc4>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d00b      	beq.n	8007656 <TIM_OC5_SetConfig+0x82>
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	4a16      	ldr	r2, [pc, #88]	; (800769c <TIM_OC5_SetConfig+0xc8>)
 8007642:	4293      	cmp	r3, r2
 8007644:	d007      	beq.n	8007656 <TIM_OC5_SetConfig+0x82>
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	4a15      	ldr	r2, [pc, #84]	; (80076a0 <TIM_OC5_SetConfig+0xcc>)
 800764a:	4293      	cmp	r3, r2
 800764c:	d003      	beq.n	8007656 <TIM_OC5_SetConfig+0x82>
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	4a14      	ldr	r2, [pc, #80]	; (80076a4 <TIM_OC5_SetConfig+0xd0>)
 8007652:	4293      	cmp	r3, r2
 8007654:	d109      	bne.n	800766a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007656:	697b      	ldr	r3, [r7, #20]
 8007658:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800765c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800765e:	683b      	ldr	r3, [r7, #0]
 8007660:	695b      	ldr	r3, [r3, #20]
 8007662:	021b      	lsls	r3, r3, #8
 8007664:	697a      	ldr	r2, [r7, #20]
 8007666:	4313      	orrs	r3, r2
 8007668:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	697a      	ldr	r2, [r7, #20]
 800766e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	68fa      	ldr	r2, [r7, #12]
 8007674:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007676:	683b      	ldr	r3, [r7, #0]
 8007678:	685a      	ldr	r2, [r3, #4]
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	693a      	ldr	r2, [r7, #16]
 8007682:	621a      	str	r2, [r3, #32]
}
 8007684:	bf00      	nop
 8007686:	371c      	adds	r7, #28
 8007688:	46bd      	mov	sp, r7
 800768a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768e:	4770      	bx	lr
 8007690:	40012c00 	.word	0x40012c00
 8007694:	40013400 	.word	0x40013400
 8007698:	40014000 	.word	0x40014000
 800769c:	40014400 	.word	0x40014400
 80076a0:	40014800 	.word	0x40014800
 80076a4:	40015000 	.word	0x40015000

080076a8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80076a8:	b480      	push	{r7}
 80076aa:	b087      	sub	sp, #28
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
 80076b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	6a1b      	ldr	r3, [r3, #32]
 80076b6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	6a1b      	ldr	r3, [r3, #32]
 80076c2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	685b      	ldr	r3, [r3, #4]
 80076c8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80076d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80076da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	021b      	lsls	r3, r3, #8
 80076e2:	68fa      	ldr	r2, [r7, #12]
 80076e4:	4313      	orrs	r3, r2
 80076e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80076e8:	693b      	ldr	r3, [r7, #16]
 80076ea:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80076ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80076f0:	683b      	ldr	r3, [r7, #0]
 80076f2:	689b      	ldr	r3, [r3, #8]
 80076f4:	051b      	lsls	r3, r3, #20
 80076f6:	693a      	ldr	r2, [r7, #16]
 80076f8:	4313      	orrs	r3, r2
 80076fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	4a1a      	ldr	r2, [pc, #104]	; (8007768 <TIM_OC6_SetConfig+0xc0>)
 8007700:	4293      	cmp	r3, r2
 8007702:	d013      	beq.n	800772c <TIM_OC6_SetConfig+0x84>
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	4a19      	ldr	r2, [pc, #100]	; (800776c <TIM_OC6_SetConfig+0xc4>)
 8007708:	4293      	cmp	r3, r2
 800770a:	d00f      	beq.n	800772c <TIM_OC6_SetConfig+0x84>
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	4a18      	ldr	r2, [pc, #96]	; (8007770 <TIM_OC6_SetConfig+0xc8>)
 8007710:	4293      	cmp	r3, r2
 8007712:	d00b      	beq.n	800772c <TIM_OC6_SetConfig+0x84>
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	4a17      	ldr	r2, [pc, #92]	; (8007774 <TIM_OC6_SetConfig+0xcc>)
 8007718:	4293      	cmp	r3, r2
 800771a:	d007      	beq.n	800772c <TIM_OC6_SetConfig+0x84>
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	4a16      	ldr	r2, [pc, #88]	; (8007778 <TIM_OC6_SetConfig+0xd0>)
 8007720:	4293      	cmp	r3, r2
 8007722:	d003      	beq.n	800772c <TIM_OC6_SetConfig+0x84>
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	4a15      	ldr	r2, [pc, #84]	; (800777c <TIM_OC6_SetConfig+0xd4>)
 8007728:	4293      	cmp	r3, r2
 800772a:	d109      	bne.n	8007740 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800772c:	697b      	ldr	r3, [r7, #20]
 800772e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007732:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	695b      	ldr	r3, [r3, #20]
 8007738:	029b      	lsls	r3, r3, #10
 800773a:	697a      	ldr	r2, [r7, #20]
 800773c:	4313      	orrs	r3, r2
 800773e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	697a      	ldr	r2, [r7, #20]
 8007744:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	68fa      	ldr	r2, [r7, #12]
 800774a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800774c:	683b      	ldr	r3, [r7, #0]
 800774e:	685a      	ldr	r2, [r3, #4]
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	693a      	ldr	r2, [r7, #16]
 8007758:	621a      	str	r2, [r3, #32]
}
 800775a:	bf00      	nop
 800775c:	371c      	adds	r7, #28
 800775e:	46bd      	mov	sp, r7
 8007760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007764:	4770      	bx	lr
 8007766:	bf00      	nop
 8007768:	40012c00 	.word	0x40012c00
 800776c:	40013400 	.word	0x40013400
 8007770:	40014000 	.word	0x40014000
 8007774:	40014400 	.word	0x40014400
 8007778:	40014800 	.word	0x40014800
 800777c:	40015000 	.word	0x40015000

08007780 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007780:	b480      	push	{r7}
 8007782:	b087      	sub	sp, #28
 8007784:	af00      	add	r7, sp, #0
 8007786:	60f8      	str	r0, [r7, #12]
 8007788:	60b9      	str	r1, [r7, #8]
 800778a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800778c:	68bb      	ldr	r3, [r7, #8]
 800778e:	f003 031f 	and.w	r3, r3, #31
 8007792:	2201      	movs	r2, #1
 8007794:	fa02 f303 	lsl.w	r3, r2, r3
 8007798:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	6a1a      	ldr	r2, [r3, #32]
 800779e:	697b      	ldr	r3, [r7, #20]
 80077a0:	43db      	mvns	r3, r3
 80077a2:	401a      	ands	r2, r3
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	6a1a      	ldr	r2, [r3, #32]
 80077ac:	68bb      	ldr	r3, [r7, #8]
 80077ae:	f003 031f 	and.w	r3, r3, #31
 80077b2:	6879      	ldr	r1, [r7, #4]
 80077b4:	fa01 f303 	lsl.w	r3, r1, r3
 80077b8:	431a      	orrs	r2, r3
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	621a      	str	r2, [r3, #32]
}
 80077be:	bf00      	nop
 80077c0:	371c      	adds	r7, #28
 80077c2:	46bd      	mov	sp, r7
 80077c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c8:	4770      	bx	lr
	...

080077cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80077cc:	b480      	push	{r7}
 80077ce:	b085      	sub	sp, #20
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
 80077d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80077dc:	2b01      	cmp	r3, #1
 80077de:	d101      	bne.n	80077e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80077e0:	2302      	movs	r3, #2
 80077e2:	e074      	b.n	80078ce <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2201      	movs	r2, #1
 80077e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2202      	movs	r2, #2
 80077f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	685b      	ldr	r3, [r3, #4]
 80077fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	689b      	ldr	r3, [r3, #8]
 8007802:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	4a34      	ldr	r2, [pc, #208]	; (80078dc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800780a:	4293      	cmp	r3, r2
 800780c:	d009      	beq.n	8007822 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	4a33      	ldr	r2, [pc, #204]	; (80078e0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007814:	4293      	cmp	r3, r2
 8007816:	d004      	beq.n	8007822 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	4a31      	ldr	r2, [pc, #196]	; (80078e4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d108      	bne.n	8007834 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007828:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	685b      	ldr	r3, [r3, #4]
 800782e:	68fa      	ldr	r2, [r7, #12]
 8007830:	4313      	orrs	r3, r2
 8007832:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800783a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800783e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007840:	683b      	ldr	r3, [r7, #0]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	68fa      	ldr	r2, [r7, #12]
 8007846:	4313      	orrs	r3, r2
 8007848:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	68fa      	ldr	r2, [r7, #12]
 8007850:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	4a21      	ldr	r2, [pc, #132]	; (80078dc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007858:	4293      	cmp	r3, r2
 800785a:	d022      	beq.n	80078a2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007864:	d01d      	beq.n	80078a2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	4a1f      	ldr	r2, [pc, #124]	; (80078e8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800786c:	4293      	cmp	r3, r2
 800786e:	d018      	beq.n	80078a2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	4a1d      	ldr	r2, [pc, #116]	; (80078ec <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8007876:	4293      	cmp	r3, r2
 8007878:	d013      	beq.n	80078a2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	4a1c      	ldr	r2, [pc, #112]	; (80078f0 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8007880:	4293      	cmp	r3, r2
 8007882:	d00e      	beq.n	80078a2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	4a15      	ldr	r2, [pc, #84]	; (80078e0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800788a:	4293      	cmp	r3, r2
 800788c:	d009      	beq.n	80078a2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	4a18      	ldr	r2, [pc, #96]	; (80078f4 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8007894:	4293      	cmp	r3, r2
 8007896:	d004      	beq.n	80078a2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	4a11      	ldr	r2, [pc, #68]	; (80078e4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800789e:	4293      	cmp	r3, r2
 80078a0:	d10c      	bne.n	80078bc <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80078a2:	68bb      	ldr	r3, [r7, #8]
 80078a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80078a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80078aa:	683b      	ldr	r3, [r7, #0]
 80078ac:	689b      	ldr	r3, [r3, #8]
 80078ae:	68ba      	ldr	r2, [r7, #8]
 80078b0:	4313      	orrs	r3, r2
 80078b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	68ba      	ldr	r2, [r7, #8]
 80078ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	2201      	movs	r2, #1
 80078c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2200      	movs	r2, #0
 80078c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80078cc:	2300      	movs	r3, #0
}
 80078ce:	4618      	mov	r0, r3
 80078d0:	3714      	adds	r7, #20
 80078d2:	46bd      	mov	sp, r7
 80078d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d8:	4770      	bx	lr
 80078da:	bf00      	nop
 80078dc:	40012c00 	.word	0x40012c00
 80078e0:	40013400 	.word	0x40013400
 80078e4:	40015000 	.word	0x40015000
 80078e8:	40000400 	.word	0x40000400
 80078ec:	40000800 	.word	0x40000800
 80078f0:	40000c00 	.word	0x40000c00
 80078f4:	40014000 	.word	0x40014000

080078f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80078f8:	b480      	push	{r7}
 80078fa:	b083      	sub	sp, #12
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007900:	bf00      	nop
 8007902:	370c      	adds	r7, #12
 8007904:	46bd      	mov	sp, r7
 8007906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800790a:	4770      	bx	lr

0800790c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800790c:	b480      	push	{r7}
 800790e:	b083      	sub	sp, #12
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007914:	bf00      	nop
 8007916:	370c      	adds	r7, #12
 8007918:	46bd      	mov	sp, r7
 800791a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791e:	4770      	bx	lr

08007920 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007920:	b480      	push	{r7}
 8007922:	b083      	sub	sp, #12
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007928:	bf00      	nop
 800792a:	370c      	adds	r7, #12
 800792c:	46bd      	mov	sp, r7
 800792e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007932:	4770      	bx	lr

08007934 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8007934:	b480      	push	{r7}
 8007936:	b083      	sub	sp, #12
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800793c:	bf00      	nop
 800793e:	370c      	adds	r7, #12
 8007940:	46bd      	mov	sp, r7
 8007942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007946:	4770      	bx	lr

08007948 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8007948:	b480      	push	{r7}
 800794a:	b083      	sub	sp, #12
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8007950:	bf00      	nop
 8007952:	370c      	adds	r7, #12
 8007954:	46bd      	mov	sp, r7
 8007956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795a:	4770      	bx	lr

0800795c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800795c:	b480      	push	{r7}
 800795e:	b083      	sub	sp, #12
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8007964:	bf00      	nop
 8007966:	370c      	adds	r7, #12
 8007968:	46bd      	mov	sp, r7
 800796a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796e:	4770      	bx	lr

08007970 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8007970:	b480      	push	{r7}
 8007972:	b083      	sub	sp, #12
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8007978:	bf00      	nop
 800797a:	370c      	adds	r7, #12
 800797c:	46bd      	mov	sp, r7
 800797e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007982:	4770      	bx	lr

08007984 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007984:	b580      	push	{r7, lr}
 8007986:	b082      	sub	sp, #8
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	2b00      	cmp	r3, #0
 8007990:	d101      	bne.n	8007996 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007992:	2301      	movs	r3, #1
 8007994:	e042      	b.n	8007a1c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800799c:	2b00      	cmp	r3, #0
 800799e:	d106      	bne.n	80079ae <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2200      	movs	r2, #0
 80079a4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80079a8:	6878      	ldr	r0, [r7, #4]
 80079aa:	f7fb fa05 	bl	8002db8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2224      	movs	r2, #36	; 0x24
 80079b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	681a      	ldr	r2, [r3, #0]
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	f022 0201 	bic.w	r2, r2, #1
 80079c4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80079c6:	6878      	ldr	r0, [r7, #4]
 80079c8:	f000 f8c2 	bl	8007b50 <UART_SetConfig>
 80079cc:	4603      	mov	r3, r0
 80079ce:	2b01      	cmp	r3, #1
 80079d0:	d101      	bne.n	80079d6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80079d2:	2301      	movs	r3, #1
 80079d4:	e022      	b.n	8007a1c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d002      	beq.n	80079e4 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80079de:	6878      	ldr	r0, [r7, #4]
 80079e0:	f000 fb80 	bl	80080e4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	685a      	ldr	r2, [r3, #4]
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80079f2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	689a      	ldr	r2, [r3, #8]
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007a02:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	681a      	ldr	r2, [r3, #0]
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	f042 0201 	orr.w	r2, r2, #1
 8007a12:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007a14:	6878      	ldr	r0, [r7, #4]
 8007a16:	f000 fc07 	bl	8008228 <UART_CheckIdleState>
 8007a1a:	4603      	mov	r3, r0
}
 8007a1c:	4618      	mov	r0, r3
 8007a1e:	3708      	adds	r7, #8
 8007a20:	46bd      	mov	sp, r7
 8007a22:	bd80      	pop	{r7, pc}

08007a24 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007a24:	b580      	push	{r7, lr}
 8007a26:	b08a      	sub	sp, #40	; 0x28
 8007a28:	af02      	add	r7, sp, #8
 8007a2a:	60f8      	str	r0, [r7, #12]
 8007a2c:	60b9      	str	r1, [r7, #8]
 8007a2e:	603b      	str	r3, [r7, #0]
 8007a30:	4613      	mov	r3, r2
 8007a32:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007a3a:	2b20      	cmp	r3, #32
 8007a3c:	f040 8083 	bne.w	8007b46 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8007a40:	68bb      	ldr	r3, [r7, #8]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d002      	beq.n	8007a4c <HAL_UART_Transmit+0x28>
 8007a46:	88fb      	ldrh	r3, [r7, #6]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d101      	bne.n	8007a50 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007a4c:	2301      	movs	r3, #1
 8007a4e:	e07b      	b.n	8007b48 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007a56:	2b01      	cmp	r3, #1
 8007a58:	d101      	bne.n	8007a5e <HAL_UART_Transmit+0x3a>
 8007a5a:	2302      	movs	r3, #2
 8007a5c:	e074      	b.n	8007b48 <HAL_UART_Transmit+0x124>
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	2201      	movs	r2, #1
 8007a62:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	2200      	movs	r2, #0
 8007a6a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	2221      	movs	r2, #33	; 0x21
 8007a72:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007a76:	f7fb fadf 	bl	8003038 <HAL_GetTick>
 8007a7a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	88fa      	ldrh	r2, [r7, #6]
 8007a80:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	88fa      	ldrh	r2, [r7, #6]
 8007a88:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	689b      	ldr	r3, [r3, #8]
 8007a90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a94:	d108      	bne.n	8007aa8 <HAL_UART_Transmit+0x84>
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	691b      	ldr	r3, [r3, #16]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d104      	bne.n	8007aa8 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8007a9e:	2300      	movs	r3, #0
 8007aa0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007aa2:	68bb      	ldr	r3, [r7, #8]
 8007aa4:	61bb      	str	r3, [r7, #24]
 8007aa6:	e003      	b.n	8007ab0 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8007aa8:	68bb      	ldr	r3, [r7, #8]
 8007aaa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007aac:	2300      	movs	r3, #0
 8007aae:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8007ab8:	e02c      	b.n	8007b14 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	9300      	str	r3, [sp, #0]
 8007abe:	697b      	ldr	r3, [r7, #20]
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	2180      	movs	r1, #128	; 0x80
 8007ac4:	68f8      	ldr	r0, [r7, #12]
 8007ac6:	f000 fbfa 	bl	80082be <UART_WaitOnFlagUntilTimeout>
 8007aca:	4603      	mov	r3, r0
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d001      	beq.n	8007ad4 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8007ad0:	2303      	movs	r3, #3
 8007ad2:	e039      	b.n	8007b48 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8007ad4:	69fb      	ldr	r3, [r7, #28]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d10b      	bne.n	8007af2 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007ada:	69bb      	ldr	r3, [r7, #24]
 8007adc:	881b      	ldrh	r3, [r3, #0]
 8007ade:	461a      	mov	r2, r3
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007ae8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007aea:	69bb      	ldr	r3, [r7, #24]
 8007aec:	3302      	adds	r3, #2
 8007aee:	61bb      	str	r3, [r7, #24]
 8007af0:	e007      	b.n	8007b02 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007af2:	69fb      	ldr	r3, [r7, #28]
 8007af4:	781a      	ldrb	r2, [r3, #0]
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007afc:	69fb      	ldr	r3, [r7, #28]
 8007afe:	3301      	adds	r3, #1
 8007b00:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8007b08:	b29b      	uxth	r3, r3
 8007b0a:	3b01      	subs	r3, #1
 8007b0c:	b29a      	uxth	r2, r3
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8007b1a:	b29b      	uxth	r3, r3
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d1cc      	bne.n	8007aba <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007b20:	683b      	ldr	r3, [r7, #0]
 8007b22:	9300      	str	r3, [sp, #0]
 8007b24:	697b      	ldr	r3, [r7, #20]
 8007b26:	2200      	movs	r2, #0
 8007b28:	2140      	movs	r1, #64	; 0x40
 8007b2a:	68f8      	ldr	r0, [r7, #12]
 8007b2c:	f000 fbc7 	bl	80082be <UART_WaitOnFlagUntilTimeout>
 8007b30:	4603      	mov	r3, r0
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d001      	beq.n	8007b3a <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8007b36:	2303      	movs	r3, #3
 8007b38:	e006      	b.n	8007b48 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	2220      	movs	r2, #32
 8007b3e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8007b42:	2300      	movs	r3, #0
 8007b44:	e000      	b.n	8007b48 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8007b46:	2302      	movs	r3, #2
  }
}
 8007b48:	4618      	mov	r0, r3
 8007b4a:	3720      	adds	r7, #32
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	bd80      	pop	{r7, pc}

08007b50 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007b50:	b5b0      	push	{r4, r5, r7, lr}
 8007b52:	b088      	sub	sp, #32
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007b58:	2300      	movs	r3, #0
 8007b5a:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	689a      	ldr	r2, [r3, #8]
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	691b      	ldr	r3, [r3, #16]
 8007b64:	431a      	orrs	r2, r3
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	695b      	ldr	r3, [r3, #20]
 8007b6a:	431a      	orrs	r2, r3
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	69db      	ldr	r3, [r3, #28]
 8007b70:	4313      	orrs	r3, r2
 8007b72:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	681a      	ldr	r2, [r3, #0]
 8007b7a:	4bb1      	ldr	r3, [pc, #708]	; (8007e40 <UART_SetConfig+0x2f0>)
 8007b7c:	4013      	ands	r3, r2
 8007b7e:	687a      	ldr	r2, [r7, #4]
 8007b80:	6812      	ldr	r2, [r2, #0]
 8007b82:	69f9      	ldr	r1, [r7, #28]
 8007b84:	430b      	orrs	r3, r1
 8007b86:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	685b      	ldr	r3, [r3, #4]
 8007b8e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	68da      	ldr	r2, [r3, #12]
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	430a      	orrs	r2, r1
 8007b9c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	699b      	ldr	r3, [r3, #24]
 8007ba2:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	4aa6      	ldr	r2, [pc, #664]	; (8007e44 <UART_SetConfig+0x2f4>)
 8007baa:	4293      	cmp	r3, r2
 8007bac:	d004      	beq.n	8007bb8 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	6a1b      	ldr	r3, [r3, #32]
 8007bb2:	69fa      	ldr	r2, [r7, #28]
 8007bb4:	4313      	orrs	r3, r2
 8007bb6:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	689b      	ldr	r3, [r3, #8]
 8007bbe:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8007bc2:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8007bc6:	687a      	ldr	r2, [r7, #4]
 8007bc8:	6812      	ldr	r2, [r2, #0]
 8007bca:	69f9      	ldr	r1, [r7, #28]
 8007bcc:	430b      	orrs	r3, r1
 8007bce:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bd6:	f023 010f 	bic.w	r1, r3, #15
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	430a      	orrs	r2, r1
 8007be4:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	4a97      	ldr	r2, [pc, #604]	; (8007e48 <UART_SetConfig+0x2f8>)
 8007bec:	4293      	cmp	r3, r2
 8007bee:	d120      	bne.n	8007c32 <UART_SetConfig+0xe2>
 8007bf0:	4b96      	ldr	r3, [pc, #600]	; (8007e4c <UART_SetConfig+0x2fc>)
 8007bf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007bf6:	f003 0303 	and.w	r3, r3, #3
 8007bfa:	2b03      	cmp	r3, #3
 8007bfc:	d816      	bhi.n	8007c2c <UART_SetConfig+0xdc>
 8007bfe:	a201      	add	r2, pc, #4	; (adr r2, 8007c04 <UART_SetConfig+0xb4>)
 8007c00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c04:	08007c15 	.word	0x08007c15
 8007c08:	08007c21 	.word	0x08007c21
 8007c0c:	08007c1b 	.word	0x08007c1b
 8007c10:	08007c27 	.word	0x08007c27
 8007c14:	2301      	movs	r3, #1
 8007c16:	76fb      	strb	r3, [r7, #27]
 8007c18:	e0e7      	b.n	8007dea <UART_SetConfig+0x29a>
 8007c1a:	2302      	movs	r3, #2
 8007c1c:	76fb      	strb	r3, [r7, #27]
 8007c1e:	e0e4      	b.n	8007dea <UART_SetConfig+0x29a>
 8007c20:	2304      	movs	r3, #4
 8007c22:	76fb      	strb	r3, [r7, #27]
 8007c24:	e0e1      	b.n	8007dea <UART_SetConfig+0x29a>
 8007c26:	2308      	movs	r3, #8
 8007c28:	76fb      	strb	r3, [r7, #27]
 8007c2a:	e0de      	b.n	8007dea <UART_SetConfig+0x29a>
 8007c2c:	2310      	movs	r3, #16
 8007c2e:	76fb      	strb	r3, [r7, #27]
 8007c30:	e0db      	b.n	8007dea <UART_SetConfig+0x29a>
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	4a86      	ldr	r2, [pc, #536]	; (8007e50 <UART_SetConfig+0x300>)
 8007c38:	4293      	cmp	r3, r2
 8007c3a:	d132      	bne.n	8007ca2 <UART_SetConfig+0x152>
 8007c3c:	4b83      	ldr	r3, [pc, #524]	; (8007e4c <UART_SetConfig+0x2fc>)
 8007c3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c42:	f003 030c 	and.w	r3, r3, #12
 8007c46:	2b0c      	cmp	r3, #12
 8007c48:	d828      	bhi.n	8007c9c <UART_SetConfig+0x14c>
 8007c4a:	a201      	add	r2, pc, #4	; (adr r2, 8007c50 <UART_SetConfig+0x100>)
 8007c4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c50:	08007c85 	.word	0x08007c85
 8007c54:	08007c9d 	.word	0x08007c9d
 8007c58:	08007c9d 	.word	0x08007c9d
 8007c5c:	08007c9d 	.word	0x08007c9d
 8007c60:	08007c91 	.word	0x08007c91
 8007c64:	08007c9d 	.word	0x08007c9d
 8007c68:	08007c9d 	.word	0x08007c9d
 8007c6c:	08007c9d 	.word	0x08007c9d
 8007c70:	08007c8b 	.word	0x08007c8b
 8007c74:	08007c9d 	.word	0x08007c9d
 8007c78:	08007c9d 	.word	0x08007c9d
 8007c7c:	08007c9d 	.word	0x08007c9d
 8007c80:	08007c97 	.word	0x08007c97
 8007c84:	2300      	movs	r3, #0
 8007c86:	76fb      	strb	r3, [r7, #27]
 8007c88:	e0af      	b.n	8007dea <UART_SetConfig+0x29a>
 8007c8a:	2302      	movs	r3, #2
 8007c8c:	76fb      	strb	r3, [r7, #27]
 8007c8e:	e0ac      	b.n	8007dea <UART_SetConfig+0x29a>
 8007c90:	2304      	movs	r3, #4
 8007c92:	76fb      	strb	r3, [r7, #27]
 8007c94:	e0a9      	b.n	8007dea <UART_SetConfig+0x29a>
 8007c96:	2308      	movs	r3, #8
 8007c98:	76fb      	strb	r3, [r7, #27]
 8007c9a:	e0a6      	b.n	8007dea <UART_SetConfig+0x29a>
 8007c9c:	2310      	movs	r3, #16
 8007c9e:	76fb      	strb	r3, [r7, #27]
 8007ca0:	e0a3      	b.n	8007dea <UART_SetConfig+0x29a>
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	4a6b      	ldr	r2, [pc, #428]	; (8007e54 <UART_SetConfig+0x304>)
 8007ca8:	4293      	cmp	r3, r2
 8007caa:	d120      	bne.n	8007cee <UART_SetConfig+0x19e>
 8007cac:	4b67      	ldr	r3, [pc, #412]	; (8007e4c <UART_SetConfig+0x2fc>)
 8007cae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007cb2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007cb6:	2b30      	cmp	r3, #48	; 0x30
 8007cb8:	d013      	beq.n	8007ce2 <UART_SetConfig+0x192>
 8007cba:	2b30      	cmp	r3, #48	; 0x30
 8007cbc:	d814      	bhi.n	8007ce8 <UART_SetConfig+0x198>
 8007cbe:	2b20      	cmp	r3, #32
 8007cc0:	d009      	beq.n	8007cd6 <UART_SetConfig+0x186>
 8007cc2:	2b20      	cmp	r3, #32
 8007cc4:	d810      	bhi.n	8007ce8 <UART_SetConfig+0x198>
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d002      	beq.n	8007cd0 <UART_SetConfig+0x180>
 8007cca:	2b10      	cmp	r3, #16
 8007ccc:	d006      	beq.n	8007cdc <UART_SetConfig+0x18c>
 8007cce:	e00b      	b.n	8007ce8 <UART_SetConfig+0x198>
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	76fb      	strb	r3, [r7, #27]
 8007cd4:	e089      	b.n	8007dea <UART_SetConfig+0x29a>
 8007cd6:	2302      	movs	r3, #2
 8007cd8:	76fb      	strb	r3, [r7, #27]
 8007cda:	e086      	b.n	8007dea <UART_SetConfig+0x29a>
 8007cdc:	2304      	movs	r3, #4
 8007cde:	76fb      	strb	r3, [r7, #27]
 8007ce0:	e083      	b.n	8007dea <UART_SetConfig+0x29a>
 8007ce2:	2308      	movs	r3, #8
 8007ce4:	76fb      	strb	r3, [r7, #27]
 8007ce6:	e080      	b.n	8007dea <UART_SetConfig+0x29a>
 8007ce8:	2310      	movs	r3, #16
 8007cea:	76fb      	strb	r3, [r7, #27]
 8007cec:	e07d      	b.n	8007dea <UART_SetConfig+0x29a>
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	4a59      	ldr	r2, [pc, #356]	; (8007e58 <UART_SetConfig+0x308>)
 8007cf4:	4293      	cmp	r3, r2
 8007cf6:	d120      	bne.n	8007d3a <UART_SetConfig+0x1ea>
 8007cf8:	4b54      	ldr	r3, [pc, #336]	; (8007e4c <UART_SetConfig+0x2fc>)
 8007cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007cfe:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007d02:	2bc0      	cmp	r3, #192	; 0xc0
 8007d04:	d013      	beq.n	8007d2e <UART_SetConfig+0x1de>
 8007d06:	2bc0      	cmp	r3, #192	; 0xc0
 8007d08:	d814      	bhi.n	8007d34 <UART_SetConfig+0x1e4>
 8007d0a:	2b80      	cmp	r3, #128	; 0x80
 8007d0c:	d009      	beq.n	8007d22 <UART_SetConfig+0x1d2>
 8007d0e:	2b80      	cmp	r3, #128	; 0x80
 8007d10:	d810      	bhi.n	8007d34 <UART_SetConfig+0x1e4>
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d002      	beq.n	8007d1c <UART_SetConfig+0x1cc>
 8007d16:	2b40      	cmp	r3, #64	; 0x40
 8007d18:	d006      	beq.n	8007d28 <UART_SetConfig+0x1d8>
 8007d1a:	e00b      	b.n	8007d34 <UART_SetConfig+0x1e4>
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	76fb      	strb	r3, [r7, #27]
 8007d20:	e063      	b.n	8007dea <UART_SetConfig+0x29a>
 8007d22:	2302      	movs	r3, #2
 8007d24:	76fb      	strb	r3, [r7, #27]
 8007d26:	e060      	b.n	8007dea <UART_SetConfig+0x29a>
 8007d28:	2304      	movs	r3, #4
 8007d2a:	76fb      	strb	r3, [r7, #27]
 8007d2c:	e05d      	b.n	8007dea <UART_SetConfig+0x29a>
 8007d2e:	2308      	movs	r3, #8
 8007d30:	76fb      	strb	r3, [r7, #27]
 8007d32:	e05a      	b.n	8007dea <UART_SetConfig+0x29a>
 8007d34:	2310      	movs	r3, #16
 8007d36:	76fb      	strb	r3, [r7, #27]
 8007d38:	e057      	b.n	8007dea <UART_SetConfig+0x29a>
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	4a47      	ldr	r2, [pc, #284]	; (8007e5c <UART_SetConfig+0x30c>)
 8007d40:	4293      	cmp	r3, r2
 8007d42:	d125      	bne.n	8007d90 <UART_SetConfig+0x240>
 8007d44:	4b41      	ldr	r3, [pc, #260]	; (8007e4c <UART_SetConfig+0x2fc>)
 8007d46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007d4e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007d52:	d017      	beq.n	8007d84 <UART_SetConfig+0x234>
 8007d54:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007d58:	d817      	bhi.n	8007d8a <UART_SetConfig+0x23a>
 8007d5a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007d5e:	d00b      	beq.n	8007d78 <UART_SetConfig+0x228>
 8007d60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007d64:	d811      	bhi.n	8007d8a <UART_SetConfig+0x23a>
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d003      	beq.n	8007d72 <UART_SetConfig+0x222>
 8007d6a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007d6e:	d006      	beq.n	8007d7e <UART_SetConfig+0x22e>
 8007d70:	e00b      	b.n	8007d8a <UART_SetConfig+0x23a>
 8007d72:	2300      	movs	r3, #0
 8007d74:	76fb      	strb	r3, [r7, #27]
 8007d76:	e038      	b.n	8007dea <UART_SetConfig+0x29a>
 8007d78:	2302      	movs	r3, #2
 8007d7a:	76fb      	strb	r3, [r7, #27]
 8007d7c:	e035      	b.n	8007dea <UART_SetConfig+0x29a>
 8007d7e:	2304      	movs	r3, #4
 8007d80:	76fb      	strb	r3, [r7, #27]
 8007d82:	e032      	b.n	8007dea <UART_SetConfig+0x29a>
 8007d84:	2308      	movs	r3, #8
 8007d86:	76fb      	strb	r3, [r7, #27]
 8007d88:	e02f      	b.n	8007dea <UART_SetConfig+0x29a>
 8007d8a:	2310      	movs	r3, #16
 8007d8c:	76fb      	strb	r3, [r7, #27]
 8007d8e:	e02c      	b.n	8007dea <UART_SetConfig+0x29a>
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	4a2b      	ldr	r2, [pc, #172]	; (8007e44 <UART_SetConfig+0x2f4>)
 8007d96:	4293      	cmp	r3, r2
 8007d98:	d125      	bne.n	8007de6 <UART_SetConfig+0x296>
 8007d9a:	4b2c      	ldr	r3, [pc, #176]	; (8007e4c <UART_SetConfig+0x2fc>)
 8007d9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007da0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007da4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007da8:	d017      	beq.n	8007dda <UART_SetConfig+0x28a>
 8007daa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007dae:	d817      	bhi.n	8007de0 <UART_SetConfig+0x290>
 8007db0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007db4:	d00b      	beq.n	8007dce <UART_SetConfig+0x27e>
 8007db6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007dba:	d811      	bhi.n	8007de0 <UART_SetConfig+0x290>
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d003      	beq.n	8007dc8 <UART_SetConfig+0x278>
 8007dc0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007dc4:	d006      	beq.n	8007dd4 <UART_SetConfig+0x284>
 8007dc6:	e00b      	b.n	8007de0 <UART_SetConfig+0x290>
 8007dc8:	2300      	movs	r3, #0
 8007dca:	76fb      	strb	r3, [r7, #27]
 8007dcc:	e00d      	b.n	8007dea <UART_SetConfig+0x29a>
 8007dce:	2302      	movs	r3, #2
 8007dd0:	76fb      	strb	r3, [r7, #27]
 8007dd2:	e00a      	b.n	8007dea <UART_SetConfig+0x29a>
 8007dd4:	2304      	movs	r3, #4
 8007dd6:	76fb      	strb	r3, [r7, #27]
 8007dd8:	e007      	b.n	8007dea <UART_SetConfig+0x29a>
 8007dda:	2308      	movs	r3, #8
 8007ddc:	76fb      	strb	r3, [r7, #27]
 8007dde:	e004      	b.n	8007dea <UART_SetConfig+0x29a>
 8007de0:	2310      	movs	r3, #16
 8007de2:	76fb      	strb	r3, [r7, #27]
 8007de4:	e001      	b.n	8007dea <UART_SetConfig+0x29a>
 8007de6:	2310      	movs	r3, #16
 8007de8:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	4a15      	ldr	r2, [pc, #84]	; (8007e44 <UART_SetConfig+0x2f4>)
 8007df0:	4293      	cmp	r3, r2
 8007df2:	f040 809f 	bne.w	8007f34 <UART_SetConfig+0x3e4>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007df6:	7efb      	ldrb	r3, [r7, #27]
 8007df8:	2b08      	cmp	r3, #8
 8007dfa:	d837      	bhi.n	8007e6c <UART_SetConfig+0x31c>
 8007dfc:	a201      	add	r2, pc, #4	; (adr r2, 8007e04 <UART_SetConfig+0x2b4>)
 8007dfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e02:	bf00      	nop
 8007e04:	08007e29 	.word	0x08007e29
 8007e08:	08007e6d 	.word	0x08007e6d
 8007e0c:	08007e31 	.word	0x08007e31
 8007e10:	08007e6d 	.word	0x08007e6d
 8007e14:	08007e37 	.word	0x08007e37
 8007e18:	08007e6d 	.word	0x08007e6d
 8007e1c:	08007e6d 	.word	0x08007e6d
 8007e20:	08007e6d 	.word	0x08007e6d
 8007e24:	08007e65 	.word	0x08007e65
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e28:	f7fd f94a 	bl	80050c0 <HAL_RCC_GetPCLK1Freq>
 8007e2c:	6178      	str	r0, [r7, #20]
        break;
 8007e2e:	e022      	b.n	8007e76 <UART_SetConfig+0x326>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007e30:	4b0b      	ldr	r3, [pc, #44]	; (8007e60 <UART_SetConfig+0x310>)
 8007e32:	617b      	str	r3, [r7, #20]
        break;
 8007e34:	e01f      	b.n	8007e76 <UART_SetConfig+0x326>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007e36:	f7fd f8d5 	bl	8004fe4 <HAL_RCC_GetSysClockFreq>
 8007e3a:	6178      	str	r0, [r7, #20]
        break;
 8007e3c:	e01b      	b.n	8007e76 <UART_SetConfig+0x326>
 8007e3e:	bf00      	nop
 8007e40:	cfff69f3 	.word	0xcfff69f3
 8007e44:	40008000 	.word	0x40008000
 8007e48:	40013800 	.word	0x40013800
 8007e4c:	40021000 	.word	0x40021000
 8007e50:	40004400 	.word	0x40004400
 8007e54:	40004800 	.word	0x40004800
 8007e58:	40004c00 	.word	0x40004c00
 8007e5c:	40005000 	.word	0x40005000
 8007e60:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e64:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007e68:	617b      	str	r3, [r7, #20]
        break;
 8007e6a:	e004      	b.n	8007e76 <UART_SetConfig+0x326>
      default:
        pclk = 0U;
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007e70:	2301      	movs	r3, #1
 8007e72:	76bb      	strb	r3, [r7, #26]
        break;
 8007e74:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007e76:	697b      	ldr	r3, [r7, #20]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	f000 811b 	beq.w	80080b4 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e82:	4a96      	ldr	r2, [pc, #600]	; (80080dc <UART_SetConfig+0x58c>)
 8007e84:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007e88:	461a      	mov	r2, r3
 8007e8a:	697b      	ldr	r3, [r7, #20]
 8007e8c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007e90:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	685a      	ldr	r2, [r3, #4]
 8007e96:	4613      	mov	r3, r2
 8007e98:	005b      	lsls	r3, r3, #1
 8007e9a:	4413      	add	r3, r2
 8007e9c:	68ba      	ldr	r2, [r7, #8]
 8007e9e:	429a      	cmp	r2, r3
 8007ea0:	d305      	bcc.n	8007eae <UART_SetConfig+0x35e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	685b      	ldr	r3, [r3, #4]
 8007ea6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007ea8:	68ba      	ldr	r2, [r7, #8]
 8007eaa:	429a      	cmp	r2, r3
 8007eac:	d902      	bls.n	8007eb4 <UART_SetConfig+0x364>
      {
        ret = HAL_ERROR;
 8007eae:	2301      	movs	r3, #1
 8007eb0:	76bb      	strb	r3, [r7, #26]
 8007eb2:	e0ff      	b.n	80080b4 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007eb4:	697b      	ldr	r3, [r7, #20]
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	f04f 0100 	mov.w	r1, #0
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ec0:	4a86      	ldr	r2, [pc, #536]	; (80080dc <UART_SetConfig+0x58c>)
 8007ec2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007ec6:	b29a      	uxth	r2, r3
 8007ec8:	f04f 0300 	mov.w	r3, #0
 8007ecc:	f7f8 f9a4 	bl	8000218 <__aeabi_uldivmod>
 8007ed0:	4602      	mov	r2, r0
 8007ed2:	460b      	mov	r3, r1
 8007ed4:	4610      	mov	r0, r2
 8007ed6:	4619      	mov	r1, r3
 8007ed8:	f04f 0200 	mov.w	r2, #0
 8007edc:	f04f 0300 	mov.w	r3, #0
 8007ee0:	020b      	lsls	r3, r1, #8
 8007ee2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007ee6:	0202      	lsls	r2, r0, #8
 8007ee8:	6879      	ldr	r1, [r7, #4]
 8007eea:	6849      	ldr	r1, [r1, #4]
 8007eec:	0849      	lsrs	r1, r1, #1
 8007eee:	4608      	mov	r0, r1
 8007ef0:	f04f 0100 	mov.w	r1, #0
 8007ef4:	1814      	adds	r4, r2, r0
 8007ef6:	eb43 0501 	adc.w	r5, r3, r1
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	685b      	ldr	r3, [r3, #4]
 8007efe:	461a      	mov	r2, r3
 8007f00:	f04f 0300 	mov.w	r3, #0
 8007f04:	4620      	mov	r0, r4
 8007f06:	4629      	mov	r1, r5
 8007f08:	f7f8 f986 	bl	8000218 <__aeabi_uldivmod>
 8007f0c:	4602      	mov	r2, r0
 8007f0e:	460b      	mov	r3, r1
 8007f10:	4613      	mov	r3, r2
 8007f12:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007f14:	693b      	ldr	r3, [r7, #16]
 8007f16:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007f1a:	d308      	bcc.n	8007f2e <UART_SetConfig+0x3de>
 8007f1c:	693b      	ldr	r3, [r7, #16]
 8007f1e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007f22:	d204      	bcs.n	8007f2e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	693a      	ldr	r2, [r7, #16]
 8007f2a:	60da      	str	r2, [r3, #12]
 8007f2c:	e0c2      	b.n	80080b4 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8007f2e:	2301      	movs	r3, #1
 8007f30:	76bb      	strb	r3, [r7, #26]
 8007f32:	e0bf      	b.n	80080b4 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	69db      	ldr	r3, [r3, #28]
 8007f38:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007f3c:	d165      	bne.n	800800a <UART_SetConfig+0x4ba>
  {
    switch (clocksource)
 8007f3e:	7efb      	ldrb	r3, [r7, #27]
 8007f40:	2b08      	cmp	r3, #8
 8007f42:	d828      	bhi.n	8007f96 <UART_SetConfig+0x446>
 8007f44:	a201      	add	r2, pc, #4	; (adr r2, 8007f4c <UART_SetConfig+0x3fc>)
 8007f46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f4a:	bf00      	nop
 8007f4c:	08007f71 	.word	0x08007f71
 8007f50:	08007f79 	.word	0x08007f79
 8007f54:	08007f81 	.word	0x08007f81
 8007f58:	08007f97 	.word	0x08007f97
 8007f5c:	08007f87 	.word	0x08007f87
 8007f60:	08007f97 	.word	0x08007f97
 8007f64:	08007f97 	.word	0x08007f97
 8007f68:	08007f97 	.word	0x08007f97
 8007f6c:	08007f8f 	.word	0x08007f8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007f70:	f7fd f8a6 	bl	80050c0 <HAL_RCC_GetPCLK1Freq>
 8007f74:	6178      	str	r0, [r7, #20]
        break;
 8007f76:	e013      	b.n	8007fa0 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007f78:	f7fd f8b8 	bl	80050ec <HAL_RCC_GetPCLK2Freq>
 8007f7c:	6178      	str	r0, [r7, #20]
        break;
 8007f7e:	e00f      	b.n	8007fa0 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007f80:	4b57      	ldr	r3, [pc, #348]	; (80080e0 <UART_SetConfig+0x590>)
 8007f82:	617b      	str	r3, [r7, #20]
        break;
 8007f84:	e00c      	b.n	8007fa0 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007f86:	f7fd f82d 	bl	8004fe4 <HAL_RCC_GetSysClockFreq>
 8007f8a:	6178      	str	r0, [r7, #20]
        break;
 8007f8c:	e008      	b.n	8007fa0 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007f8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007f92:	617b      	str	r3, [r7, #20]
        break;
 8007f94:	e004      	b.n	8007fa0 <UART_SetConfig+0x450>
      default:
        pclk = 0U;
 8007f96:	2300      	movs	r3, #0
 8007f98:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007f9a:	2301      	movs	r3, #1
 8007f9c:	76bb      	strb	r3, [r7, #26]
        break;
 8007f9e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007fa0:	697b      	ldr	r3, [r7, #20]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	f000 8086 	beq.w	80080b4 <UART_SetConfig+0x564>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fac:	4a4b      	ldr	r2, [pc, #300]	; (80080dc <UART_SetConfig+0x58c>)
 8007fae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007fb2:	461a      	mov	r2, r3
 8007fb4:	697b      	ldr	r3, [r7, #20]
 8007fb6:	fbb3 f3f2 	udiv	r3, r3, r2
 8007fba:	005a      	lsls	r2, r3, #1
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	685b      	ldr	r3, [r3, #4]
 8007fc0:	085b      	lsrs	r3, r3, #1
 8007fc2:	441a      	add	r2, r3
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	685b      	ldr	r3, [r3, #4]
 8007fc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fcc:	b29b      	uxth	r3, r3
 8007fce:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007fd0:	693b      	ldr	r3, [r7, #16]
 8007fd2:	2b0f      	cmp	r3, #15
 8007fd4:	d916      	bls.n	8008004 <UART_SetConfig+0x4b4>
 8007fd6:	693b      	ldr	r3, [r7, #16]
 8007fd8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007fdc:	d212      	bcs.n	8008004 <UART_SetConfig+0x4b4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007fde:	693b      	ldr	r3, [r7, #16]
 8007fe0:	b29b      	uxth	r3, r3
 8007fe2:	f023 030f 	bic.w	r3, r3, #15
 8007fe6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007fe8:	693b      	ldr	r3, [r7, #16]
 8007fea:	085b      	lsrs	r3, r3, #1
 8007fec:	b29b      	uxth	r3, r3
 8007fee:	f003 0307 	and.w	r3, r3, #7
 8007ff2:	b29a      	uxth	r2, r3
 8007ff4:	89fb      	ldrh	r3, [r7, #14]
 8007ff6:	4313      	orrs	r3, r2
 8007ff8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	89fa      	ldrh	r2, [r7, #14]
 8008000:	60da      	str	r2, [r3, #12]
 8008002:	e057      	b.n	80080b4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8008004:	2301      	movs	r3, #1
 8008006:	76bb      	strb	r3, [r7, #26]
 8008008:	e054      	b.n	80080b4 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800800a:	7efb      	ldrb	r3, [r7, #27]
 800800c:	2b08      	cmp	r3, #8
 800800e:	d828      	bhi.n	8008062 <UART_SetConfig+0x512>
 8008010:	a201      	add	r2, pc, #4	; (adr r2, 8008018 <UART_SetConfig+0x4c8>)
 8008012:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008016:	bf00      	nop
 8008018:	0800803d 	.word	0x0800803d
 800801c:	08008045 	.word	0x08008045
 8008020:	0800804d 	.word	0x0800804d
 8008024:	08008063 	.word	0x08008063
 8008028:	08008053 	.word	0x08008053
 800802c:	08008063 	.word	0x08008063
 8008030:	08008063 	.word	0x08008063
 8008034:	08008063 	.word	0x08008063
 8008038:	0800805b 	.word	0x0800805b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800803c:	f7fd f840 	bl	80050c0 <HAL_RCC_GetPCLK1Freq>
 8008040:	6178      	str	r0, [r7, #20]
        break;
 8008042:	e013      	b.n	800806c <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008044:	f7fd f852 	bl	80050ec <HAL_RCC_GetPCLK2Freq>
 8008048:	6178      	str	r0, [r7, #20]
        break;
 800804a:	e00f      	b.n	800806c <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800804c:	4b24      	ldr	r3, [pc, #144]	; (80080e0 <UART_SetConfig+0x590>)
 800804e:	617b      	str	r3, [r7, #20]
        break;
 8008050:	e00c      	b.n	800806c <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008052:	f7fc ffc7 	bl	8004fe4 <HAL_RCC_GetSysClockFreq>
 8008056:	6178      	str	r0, [r7, #20]
        break;
 8008058:	e008      	b.n	800806c <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800805a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800805e:	617b      	str	r3, [r7, #20]
        break;
 8008060:	e004      	b.n	800806c <UART_SetConfig+0x51c>
      default:
        pclk = 0U;
 8008062:	2300      	movs	r3, #0
 8008064:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8008066:	2301      	movs	r3, #1
 8008068:	76bb      	strb	r3, [r7, #26]
        break;
 800806a:	bf00      	nop
    }

    if (pclk != 0U)
 800806c:	697b      	ldr	r3, [r7, #20]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d020      	beq.n	80080b4 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008076:	4a19      	ldr	r2, [pc, #100]	; (80080dc <UART_SetConfig+0x58c>)
 8008078:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800807c:	461a      	mov	r2, r3
 800807e:	697b      	ldr	r3, [r7, #20]
 8008080:	fbb3 f2f2 	udiv	r2, r3, r2
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	685b      	ldr	r3, [r3, #4]
 8008088:	085b      	lsrs	r3, r3, #1
 800808a:	441a      	add	r2, r3
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	685b      	ldr	r3, [r3, #4]
 8008090:	fbb2 f3f3 	udiv	r3, r2, r3
 8008094:	b29b      	uxth	r3, r3
 8008096:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008098:	693b      	ldr	r3, [r7, #16]
 800809a:	2b0f      	cmp	r3, #15
 800809c:	d908      	bls.n	80080b0 <UART_SetConfig+0x560>
 800809e:	693b      	ldr	r3, [r7, #16]
 80080a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80080a4:	d204      	bcs.n	80080b0 <UART_SetConfig+0x560>
      {
        huart->Instance->BRR = usartdiv;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	693a      	ldr	r2, [r7, #16]
 80080ac:	60da      	str	r2, [r3, #12]
 80080ae:	e001      	b.n	80080b4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80080b0:	2301      	movs	r3, #1
 80080b2:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2201      	movs	r2, #1
 80080b8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	2201      	movs	r2, #1
 80080c0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	2200      	movs	r2, #0
 80080c8:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2200      	movs	r2, #0
 80080ce:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80080d0:	7ebb      	ldrb	r3, [r7, #26]
}
 80080d2:	4618      	mov	r0, r3
 80080d4:	3720      	adds	r7, #32
 80080d6:	46bd      	mov	sp, r7
 80080d8:	bdb0      	pop	{r4, r5, r7, pc}
 80080da:	bf00      	nop
 80080dc:	0800865c 	.word	0x0800865c
 80080e0:	00f42400 	.word	0x00f42400

080080e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80080e4:	b480      	push	{r7}
 80080e6:	b083      	sub	sp, #12
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080f0:	f003 0301 	and.w	r3, r3, #1
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d00a      	beq.n	800810e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	685b      	ldr	r3, [r3, #4]
 80080fe:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	430a      	orrs	r2, r1
 800810c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008112:	f003 0302 	and.w	r3, r3, #2
 8008116:	2b00      	cmp	r3, #0
 8008118:	d00a      	beq.n	8008130 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	685b      	ldr	r3, [r3, #4]
 8008120:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	430a      	orrs	r2, r1
 800812e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008134:	f003 0304 	and.w	r3, r3, #4
 8008138:	2b00      	cmp	r3, #0
 800813a:	d00a      	beq.n	8008152 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	685b      	ldr	r3, [r3, #4]
 8008142:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	430a      	orrs	r2, r1
 8008150:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008156:	f003 0308 	and.w	r3, r3, #8
 800815a:	2b00      	cmp	r3, #0
 800815c:	d00a      	beq.n	8008174 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	685b      	ldr	r3, [r3, #4]
 8008164:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	430a      	orrs	r2, r1
 8008172:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008178:	f003 0310 	and.w	r3, r3, #16
 800817c:	2b00      	cmp	r3, #0
 800817e:	d00a      	beq.n	8008196 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	689b      	ldr	r3, [r3, #8]
 8008186:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	430a      	orrs	r2, r1
 8008194:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800819a:	f003 0320 	and.w	r3, r3, #32
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d00a      	beq.n	80081b8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	689b      	ldr	r3, [r3, #8]
 80081a8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	430a      	orrs	r2, r1
 80081b6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d01a      	beq.n	80081fa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	685b      	ldr	r3, [r3, #4]
 80081ca:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	430a      	orrs	r2, r1
 80081d8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80081de:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80081e2:	d10a      	bne.n	80081fa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	685b      	ldr	r3, [r3, #4]
 80081ea:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	430a      	orrs	r2, r1
 80081f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008202:	2b00      	cmp	r3, #0
 8008204:	d00a      	beq.n	800821c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	685b      	ldr	r3, [r3, #4]
 800820c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	430a      	orrs	r2, r1
 800821a:	605a      	str	r2, [r3, #4]
  }
}
 800821c:	bf00      	nop
 800821e:	370c      	adds	r7, #12
 8008220:	46bd      	mov	sp, r7
 8008222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008226:	4770      	bx	lr

08008228 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008228:	b580      	push	{r7, lr}
 800822a:	b086      	sub	sp, #24
 800822c:	af02      	add	r7, sp, #8
 800822e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2200      	movs	r2, #0
 8008234:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008238:	f7fa fefe 	bl	8003038 <HAL_GetTick>
 800823c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	f003 0308 	and.w	r3, r3, #8
 8008248:	2b08      	cmp	r3, #8
 800824a:	d10e      	bne.n	800826a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800824c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008250:	9300      	str	r3, [sp, #0]
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	2200      	movs	r2, #0
 8008256:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800825a:	6878      	ldr	r0, [r7, #4]
 800825c:	f000 f82f 	bl	80082be <UART_WaitOnFlagUntilTimeout>
 8008260:	4603      	mov	r3, r0
 8008262:	2b00      	cmp	r3, #0
 8008264:	d001      	beq.n	800826a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008266:	2303      	movs	r3, #3
 8008268:	e025      	b.n	80082b6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	f003 0304 	and.w	r3, r3, #4
 8008274:	2b04      	cmp	r3, #4
 8008276:	d10e      	bne.n	8008296 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008278:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800827c:	9300      	str	r3, [sp, #0]
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	2200      	movs	r2, #0
 8008282:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008286:	6878      	ldr	r0, [r7, #4]
 8008288:	f000 f819 	bl	80082be <UART_WaitOnFlagUntilTimeout>
 800828c:	4603      	mov	r3, r0
 800828e:	2b00      	cmp	r3, #0
 8008290:	d001      	beq.n	8008296 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008292:	2303      	movs	r3, #3
 8008294:	e00f      	b.n	80082b6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2220      	movs	r2, #32
 800829a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	2220      	movs	r2, #32
 80082a2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	2200      	movs	r2, #0
 80082aa:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2200      	movs	r2, #0
 80082b0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80082b4:	2300      	movs	r3, #0
}
 80082b6:	4618      	mov	r0, r3
 80082b8:	3710      	adds	r7, #16
 80082ba:	46bd      	mov	sp, r7
 80082bc:	bd80      	pop	{r7, pc}

080082be <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80082be:	b580      	push	{r7, lr}
 80082c0:	b084      	sub	sp, #16
 80082c2:	af00      	add	r7, sp, #0
 80082c4:	60f8      	str	r0, [r7, #12]
 80082c6:	60b9      	str	r1, [r7, #8]
 80082c8:	603b      	str	r3, [r7, #0]
 80082ca:	4613      	mov	r3, r2
 80082cc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80082ce:	e062      	b.n	8008396 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80082d0:	69bb      	ldr	r3, [r7, #24]
 80082d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082d6:	d05e      	beq.n	8008396 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80082d8:	f7fa feae 	bl	8003038 <HAL_GetTick>
 80082dc:	4602      	mov	r2, r0
 80082de:	683b      	ldr	r3, [r7, #0]
 80082e0:	1ad3      	subs	r3, r2, r3
 80082e2:	69ba      	ldr	r2, [r7, #24]
 80082e4:	429a      	cmp	r2, r3
 80082e6:	d302      	bcc.n	80082ee <UART_WaitOnFlagUntilTimeout+0x30>
 80082e8:	69bb      	ldr	r3, [r7, #24]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d11d      	bne.n	800832a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	681a      	ldr	r2, [r3, #0]
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80082fc:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	689a      	ldr	r2, [r3, #8]
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f022 0201 	bic.w	r2, r2, #1
 800830c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	2220      	movs	r2, #32
 8008312:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	2220      	movs	r2, #32
 800831a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	2200      	movs	r2, #0
 8008322:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8008326:	2303      	movs	r3, #3
 8008328:	e045      	b.n	80083b6 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f003 0304 	and.w	r3, r3, #4
 8008334:	2b00      	cmp	r3, #0
 8008336:	d02e      	beq.n	8008396 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	69db      	ldr	r3, [r3, #28]
 800833e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008342:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008346:	d126      	bne.n	8008396 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008350:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	681a      	ldr	r2, [r3, #0]
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008360:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	689a      	ldr	r2, [r3, #8]
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	f022 0201 	bic.w	r2, r2, #1
 8008370:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	2220      	movs	r2, #32
 8008376:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	2220      	movs	r2, #32
 800837e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	2220      	movs	r2, #32
 8008386:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	2200      	movs	r2, #0
 800838e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8008392:	2303      	movs	r3, #3
 8008394:	e00f      	b.n	80083b6 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	69da      	ldr	r2, [r3, #28]
 800839c:	68bb      	ldr	r3, [r7, #8]
 800839e:	4013      	ands	r3, r2
 80083a0:	68ba      	ldr	r2, [r7, #8]
 80083a2:	429a      	cmp	r2, r3
 80083a4:	bf0c      	ite	eq
 80083a6:	2301      	moveq	r3, #1
 80083a8:	2300      	movne	r3, #0
 80083aa:	b2db      	uxtb	r3, r3
 80083ac:	461a      	mov	r2, r3
 80083ae:	79fb      	ldrb	r3, [r7, #7]
 80083b0:	429a      	cmp	r2, r3
 80083b2:	d08d      	beq.n	80082d0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80083b4:	2300      	movs	r3, #0
}
 80083b6:	4618      	mov	r0, r3
 80083b8:	3710      	adds	r7, #16
 80083ba:	46bd      	mov	sp, r7
 80083bc:	bd80      	pop	{r7, pc}

080083be <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80083be:	b480      	push	{r7}
 80083c0:	b085      	sub	sp, #20
 80083c2:	af00      	add	r7, sp, #0
 80083c4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80083cc:	2b01      	cmp	r3, #1
 80083ce:	d101      	bne.n	80083d4 <HAL_UARTEx_DisableFifoMode+0x16>
 80083d0:	2302      	movs	r3, #2
 80083d2:	e027      	b.n	8008424 <HAL_UARTEx_DisableFifoMode+0x66>
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	2201      	movs	r2, #1
 80083d8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	2224      	movs	r2, #36	; 0x24
 80083e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	681a      	ldr	r2, [r3, #0]
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	f022 0201 	bic.w	r2, r2, #1
 80083fa:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008402:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	2200      	movs	r2, #0
 8008408:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	68fa      	ldr	r2, [r7, #12]
 8008410:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	2220      	movs	r2, #32
 8008416:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	2200      	movs	r2, #0
 800841e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008422:	2300      	movs	r3, #0
}
 8008424:	4618      	mov	r0, r3
 8008426:	3714      	adds	r7, #20
 8008428:	46bd      	mov	sp, r7
 800842a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842e:	4770      	bx	lr

08008430 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008430:	b580      	push	{r7, lr}
 8008432:	b084      	sub	sp, #16
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
 8008438:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008440:	2b01      	cmp	r3, #1
 8008442:	d101      	bne.n	8008448 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008444:	2302      	movs	r3, #2
 8008446:	e02d      	b.n	80084a4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	2201      	movs	r2, #1
 800844c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	2224      	movs	r2, #36	; 0x24
 8008454:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	681a      	ldr	r2, [r3, #0]
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	f022 0201 	bic.w	r2, r2, #1
 800846e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	689b      	ldr	r3, [r3, #8]
 8008476:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	683a      	ldr	r2, [r7, #0]
 8008480:	430a      	orrs	r2, r1
 8008482:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008484:	6878      	ldr	r0, [r7, #4]
 8008486:	f000 f84f 	bl	8008528 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	68fa      	ldr	r2, [r7, #12]
 8008490:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	2220      	movs	r2, #32
 8008496:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	2200      	movs	r2, #0
 800849e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80084a2:	2300      	movs	r3, #0
}
 80084a4:	4618      	mov	r0, r3
 80084a6:	3710      	adds	r7, #16
 80084a8:	46bd      	mov	sp, r7
 80084aa:	bd80      	pop	{r7, pc}

080084ac <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80084ac:	b580      	push	{r7, lr}
 80084ae:	b084      	sub	sp, #16
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	6078      	str	r0, [r7, #4]
 80084b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80084bc:	2b01      	cmp	r3, #1
 80084be:	d101      	bne.n	80084c4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80084c0:	2302      	movs	r3, #2
 80084c2:	e02d      	b.n	8008520 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	2201      	movs	r2, #1
 80084c8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	2224      	movs	r2, #36	; 0x24
 80084d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	681a      	ldr	r2, [r3, #0]
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	f022 0201 	bic.w	r2, r2, #1
 80084ea:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	689b      	ldr	r3, [r3, #8]
 80084f2:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	683a      	ldr	r2, [r7, #0]
 80084fc:	430a      	orrs	r2, r1
 80084fe:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008500:	6878      	ldr	r0, [r7, #4]
 8008502:	f000 f811 	bl	8008528 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	68fa      	ldr	r2, [r7, #12]
 800850c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	2220      	movs	r2, #32
 8008512:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	2200      	movs	r2, #0
 800851a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800851e:	2300      	movs	r3, #0
}
 8008520:	4618      	mov	r0, r3
 8008522:	3710      	adds	r7, #16
 8008524:	46bd      	mov	sp, r7
 8008526:	bd80      	pop	{r7, pc}

08008528 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008528:	b480      	push	{r7}
 800852a:	b085      	sub	sp, #20
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008534:	2b00      	cmp	r3, #0
 8008536:	d108      	bne.n	800854a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2201      	movs	r2, #1
 800853c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2201      	movs	r2, #1
 8008544:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008548:	e031      	b.n	80085ae <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800854a:	2308      	movs	r3, #8
 800854c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800854e:	2308      	movs	r3, #8
 8008550:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	689b      	ldr	r3, [r3, #8]
 8008558:	0e5b      	lsrs	r3, r3, #25
 800855a:	b2db      	uxtb	r3, r3
 800855c:	f003 0307 	and.w	r3, r3, #7
 8008560:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	689b      	ldr	r3, [r3, #8]
 8008568:	0f5b      	lsrs	r3, r3, #29
 800856a:	b2db      	uxtb	r3, r3
 800856c:	f003 0307 	and.w	r3, r3, #7
 8008570:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008572:	7bbb      	ldrb	r3, [r7, #14]
 8008574:	7b3a      	ldrb	r2, [r7, #12]
 8008576:	4911      	ldr	r1, [pc, #68]	; (80085bc <UARTEx_SetNbDataToProcess+0x94>)
 8008578:	5c8a      	ldrb	r2, [r1, r2]
 800857a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800857e:	7b3a      	ldrb	r2, [r7, #12]
 8008580:	490f      	ldr	r1, [pc, #60]	; (80085c0 <UARTEx_SetNbDataToProcess+0x98>)
 8008582:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008584:	fb93 f3f2 	sdiv	r3, r3, r2
 8008588:	b29a      	uxth	r2, r3
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008590:	7bfb      	ldrb	r3, [r7, #15]
 8008592:	7b7a      	ldrb	r2, [r7, #13]
 8008594:	4909      	ldr	r1, [pc, #36]	; (80085bc <UARTEx_SetNbDataToProcess+0x94>)
 8008596:	5c8a      	ldrb	r2, [r1, r2]
 8008598:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800859c:	7b7a      	ldrb	r2, [r7, #13]
 800859e:	4908      	ldr	r1, [pc, #32]	; (80085c0 <UARTEx_SetNbDataToProcess+0x98>)
 80085a0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80085a2:	fb93 f3f2 	sdiv	r3, r3, r2
 80085a6:	b29a      	uxth	r2, r3
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80085ae:	bf00      	nop
 80085b0:	3714      	adds	r7, #20
 80085b2:	46bd      	mov	sp, r7
 80085b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b8:	4770      	bx	lr
 80085ba:	bf00      	nop
 80085bc:	08008674 	.word	0x08008674
 80085c0:	0800867c 	.word	0x0800867c

080085c4 <__libc_init_array>:
 80085c4:	b570      	push	{r4, r5, r6, lr}
 80085c6:	4d0d      	ldr	r5, [pc, #52]	; (80085fc <__libc_init_array+0x38>)
 80085c8:	4c0d      	ldr	r4, [pc, #52]	; (8008600 <__libc_init_array+0x3c>)
 80085ca:	1b64      	subs	r4, r4, r5
 80085cc:	10a4      	asrs	r4, r4, #2
 80085ce:	2600      	movs	r6, #0
 80085d0:	42a6      	cmp	r6, r4
 80085d2:	d109      	bne.n	80085e8 <__libc_init_array+0x24>
 80085d4:	4d0b      	ldr	r5, [pc, #44]	; (8008604 <__libc_init_array+0x40>)
 80085d6:	4c0c      	ldr	r4, [pc, #48]	; (8008608 <__libc_init_array+0x44>)
 80085d8:	f000 f820 	bl	800861c <_init>
 80085dc:	1b64      	subs	r4, r4, r5
 80085de:	10a4      	asrs	r4, r4, #2
 80085e0:	2600      	movs	r6, #0
 80085e2:	42a6      	cmp	r6, r4
 80085e4:	d105      	bne.n	80085f2 <__libc_init_array+0x2e>
 80085e6:	bd70      	pop	{r4, r5, r6, pc}
 80085e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80085ec:	4798      	blx	r3
 80085ee:	3601      	adds	r6, #1
 80085f0:	e7ee      	b.n	80085d0 <__libc_init_array+0xc>
 80085f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80085f6:	4798      	blx	r3
 80085f8:	3601      	adds	r6, #1
 80085fa:	e7f2      	b.n	80085e2 <__libc_init_array+0x1e>
 80085fc:	0800868c 	.word	0x0800868c
 8008600:	0800868c 	.word	0x0800868c
 8008604:	0800868c 	.word	0x0800868c
 8008608:	08008690 	.word	0x08008690

0800860c <memset>:
 800860c:	4402      	add	r2, r0
 800860e:	4603      	mov	r3, r0
 8008610:	4293      	cmp	r3, r2
 8008612:	d100      	bne.n	8008616 <memset+0xa>
 8008614:	4770      	bx	lr
 8008616:	f803 1b01 	strb.w	r1, [r3], #1
 800861a:	e7f9      	b.n	8008610 <memset+0x4>

0800861c <_init>:
 800861c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800861e:	bf00      	nop
 8008620:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008622:	bc08      	pop	{r3}
 8008624:	469e      	mov	lr, r3
 8008626:	4770      	bx	lr

08008628 <_fini>:
 8008628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800862a:	bf00      	nop
 800862c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800862e:	bc08      	pop	{r3}
 8008630:	469e      	mov	lr, r3
 8008632:	4770      	bx	lr
