<html><head><title>README.txt</title><link rel="stylesheet" type="text/css" href="../styles/main.css"><script language=JavaScript src="../javascript/main.js"></script></head><body class="FramedContentPage" onLoad="NDOnLoad()"><script language=JavaScript><!--
if (browserType) {document.write("<div class=" + browserType + ">");if (browserVer) {document.write("<div class=" + browserVer + ">"); }}// --></script>

<!--  Generated by Natural Docs, version Development Release 01-12-2008 (1.35 base) -->
<!--  http://www.naturaldocs.org  -->

<!-- saved from url=(0026)http://www.naturaldocs.org --> 








 <!--TOP - START OF CONTENT-->
<div id=Content>


 <!--CONTENT index=0 -->
<div class="CSection"><div class=CTopic id=MainTopic><h1 class=CTitle><a name="README.txt" href="../../../README.txt">README.txt</a></h1><div class=CBody><table border=0 cellspacing=0 cellpadding=0 class=CDescriptionList><tr><td class=CDLEntry>UVM REGISTER</td><td class=CDLDescription>UVM Register Package</td></tr></table><p>The UVM Register package provides base class functionality for use as part of a shadow register verification environment.</p><p>The UVM Register package requires an UVM installation in order to run.&nbsp; If you do not already have the UVM, you should download and unpack it from <a href="http://www.uvmworld.org" class=LURL target=_top>http://www.uvmworld.org</a>.</p><h4 class=CHeading>UVM Register Package Contents</h4><table border=0 cellspacing=0 cellpadding=0 class=CDescriptionList><tr><td class=CDLEntry>User Guide (BETA)</td><td class=CDLDescription>UVM-Register-User-Guide-BETA.pdf</td></tr><tr><td class=CDLEntry>Reference Guide</td><td class=CDLDescription>UVM-Register-Reference-Guide.html</td></tr><tr><td class=CDLEntry>src/</td><td class=CDLDescription>The library base classes.</td></tr><tr><td class=CDLEntry>examples/registers</td><td class=CDLDescription>Examples for the register library.</td></tr><tr><td class=CDLEntry>docs/</td><td class=CDLDescription>Documentation - HTML for the Reference Guide.</td></tr></table><h4 class=CHeading>The UVM Register library (src/)</h4><table border=0 cellspacing=0 cellpadding=0 class=CDescriptionList><tr><td class=CDLEntry>src/uvm_register_pkg.sv</td><td class=CDLDescription>The UVM Register package definition</td></tr><tr><td class=CDLEntry>src/uvm_register.svh</td><td class=CDLDescription>The register library and address map library</td></tr><tr><td class=CDLEntry>src/uvm_register_agent_pkg.svh</td><td class=CDLDescription>Useful parts that make up a register OVC</td></tr><tr><td class=CDLEntry>src/uvm_register_auto_test.svh</td><td class=CDLDescription>Hook for users to get automatic testing</td></tr><tr><td class=CDLEntry>src/uvm_register_env_pkg.svh</td><td class=CDLDescription>A useful ENV which is part of the automatic testing</td></tr><tr><td class=CDLEntry>src/uvm_register_sequences_pkg.svh</td><td class=CDLDescription>Automatic sequences</td></tr><tr><td class=CDLEntry>src/uvm_register_transaction_pkg.svh</td><td class=CDLDescription>Transaction definitions</td></tr><tr><td class=CDLEntry>src/uvm_register_version.svh</td><td class=CDLDescription>Version string</td></tr><tr><td class=CDLEntry>src/uvm_id_register.svh</td><td class=CDLDescription>An ID register implementation</td></tr><tr><td class=CDLEntry>src/uvm_modal_register.svh</td><td class=CDLDescription>A modal register implementation</td></tr></table><h4 class=CHeading>The UVM Register Library Examples</h4><ul><li>examples/registers/00_stopwatch/</li></ul><p>A simple example using automatic testing demonstrating a shadow register.</p><table border=0 cellspacing=0 cellpadding=0 class=CDescriptionList><tr><td class=CDLEntry>makefile</td><td class=CDLDescription>Compile, Simulate, Print</td></tr><tr><td class=CDLEntry>auto/stopwatch_register_pkg.sv</td><td class=CDLDescription>The &ldquo;automatically&rdquo; generated code.&nbsp; Today the automation code is not yet released.&nbsp; This code must be created by some means - typing, custom perl script, etc.</td></tr><tr><td class=CDLEntry>dut/stopwatch_rtl.sv</td><td class=CDLDescription>The RTL</td></tr><tr><td class=CDLEntry>dut/stopwatch_rtl_wrapper.sv</td><td class=CDLDescription>SV interface to the RTL</td></tr><tr><td class=CDLEntry>t.sv</td><td class=CDLDescription>Top level test.&nbsp; What the user MUST write.</td></tr></table><ul><li>examples/registers/01_bus_transactions/</li></ul><p>A simple example showing generation of bus transactions.&nbsp; Constraints are demonstrated.</p><table border=0 cellspacing=0 cellpadding=0 class=CDescriptionList><tr><td class=CDLEntry>makefile</td><td class=CDLDescription>Compile, Simulate, Print</td></tr><tr><td class=CDLEntry>t.sv</td><td class=CDLDescription>Main classes.&nbsp; Top-level.</td></tr><tr><td class=CDLEntry>regdef.sv</td><td class=CDLDescription>The register definitions.</td></tr></table><ul><li>examples/registers/02_register_transactions/</li></ul><p>A simple example showing generation of register transactions.</p><table border=0 cellspacing=0 cellpadding=0 class=CDescriptionList><tr><td class=CDLEntry>makefile</td><td class=CDLDescription>Compile, Simulate, Print</td></tr><tr><td class=CDLEntry>t.sv</td><td class=CDLDescription>Main classes.&nbsp; Top-level.</td></tr><tr><td class=CDLEntry>regdef.sv</td><td class=CDLDescription>The register definitions.</td></tr></table><ul><li>examples/registers/03_layered_register_sequences/</li></ul><p>An example showing a bus driver, bus sequencer and bus transaction.&nbsp; A layered system is built with a specialized sequencer and special sequence (translate_sequence) which translates a register sequence into a bus sequence.</p><table border=0 cellspacing=0 cellpadding=0 class=CDescriptionList><tr><td class=CDLEntry>makefile</td><td class=CDLDescription>Compile, Simulate, Print</td></tr><tr><td class=CDLEntry>t.sv</td><td class=CDLDescription>Main classes.&nbsp; Top-level.</td></tr><tr><td class=CDLEntry>regdef.sv</td><td class=CDLDescription>The register definitions.</td></tr></table><ul><li>examples/registers/04_simple_bus/</li></ul><p>An example showing an OVC designed for the &ldquo;simple_bus&rdquo;.&nbsp; The OVC is used to drive and monitor the simple bus.&nbsp; A register translation sequence (translate_seq) is used to translate from generic register bus transactions into protocol specific simple_bus bus transactions.</p><p>See RegisterPackageOverSimpleBus.pdf for additional documentation.</p><table border=0 cellspacing=0 cellpadding=0 class=CDescriptionList><tr><td class=CDLEntry>makefile</td><td class=CDLDescription>Compile, Simulate, Print</td></tr><tr><td class=CDLEntry>dut.sv</td><td class=CDLDescription>The Hardware.</td></tr><tr><td class=CDLEntry>simple_bus.sv</td><td class=CDLDescription>The simple_bus OVC.</td></tr><tr><td class=CDLEntry>t.sv</td><td class=CDLDescription>Main classes.&nbsp; Top-level.</td></tr><tr><td class=CDLEntry>regdef.sv</td><td class=CDLDescription>The register definitions.</td></tr></table><ul><li>examples/registers/05_backdoor_simple/</li></ul><p>An example showing the use of the backdoor api.</p><table border=0 cellspacing=0 cellpadding=0 class=CDescriptionList><tr><td class=CDLEntry>makefile</td><td class=CDLDescription>Compile, Simulate, Print</td></tr><tr><td class=CDLEntry>test.sv</td><td class=CDLDescription>A simple test</td></tr><tr><td class=CDLEntry>dut_ABC.sv</td><td class=CDLDescription>Code to represent a piece of hardware</td></tr><tr><td class=CDLEntry>dut_ABC_rf_pkg.sv</td><td class=CDLDescription>The register and address map definitions for device &ldquo;ABC&rdquo;.</td></tr><tr><td class=CDLEntry>dut_XYZ.sv</td><td class=CDLDescription>Code to represent a piece of hardware</td></tr><tr><td class=CDLEntry>dut_XYZ_rf_pkg.sv</td><td class=CDLDescription>The register and address map definitions for device &ldquo;XYZ&rdquo;.</td></tr><tr><td class=CDLEntry>system_map_pkg.sv</td><td class=CDLDescription>Code to build the register map that represents the system.</td></tr><tr><td class=CDLEntry>t.sv</td><td class=CDLDescription>A tiny top level, instantiating the three hardware instances, and the bus.</td></tr></table><ul><li>examples/registers/06_id_registers/</li></ul><p>An example showing a &ldquo;fancy&rdquo; register who acts as a device ID.&nbsp; Successive reads return the next value in a sequence.&nbsp; Once the end of the sequence is reached the next value read is the first.&nbsp; This sequence of values is the &ldquo;ID&rdquo; of the device.</p><table border=0 cellspacing=0 cellpadding=0 class=CDescriptionList><tr><td class=CDLEntry>makefile</td><td class=CDLDescription>Compile, Simulate, Print</td></tr><tr><td class=CDLEntry>t.sv</td><td class=CDLDescription>Simple test and top-level.</td></tr><tr><td class=CDLEntry>regdef.sv</td><td class=CDLDescription>The register definitions.</td></tr></table><ul><li>examples/registers/08_register_field_modes/</li></ul><p>An example showing a register who has two modes.&nbsp; The modes are captured by two different field definitions.&nbsp; Additionally, the modes have different coverage collected.</p><table border=0 cellspacing=0 cellpadding=0 class=CDescriptionList><tr><td class=CDLEntry>makefile</td><td class=CDLDescription>Compile, Simulate, Print</td></tr><tr><td class=CDLEntry>t.sv</td><td class=CDLDescription>Simple test and top-level.</td></tr><tr><td class=CDLEntry>regdef.sv</td><td class=CDLDescription>The register definitions.</td></tr></table><ul><li>examples/registers/08_register_field_modes_derived_class/</li></ul><p>An alternate implementation with slightly different capabilities.&nbsp; The 08_register_field_modes example implementation is the preferred implementation.</p><ul><li>examples/registers/09_memory_simple/</li></ul><p>An example showing a simple memory use model.&nbsp; With this new functionality, a memory value can be written and read from the shadow represented by a memory map.&nbsp; There is also an implementation for &ldquo;memory allocation&rdquo;, but this API, is not yet completely tested.&nbsp; The memory allocation functionality will be supported in a future release.</p><ul><li>examples/registers/10_coherent_registers/</li></ul><p>An example showing &ldquo;master&rdquo; and &ldquo;slave&rdquo; registers which act together to provide a coherent view of the slaves.&nbsp; When the master is read(), the slaves take a snapshot of themselves - effectively locking in the current values.&nbsp; Later, as time has passed, the snapshot values can be read, giving a consistent (coherent) picture of the values of the slaves when the snapshot was taken.</p><ul><li>examples/registers/11_masking_notification/</li></ul><p>An example demonstrating the access policies and &ldquo;aliasing&rdquo; that a register can have.&nbsp; A register can be  &ldquo;read-write&rdquo; from one bus, and &ldquo;read-only&rdquo; from another bus.</p><ul><li>examples/registers/12_fifo_registers/</li></ul><p>An example demonstrating the functionality of a fifo register.</p><ul><li>examples/registers/13_field_by_name/</li></ul><p>An example demonstrating using a &ldquo;by-name&rdquo; access to set and get field values.&nbsp; This &ldquo;field-by-name&rdquo; access is demonstrated with a register definition file, and a few tests.</p><h4 class=CHeading>How to Install UVM</h4><p>Get the UVM distribution.&nbsp; (uvm-xxx.tar.gz) Where &lsquo;xxx&rsquo; is the current version number.</p><p>Go to <a href="http://www.uvmworld.org" class=LURL target=_top>http://www.uvmworld.org</a></p><p>Unpack the UVM distribution.</p><blockquote><pre>tar zxvf uvm-xxx.tar.gz</pre></blockquote><h4 class=CHeading>How to Install UVM Register Package</h4><p>Get the UVM Register distribution.&nbsp; (uvm_register-xxx.tar.gz)</p><p>Unpack the UVM Register distribution.</p><blockquote><pre>tar zxvf uvm_register-xxx.tar.gz</pre></blockquote><h4 class=CHeading>How to run the UVM Register examples</h4><p>Change to the UVM REgister directory.</p><blockquote><pre>cd uvm_register-xxx/</pre></blockquote><p>Change to the examples directory.</p><blockquote><pre>cd examples/registers/00_stopwatch</pre></blockquote><p>Point at your UVM installation.&nbsp; Or edit the makefile.</p><blockquote><pre>setenv UVM &lt;UVM_INSTALL_DIR&gt;/uvm</pre></blockquote><p>Run the example.</p><blockquote><pre>make</pre></blockquote><table border=0 cellspacing=0 cellpadding=0 class=CDescriptionList><tr><td class=CDLEntry>Note</td><td class=CDLDescription>you can also use the &lsquo;run_questa&rsquo; scripts.</td></tr></table></div></div></div>

</div><!--Content-->



<!--START_ND_TOOLTIPS-->
<!--END_ND_TOOLTIPS-->

<script language=JavaScript><!--
if (browserType) {if (browserVer) {document.write("</div>"); }document.write("</div>");}// --></script></body></html>