C:/Users/User/Documents/ECE552/ece552_three_core/project3/rtl/branch_decoder.v {1 {vlog -work work -stats=none C:/Users/User/Documents/ECE552/ece552_three_core/project3/rtl/branch_decoder.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module branch_decoder

Top level modules:
	branch_decoder

} {} {}} C:/Users/User/Documents/ECE552/ece552_three_core/project3/rtl/imm.v {1 {vlog -work work -stats=none C:/Users/User/Documents/ECE552/ece552_three_core/project3/rtl/imm.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module imm

Top level modules:
	imm

} {} {}} C:/Users/User/Documents/ECE552/ece552_three_core/project3/rtl/rf.v {1 {vlog -work work -stats=none C:/Users/User/Documents/ECE552/ece552_three_core/project3/rtl/rf.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module rf

Top level modules:
	rf

} {} {}} C:/Users/User/Documents/ECE552/ece552_three_core/project3/rtl/control.v {1 {vlog -work work -stats=none C:/Users/User/Documents/ECE552/ece552_three_core/project3/rtl/control.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module control

Top level modules:
	control

} {} {}} C:/Users/User/Documents/ECE552/ece552_three_core/project3/rtl/alu.v {1 {vlog -work work -stats=none C:/Users/User/Documents/ECE552/ece552_three_core/project3/rtl/alu.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module alu

Top level modules:
	alu

} {} {}} C:/Users/User/Documents/ECE552/ece552_three_core/project3/tb/tb.v {1 {vlog -work work -stats=none C:/Users/User/Documents/ECE552/ece552_three_core/project3/tb/tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module hart_tb

Top level modules:
	hart_tb

} {} {}}
