<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>drv8323s.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.17 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_43e0a1f539e00dcfa1a6bc4d4fee4fc2.html">home</a></li><li class="navelem"><a class="el" href="dir_e2f65f0987fc7d7c3308c2de75e4340e.html">a0221122</a></li><li class="navelem"><a class="el" href="dir_0681ef8c442862ab8110da736314e76a.html">repos</a></li><li class="navelem"><a class="el" href="dir_9223e2df964861cb7f2ebda010816b0a.html">mcsdk</a></li><li class="navelem"><a class="el" href="dir_a39221ee85e083c0c4598ff06ef1f27c.html">mw</a></li><li class="navelem"><a class="el" href="dir_5b7e49ee5df3bfd5b08d650634d7ab3a.html">libraries</a></li><li class="navelem"><a class="el" href="dir_4493c68fdb8cdf1a8f6ff8d2302ea844.html">drvic</a></li><li class="navelem"><a class="el" href="dir_a49323e61200cfd2ad46cb7ac88a082e.html">drv8323</a></li><li class="navelem"><a class="el" href="dir_d3cd99be9904b78d29bcc53d6b03233c.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">drv8323s.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Contains public interface to various functions related to the DRV8323 object. </p>
</div><div class="textblock"><code>#include &lt;<a class="el" href="math_8h_source.html">math.h</a>&gt;</code><br />
<code>#include &quot;spi.h&quot;</code><br />
<code>#include &quot;gpio.h&quot;</code><br />
</div>
<p><a href="drv8323s_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8323___s_t_a_t00___b_i_t_s.html">DRV8323_STAT00_BITS</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8323 STATUS00 register.  <a href="struct_d_r_v8323___s_t_a_t00___b_i_t_s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_d_r_v8323___s_t_a_t00___r_e_g.html">DRV8323_STAT00_REG</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8323___s_t_a_t01___b_i_t_s.html">DRV8323_STAT01_BITS</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8323 STATUS01 register.  <a href="struct_d_r_v8323___s_t_a_t01___b_i_t_s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_d_r_v8323___s_t_a_t01___r_e_g.html">DRV8323_STAT01_REG</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8323___c_t_r_l02___b_i_t_s.html">DRV8323_CTRL02_BITS</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8323 CTRL02 register.  <a href="struct_d_r_v8323___c_t_r_l02___b_i_t_s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_d_r_v8323___c_t_r_l02___r_e_g.html">DRV8323_CTRL02_REG</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8323___c_t_r_l03___b_i_t_s.html">DRV8323_CTRL03_BITS</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8323 CTRL03 register.  <a href="struct_d_r_v8323___c_t_r_l03___b_i_t_s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_d_r_v8323___c_t_r_l03___r_e_g.html">DRV8323_CTRL03_REG</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8323___c_t_r_l04___b_i_t_s.html">DRV8323_CTRL04_BITS</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8323 CTRL04 register.  <a href="struct_d_r_v8323___c_t_r_l04___b_i_t_s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_d_r_v8323___c_t_r_l04___r_e_g.html">DRV8323_CTRL04_REG</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8323___c_t_r_l05___b_i_t_s.html">DRV8323_CTRL05_BITS</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8323 CTRL05 register.  <a href="struct_d_r_v8323___c_t_r_l05___b_i_t_s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_d_r_v8323___c_t_r_l05___r_e_g.html">DRV8323_CTRL05_REG</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8323___c_t_r_l06___b_i_t_s.html">DRV8323_CTRL06_BITS</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8323 CTRL05 register.  <a href="struct_d_r_v8323___c_t_r_l06___b_i_t_s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_d_r_v8323___c_t_r_l06___r_e_g.html">DRV8323_CTRL06_REG</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___d_r_v8323___v_a_r_s__t__.html">_DRV8323_VARS_t_</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8323 registers and commands.  <a href="struct___d_r_v8323___v_a_r_s__t__.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___d_r_v8323___obj__.html">_DRV8323_Obj_</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the DRV8323 object.  <a href="struct___d_r_v8323___obj__.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga6f26f8a2a0ac9773b8fb743140137228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga6f26f8a2a0ac9773b8fb743140137228">DRV8323_ADDR_MASK</a>&#160;&#160;&#160;(0x7800)</td></tr>
<tr class="memdesc:ga6f26f8a2a0ac9773b8fb743140137228"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the address mask.  <a href="group___d_r_v8323.html#ga6f26f8a2a0ac9773b8fb743140137228">More...</a><br /></td></tr>
<tr class="separator:ga6f26f8a2a0ac9773b8fb743140137228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aa5acfe67a3aae35a7ef7fd02bf6b2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga7aa5acfe67a3aae35a7ef7fd02bf6b2a">DRV8323_DATA_MASK</a>&#160;&#160;&#160;(0x07FF)</td></tr>
<tr class="memdesc:ga7aa5acfe67a3aae35a7ef7fd02bf6b2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the data mask.  <a href="group___d_r_v8323.html#ga7aa5acfe67a3aae35a7ef7fd02bf6b2a">More...</a><br /></td></tr>
<tr class="separator:ga7aa5acfe67a3aae35a7ef7fd02bf6b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8f678ed05dd04da51f929ef8f5099d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gab8f678ed05dd04da51f929ef8f5099d4">DRV8323_RW_MASK</a>&#160;&#160;&#160;(0x8000)</td></tr>
<tr class="memdesc:gab8f678ed05dd04da51f929ef8f5099d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the R/W mask.  <a href="group___d_r_v8323.html#gab8f678ed05dd04da51f929ef8f5099d4">More...</a><br /></td></tr>
<tr class="separator:gab8f678ed05dd04da51f929ef8f5099d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga594ff8bb7701fa1af0e044d57946ebab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga594ff8bb7701fa1af0e044d57946ebab">DRV8323_FAULT_TYPE_MASK</a>&#160;&#160;&#160;(0x07FF)</td></tr>
<tr class="memdesc:ga594ff8bb7701fa1af0e044d57946ebab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the R/W mask.  <a href="group___d_r_v8323.html#ga594ff8bb7701fa1af0e044d57946ebab">More...</a><br /></td></tr>
<tr class="separator:ga594ff8bb7701fa1af0e044d57946ebab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb2ad34f641e2765d57dae0bcae85ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gafb2ad34f641e2765d57dae0bcae85ea9">DRV8323_STATUS00_VDS_LC_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gafb2ad34f641e2765d57dae0bcae85ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacadcbb95019fbd6a4877e9f19ff4bfae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gacadcbb95019fbd6a4877e9f19ff4bfae">DRV8323_STATUS00_VDS_HC_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gacadcbb95019fbd6a4877e9f19ff4bfae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga625cca7e4287fbc678a6125ea3cd3b1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga625cca7e4287fbc678a6125ea3cd3b1b">DRV8323_STATUS00_VDS_LB_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga625cca7e4287fbc678a6125ea3cd3b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86d1155650b038a79f914d8d086e0c84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga86d1155650b038a79f914d8d086e0c84">DRV8323_STATUS00_VDS_HB_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga86d1155650b038a79f914d8d086e0c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3af6a737cc7285713fbd188b6ac5281d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga3af6a737cc7285713fbd188b6ac5281d">DRV8323_STATUS00_VDS_LA_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga3af6a737cc7285713fbd188b6ac5281d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc79d4ae486335d5fe544a8eabb735a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga1cc79d4ae486335d5fe544a8eabb735a">DRV8323_STATUS00_VDS_HA_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga1cc79d4ae486335d5fe544a8eabb735a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c6161f3a0cff117f45954b778340f3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga2c6161f3a0cff117f45954b778340f3a">DRV8323_STATUS00_OTSD_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga2c6161f3a0cff117f45954b778340f3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the OTSD (Over temperature shutdown) bits in the Status 1 register.  <a href="group___d_r_v8323.html#ga2c6161f3a0cff117f45954b778340f3a">More...</a><br /></td></tr>
<tr class="separator:ga2c6161f3a0cff117f45954b778340f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4c95a7b9c26c098d8478f814aca5f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gac4c95a7b9c26c098d8478f814aca5f8e">DRV8323_STATUS00_UVLO_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:gac4c95a7b9c26c098d8478f814aca5f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e11b4466953b187e55589edecec656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gae1e11b4466953b187e55589edecec656">DRV8323_STATUS00_GDF_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gae1e11b4466953b187e55589edecec656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabda076e7dd06b048c3911c9fa7ac0f4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gabda076e7dd06b048c3911c9fa7ac0f4b">DRV8323_STATUS00_VDS_OCP_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:gabda076e7dd06b048c3911c9fa7ac0f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f66c08dce282ea6e5c558e336a5d30a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga7f66c08dce282ea6e5c558e336a5d30a">DRV8323_STATUS00_FAULT_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:ga7f66c08dce282ea6e5c558e336a5d30a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5f00890fb2d3cde531233ab8e4c4be1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gac5f00890fb2d3cde531233ab8e4c4be1">DRV8323_STATUS01_VGS_LC_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gac5f00890fb2d3cde531233ab8e4c4be1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the VGS_LC bits in the Status 2 register.  <a href="group___d_r_v8323.html#gac5f00890fb2d3cde531233ab8e4c4be1">More...</a><br /></td></tr>
<tr class="separator:gac5f00890fb2d3cde531233ab8e4c4be1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecd3c9dbdc6e85a7354adfdaaaa0dd2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gaecd3c9dbdc6e85a7354adfdaaaa0dd2d">DRV8323_STATUS01_VGS_HC_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memdesc:gaecd3c9dbdc6e85a7354adfdaaaa0dd2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the VGS_HC bits in the Status 2 register.  <a href="group___d_r_v8323.html#gaecd3c9dbdc6e85a7354adfdaaaa0dd2d">More...</a><br /></td></tr>
<tr class="separator:gaecd3c9dbdc6e85a7354adfdaaaa0dd2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3998f6753431d35bb1b50b91fc071cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gae3998f6753431d35bb1b50b91fc071cf">DRV8323_STATUS01_VGS_LB_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memdesc:gae3998f6753431d35bb1b50b91fc071cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the VGS_LB bits in the Status 2 register.  <a href="group___d_r_v8323.html#gae3998f6753431d35bb1b50b91fc071cf">More...</a><br /></td></tr>
<tr class="separator:gae3998f6753431d35bb1b50b91fc071cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24826a00c3d40851fd3f1bd8c7f86680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga24826a00c3d40851fd3f1bd8c7f86680">DRV8323_STATUS01_VGS_HB_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga24826a00c3d40851fd3f1bd8c7f86680"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the VGS_HB bits in the Status 2 register.  <a href="group___d_r_v8323.html#ga24826a00c3d40851fd3f1bd8c7f86680">More...</a><br /></td></tr>
<tr class="separator:ga24826a00c3d40851fd3f1bd8c7f86680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga616ae4135a96685a73e1abb4f5431e2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga616ae4135a96685a73e1abb4f5431e2f">DRV8323_STATUS01_VGS_LA_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga616ae4135a96685a73e1abb4f5431e2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the VGS_LA bits in the Status 2 register.  <a href="group___d_r_v8323.html#ga616ae4135a96685a73e1abb4f5431e2f">More...</a><br /></td></tr>
<tr class="separator:ga616ae4135a96685a73e1abb4f5431e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55867252238598bb270727b6947fb511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga55867252238598bb270727b6947fb511">DRV8323_STATUS01_VGS_HA_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga55867252238598bb270727b6947fb511"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the VGS_HA bits in the Status 2 register.  <a href="group___d_r_v8323.html#ga55867252238598bb270727b6947fb511">More...</a><br /></td></tr>
<tr class="separator:ga55867252238598bb270727b6947fb511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a429bb52e8f3ba28f63e4a8cce1bdab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga7a429bb52e8f3ba28f63e4a8cce1bdab">DRV8323_STATUS01_CPUV_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga7a429bb52e8f3ba28f63e4a8cce1bdab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the CPUV (charge pump undervoltage) bits in the Status 2 register.  <a href="group___d_r_v8323.html#ga7a429bb52e8f3ba28f63e4a8cce1bdab">More...</a><br /></td></tr>
<tr class="separator:ga7a429bb52e8f3ba28f63e4a8cce1bdab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee7d6ae1e4298ddfe043b0661b3b95cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gaee7d6ae1e4298ddfe043b0661b3b95cb">DRV8323_STATUS01_OTW_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="memdesc:gaee7d6ae1e4298ddfe043b0661b3b95cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the OTW bits in the Status 2 register.  <a href="group___d_r_v8323.html#gaee7d6ae1e4298ddfe043b0661b3b95cb">More...</a><br /></td></tr>
<tr class="separator:gaee7d6ae1e4298ddfe043b0661b3b95cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga158f92b4d9c3362da3ccc29bc609f43e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga158f92b4d9c3362da3ccc29bc609f43e">DRV8323_STATUS01_SC_OC_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga158f92b4d9c3362da3ccc29bc609f43e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SC_OC bits in the Status 2 register.  <a href="group___d_r_v8323.html#ga158f92b4d9c3362da3ccc29bc609f43e">More...</a><br /></td></tr>
<tr class="separator:ga158f92b4d9c3362da3ccc29bc609f43e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac50218db1860196d366cac599dce335a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gac50218db1860196d366cac599dce335a">DRV8323_STATUS01_SB_OC_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memdesc:gac50218db1860196d366cac599dce335a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SB_OC bits in the Status 2 register.  <a href="group___d_r_v8323.html#gac50218db1860196d366cac599dce335a">More...</a><br /></td></tr>
<tr class="separator:gac50218db1860196d366cac599dce335a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed112b53237914b28247ee22d7c65b67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gaed112b53237914b28247ee22d7c65b67">DRV8323_STATUS01_SA_OC_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memdesc:gaed112b53237914b28247ee22d7c65b67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SA_OC bits in the Status 2 register.  <a href="group___d_r_v8323.html#gaed112b53237914b28247ee22d7c65b67">More...</a><br /></td></tr>
<tr class="separator:gaed112b53237914b28247ee22d7c65b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96d5fea30bc21850a9179d76d99c3d47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga96d5fea30bc21850a9179d76d99c3d47">DRV8323_CTRL02_CLR_FLT_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga96d5fea30bc21850a9179d76d99c3d47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the CLR_FLT bits in the Control 2 register.  <a href="group___d_r_v8323.html#ga96d5fea30bc21850a9179d76d99c3d47">More...</a><br /></td></tr>
<tr class="separator:ga96d5fea30bc21850a9179d76d99c3d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga230768257c5df574f0bbee0db9a8a1b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga230768257c5df574f0bbee0db9a8a1b6">DRV8323_CTRL02_BRAKE_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga230768257c5df574f0bbee0db9a8a1b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the BRAKE bits in the Control 2 register.  <a href="group___d_r_v8323.html#ga230768257c5df574f0bbee0db9a8a1b6">More...</a><br /></td></tr>
<tr class="separator:ga230768257c5df574f0bbee0db9a8a1b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43ca7bafc529d81aa879d707697f73d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gad43ca7bafc529d81aa879d707697f73d">DRV8323_CTRL02_COAST_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memdesc:gad43ca7bafc529d81aa879d707697f73d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the COAST bits in the Control 2 register.  <a href="group___d_r_v8323.html#gad43ca7bafc529d81aa879d707697f73d">More...</a><br /></td></tr>
<tr class="separator:gad43ca7bafc529d81aa879d707697f73d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d32869a4fb0ec724f1b2249afd67c8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga1d32869a4fb0ec724f1b2249afd67c8c">DRV8323_CTRL02_PWM1_DIR_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga1d32869a4fb0ec724f1b2249afd67c8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the 1PWM_DIR bits in the Control 2 register.  <a href="group___d_r_v8323.html#ga1d32869a4fb0ec724f1b2249afd67c8c">More...</a><br /></td></tr>
<tr class="separator:ga1d32869a4fb0ec724f1b2249afd67c8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf76acaa7211193cbf354f3c2a5944b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gacf76acaa7211193cbf354f3c2a5944b7">DRV8323_CTRL02_PWM1_COM_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memdesc:gacf76acaa7211193cbf354f3c2a5944b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the 1PWM_COM bits in the Control 2 register.  <a href="group___d_r_v8323.html#gacf76acaa7211193cbf354f3c2a5944b7">More...</a><br /></td></tr>
<tr class="separator:gacf76acaa7211193cbf354f3c2a5944b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd6ba8256a539484cccd5d323b39ba80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gacd6ba8256a539484cccd5d323b39ba80">DRV8323_CTRL02_PWM_MODE_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 5)</td></tr>
<tr class="memdesc:gacd6ba8256a539484cccd5d323b39ba80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the PWM_MODE bits in the Control 2 register.  <a href="group___d_r_v8323.html#gacd6ba8256a539484cccd5d323b39ba80">More...</a><br /></td></tr>
<tr class="separator:gacd6ba8256a539484cccd5d323b39ba80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0068d699927edb39d13d9c5c592a7275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga0068d699927edb39d13d9c5c592a7275">DRV8323_CTRL02_OTW_REP_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga0068d699927edb39d13d9c5c592a7275"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the OTW_REP bits in the Control 2 register.  <a href="group___d_r_v8323.html#ga0068d699927edb39d13d9c5c592a7275">More...</a><br /></td></tr>
<tr class="separator:ga0068d699927edb39d13d9c5c592a7275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18c414f9b6b666c538bf51cfd24ab51d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga18c414f9b6b666c538bf51cfd24ab51d">DRV8323_CTRL02_DIS_GDF_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga18c414f9b6b666c538bf51cfd24ab51d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DIS_GDF bits in the Control 2 register.  <a href="group___d_r_v8323.html#ga18c414f9b6b666c538bf51cfd24ab51d">More...</a><br /></td></tr>
<tr class="separator:ga18c414f9b6b666c538bf51cfd24ab51d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab48f8f6ac4c6dbab2b4cf7c69f43afa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gab48f8f6ac4c6dbab2b4cf7c69f43afa8">DRV8323_CTRL02_DIS_CPUV_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memdesc:gab48f8f6ac4c6dbab2b4cf7c69f43afa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DIS_CPUV bits in the Control 2 register.  <a href="group___d_r_v8323.html#gab48f8f6ac4c6dbab2b4cf7c69f43afa8">More...</a><br /></td></tr>
<tr class="separator:gab48f8f6ac4c6dbab2b4cf7c69f43afa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87caee53c486ff9bcccf3cfb866fc7c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga87caee53c486ff9bcccf3cfb866fc7c0">DRV8323_CTRL02_RESERVED1_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga87caee53c486ff9bcccf3cfb866fc7c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RESERVED1 bits in the Control 2 register.  <a href="group___d_r_v8323.html#ga87caee53c486ff9bcccf3cfb866fc7c0">More...</a><br /></td></tr>
<tr class="separator:ga87caee53c486ff9bcccf3cfb866fc7c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae118fdff1907f3836b14cd9d555f2e8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gae118fdff1907f3836b14cd9d555f2e8e">DRV8323_CTRL03_IDRIVEN_HS_BITS</a>&#160;&#160;&#160;(15 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gae118fdff1907f3836b14cd9d555f2e8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the IDRIVEN_HS bits in the Control 3 register.  <a href="group___d_r_v8323.html#gae118fdff1907f3836b14cd9d555f2e8e">More...</a><br /></td></tr>
<tr class="separator:gae118fdff1907f3836b14cd9d555f2e8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6905fd086991504cf3c47071ef04adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gad6905fd086991504cf3c47071ef04adf">DRV8323_CTRL03_IDRIVEP_HS_BITS</a>&#160;&#160;&#160;(15 &lt;&lt; 4)</td></tr>
<tr class="memdesc:gad6905fd086991504cf3c47071ef04adf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the IDRIVEP_HS bits in the Control 3 register.  <a href="group___d_r_v8323.html#gad6905fd086991504cf3c47071ef04adf">More...</a><br /></td></tr>
<tr class="separator:gad6905fd086991504cf3c47071ef04adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4488f30547c05fecce71260a0fa3a10c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga4488f30547c05fecce71260a0fa3a10c">DRV8323_CTRL03_LOCK_BITS</a>&#160;&#160;&#160;(7 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga4488f30547c05fecce71260a0fa3a10c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the LOCK bits in the Control 3 register.  <a href="group___d_r_v8323.html#ga4488f30547c05fecce71260a0fa3a10c">More...</a><br /></td></tr>
<tr class="separator:ga4488f30547c05fecce71260a0fa3a10c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4be66614806b2d63248a5923a4f633e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gae4be66614806b2d63248a5923a4f633e">DRV8323_CTRL04_IDRIVEN_LS_BITS</a>&#160;&#160;&#160;(15 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gae4be66614806b2d63248a5923a4f633e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the IDRIVEN_LS bits in the Control 4 register.  <a href="group___d_r_v8323.html#gae4be66614806b2d63248a5923a4f633e">More...</a><br /></td></tr>
<tr class="separator:gae4be66614806b2d63248a5923a4f633e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5304a8831e609532b16675f5e633aa6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga5304a8831e609532b16675f5e633aa6a">DRV8323_CTRL04_IDRIVEP_LS_BITS</a>&#160;&#160;&#160;(15 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga5304a8831e609532b16675f5e633aa6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the IDRIVEP_LS bits in the Control 4 register.  <a href="group___d_r_v8323.html#ga5304a8831e609532b16675f5e633aa6a">More...</a><br /></td></tr>
<tr class="separator:ga5304a8831e609532b16675f5e633aa6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaefbbf046869d11d11eb156231f7819"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gadaefbbf046869d11d11eb156231f7819">DRV8323_CTRL04_TDRIVE_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="memdesc:gadaefbbf046869d11d11eb156231f7819"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the TDRIVE bits in the Control 4 register.  <a href="group___d_r_v8323.html#gadaefbbf046869d11d11eb156231f7819">More...</a><br /></td></tr>
<tr class="separator:gadaefbbf046869d11d11eb156231f7819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78cbd6ed066bc1c224873659179be6bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga78cbd6ed066bc1c224873659179be6bb">DRV8323_CTRL04_CBC_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga78cbd6ed066bc1c224873659179be6bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the CBC bits in the Control 4 register.  <a href="group___d_r_v8323.html#ga78cbd6ed066bc1c224873659179be6bb">More...</a><br /></td></tr>
<tr class="separator:ga78cbd6ed066bc1c224873659179be6bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e1a0c5fa3e57a9c7ad73eaa1846da3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga3e1a0c5fa3e57a9c7ad73eaa1846da3b">DRV8323_CTRL05_VDS_LVL_BITS</a>&#160;&#160;&#160;(15 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga3e1a0c5fa3e57a9c7ad73eaa1846da3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the VDS_LVL bits in the Control 5 register.  <a href="group___d_r_v8323.html#ga3e1a0c5fa3e57a9c7ad73eaa1846da3b">More...</a><br /></td></tr>
<tr class="separator:ga3e1a0c5fa3e57a9c7ad73eaa1846da3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac140d537ec78281524ff851b8a6d9a65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gac140d537ec78281524ff851b8a6d9a65">DRV8323_CTRL05_OCP_DEG_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 4)</td></tr>
<tr class="memdesc:gac140d537ec78281524ff851b8a6d9a65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the OCP_DEG bits in the Control 5 register.  <a href="group___d_r_v8323.html#gac140d537ec78281524ff851b8a6d9a65">More...</a><br /></td></tr>
<tr class="separator:gac140d537ec78281524ff851b8a6d9a65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd7b293665f04238dec9be5df062d916"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gacd7b293665f04238dec9be5df062d916">DRV8323_CTRL05_OCP_MODE_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 6)</td></tr>
<tr class="memdesc:gacd7b293665f04238dec9be5df062d916"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the OCP_MODE bits in the Control 5 register.  <a href="group___d_r_v8323.html#gacd7b293665f04238dec9be5df062d916">More...</a><br /></td></tr>
<tr class="separator:gacd7b293665f04238dec9be5df062d916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaec5ccc61a229336ea15dcc0b20ad417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gaaec5ccc61a229336ea15dcc0b20ad417">DRV8323_CTRL05_DEAD_TIME_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="memdesc:gaaec5ccc61a229336ea15dcc0b20ad417"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DEAD_TIME bits in the Control 5 register.  <a href="group___d_r_v8323.html#gaaec5ccc61a229336ea15dcc0b20ad417">More...</a><br /></td></tr>
<tr class="separator:gaaec5ccc61a229336ea15dcc0b20ad417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f258c9065b8e2375db44c66209d5628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga1f258c9065b8e2375db44c66209d5628">DRV8323_CTRL05_TRETRY_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga1f258c9065b8e2375db44c66209d5628"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the TRETRY bits in the Control 5 register.  <a href="group___d_r_v8323.html#ga1f258c9065b8e2375db44c66209d5628">More...</a><br /></td></tr>
<tr class="separator:ga1f258c9065b8e2375db44c66209d5628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67f94fdd3e165c77a7a6da955748958f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga67f94fdd3e165c77a7a6da955748958f">DRV8323_CTRL06_SEN_LVL_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga67f94fdd3e165c77a7a6da955748958f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SEN_LVL bits in the Control 6 register.  <a href="group___d_r_v8323.html#ga67f94fdd3e165c77a7a6da955748958f">More...</a><br /></td></tr>
<tr class="separator:ga67f94fdd3e165c77a7a6da955748958f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2f96aff5543a2cd158dfa8d94dcd587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gad2f96aff5543a2cd158dfa8d94dcd587">DRV8323_CTRL06_CSA_CAL_C_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memdesc:gad2f96aff5543a2cd158dfa8d94dcd587"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the CSA_CAL_C bits in the Control 6 register.  <a href="group___d_r_v8323.html#gad2f96aff5543a2cd158dfa8d94dcd587">More...</a><br /></td></tr>
<tr class="separator:gad2f96aff5543a2cd158dfa8d94dcd587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga269dfb447107e829b7a70ea8b4e1e62e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga269dfb447107e829b7a70ea8b4e1e62e">DRV8323_CTRL06_CSA_CAL_B_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga269dfb447107e829b7a70ea8b4e1e62e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the CSA_CAL_B bits in the Control 6 register.  <a href="group___d_r_v8323.html#ga269dfb447107e829b7a70ea8b4e1e62e">More...</a><br /></td></tr>
<tr class="separator:ga269dfb447107e829b7a70ea8b4e1e62e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad85b2e149f51cfedd8ff5c07423fc8d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gad85b2e149f51cfedd8ff5c07423fc8d2">DRV8323_CTRL06_CSA_CAL_A_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memdesc:gad85b2e149f51cfedd8ff5c07423fc8d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the CSA_CAL_A bits in the Control 6 register.  <a href="group___d_r_v8323.html#gad85b2e149f51cfedd8ff5c07423fc8d2">More...</a><br /></td></tr>
<tr class="separator:gad85b2e149f51cfedd8ff5c07423fc8d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80f30e72aec57379f90b4b5d73dcc323"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga80f30e72aec57379f90b4b5d73dcc323">DRV8323_CTRL06_DIS_SEN_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga80f30e72aec57379f90b4b5d73dcc323"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DIS_SEN bits in the Control 6 register.  <a href="group___d_r_v8323.html#ga80f30e72aec57379f90b4b5d73dcc323">More...</a><br /></td></tr>
<tr class="separator:ga80f30e72aec57379f90b4b5d73dcc323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57eafd52eded9c5e82c1b6680c4f0c88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga57eafd52eded9c5e82c1b6680c4f0c88">DRV8323_CTRL06_CSA_GAIN_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga57eafd52eded9c5e82c1b6680c4f0c88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the CSA_GAIN bits in the Control 6 register.  <a href="group___d_r_v8323.html#ga57eafd52eded9c5e82c1b6680c4f0c88">More...</a><br /></td></tr>
<tr class="separator:ga57eafd52eded9c5e82c1b6680c4f0c88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae42d406d94008e44fe010d27b9dfca6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gae42d406d94008e44fe010d27b9dfca6b">DRV8323_CTRL06_LS_REF_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memdesc:gae42d406d94008e44fe010d27b9dfca6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the LS_REF bits in the Control 6 register.  <a href="group___d_r_v8323.html#gae42d406d94008e44fe010d27b9dfca6b">More...</a><br /></td></tr>
<tr class="separator:gae42d406d94008e44fe010d27b9dfca6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e401750e7cda0f1a0755c5ffb5d0805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga3e401750e7cda0f1a0755c5ffb5d0805">DRV8323_CTRL06_VREF_DIV_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga3e401750e7cda0f1a0755c5ffb5d0805"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the VREF_DIV bits in the Control 6 register.  <a href="group___d_r_v8323.html#ga3e401750e7cda0f1a0755c5ffb5d0805">More...</a><br /></td></tr>
<tr class="separator:ga3e401750e7cda0f1a0755c5ffb5d0805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e4251f09f5e5d80f1487b643a2b0335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga4e4251f09f5e5d80f1487b643a2b0335">DRV8323_CTRL06_CSA_FET_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga4e4251f09f5e5d80f1487b643a2b0335"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the CSA_FET bits in the Control 6 register.  <a href="group___d_r_v8323.html#ga4e4251f09f5e5d80f1487b643a2b0335">More...</a><br /></td></tr>
<tr class="separator:ga4e4251f09f5e5d80f1487b643a2b0335"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga3eca73510baa9d1cc30bd1083896336b"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct___d_r_v8323___v_a_r_s__t__.html">_DRV8323_VARS_t_</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga3eca73510baa9d1cc30bd1083896336b">DRV8323_VARS_t</a></td></tr>
<tr class="memdesc:ga3eca73510baa9d1cc30bd1083896336b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8323 registers and commands.  <a href="group___d_r_v8323.html#ga3eca73510baa9d1cc30bd1083896336b">More...</a><br /></td></tr>
<tr class="separator:ga3eca73510baa9d1cc30bd1083896336b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74ac50c906b0667aabfc9a478f82d4aa"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct___d_r_v8323___v_a_r_s__t__.html">_DRV8323_VARS_t_</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga74ac50c906b0667aabfc9a478f82d4aa">DRV8323VARS_Handle</a></td></tr>
<tr class="memdesc:ga74ac50c906b0667aabfc9a478f82d4aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the DRV8323_VARS_t handle.  <a href="group___d_r_v8323.html#ga74ac50c906b0667aabfc9a478f82d4aa">More...</a><br /></td></tr>
<tr class="separator:ga74ac50c906b0667aabfc9a478f82d4aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga925acd6633c81ea8f153992b3277a7bf"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct___d_r_v8323___obj__.html">_DRV8323_Obj_</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga925acd6633c81ea8f153992b3277a7bf">DRV8323_Obj</a></td></tr>
<tr class="memdesc:ga925acd6633c81ea8f153992b3277a7bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the DRV8323 object.  <a href="group___d_r_v8323.html#ga925acd6633c81ea8f153992b3277a7bf">More...</a><br /></td></tr>
<tr class="separator:ga925acd6633c81ea8f153992b3277a7bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace65c4ecd1c3d113fefc939f3bb4b795"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct___d_r_v8323___obj__.html">_DRV8323_Obj_</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gace65c4ecd1c3d113fefc939f3bb4b795">DRV8323_Handle</a></td></tr>
<tr class="memdesc:gace65c4ecd1c3d113fefc939f3bb4b795"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the DRV8323 handle.  <a href="group___d_r_v8323.html#gace65c4ecd1c3d113fefc939f3bb4b795">More...</a><br /></td></tr>
<tr class="separator:gace65c4ecd1c3d113fefc939f3bb4b795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67d1ffcb4e7f19db61b07009040c55ef"><td class="memItemLeft" align="right" valign="top">typedef uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga67d1ffcb4e7f19db61b07009040c55ef">DRV_Word_t</a></td></tr>
<tr class="memdesc:ga67d1ffcb4e7f19db61b07009040c55ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the DRV8323 Word type.  <a href="group___d_r_v8323.html#ga67d1ffcb4e7f19db61b07009040c55ef">More...</a><br /></td></tr>
<tr class="separator:ga67d1ffcb4e7f19db61b07009040c55ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga5ac4fc78526337e2434c29d2009d2b20"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga5ac4fc78526337e2434c29d2009d2b20">DRV8323_CtrlMode_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga5ac4fc78526337e2434c29d2009d2b20a2eaa0a2a688d12ea0370c53ff0690255">DRV8323_CTRLMODE_WRITE</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga5ac4fc78526337e2434c29d2009d2b20a434a9cbe55353977fa9fec03912ebf91">DRV8323_CTRLMODE_READ</a> = 1
<br />
 }</td></tr>
<tr class="memdesc:ga5ac4fc78526337e2434c29d2009d2b20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the R/W modes.  <a href="group___d_r_v8323.html#ga5ac4fc78526337e2434c29d2009d2b20">More...</a><br /></td></tr>
<tr class="separator:ga5ac4fc78526337e2434c29d2009d2b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed0448e3f8cf591bc34912860968ae12"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gaed0448e3f8cf591bc34912860968ae12">DRV8323_Address_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggaed0448e3f8cf591bc34912860968ae12a9b8d5af3599fe13bd8a44667a2c9213a">DRV8323_ADDRESS_STATUS_0</a> = (0 &lt;&lt; 11), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggaed0448e3f8cf591bc34912860968ae12af6c2062df4ee8500f10962bcd97c5a28">DRV8323_ADDRESS_STATUS_1</a> = (1 &lt;&lt; 11), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggaed0448e3f8cf591bc34912860968ae12ac494908cb0d25dc24e3be0977557ca49">DRV8323_ADDRESS_CONTROL_2</a> = (2 &lt;&lt; 11), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggaed0448e3f8cf591bc34912860968ae12ac8f259ba1c8a613a8be537217ae6141a">DRV8323_ADDRESS_CONTROL_3</a> = (3 &lt;&lt; 11), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggaed0448e3f8cf591bc34912860968ae12a5a594632535e9b1d538a29e0662afd8a">DRV8323_ADDRESS_CONTROL_4</a> = (4 &lt;&lt; 11), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggaed0448e3f8cf591bc34912860968ae12a5136feb3775a69a7e6ce169f97035324">DRV8323_ADDRESS_CONTROL_5</a> = (5 &lt;&lt; 11), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggaed0448e3f8cf591bc34912860968ae12a432861ed539c5d709f94b35aa9b56417">DRV8323_ADDRESS_CONTROL_6</a> = (6 &lt;&lt; 11)
<br />
 }</td></tr>
<tr class="memdesc:gaed0448e3f8cf591bc34912860968ae12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the register addresses.  <a href="group___d_r_v8323.html#gaed0448e3f8cf591bc34912860968ae12">More...</a><br /></td></tr>
<tr class="separator:gaed0448e3f8cf591bc34912860968ae12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac34be7b8bc3c1e7d6e510c61ff604c22"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gac34be7b8bc3c1e7d6e510c61ff604c22">DRV8323_STATUS00_WarningWatchdog_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggac34be7b8bc3c1e7d6e510c61ff604c22a11fe2d91da5243b45b9c63ee873e28f1">DRV8323_VDS_LC</a> = (1 &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggac34be7b8bc3c1e7d6e510c61ff604c22a9b28a707ea4fba5b7f439b4b33169520">DRV8323_VDS_HC</a> = (1 &lt;&lt; 1), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggac34be7b8bc3c1e7d6e510c61ff604c22a85c7c2e0440b69bfd39c5fa462ca04ca">DRV8323_VDS_LB</a> = (1 &lt;&lt; 2), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggac34be7b8bc3c1e7d6e510c61ff604c22a9b7659017a7e1bc16d50a00c9ec35267">DRV8323_VDS_HB</a> = (1 &lt;&lt; 3), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggac34be7b8bc3c1e7d6e510c61ff604c22a1ea0db40bc73aa59e9bdbd3540a30cb1">DRV8323_VDS_LA</a> = (1 &lt;&lt; 4), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggac34be7b8bc3c1e7d6e510c61ff604c22a59dbc0380a2947dfca1920bd59cdfe8f">DRV8323_VDS_HA</a> = (1 &lt;&lt; 5), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggac34be7b8bc3c1e7d6e510c61ff604c22ae3f6090ed71cade69ddaa7fd74c43acc">DRV8323_OTSD</a> = (1 &lt;&lt; 6), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggac34be7b8bc3c1e7d6e510c61ff604c22a4bb2ef3414b1f25530ad44165a1ca7fd">DRV8323_UVLO</a> = (1 &lt;&lt; 7), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggac34be7b8bc3c1e7d6e510c61ff604c22a862bc637ddebd8efd02fb1ba5f54b66a">DRV8323_GDF</a> = (1 &lt;&lt; 8), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggac34be7b8bc3c1e7d6e510c61ff604c22a3b72170e5da0e134a2c674ef3208d685">DRV8323_VDS_OCP</a> = (1 &lt;&lt; 9), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggac34be7b8bc3c1e7d6e510c61ff604c22a2fa209f33852d063cfb51198816da636">DRV8323_FAULT</a> = (1 &lt;&lt; 10)
<br />
 }</td></tr>
<tr class="memdesc:gac34be7b8bc3c1e7d6e510c61ff604c22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the Status 0 register, faults.  <a href="group___d_r_v8323.html#gac34be7b8bc3c1e7d6e510c61ff604c22">More...</a><br /></td></tr>
<tr class="separator:gac34be7b8bc3c1e7d6e510c61ff604c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6735c2aa657147f6707e7239d100b12d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga6735c2aa657147f6707e7239d100b12d">DRV8323_STATUS01_OvVdsFaults_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga6735c2aa657147f6707e7239d100b12da3f4ab18d1428a43a2edc52307a20db02">DRV8323_VGS_LC</a> = (1 &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga6735c2aa657147f6707e7239d100b12da694f89b7e8db606927330b11e9b03206">DRV8323_VGS_HC</a> = (1 &lt;&lt; 1), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga6735c2aa657147f6707e7239d100b12da863f2495bbb9dfcfd2df45d90716d6ac">DRV8323_VGS_LB</a> = (1 &lt;&lt; 2), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga6735c2aa657147f6707e7239d100b12da6ea6dcc19499910760d8627d09473627">DRV8323_VGS_HB</a> = (1 &lt;&lt; 3), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga6735c2aa657147f6707e7239d100b12da99afbcc8ffb09e8376a841f0ef904de6">DRV8323_VGS_LA</a> = (1 &lt;&lt; 4), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga6735c2aa657147f6707e7239d100b12dadf6db95fe8eeb7d7ac289ef0a5fcfbcd">DRV8323_VGS_HA</a> = (1 &lt;&lt; 5), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga6735c2aa657147f6707e7239d100b12da3abbc0fb611717411b87ae8e0443b260">DRV8323_CPUV</a> = (1 &lt;&lt; 6), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga6735c2aa657147f6707e7239d100b12da4868f4a23e492f4754b05f2d5cbde24e">DRV8323_OTW</a> = (1 &lt;&lt; 7), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga6735c2aa657147f6707e7239d100b12da878d2d1d0f6f78faacc54459ec26a611">DRV8323_SC_OC</a> = (1 &lt;&lt; 8), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga6735c2aa657147f6707e7239d100b12da05e816e5e4361cab3dcfbb23a28e3031">DRV8323_SB_OC</a> = (1 &lt;&lt; 9), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga6735c2aa657147f6707e7239d100b12da41cafb4246ec5cf6c82f059f5a81e1cd">DRV8323_SA_OC</a> = (1 &lt;&lt; 10)
<br />
 }</td></tr>
<tr class="memdesc:ga6735c2aa657147f6707e7239d100b12d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the Status 1 register, OV/VDS faults.  <a href="group___d_r_v8323.html#ga6735c2aa657147f6707e7239d100b12d">More...</a><br /></td></tr>
<tr class="separator:ga6735c2aa657147f6707e7239d100b12d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab56eadaae0b015792b90fc8c42ba2b3f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gab56eadaae0b015792b90fc8c42ba2b3f">DRV8323_CTRL02_PWMMode_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggab56eadaae0b015792b90fc8c42ba2b3fae0fad2a88e899ef4eeb7948b6687d571">DRV8323_PWMMODE_6</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggab56eadaae0b015792b90fc8c42ba2b3fadf64b214f0d02304520b576ee352c38c">DRV8323_PWMMODE_3</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggab56eadaae0b015792b90fc8c42ba2b3fa433956b6ed11e6be66492ae4b644eda3">DRV8323_PWMMODE_1</a> = 2
<br />
 }</td></tr>
<tr class="memdesc:gab56eadaae0b015792b90fc8c42ba2b3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the driver PWM mode.  <a href="group___d_r_v8323.html#gab56eadaae0b015792b90fc8c42ba2b3f">More...</a><br /></td></tr>
<tr class="separator:gab56eadaae0b015792b90fc8c42ba2b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga736302c7f95e2a475438432f9b4be4d2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga736302c7f95e2a475438432f9b4be4d2">DRV8323_CTRL03_PeakSourCurHS_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga736302c7f95e2a475438432f9b4be4d2af57522738019db2b6e7941d0e177b7bb">DRV8323_ISOUR_HS_0P010_A</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga736302c7f95e2a475438432f9b4be4d2a39894abb53ec1a8c6e0d1b442d1daa4b">DRV8323_ISOUR_HS_0P030_A</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga736302c7f95e2a475438432f9b4be4d2ab74780245fdd5daa41e49fedc35fa1e9">DRV8323_ISOUR_HS_0P060_A</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga736302c7f95e2a475438432f9b4be4d2a97e886e575e92dc127589847d7a6fa1d">DRV8323_ISOUR_HS_0P080_A</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga736302c7f95e2a475438432f9b4be4d2ad9b36aee00a4f93bd87299cbe3277f53">DRV8323_ISOUR_HS_0P120_A</a> = 4, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga736302c7f95e2a475438432f9b4be4d2a72eaef1f68cc12459b8095aa901a2c9b">DRV8323_ISOUR_HS_0P140_A</a> = 5, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga736302c7f95e2a475438432f9b4be4d2abeb77bbd6811aa3f68cdef615cf33975">DRV8323_ISOUR_HS_0P170_A</a> = 6, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga736302c7f95e2a475438432f9b4be4d2add654e8e5ef6f076ce5bf0d37fc51cee">DRV8323_ISOUR_HS_0P190_A</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga736302c7f95e2a475438432f9b4be4d2abd8ad98f9977ad25338ae5bcd75d059e">DRV8323_ISOUR_HS_0P260_A</a> = 8, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga736302c7f95e2a475438432f9b4be4d2aebb685106b16e9d6e60d9a4f4334c4a5">DRV8323_ISOUR_HS_0P330_A</a> = 9, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga736302c7f95e2a475438432f9b4be4d2a12c18df719d4504a6519b1fd7a29cffc">DRV8323_ISOUR_HS_0P370_A</a> = 10, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga736302c7f95e2a475438432f9b4be4d2ab94bb1e49e01e54478b0a21883a623fa">DRV8323_ISOUR_HS_0P440_A</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga736302c7f95e2a475438432f9b4be4d2ab4da401f0e7509f554f4fa700859fa50">DRV8323_ISOUR_HS_0P570_A</a> = 12, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga736302c7f95e2a475438432f9b4be4d2ab4b344d1b2e25ddecf888bfb146d14e6">DRV8323_ISOUR_HS_0P680_A</a> = 13, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga736302c7f95e2a475438432f9b4be4d2a7ad5d5fafe41cc9a462328e82c6fcd7c">DRV8323_ISOUR_HS_0P820_A</a> = 14, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga736302c7f95e2a475438432f9b4be4d2a3d24bd523ef9456f783fb96e3bfa3158">DRV8323_ISOUR_HS_1P000_A</a> = 15
<br />
 }</td></tr>
<tr class="memdesc:ga736302c7f95e2a475438432f9b4be4d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the high side gate drive peak source current; gate currents not consistent with DS.  <a href="group___d_r_v8323.html#ga736302c7f95e2a475438432f9b4be4d2">More...</a><br /></td></tr>
<tr class="separator:ga736302c7f95e2a475438432f9b4be4d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad40ac2a458631178f1d1f8bbb9313991"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gad40ac2a458631178f1d1f8bbb9313991">DRV8323_CTRL03_PeakSinkCurHS_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggad40ac2a458631178f1d1f8bbb9313991af473c9f6689962db820c28156767534c">DRV8323_ISINK_HS_0P020_A</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggad40ac2a458631178f1d1f8bbb9313991ad10f9f96ed3b4c00b6baa31feaca7143">DRV8323_ISINK_HS_0P060_A</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggad40ac2a458631178f1d1f8bbb9313991a50f1d949c529211c14b0e5324b05acfa">DRV8323_ISINK_HS_0P120_A</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggad40ac2a458631178f1d1f8bbb9313991af8d226a0613e6cc6c24a2db11e142993">DRV8323_ISINK_HS_0P160_A</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggad40ac2a458631178f1d1f8bbb9313991a83b6426776afd36a29419e540c885d0a">DRV8323_ISINK_HS_0P240_A</a> = 4, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggad40ac2a458631178f1d1f8bbb9313991ada19e02d6ab38e05a4659db76b977c49">DRV8323_ISINK_HS_0P280_A</a> = 5, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggad40ac2a458631178f1d1f8bbb9313991a456e50dcdcc8c171dbb73d9e3daf23f1">DRV8323_ISINK_HS_0P340_A</a> = 6, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggad40ac2a458631178f1d1f8bbb9313991acebc0125bbb59de14249a185f8634b32">DRV8323_ISINK_HS_0P380_A</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggad40ac2a458631178f1d1f8bbb9313991a660416bf749b041d8900401a678f04c2">DRV8323_ISINK_HS_0P520_A</a> = 8, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggad40ac2a458631178f1d1f8bbb9313991a0958799e3fb088adc21c46d6a61ba63b">DRV8323_ISINK_HS_0P660_A</a> = 9, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggad40ac2a458631178f1d1f8bbb9313991a035a2cf0c4ce6454070c6d9b24fa8242">DRV8323_ISINK_HS_0P740_A</a> = 10, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggad40ac2a458631178f1d1f8bbb9313991a2069f6ae66182aaa431a778981a87bf6">DRV8323_ISINK_HS_0P880_A</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggad40ac2a458631178f1d1f8bbb9313991af84598b090fb991e313148dca0a4524b">DRV8323_ISINK_HS_1P140_A</a> = 12, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggad40ac2a458631178f1d1f8bbb9313991a7ff8bf3447914f129a63a66e20b1240a">DRV8323_ISINK_HS_1P360_A</a> = 13, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggad40ac2a458631178f1d1f8bbb9313991a6d11b4f54964b41cc5847b748618bd37">DRV8323_ISINK_HS_1P640_A</a> = 14, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggad40ac2a458631178f1d1f8bbb9313991af0987cfaa68016c1376b3ff130fa6d9c">DRV8323_ISINK_HS_2P000_A</a> = 15
<br />
 }</td></tr>
<tr class="memdesc:gad40ac2a458631178f1d1f8bbb9313991"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the high side gate drive peak sink current; gate currents not consistent with DS.  <a href="group___d_r_v8323.html#gad40ac2a458631178f1d1f8bbb9313991">More...</a><br /></td></tr>
<tr class="separator:gad40ac2a458631178f1d1f8bbb9313991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5020bff171c051ac1121eee4a9b1e13d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga5020bff171c051ac1121eee4a9b1e13d">DRV8323_CTRL03_Lock_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga5020bff171c051ac1121eee4a9b1e13da13378dbcc97518a7b7c4252c0d9c6be3">DRV8323_LOCK_UNLOCK</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga5020bff171c051ac1121eee4a9b1e13da086658893e8f894cb7c2ec89ded8fbaa">DRV8323_LOCK_LOCK</a> = 6
<br />
 }</td></tr>
<tr class="memdesc:ga5020bff171c051ac1121eee4a9b1e13d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the high side and low side gate drive peak source time; adapt timings to DRV8323.  <a href="group___d_r_v8323.html#ga5020bff171c051ac1121eee4a9b1e13d">More...</a><br /></td></tr>
<tr class="separator:ga5020bff171c051ac1121eee4a9b1e13d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fd3e881cb5d0380fa738513cd020114"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga7fd3e881cb5d0380fa738513cd020114">DRV8323_CTRL04_PeakTime_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga7fd3e881cb5d0380fa738513cd020114a466446ab333afefe0fa66599a0558607">DRV8323_TSOUR_500_NS</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga7fd3e881cb5d0380fa738513cd020114a6db3f6f3f0cdf1323c291b1e674a8fe7">DRV8323_TSOUR_1000_NS</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga7fd3e881cb5d0380fa738513cd020114aefe42f243e294aed0b2be1c321eae218">DRV8323_TSOUR_2000_NS</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga7fd3e881cb5d0380fa738513cd020114a77ac24fa653f7754e9249c4592018a10">DRV8323_TSOUR_4000_NS</a> = 3
<br />
 }</td></tr>
<tr class="memdesc:ga7fd3e881cb5d0380fa738513cd020114"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the high side and low side gate drive peak source time; adapt timings to DRV8323.  <a href="group___d_r_v8323.html#ga7fd3e881cb5d0380fa738513cd020114">More...</a><br /></td></tr>
<tr class="separator:ga7fd3e881cb5d0380fa738513cd020114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbd90002932d4a7f59badf5e47f650b9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gabbd90002932d4a7f59badf5e47f650b9">DRV8323_CTRL04_PeakSourCurLS_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggabbd90002932d4a7f59badf5e47f650b9a263ef0ac8437862d40ca7ed8cc89f293">DRV8323_ISOUR_LS_0P010_A</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggabbd90002932d4a7f59badf5e47f650b9ab84cb47299c671f32380c165aa40e0e6">DRV8323_ISOUR_LS_0P030_A</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggabbd90002932d4a7f59badf5e47f650b9af7f4f94b6f78c00ec4b73b93d12e4bf8">DRV8323_ISOUR_LS_0P060_A</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggabbd90002932d4a7f59badf5e47f650b9ab508de9558dc264a64be6c0a6b636d44">DRV8323_ISOUR_LS_0P080_A</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggabbd90002932d4a7f59badf5e47f650b9a4b7270c5f0786a514c5a0eac9f7ccbdd">DRV8323_ISOUR_LS_0P120_A</a> = 4, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggabbd90002932d4a7f59badf5e47f650b9a31219a3b4cdea0ff4bf2a25bd1fa4637">DRV8323_ISOUR_LS_0P140_A</a> = 5, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggabbd90002932d4a7f59badf5e47f650b9a7c72a6899d19649f9f1bc4db1fbaa824">DRV8323_ISOUR_LS_0P170_A</a> = 6, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggabbd90002932d4a7f59badf5e47f650b9afecf2f951e7c2383375cefe0344c3195">DRV8323_ISOUR_LS_0P190_A</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggabbd90002932d4a7f59badf5e47f650b9a61408db28a09d8276e71a06f2c46f832">DRV8323_ISOUR_LS_0P260_A</a> = 8, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggabbd90002932d4a7f59badf5e47f650b9ab6f8994eeab4e1f0991ea636d36c1507">DRV8323_ISOUR_LS_0P330_A</a> = 9, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggabbd90002932d4a7f59badf5e47f650b9a502a833f2d6e863a3e935600cfcf4943">DRV8323_ISOUR_LS_0P370_A</a> = 10, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggabbd90002932d4a7f59badf5e47f650b9ad66a157b03a81b89233d202c57cd2d5d">DRV8323_ISOUR_LS_0P440_A</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggabbd90002932d4a7f59badf5e47f650b9afa91446974511812954a7a57a612f17c">DRV8323_ISOUR_LS_0P570_A</a> = 12, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggabbd90002932d4a7f59badf5e47f650b9a6ee758c86e615d2be7da3624e2577bbf">DRV8323_ISOUR_LS_0P680_A</a> = 13, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggabbd90002932d4a7f59badf5e47f650b9a5c222244bbc4cf58c2f4c929a940437d">DRV8323_ISOUR_LS_0P820_A</a> = 14, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggabbd90002932d4a7f59badf5e47f650b9a5085ae9716450c7c9adf4a1f72da2718">DRV8323_ISOUR_LS_1P000_A</a> = 15
<br />
 }</td></tr>
<tr class="memdesc:gabbd90002932d4a7f59badf5e47f650b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the low side gate drive peak source current; adapt current ratings.  <a href="group___d_r_v8323.html#gabbd90002932d4a7f59badf5e47f650b9">More...</a><br /></td></tr>
<tr class="separator:gabbd90002932d4a7f59badf5e47f650b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b4aad95d80dcb82ba85e59a4effb935"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga7b4aad95d80dcb82ba85e59a4effb935">DRV8323_CTRL04_PeakSinkCurLS_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga7b4aad95d80dcb82ba85e59a4effb935a349a0d40f7256b94ef74aa6fa144f3c4">DRV8323_ISINK_LS_0P020_A</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga7b4aad95d80dcb82ba85e59a4effb935a9c423ad76b9176b8d15e09ba4e876237">DRV8323_ISINK_LS_0P060_A</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga7b4aad95d80dcb82ba85e59a4effb935ad8e62de962200ff4ec3ea926e37b6006">DRV8323_ISINK_LS_0P120_A</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga7b4aad95d80dcb82ba85e59a4effb935af5a90fc5307d32874514510630fd58b5">DRV8323_ISINK_LS_0P160_A</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga7b4aad95d80dcb82ba85e59a4effb935a42decf26f68bdedb5d9717e330c1b8ca">DRV8323_ISINK_LS_0P240_A</a> = 4, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga7b4aad95d80dcb82ba85e59a4effb935a8213357e86173208b7af303861922f57">DRV8323_ISINK_LS_0P280_A</a> = 5, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga7b4aad95d80dcb82ba85e59a4effb935ab6592650626767e314f32061ff8ac3dc">DRV8323_ISINK_LS_0P340_A</a> = 6, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga7b4aad95d80dcb82ba85e59a4effb935a7c8902c1fc9b08f5775ef5d601f01de1">DRV8323_ISINK_LS_0P380_A</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga7b4aad95d80dcb82ba85e59a4effb935a50e66c73ef8d3fda2edaa77f336f938c">DRV8323_ISINK_LS_0P520_A</a> = 8, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga7b4aad95d80dcb82ba85e59a4effb935a4547845e4167197e6b1ca1dbad7f692c">DRV8323_ISINK_LS_0P660_A</a> = 9, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga7b4aad95d80dcb82ba85e59a4effb935a723cfa644bd48b7e2a66663105062322">DRV8323_ISINK_LS_0P740_A</a> = 10, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga7b4aad95d80dcb82ba85e59a4effb935a9ae3cd3fa637eb5e726b865ad80483f5">DRV8323_ISINK_LS_0P880_A</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga7b4aad95d80dcb82ba85e59a4effb935aace8c5f3ce18bcee369384afce720867">DRV8323_ISINK_LS_1P140_A</a> = 12, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga7b4aad95d80dcb82ba85e59a4effb935abeddd6d8d257743007c09bdaf5b337ec">DRV8323_ISINK_LS_1P360_A</a> = 13, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga7b4aad95d80dcb82ba85e59a4effb935a137e920a21e7c619e2c89817415e0575">DRV8323_ISINK_LS_1P640_A</a> = 14, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga7b4aad95d80dcb82ba85e59a4effb935aa94916e6659cd3bd5a6384d5104c7eb2">DRV8323_ISINK_LS_2P000_A</a> = 15
<br />
 }</td></tr>
<tr class="memdesc:ga7b4aad95d80dcb82ba85e59a4effb935"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the low side gate drive peak sink current; adapt current ratings.  <a href="group___d_r_v8323.html#ga7b4aad95d80dcb82ba85e59a4effb935">More...</a><br /></td></tr>
<tr class="separator:ga7b4aad95d80dcb82ba85e59a4effb935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1f19f2e8c3c3761f7dbb53ede3228d7"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gae1f19f2e8c3c3761f7dbb53ede3228d7">DRV8323_CTRL05_VDSLVL_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggae1f19f2e8c3c3761f7dbb53ede3228d7a8f6e499d8425a666dddf8de2f60b3f78">DRV8323_VDS_LEVEL_0P060_V</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggae1f19f2e8c3c3761f7dbb53ede3228d7a317a35e4cccb8556a0e31e6b32fd83e7">DRV8323_VDS_LEVEL_0P130_V</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggae1f19f2e8c3c3761f7dbb53ede3228d7acd3284293d1ec18776de43ce6b19abac">DRV8323_VDS_LEVEL_0P200_V</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggae1f19f2e8c3c3761f7dbb53ede3228d7a397863cf6be3ffb45981dce7a8c8cc06">DRV8323_VDS_LEVEL_0P260_V</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggae1f19f2e8c3c3761f7dbb53ede3228d7a112f64852f5a7161d707704859fe219b">DRV8323_VDS_LEVEL_0P310_V</a> = 4, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggae1f19f2e8c3c3761f7dbb53ede3228d7ac8c2f2434edc4af4b75d40cb90ef0632">DRV8323_VDS_LEVEL_0P450_V</a> = 5, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggae1f19f2e8c3c3761f7dbb53ede3228d7afff17e89cd1519ffd710a9617df6a3a1">DRV8323_VDS_LEVEL_0P530_V</a> = 6, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggae1f19f2e8c3c3761f7dbb53ede3228d7a02577bea3442703ce00517c8cc9a5699">DRV8323_VDS_LEVEL_0P600_V</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggae1f19f2e8c3c3761f7dbb53ede3228d7aa1179ab80e0c8aa5b0d75f948722f079">DRV8323_VDS_LEVEL_0P680_V</a> = 8, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggae1f19f2e8c3c3761f7dbb53ede3228d7a299f254e4370bdb7dcf0dff382b5256a">DRV8323_VDS_LEVEL_0P750_V</a> = 9, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggae1f19f2e8c3c3761f7dbb53ede3228d7a9f727d284fae5b004cad1c09873966b1">DRV8323_VDS_LEVEL_0P940_V</a> = 10, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggae1f19f2e8c3c3761f7dbb53ede3228d7a03f3bd0b9a171a0ab6dbce6471526712">DRV8323_VDS_LEVEL_1P130_V</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggae1f19f2e8c3c3761f7dbb53ede3228d7a158591d2c9ae7aea6965a1e4e29ed916">DRV8323_VDS_LEVEL_1P300_V</a> = 12, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggae1f19f2e8c3c3761f7dbb53ede3228d7ad66248d41a92bf3cae53a000de5eef68">DRV8323_VDS_LEVEL_1P500_V</a> = 13, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggae1f19f2e8c3c3761f7dbb53ede3228d7a217e19167c026bc49aa71aa6d32c3155">DRV8323_VDS_LEVEL_1P700_V</a> = 14, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggae1f19f2e8c3c3761f7dbb53ede3228d7a03cf29a4d6d061e6e46272f5de7972ea">DRV8323_VDS_LEVEL_1P880_V</a> = 15
<br />
 }</td></tr>
<tr class="memdesc:gae1f19f2e8c3c3761f7dbb53ede3228d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the VDS comparator threshold.  <a href="group___d_r_v8323.html#gae1f19f2e8c3c3761f7dbb53ede3228d7">More...</a><br /></td></tr>
<tr class="separator:gae1f19f2e8c3c3761f7dbb53ede3228d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3053093fbb0539b97061be74a8998ea"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gab3053093fbb0539b97061be74a8998ea">DRV8323_CTRL05_OcpDeg_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggab3053093fbb0539b97061be74a8998eaa59ac755e717721b9fcef78f5b206b92b">DRV8323_VDSDEG_2_US</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggab3053093fbb0539b97061be74a8998eaa11a03550200621d819b82347b8f0102d">DRV8323_VDSDEG_4_US</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggab3053093fbb0539b97061be74a8998eaa3351822b8151b49054dc942a792940be">DRV8323_VDSDEG_6_US</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggab3053093fbb0539b97061be74a8998eaa425e4ca53f4b4fc8bff88549e1556c71">DRV8323_VDSDEG_8_US</a> = 3
<br />
 }</td></tr>
<tr class="memdesc:gab3053093fbb0539b97061be74a8998ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the OCP/VDS sense deglitch time; adapt deglitch time comments.  <a href="group___d_r_v8323.html#gab3053093fbb0539b97061be74a8998ea">More...</a><br /></td></tr>
<tr class="separator:gab3053093fbb0539b97061be74a8998ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc899284adfeffffa318beaa9cd11427"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gadc899284adfeffffa318beaa9cd11427">DRV8323_CTRL05_OcpMode_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggadc899284adfeffffa318beaa9cd11427a4d3585c98b77180dd1335ee343f29ed5">DRV8323_LATCHED_SHUTDOWN</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggadc899284adfeffffa318beaa9cd11427ac7babb1ebbe5ee5f5d717230514f3102">DRV8323_AUTOMATIC_RETRY</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggadc899284adfeffffa318beaa9cd11427a03f91d426df4773a7a5568e381c389dd">DRV8323_REPORT_ONLY</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggadc899284adfeffffa318beaa9cd11427a839027a30de722ee75df7e4f0558e3c5">DRV8323_DISABLE_OCP</a> = 3
<br />
 }</td></tr>
<tr class="memdesc:gadc899284adfeffffa318beaa9cd11427"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the OCP report mode.  <a href="group___d_r_v8323.html#gadc899284adfeffffa318beaa9cd11427">More...</a><br /></td></tr>
<tr class="separator:gadc899284adfeffffa318beaa9cd11427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac95f399b04be75abc80bb45031bac5f3"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gac95f399b04be75abc80bb45031bac5f3">DRV8323_CTRL05_DeadTime_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggac95f399b04be75abc80bb45031bac5f3ab18d1ebafa6144c93d2c1ec46f778547">DRV8323_DEADTIME_50_NS</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggac95f399b04be75abc80bb45031bac5f3a560885dad183f149d10683938790abfe">DRV8323_DEADTIME_100_NS</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggac95f399b04be75abc80bb45031bac5f3abd9bcc885e867793313f45d083e26117">DRV8323_DEADTIME_200_NS</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggac95f399b04be75abc80bb45031bac5f3a031ee7a897d8c83a520ecdcceee9911a">DRV8323_DEADTIME_400_NS</a> = 3
<br />
 }</td></tr>
<tr class="memdesc:gac95f399b04be75abc80bb45031bac5f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the driver dead time.  <a href="group___d_r_v8323.html#gac95f399b04be75abc80bb45031bac5f3">More...</a><br /></td></tr>
<tr class="separator:gac95f399b04be75abc80bb45031bac5f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5633c084e36550fe1f07975e6264d75"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gab5633c084e36550fe1f07975e6264d75">DRV8323_CTRL06_SENLevel_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggab5633c084e36550fe1f07975e6264d75a4bfbdea7ba3739b3a288795be1dc9167">DRV8323_SEN_Lvl_Ocp_0p25</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggab5633c084e36550fe1f07975e6264d75a177403c9ab124e8b13bd54f6b14a3394">DRV8323_SEN_Lvl_Ocp_0p50</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggab5633c084e36550fe1f07975e6264d75a6d5ae4edc8f3006fea7e30f8dee1aa3b">DRV8323_SEN_Lvl_Ocp_0p75</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#ggab5633c084e36550fe1f07975e6264d75addc180103ed59ed27e83b096ea8ec748">DRV8323_SEN_Lvl_Ocp_1p00</a> = 3
<br />
 }</td></tr>
<tr class="memdesc:gab5633c084e36550fe1f07975e6264d75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the Sense OCP level.  <a href="group___d_r_v8323.html#gab5633c084e36550fe1f07975e6264d75">More...</a><br /></td></tr>
<tr class="separator:gab5633c084e36550fe1f07975e6264d75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b507b353becd38519d472090c5501db"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga8b507b353becd38519d472090c5501db">DRV8323_CTRL06_CSAGain_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga8b507b353becd38519d472090c5501dba2767c2cacb7ec12afdcd7b8f835f6dd3">DRV8323_Gain_5VpV</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga8b507b353becd38519d472090c5501dba94bb31d67fdb25eaa5f63bbfcbba25f3">DRV8323_Gain_10VpV</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga8b507b353becd38519d472090c5501dbaeab02e3edef11fb60b339f42748f55d7">DRV8323_Gain_20VpV</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8323.html#gga8b507b353becd38519d472090c5501dba8f6e2bdf039a4208336f5cbee4c8b60f">DRV8323_Gain_40VpV</a> = 3
<br />
 }</td></tr>
<tr class="memdesc:ga8b507b353becd38519d472090c5501db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the gain of shunt amplifier.  <a href="group___d_r_v8323.html#ga8b507b353becd38519d472090c5501db">More...</a><br /></td></tr>
<tr class="separator:ga8b507b353becd38519d472090c5501db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga8a406a8927e4b98af9abd4edd0d29813"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8323.html#gace65c4ecd1c3d113fefc939f3bb4b795">DRV8323_Handle</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga8a406a8927e4b98af9abd4edd0d29813">DRV8323_init</a> (void *pMemory)</td></tr>
<tr class="memdesc:ga8a406a8927e4b98af9abd4edd0d29813"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the DRV8323 object.  <a href="group___d_r_v8323.html#ga8a406a8927e4b98af9abd4edd0d29813">More...</a><br /></td></tr>
<tr class="separator:ga8a406a8927e4b98af9abd4edd0d29813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e3c07e35e255983bb72f7ec50f3d419"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___d_r_v8316.html#ga67d1ffcb4e7f19db61b07009040c55ef">DRV_Word_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga6e3c07e35e255983bb72f7ec50f3d419">DRV8323_buildCtrlWord</a> (const <a class="el" href="group___d_r_v8323.html#ga5ac4fc78526337e2434c29d2009d2b20">DRV8323_CtrlMode_e</a> ctrlMode, const <a class="el" href="group___d_r_v8323.html#gaed0448e3f8cf591bc34912860968ae12">DRV8323_Address_e</a> regAddr, const uint16_t data)</td></tr>
<tr class="memdesc:ga6e3c07e35e255983bb72f7ec50f3d419"><td class="mdescLeft">&#160;</td><td class="mdescRight">Builds the control word.  <a href="group___d_r_v8323.html#ga6e3c07e35e255983bb72f7ec50f3d419">More...</a><br /></td></tr>
<tr class="separator:ga6e3c07e35e255983bb72f7ec50f3d419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae611ab413e1f7cd176b235f683f6086a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gae611ab413e1f7cd176b235f683f6086a">DRV8323_enable</a> (<a class="el" href="group___d_r_v8323.html#gace65c4ecd1c3d113fefc939f3bb4b795">DRV8323_Handle</a> handle)</td></tr>
<tr class="memdesc:gae611ab413e1f7cd176b235f683f6086a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the DRV8323.  <a href="group___d_r_v8323.html#gae611ab413e1f7cd176b235f683f6086a">More...</a><br /></td></tr>
<tr class="separator:gae611ab413e1f7cd176b235f683f6086a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga319a15d01fbf2710b634728bf45b0cfd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga319a15d01fbf2710b634728bf45b0cfd">DRV8323_setSPIHandle</a> (<a class="el" href="group___d_r_v8323.html#gace65c4ecd1c3d113fefc939f3bb4b795">DRV8323_Handle</a> handle, uint32_t spiHandle)</td></tr>
<tr class="memdesc:ga319a15d01fbf2710b634728bf45b0cfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the SPI handle in the DRV8323.  <a href="group___d_r_v8323.html#ga319a15d01fbf2710b634728bf45b0cfd">More...</a><br /></td></tr>
<tr class="separator:ga319a15d01fbf2710b634728bf45b0cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga884c10a8ef75048b3701f379a5979bae"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga884c10a8ef75048b3701f379a5979bae">DRV8323_setGPIOCSNumber</a> (<a class="el" href="group___d_r_v8323.html#gace65c4ecd1c3d113fefc939f3bb4b795">DRV8323_Handle</a> handle, uint32_t gpioNumber)</td></tr>
<tr class="memdesc:ga884c10a8ef75048b3701f379a5979bae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the GPIO number in the DRV8323.  <a href="group___d_r_v8323.html#ga884c10a8ef75048b3701f379a5979bae">More...</a><br /></td></tr>
<tr class="separator:ga884c10a8ef75048b3701f379a5979bae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad065343593ddc18b11ea0cebe0d12363"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gad065343593ddc18b11ea0cebe0d12363">DRV8323_setGPIOENNumber</a> (<a class="el" href="group___d_r_v8323.html#gace65c4ecd1c3d113fefc939f3bb4b795">DRV8323_Handle</a> handle, uint32_t gpioNumber)</td></tr>
<tr class="memdesc:gad065343593ddc18b11ea0cebe0d12363"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the GPIO number in the DRV8323.  <a href="group___d_r_v8323.html#gad065343593ddc18b11ea0cebe0d12363">More...</a><br /></td></tr>
<tr class="separator:gad065343593ddc18b11ea0cebe0d12363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3549e6d65b7095962c941c1dd10ed0a"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gab3549e6d65b7095962c941c1dd10ed0a">DRV8323_resetEnableTimeout</a> (<a class="el" href="group___d_r_v8323.html#gace65c4ecd1c3d113fefc939f3bb4b795">DRV8323_Handle</a> handle)</td></tr>
<tr class="memdesc:gab3549e6d65b7095962c941c1dd10ed0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the enable timeout flag.  <a href="group___d_r_v8323.html#gab3549e6d65b7095962c941c1dd10ed0a">More...</a><br /></td></tr>
<tr class="separator:gab3549e6d65b7095962c941c1dd10ed0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ddb1661674bd3426d9053db8aeb6c27"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga8ddb1661674bd3426d9053db8aeb6c27">DRV8323_resetRxTimeout</a> (<a class="el" href="group___d_r_v8323.html#gace65c4ecd1c3d113fefc939f3bb4b795">DRV8323_Handle</a> handle)</td></tr>
<tr class="memdesc:ga8ddb1661674bd3426d9053db8aeb6c27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the RX fifo timeout flag.  <a href="group___d_r_v8323.html#ga8ddb1661674bd3426d9053db8aeb6c27">More...</a><br /></td></tr>
<tr class="separator:ga8ddb1661674bd3426d9053db8aeb6c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52c0f6d4bcef6d220c1e09fd00e36aa1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga52c0f6d4bcef6d220c1e09fd00e36aa1">DRV8323_setupSPI</a> (<a class="el" href="group___d_r_v8323.html#gace65c4ecd1c3d113fefc939f3bb4b795">DRV8323_Handle</a> handle, <a class="el" href="group___d_r_v8323.html#ga3eca73510baa9d1cc30bd1083896336b">DRV8323_VARS_t</a> *drv8323Vars)</td></tr>
<tr class="memdesc:ga52c0f6d4bcef6d220c1e09fd00e36aa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the interface to all DRV8323 SPI variables.  <a href="group___d_r_v8323.html#ga52c0f6d4bcef6d220c1e09fd00e36aa1">More...</a><br /></td></tr>
<tr class="separator:ga52c0f6d4bcef6d220c1e09fd00e36aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad3239156c4815e5959ac1ecca7ea5f4"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gaad3239156c4815e5959ac1ecca7ea5f4">DRV8323_readSPI</a> (<a class="el" href="group___d_r_v8323.html#gace65c4ecd1c3d113fefc939f3bb4b795">DRV8323_Handle</a> handle, const <a class="el" href="group___d_r_v8323.html#gaed0448e3f8cf591bc34912860968ae12">DRV8323_Address_e</a> regAddr)</td></tr>
<tr class="memdesc:gaad3239156c4815e5959ac1ecca7ea5f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads data from the DRV8323 register.  <a href="group___d_r_v8323.html#gaad3239156c4815e5959ac1ecca7ea5f4">More...</a><br /></td></tr>
<tr class="separator:gaad3239156c4815e5959ac1ecca7ea5f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3acb1d35d5ca01fc30de54538ae99a4f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga3acb1d35d5ca01fc30de54538ae99a4f">DRV8323_writeSPI</a> (<a class="el" href="group___d_r_v8323.html#gace65c4ecd1c3d113fefc939f3bb4b795">DRV8323_Handle</a> handle, const <a class="el" href="group___d_r_v8323.html#gaed0448e3f8cf591bc34912860968ae12">DRV8323_Address_e</a> regAddr, const uint16_t data)</td></tr>
<tr class="memdesc:ga3acb1d35d5ca01fc30de54538ae99a4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes data to the DRV8323 register.  <a href="group___d_r_v8323.html#ga3acb1d35d5ca01fc30de54538ae99a4f">More...</a><br /></td></tr>
<tr class="separator:ga3acb1d35d5ca01fc30de54538ae99a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed474d55ca8d5d915d269041034d0c46"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#gaed474d55ca8d5d915d269041034d0c46">DRV8323_writeData</a> (<a class="el" href="group___d_r_v8323.html#gace65c4ecd1c3d113fefc939f3bb4b795">DRV8323_Handle</a> handle, <a class="el" href="group___d_r_v8323.html#ga3eca73510baa9d1cc30bd1083896336b">DRV8323_VARS_t</a> *drv8323Vars)</td></tr>
<tr class="memdesc:gaed474d55ca8d5d915d269041034d0c46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write to the DRV8323 SPI registers.  <a href="group___d_r_v8323.html#gaed474d55ca8d5d915d269041034d0c46">More...</a><br /></td></tr>
<tr class="separator:gaed474d55ca8d5d915d269041034d0c46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga229f5d7ccdf6f80ad33619a433b59596"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8323.html#ga229f5d7ccdf6f80ad33619a433b59596">DRV8323_readData</a> (<a class="el" href="group___d_r_v8323.html#gace65c4ecd1c3d113fefc939f3bb4b795">DRV8323_Handle</a> handle, <a class="el" href="group___d_r_v8323.html#ga3eca73510baa9d1cc30bd1083896336b">DRV8323_VARS_t</a> *drv8323Vars)</td></tr>
<tr class="memdesc:ga229f5d7ccdf6f80ad33619a433b59596"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read from the DRV8323 SPI registers.  <a href="group___d_r_v8323.html#ga229f5d7ccdf6f80ad33619a433b59596">More...</a><br /></td></tr>
<tr class="separator:ga229f5d7ccdf6f80ad33619a433b59596"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<hr size="1" /><small>
Copyright  2021, Texas Instruments Incorporated</small>
</body>
</html>
