// Seed: 2904922973
module module_0 ();
  reg id_1;
  bit id_2, id_3;
  assign id_1 = -1 - id_1;
  always id_1 <= id_3;
  bit id_4, id_5;
  wire id_6;
  always id_5 <= -1;
endmodule
module module_1;
  assign id_1 = id_1;
  module_0 modCall_1 ();
  tri0 id_2;
  id_3(
      .id_0(1),
      .id_1(id_1),
      .id_2(-1'b0),
      .id_3({-1{id_1}}),
      .id_4(id_1),
      .id_5(id_2 % ""),
      .id_6(-1'b0),
      .id_7(-1'b0),
      .id_8(-1),
      .id_9(-1'b0),
      .id_10(id_1)
  ); id_4(
      -1, -1'b0, id_1, id_2, -1'b0 && 1'b0
  );
  assign id_2 = 1;
endmodule
