// Copyright 2024 Google LLC
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     https://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

use std::arch::x86_64::CpuidResult;
use std::collections::HashMap;
use std::iter::zip;

use snafu::ResultExt;

use crate::arch::cpuid::CpuidIn;
use crate::arch::reg::{DtReg, DtRegVal, Reg, SReg, SegAccess, SegReg, SegRegVal};
use crate::hv::kvm::bindings::{
    KvmCpuid2, KvmCpuid2Flag, KvmCpuidEntry2, KvmMsrEntry, KvmMsrs, KvmRegs, KVM_MAX_CPUID_ENTRIES,
    MAX_IO_MSRS,
};
use crate::hv::kvm::ioctls::{
    kvm_get_regs, kvm_get_sregs, kvm_get_sregs2, kvm_set_cpuid2, kvm_set_msrs, kvm_set_regs,
    kvm_set_sregs, kvm_set_sregs2,
};
use crate::hv::kvm::kvm_error;
use crate::hv::kvm::vcpu::KvmVcpu;
use crate::hv::{error, Error, Result};

macro_rules! set_kvm_sreg {
    ($kvm_sregs:ident, $sreg:ident, $val:expr) => {
        match $sreg {
            SReg::Cr0 => $kvm_sregs.cr0 = $val,
            SReg::Cr2 => $kvm_sregs.cr2 = $val,
            SReg::Cr3 => $kvm_sregs.cr3 = $val,
            SReg::Cr4 => $kvm_sregs.cr4 = $val,
            SReg::Cr8 => $kvm_sregs.cr8 = $val,
            SReg::Efer => $kvm_sregs.efer = $val,
            SReg::ApicBase => $kvm_sregs.apic_base = $val,
        }
    };
}

macro_rules! set_kvm_dt_reg {
    ($kvm_sregs:ident, $dt_reg:ident, $val:expr) => {
        let target = match $dt_reg {
            DtReg::Idtr => &mut $kvm_sregs.idt,
            DtReg::Gdtr => &mut $kvm_sregs.gdt,
        };
        target.limit = $val.limit;
        target.base = $val.base;
    };
}

macro_rules! set_kvm_seg_reg {
    ($kvm_sregs:ident, $seg_reg:ident, $val:expr) => {
        let target = match $seg_reg {
            SegReg::Cs => &mut $kvm_sregs.cs,
            SegReg::Ds => &mut $kvm_sregs.ds,
            SegReg::Es => &mut $kvm_sregs.es,
            SegReg::Fs => &mut $kvm_sregs.fs,
            SegReg::Gs => &mut $kvm_sregs.gs,
            SegReg::Ss => &mut $kvm_sregs.ss,
            SegReg::Tr => &mut $kvm_sregs.tr,
            SegReg::Ldtr => &mut $kvm_sregs.ldt,
        };
        target.selector = $val.selector;
        target.base = $val.base;
        target.limit = $val.limit;
        target.type_ = $val.access.seg_type() as u8;
        target.s = $val.access.s_code_data() as u8;
        target.dpl = $val.access.priv_level() as u8;
        target.present = $val.access.present() as u8;
        target.avl = $val.access.available() as u8;
        target.db = $val.access.db_size_32() as u8;
        target.g = $val.access.granularity() as u8;
        target.l = $val.access.l_64bit() as u8;
        target.unusable = $val.access.unusable() as u8;
    };
}

macro_rules! get_kvm_sreg {
    ($kvm_sregs:ident, $sreg:ident) => {
        match $sreg {
            SReg::Cr0 => $kvm_sregs.cr0,
            SReg::Cr2 => $kvm_sregs.cr2,
            SReg::Cr3 => $kvm_sregs.cr3,
            SReg::Cr4 => $kvm_sregs.cr4,
            SReg::Cr8 => $kvm_sregs.cr8,
            SReg::Efer => $kvm_sregs.efer,
            SReg::ApicBase => $kvm_sregs.apic_base,
        }
    };
}

macro_rules! get_kvm_dt_reg {
    ($kvm_sregs:ident, $dt_reg:ident) => {{
        let target = match $dt_reg {
            DtReg::Idtr => $kvm_sregs.idt,
            DtReg::Gdtr => $kvm_sregs.gdt,
        };
        DtRegVal {
            limit: target.limit,
            base: target.base,
        }
    }};
}

macro_rules! get_kvm_seg_reg {
    ($kvm_sregs:ident, $seg_reg:ident) => {{
        let kvm_segment = match $seg_reg {
            SegReg::Cs => $kvm_sregs.cs,
            SegReg::Ds => $kvm_sregs.ds,
            SegReg::Es => $kvm_sregs.es,
            SegReg::Fs => $kvm_sregs.fs,
            SegReg::Gs => $kvm_sregs.gs,
            SegReg::Ss => $kvm_sregs.ss,
            SegReg::Tr => $kvm_sregs.tr,
            SegReg::Ldtr => $kvm_sregs.ldt,
        };
        let access = (kvm_segment.unusable as u32) << 16
            | (kvm_segment.g as u32) << 15
            | (kvm_segment.db as u32) << 14
            | (kvm_segment.l as u32) << 13
            | (kvm_segment.avl as u32) << 12
            | (kvm_segment.present as u32) << 7
            | (kvm_segment.dpl as u32) << 5
            | (kvm_segment.s as u32) << 4
            | (kvm_segment.type_ as u32);
        SegRegVal {
            selector: kvm_segment.selector,
            base: kvm_segment.base,
            limit: kvm_segment.limit,
            access: SegAccess(access),
        }
    }};
}

impl KvmVcpu {
    fn get_kvm_regs(&self) -> Result<KvmRegs> {
        let kvm_regs = unsafe { kvm_get_regs(&self.fd) }.context(error::VcpuReg)?;
        Ok(kvm_regs)
    }

    fn set_kvm_regs(&self, kvm_regs: &KvmRegs) -> Result<()> {
        unsafe { kvm_set_regs(&self.fd, kvm_regs) }.context(error::VcpuReg)?;
        Ok(())
    }

    pub fn kvm_set_regs(&self, vals: &[(Reg, u64)]) -> Result<()> {
        let mut kvm_regs = self.get_kvm_regs()?;
        for (reg, val) in vals {
            match reg {
                Reg::Rax => kvm_regs.rax = *val,
                Reg::Rbx => kvm_regs.rbx = *val,
                Reg::Rcx => kvm_regs.rcx = *val,
                Reg::Rdx => kvm_regs.rdx = *val,
                Reg::Rsi => kvm_regs.rsi = *val,
                Reg::Rdi => kvm_regs.rdi = *val,
                Reg::Rsp => kvm_regs.rsp = *val,
                Reg::Rbp => kvm_regs.rbp = *val,
                Reg::R8 => kvm_regs.r8 = *val,
                Reg::R9 => kvm_regs.r9 = *val,
                Reg::R10 => kvm_regs.r10 = *val,
                Reg::R11 => kvm_regs.r11 = *val,
                Reg::R12 => kvm_regs.r12 = *val,
                Reg::R13 => kvm_regs.r13 = *val,
                Reg::R14 => kvm_regs.r14 = *val,
                Reg::R15 => kvm_regs.r15 = *val,
                Reg::Rip => kvm_regs.rip = *val,
                Reg::Rflags => kvm_regs.rflags = *val,
            }
        }
        self.set_kvm_regs(&kvm_regs)
    }

    pub fn kvm_get_reg(&self, reg: Reg) -> Result<u64> {
        let kvm_regs = self.get_kvm_regs()?;
        let val = match reg {
            Reg::Rax => kvm_regs.rax,
            Reg::Rbx => kvm_regs.rbx,
            Reg::Rcx => kvm_regs.rcx,
            Reg::Rdx => kvm_regs.rdx,
            Reg::Rsi => kvm_regs.rsi,
            Reg::Rdi => kvm_regs.rdi,
            Reg::Rsp => kvm_regs.rsp,
            Reg::Rbp => kvm_regs.rbp,
            Reg::R8 => kvm_regs.r8,
            Reg::R9 => kvm_regs.r9,
            Reg::R10 => kvm_regs.r10,
            Reg::R11 => kvm_regs.r11,
            Reg::R12 => kvm_regs.r12,
            Reg::R13 => kvm_regs.r13,
            Reg::R14 => kvm_regs.r14,
            Reg::R15 => kvm_regs.r15,
            Reg::Rip => kvm_regs.rip,
            Reg::Rflags => kvm_regs.rflags,
        };
        Ok(val)
    }

    pub fn kvm_set_sregs2(
        &mut self,
        sregs: &[(SReg, u64)],
        seg_regs: &[(SegReg, SegRegVal)],
        dt_regs: &[(DtReg, DtRegVal)],
    ) -> Result<(), Error> {
        let mut kvm_sregs2 = unsafe { kvm_get_sregs2(&self.fd) }.context(error::VcpuReg)?;
        for (reg, val) in sregs {
            set_kvm_sreg!(kvm_sregs2, reg, *val)
        }
        for (reg, val) in dt_regs {
            set_kvm_dt_reg!(kvm_sregs2, reg, val);
        }
        for (reg, val) in seg_regs {
            set_kvm_seg_reg!(kvm_sregs2, reg, val);
        }
        unsafe { kvm_set_sregs2(&self.fd, &kvm_sregs2) }.context(error::VcpuReg)?;
        Ok(())
    }

    pub fn kvm_get_dt_reg2(&self, reg: DtReg) -> Result<DtRegVal> {
        let kvm_sregs2 = unsafe { kvm_get_sregs2(&self.fd) }.context(error::VcpuReg)?;
        let val = get_kvm_dt_reg!(kvm_sregs2, reg);
        Ok(val)
    }

    pub fn kvm_get_seg_reg2(&self, reg: SegReg) -> Result<SegRegVal> {
        let kvm_sregs2 = unsafe { kvm_get_sregs2(&self.fd) }.context(error::VcpuReg)?;
        let val = get_kvm_seg_reg!(kvm_sregs2, reg);
        Ok(val)
    }

    pub fn kvm_get_sreg2(&self, reg: SReg) -> Result<u64> {
        let kvm_sregs2 = unsafe { kvm_get_sregs2(&self.fd) }.context(error::VcpuReg)?;
        let val = get_kvm_sreg!(kvm_sregs2, reg);
        Ok(val)
    }

    pub fn kvm_set_sregs(
        &mut self,
        sregs: &[(SReg, u64)],
        seg_regs: &[(SegReg, SegRegVal)],
        dt_regs: &[(DtReg, DtRegVal)],
    ) -> Result<(), Error> {
        let mut kvm_sregs = unsafe { kvm_get_sregs(&self.fd) }.context(error::VcpuReg)?;
        for (reg, val) in sregs {
            set_kvm_sreg!(kvm_sregs, reg, *val)
        }
        for (reg, val) in dt_regs {
            set_kvm_dt_reg!(kvm_sregs, reg, val);
        }
        for (reg, val) in seg_regs {
            set_kvm_seg_reg!(kvm_sregs, reg, val);
        }
        unsafe { kvm_set_sregs(&self.fd, &kvm_sregs) }.context(error::VcpuReg)?;
        Ok(())
    }

    pub fn kvm_get_dt_reg(&self, reg: DtReg) -> Result<DtRegVal> {
        let kvm_sregs = unsafe { kvm_get_sregs(&self.fd) }.context(error::VcpuReg)?;
        let val = get_kvm_dt_reg!(kvm_sregs, reg);
        Ok(val)
    }

    pub fn kvm_get_seg_reg(&self, reg: SegReg) -> Result<SegRegVal> {
        let kvm_sregs = unsafe { kvm_get_sregs(&self.fd) }.context(error::VcpuReg)?;
        let val = get_kvm_seg_reg!(kvm_sregs, reg);
        Ok(val)
    }

    pub fn kvm_get_sreg(&self, reg: SReg) -> Result<u64> {
        let kvm_sregs = unsafe { kvm_get_sregs(&self.fd) }.context(error::VcpuReg)?;
        let val = get_kvm_sreg!(kvm_sregs, reg);
        Ok(val)
    }

    pub fn kvm_set_cpuids(&mut self, cpuids: &HashMap<CpuidIn, CpuidResult>) -> Result<(), Error> {
        if cpuids.len() > KVM_MAX_CPUID_ENTRIES {
            return kvm_error::CpuidTableTooLong.fail()?;
        }
        let mut kvm_cpuid2 = KvmCpuid2 {
            nent: cpuids.len() as u32,
            padding: 0,
            entries: [KvmCpuidEntry2::default(); KVM_MAX_CPUID_ENTRIES],
        };
        for ((in_, out), entry) in zip(cpuids, &mut kvm_cpuid2.entries) {
            entry.eax = out.eax;
            entry.ebx = out.ebx;
            entry.ecx = out.ecx;
            entry.edx = out.edx;
            entry.function = in_.func;
            if let Some(index) = in_.index {
                entry.index = index;
                entry.flags = KvmCpuid2Flag::SIGNIFCANT_INDEX;
            } else {
                entry.flags = KvmCpuid2Flag::empty();
            }
        }
        unsafe { kvm_set_cpuid2(&self.fd, &kvm_cpuid2) }.context(error::GuestCpuid)?;
        Ok(())
    }

    pub fn kvm_set_msrs(&mut self, msrs: &[(u32, u64)]) -> Result<()> {
        let mut kvm_msrs = KvmMsrs {
            nmsrs: msrs.len() as u32,
            _pad: 0,
            entries: [KvmMsrEntry::default(); MAX_IO_MSRS],
        };
        for (i, (index, data)) in msrs.iter().enumerate() {
            kvm_msrs.entries[i].index = *index;
            kvm_msrs.entries[i].data = *data;
        }
        unsafe { kvm_set_msrs(&self.fd, &kvm_msrs) }.context(error::GuestMsr)?;
        Ok(())
    }
}

#[cfg(test)]
mod test {
    use std::mem::size_of_val;
    use std::ptr::null_mut;

    use assert_matches::assert_matches;
    use libc::{mmap, MAP_ANONYMOUS, MAP_FAILED, MAP_SHARED, PROT_EXEC, PROT_READ, PROT_WRITE};

    use crate::arch::msr::Efer;
    use crate::arch::paging::Entry;
    use crate::arch::reg::{Cr0, Cr4, Reg, SegAccess};
    use crate::ffi;
    use crate::hv::{
        DtReg, DtRegVal, Hypervisor, Kvm, MemMapOption, SReg, SegReg, SegRegVal, Vcpu, Vm, VmEntry,
        VmExit, VmMemory,
    };

    #[test]
    #[cfg_attr(not(feature = "test-hv"), ignore)]
    fn test_vcpu_regs() {
        use crate::hv::kvm::KvmConfig;
        use crate::hv::VmConfig;

        let kvm = Kvm::new(KvmConfig::default()).unwrap();
        let vm_config = VmConfig { coco: None };
        let vm = kvm.create_vm(&vm_config).unwrap();
        let mut vcpu = vm.create_vcpu(0).unwrap();
        let regs = [
            (Reg::Rax, 0xa93f90f6ce9c8040),
            (Reg::Rbx, 0xacbfb3f1f6f9cc1a),
            (Reg::Rcx, 0x885e7996751c1cd5),
            (Reg::Rdx, 0xd0fdf85b84d0cc9c),
            (Reg::Rsi, 0x3cc1f46972391c30),
            (Reg::Rdi, 0xf67783992ddc4484),
            (Reg::Rsp, 0x6363e7f07d68f992),
            (Reg::Rbp, 0x7aeb086e85756325),
            (Reg::R8, 0x72a90eeeb1f73300),
            (Reg::R9, 0x8893ba64a98de27e),
            (Reg::R10, 0x543f074b89fd6531),
            (Reg::R11, 0x5330fea600e3a98c),
            (Reg::R12, 0x5d2af23af80a0c15),
            (Reg::R13, 0x596ad2d66a74a573),
            (Reg::R14, 0x9d97437934678adb),
            (Reg::R15, 0x7ae7b06eebe1f4fc),
            (Reg::Rip, 0xdb424549231b8d3e),
            (Reg::Rflags, 1 << 1),
        ];
        vcpu.set_regs(&regs).unwrap();
        for (reg, val) in regs {
            assert_eq!(vcpu.get_reg(reg).unwrap(), val);
        }

        let sregs = [
            (SReg::Cr0, 1 << 0 | 1 << 5 | 1 << 31),
            (SReg::Cr2, 0xffff88ac93e00000),
            (SReg::Cr3, 0x1362d001),
            (SReg::Cr4, 1 << 5),
            (SReg::Cr8, 0x0),
            (SReg::Efer, 1 << 8 | 1 << 10),
            (SReg::ApicBase, 0xfee00900),
        ];
        let seg_regs = [
            (
                SegReg::Cs,
                SegRegVal {
                    selector: 0x10,
                    base: 0,
                    limit: 0xffff_ffff,
                    access: SegAccess(0xa09b),
                },
            ),
            (
                SegReg::Ds,
                SegRegVal {
                    selector: 0x18,
                    base: 0,
                    limit: 0xffff_ffff,
                    access: SegAccess(0xc093),
                },
            ),
            (
                SegReg::Es,
                SegRegVal {
                    selector: 0x18,
                    base: 0,
                    limit: 0xffff_ffff,
                    access: SegAccess(0xc093),
                },
            ),
            (
                SegReg::Fs,
                SegRegVal {
                    selector: 0x18,
                    base: 0,
                    limit: 0xffff_ffff,
                    access: SegAccess(0xc093),
                },
            ),
            (
                SegReg::Gs,
                SegRegVal {
                    selector: 0x18,
                    base: 0,
                    limit: 0xffff_ffff,
                    access: SegAccess(0xc093),
                },
            ),
            (
                SegReg::Ss,
                SegRegVal {
                    selector: 0x18,
                    base: 0,
                    limit: 0xffff_ffff,
                    access: SegAccess(0xc093),
                },
            ),
            (
                SegReg::Tr,
                SegRegVal {
                    selector: 0x20,
                    base: 0,
                    limit: 0xf_ffff,
                    access: SegAccess(0x8b),
                },
            ),
            (
                SegReg::Ldtr,
                SegRegVal {
                    selector: 0x28,
                    base: 0,
                    limit: 0xf_ffff,
                    access: SegAccess(0x82),
                },
            ),
        ];

        let dt_regs = [
            (
                DtReg::Gdtr,
                DtRegVal {
                    base: 0xfffffe2a4aeeb000,
                    limit: 0x7f,
                },
            ),
            (
                DtReg::Idtr,
                DtRegVal {
                    base: 0xfffffe0000000000,
                    limit: 0xfff,
                },
            ),
        ];
        vcpu.set_sregs(&sregs, &seg_regs, &dt_regs).unwrap();

        for (sreg, val) in sregs {
            assert_eq!(vcpu.get_sreg(sreg).unwrap(), val);
        }
        for (seg_reg, val) in seg_regs {
            assert_eq!(vcpu.get_seg_reg(seg_reg).unwrap(), val)
        }
        for (dt_reg, val) in dt_regs {
            assert_eq!(vcpu.get_dt_reg(dt_reg).unwrap(), val)
        }
    }

    #[test]
    #[cfg_attr(not(feature = "test-hv"), ignore)]
    fn test_kvm_run() {
        use crate::hv::kvm::KvmConfig;
        use crate::hv::VmConfig;

        let kvm = Kvm::new(KvmConfig::default()).unwrap();
        let vm_config = VmConfig { coco: None };
        let mut vm = kvm.create_vm(&vm_config).unwrap();
        let memory = vm.create_vm_memory().unwrap();

        let prot = PROT_WRITE | PROT_EXEC | PROT_READ;
        let flag = MAP_ANONYMOUS | MAP_SHARED;
        let user_mem = ffi!(
            unsafe { mmap(null_mut(), 0x5000, prot, flag, -1, 0,) },
            MAP_FAILED
        )
        .unwrap();
        let mmap_option = MemMapOption {
            read: true,
            write: true,
            exec: true,
            ..Default::default()
        };
        memory
            .mem_map(0, 0x5000, user_mem as usize, mmap_option)
            .unwrap();

        // layout
        // 0x1000 - 0x1f00 code
        // 0x1f00 - 0x2000 GDT
        // 0x2000 - 0x3000 PML4
        // 0x3000 - 0x4000 PDPT
        // 0x4000 - 0x5000 PD

        #[rustfmt::skip]
        const CODE: [u8; 29] = [
            // mov dx, 0x3f8
            0x66, 0xba, 0xf8, 0x03,
            // in al, dx
            0xec,
            // add eax, 0x1
            0x83, 0xc0, 0x01,
            // out dx, al
            0xee,
            // mov rax, [0x5000]
            0x48, 0x8b, 0x04, 0x25, 0x00, 0x50, 0x00,
            0x00,
            // add rax, 0x11
            0x48, 0x83, 0xc0, 0x11,
            // mov [0x5004], rax
            0x48, 0x89, 0x04, 0x25, 0x04, 0x50, 0x00,
            0x00,
        ];
        unsafe { ((user_mem as usize + 0x1000) as *mut [u8; 29]).write(CODE) };

        let pml4e = (Entry::P | Entry::RW).bits() as u64 | 0x3000;
        unsafe { ((user_mem as usize + 0x2000) as *mut u64).write(pml4e) }
        let pdpte = (Entry::P | Entry::RW).bits() as u64 | 0x4000;
        unsafe { ((user_mem as usize + 0x3000) as *mut u64).write(pdpte) }
        let pde = (Entry::P | Entry::RW | Entry::PS).bits() as u64;
        unsafe { ((user_mem as usize + 0x4000) as *mut u64).write(pde) }

        let mut vcpu = vm.create_vcpu(0).unwrap();
        let cs = SegRegVal {
            selector: 0x10,
            base: 0,
            limit: 0xffff_ffff,
            access: SegAccess(0xa09b),
        };
        let ds = SegRegVal {
            selector: 0x18,
            base: 0,
            limit: 0xffff_ffff,
            access: SegAccess(0xc093),
        };
        let tr = SegRegVal {
            selector: 0x20,
            base: 0,
            limit: 0,
            access: SegAccess(0x8b),
        };
        let ldtr = SegRegVal {
            selector: 0x28,
            base: 0,
            limit: 0,
            access: SegAccess(0x82),
        };
        let gdt = [
            0,
            0,
            cs.to_desc(),
            ds.to_desc(),
            tr.to_desc(),
            ldtr.to_desc(),
        ];
        assert!(size_of_val(&gdt) < 0x100);
        unsafe { ((user_mem as usize + 0x1f00) as *mut [u64; 6]).write(gdt) };
        let gdtr = DtRegVal {
            base: 0x1f00,
            limit: size_of_val(&gdt) as u16 - 1,
        };
        let idtr = DtRegVal { base: 0, limit: 0 };
        vcpu.set_sregs(
            &[
                (SReg::Efer, (Efer::LMA | Efer::LME).bits() as u64),
                (SReg::Cr0, (Cr0::NE | Cr0::PE | Cr0::PG).bits() as u64),
                (SReg::Cr3, 0x2000),
                (SReg::Cr4, Cr4::PAE.bits() as u64),
            ],
            &[
                (SegReg::Cs, cs),
                (SegReg::Ds, ds),
                (SegReg::Es, ds),
                (SegReg::Fs, ds),
                (SegReg::Gs, ds),
                (SegReg::Ss, ds),
                (SegReg::Tr, tr),
                (SegReg::Ldtr, ldtr),
            ],
            &[(DtReg::Gdtr, gdtr), (DtReg::Idtr, idtr)],
        )
        .unwrap();
        vcpu.set_regs(&[
            (Reg::Rip, 0x1000),
            (Reg::Rax, 0x2),
            (Reg::Rbx, 0x2),
            (Reg::Rdx, 0x3f8),
            (Reg::Rsi, 0x1000),
            (Reg::Rflags, 0x2),
        ])
        .unwrap();
        assert_matches!(
            vcpu.run(VmEntry::None),
            Ok(VmExit::Io {
                port: 0x3f8,
                write: None,
                size: 1
            })
        );
        assert_matches!(
            vcpu.run(VmEntry::Io { data: 0x10 }),
            Ok(VmExit::Io {
                port: 0x3f8,
                write: Some(0x11),
                size: 1
            })
        );
        assert_matches!(
            vcpu.run(VmEntry::None),
            Ok(VmExit::Mmio {
                addr: 0x5000,
                write: None,
                size: 8
            })
        );
        assert_matches!(
            vcpu.run(VmEntry::Mmio { data: 0x0000_ffff }),
            Ok(VmExit::Mmio {
                addr: 0x5004,
                write: Some(0x0001_0010),
                size: 8
            })
        );
    }
}
