|:star2: | Name | Description | üåç|
|---|---|---|---|
|104|[@stffrdhrn](https://github.com/stffrdhrn)/[**sdram-controller**](https://github.com/stffrdhrn/sdram-controller)|Verilog SDRAM memory controller ||
|24|[@kazunori279](https://github.com/kazunori279)/[**CPU32**](https://github.com/kazunori279/CPU32)|Tiny MIPS for Terasic DE0||
|24|[@osafune](https://github.com/osafune)/[**peridot**](https://github.com/osafune/peridot)|'PERIDOT' - Simple & Compact FPGA board||
|9|[@stffrdhrn](https://github.com/stffrdhrn)/[**uart**](https://github.com/stffrdhrn/uart)|Verilog uart receiver and transmitter modules for De0 Nano||
|7|[@mshr-h](https://github.com/mshr-h)/[**motion_estimation_processor_fullsearch**](https://github.com/mshr-h/motion_estimation_processor_fullsearch)|Fullsearch based Motion Estimation Processor written in Verilog-HDL||
|7|[@mzp](https://github.com/mzp)/[**lambda**](https://github.com/mzp/lambda)|simple typed lambda calculus on Coq|[:arrow_upper_right:](http://d.hatena.ne.jp/mzp/)|
|6|[@ksksue](https://github.com/ksksue)/[**Android-FPGA-FIFO-Transfer**](https://github.com/ksksue/Android-FPGA-FIFO-Transfer)|Android-FPGA FIFO Transfer||
|5|[@HoshinoTouko](https://github.com/HoshinoTouko)/[**MonocycleCPU_MIPS**](https://github.com/HoshinoTouko/MonocycleCPU_MIPS)|||
|5|[@asi1024](https://github.com/asi1024)/[**simpleArchitecture**](https://github.com/asi1024/simpleArchitecture)|Architecture of SIxteen-bit MicroProcessor for Laboratory Experiment in Verilog-HDL||
|4|[@HoshinoTouko](https://github.com/HoshinoTouko)/[**MultiCycleCPU_MIPS**](https://github.com/HoshinoTouko/MultiCycleCPU_MIPS)|||
|4|[@ksksue](https://github.com/ksksue)/[**Android2FPGAMemoryMap**](https://github.com/ksksue/Android2FPGAMemoryMap)|connects Android to FPGA's memory map over USB.||
|4|[@nullpo-head](https://github.com/nullpo-head)/[**seccamp-17-Y-track-RS232C**](https://github.com/nullpo-head/seccamp-17-Y-track-RS232C)|||
|4|[@sandy2008](https://github.com/sandy2008)/[**CNN-FPGA**](https://github.com/sandy2008/CNN-FPGA)|||
|4|[@slankdev](https://github.com/slankdev)/[**nic**](https://github.com/slankdev/nic)|Network Interface Controller||
|4|[@stffrdhrn](https://github.com/stffrdhrn)/[**ac97**](https://github.com/stffrdhrn/ac97)|opencores ac97 controller verilog core|[:arrow_upper_right:](http://opencores.org/project,ac97)|
|4|[@stffrdhrn](https://github.com/stffrdhrn)/[**mor1kx-generic**](https://github.com/stffrdhrn/mor1kx-generic)|mor1kx OpenRISC generic test harness support verilator and iverilog||
|3|[@BeeBeansTechnologies](https://github.com/BeeBeansTechnologies)/[**SiTCP_Netlist_for_Kintex7**](https://github.com/BeeBeansTechnologies/SiTCP_Netlist_for_Kintex7)|||
|3|[@danielthank](https://github.com/danielthank)/[**VoiceTransformer**](https://github.com/danielthank/VoiceTransformer)|Voice transformer in verilog||
|3|[@imaoca](https://github.com/imaoca)/[**dl166**](https://github.com/imaoca/dl166)|4 BIT Original CPU||
|3|[@kawasin73](https://github.com/kawasin73)/[**computer-architecture-3s**](https://github.com/kawasin73/computer-architecture-3s)|Êù±‰∫¨Â§ßÂ≠¶Â∑•Â≠¶ÈÉ®ÈõªÂ≠êÊÉÖÂ†±Â≠¶Áßë„ÅÆ„Ç≥„É≥„Éî„É•„Éº„Çø„Ç¢„Éº„Ç≠„ÉÜ„ÇØ„ÉÅ„É£„ÅÆË™≤È°å„ÄÇCPU„Å®„Ç¢„Çª„É≥„Éñ„É©„Çí‰Ωú„Çä„Åæ„Åô„ÄÇ||
|3|[@mzp](https://github.com/mzp)/[**GC**](https://github.com/mzp/GC)|Proof of Garbage Collector||

