# FPGA---University-Classes
FPGA Projects Done For the University Class in the Verilog HDL.    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------       
PROJECT 1:  
  
· Decoder    
· Priority Encoder   
· Multiplexer     
· Demultiplexer 

-----------------------------------------------------------------------------------------------------------------------------------------------------------------     
PROJECT 2:  
  
Realization of given truth table:  
 
· With SSI  
· With Decoder   
· With MUX  
    
![image](https://user-images.githubusercontent.com/81713653/153575116-84571b90-cba0-45ea-b933-be3b9258e975.png)  
     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------          
 PROJECT 3:  
   
· Half Adder    
· Full Adder   
· Ripple Carry Adder     
· Parametric Ripple Carry Adder
· Carry Look Ahead Adder    
· Signed Ripple Carry Adder    
  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------    
PROJECT 4:  
   
· Simple Memory Element    
· SR Latch With NOR Gate   
· SR Latch With NAND Gate       
· D Flip-Flop  
· Master-Slave D Flip-Flop      
· D Flip-Flop Behavioral Design  
· 8-bit Register     
· Block RAM  
· FIFO  
  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------      
PROJECT 5:  
  
· Creation of FSM Below:  
![image](https://user-images.githubusercontent.com/81713653/153576211-1a3d4139-a803-4682-acf6-f8df6483efd9.png)  
  
  
  
· Creation of FSM Below:  
![image](https://user-images.githubusercontent.com/81713653/153576329-0651b635-e291-4ba1-9aff-680f970c89f1.png)  
  
  

· Circuit That Detects Four Consecutive '1' or '0'  
  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------      
PROJECT 6:  
  
· Behavioral Multiplier    
· Structural Multiplier    
· 2D Convolution        
    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------        
PROJECT 7:  
  
· Image Processing System (Module Picture Given Below)  
    
![image](https://user-images.githubusercontent.com/81713653/153576719-637837c5-df58-4433-889f-ae0f155f8a22.png)  
  
Purpose of the design:  
  
![image](https://user-images.githubusercontent.com/81713653/153576825-44f66bce-5143-4e62-a18f-14bf1d2e1e69.png)  
      
-----------------------------------------------------------------------------------------------------------------------------------------------------------------    
PROJECT 8:  
  
· Design of a combinational circuit which realizes y = arccosh(x)  
  x € [1,32] --> x is signed 11-bit fixed point number, 6-digits decimal and 5 digits fraction.  
  y € [0,4]  --> y is signed 8-bit fixed point number, 4-digits decimal and 4 digits fraction.  
  I've used C to create a LUT for this design to use case structure in verilog.  
    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------    
PROJECT 9:  
   
 · Design of a circuit that detects two different 4-bit sequences "1001" and "0101" (They may overlap).
   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------    
PROJECT 10:  
  
· Calculate arithmetic mean of three 8-bit positive integers, 𝐴, 𝐵 and 𝐶 as 𝐷=⌊(𝐴+𝐵+𝐶)/3⌋. 𝐷 is a 8-bit positive integer.  Using the module structures given below.  
  
    
TOP MODULE:   
![image](https://user-images.githubusercontent.com/81713653/153578743-c0e6546a-ef29-453c-a326-85ae0f98d140.png)  
  
RB MODULE:  
![image](https://user-images.githubusercontent.com/81713653/153578807-c12c44a5-da6b-4d35-9814-69dfc2b205e0.png)  
  
ALU MODULE:  
![image](https://user-images.githubusercontent.com/81713653/153578855-abac9357-a67b-48ec-a1fe-6f49cfb7023d.png)



  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------    

