/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [24:0] _02_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [10:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_45z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  reg [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire [21:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_58z = celloutsig_0_15z ? celloutsig_0_23z[2] : celloutsig_0_45z;
  assign celloutsig_1_6z = in_data[113] ? celloutsig_1_4z[2] : in_data[116];
  assign celloutsig_1_11z = celloutsig_1_0z ? celloutsig_1_8z : celloutsig_1_6z;
  assign celloutsig_1_18z = celloutsig_1_4z[0] ? celloutsig_1_17z : celloutsig_1_8z;
  assign celloutsig_0_7z = celloutsig_0_6z[0] ? celloutsig_0_3z[3] : in_data[34];
  assign celloutsig_0_11z = in_data[42] ? _00_ : celloutsig_0_2z;
  assign celloutsig_0_13z = celloutsig_0_11z ? celloutsig_0_9z : celloutsig_0_2z;
  assign celloutsig_0_20z = celloutsig_0_15z ? celloutsig_0_13z : celloutsig_0_2z;
  assign celloutsig_0_22z = celloutsig_0_8z ? celloutsig_0_17z[5] : celloutsig_0_0z[0];
  assign celloutsig_0_45z = ~(celloutsig_0_17z[6] | celloutsig_0_2z);
  assign celloutsig_0_5z = ~(in_data[26] | celloutsig_0_1z);
  assign celloutsig_0_57z = ~(celloutsig_0_26z[0] | celloutsig_0_33z);
  assign celloutsig_1_3z = ~(celloutsig_1_0z | celloutsig_1_0z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[4] | in_data[15]);
  assign celloutsig_0_2z = ~(celloutsig_0_0z[1] | in_data[34]);
  assign celloutsig_0_14z = ~celloutsig_0_13z;
  assign celloutsig_1_7z = celloutsig_1_0z ^ celloutsig_1_3z;
  assign celloutsig_1_19z = celloutsig_1_15z ^ celloutsig_1_0z;
  reg [24:0] _21_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _21_ <= 25'h0000000;
    else _21_ <= { celloutsig_0_0z[6:3], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign { _02_[24:21], _00_, _02_[19:2], _01_, _02_[0] } = _21_;
  assign celloutsig_1_4z = { in_data[104:103], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } / { 1'h1, in_data[111:106] };
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_9z } / { 1'h1, celloutsig_1_4z[5:2] };
  assign celloutsig_1_12z = { celloutsig_1_4z[3:0], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_11z } / { 1'h1, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_0z };
  assign celloutsig_0_17z = in_data[12:2] / { 1'h1, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_13z };
  assign celloutsig_0_23z = { celloutsig_0_17z[2:0], celloutsig_0_12z, celloutsig_0_22z, celloutsig_0_20z } / { 1'h1, _02_[16:14], celloutsig_0_7z, celloutsig_0_22z };
  assign celloutsig_0_0z = in_data[86:79] / { 1'h1, in_data[32:26] };
  assign celloutsig_0_3z = { in_data[50:43], celloutsig_0_2z } / { 1'h1, in_data[42:36], in_data[0] };
  assign celloutsig_1_13z = { celloutsig_1_12z[5:3], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_4z, 1'h0, celloutsig_1_7z } / { 1'h1, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_0_26z = { celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_7z } / { 1'h1, celloutsig_0_17z[1:0] };
  assign celloutsig_1_8z = { in_data[139:121], celloutsig_1_0z } >= { in_data[144:128], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_0z } <= { in_data[152:151], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_1_17z = { in_data[156:148], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_11z } <= { in_data[130:120], celloutsig_1_0z };
  assign celloutsig_0_8z = { _00_, _02_[19:17] } <= celloutsig_0_3z[4:1];
  assign celloutsig_0_10z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_0z } <= { celloutsig_0_0z[7:1], celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_15z = { _02_[19:15], celloutsig_0_1z } <= { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_0_16z = { celloutsig_0_3z[6:4], celloutsig_0_5z } <= { celloutsig_0_6z[1:0], celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_0_18z = _02_[12:9] <= { _02_[19], celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_11z };
  assign celloutsig_1_15z = { celloutsig_1_13z[15:13], celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_0z } && in_data[130:125];
  assign celloutsig_0_9z = { celloutsig_0_3z[5:2], celloutsig_0_5z, celloutsig_0_0z } && { _02_[13:3], celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_33z = ~^ { celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_26z };
  assign celloutsig_1_0z = ~^ in_data[181:172];
  assign celloutsig_0_12z = ~^ in_data[82:75];
  assign celloutsig_0_21z = ~^ { _02_[18:15], celloutsig_0_14z, celloutsig_0_18z };
  always_latch
    if (clkin_data[32]) celloutsig_0_6z = 3'h0;
    else if (!clkin_data[96]) celloutsig_0_6z = celloutsig_0_3z[7:5];
  assign { _02_[20], _02_[1] } = { _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_57z, celloutsig_0_58z };
endmodule
