HelpInfo,D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:Top_0
Implementation;Synthesis||null||@W:Index into variable tx_byte could be out of range - a simulation mismatch is possible||Top_0.srr(51);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\synthesis\Top_0.srr'/linenumber/51||Tx_async.v(66);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\component\work\Top_0\COREUART_0\rtl\vlog\core\Tx_async.v'/linenumber/66
Implementation;Synthesis||null||@W:Index into variable tx_byte could be out of range - a simulation mismatch is possible||Top_0.srr(52);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\synthesis\Top_0.srr'/linenumber/52||Tx_async.v(66);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\component\work\Top_0\COREUART_0\rtl\vlog\core\Tx_async.v'/linenumber/66
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element clear_framing_error_en. Add a syn_preserve attribute to the element to prevent sharing.||Top_0.srr(66);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\synthesis\Top_0.srr'/linenumber/66||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\component\work\Top_0\COREUART_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit receive_full_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_0.srr(67);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\synthesis\Top_0.srr'/linenumber/67||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\component\work\Top_0\COREUART_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CL169 ||@W:Pruning unused register receive_full_int. Make sure that there are no unused intermediate registers.||Top_0.srr(68);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\synthesis\Top_0.srr'/linenumber/68||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\component\work\Top_0\COREUART_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CG360 ||@W:Removing wire AFULL, as there is no assignment to it.||Top_0.srr(96);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\synthesis\Top_0.srr'/linenumber/96||fifo_256x8_pa3.v(46);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\component\work\Top_0\COREUART_0\rtl\vlog\core\fifo_256x8_pa3.v'/linenumber/46
Implementation;Synthesis|| CG133 ||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||Top_0.srr(97);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\synthesis\Top_0.srr'/linenumber/97||CoreUART.v(136);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\component\work\Top_0\COREUART_0\rtl\vlog\core\CoreUART.v'/linenumber/136
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.||Top_0.srr(98);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\synthesis\Top_0.srr'/linenumber/98||CoreUART.v(341);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\component\work\Top_0\COREUART_0\rtl\vlog\core\CoreUART.v'/linenumber/341
Implementation;Synthesis|| CG360 ||@W:Removing wire FIBGY_EN_L, as there is no assignment to it.||Top_0.srr(101);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\synthesis\Top_0.srr'/linenumber/101||FIBERGYRO_control.v(33);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\hdl\FIBERGYRO_control.v'/linenumber/33
Implementation;Synthesis|| CG360 ||@W:Removing wire FIBGY_EN_H, as there is no assignment to it.||Top_0.srr(102);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\synthesis\Top_0.srr'/linenumber/102||FIBERGYRO_control.v(34);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\hdl\FIBERGYRO_control.v'/linenumber/34
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_data[7:0]. Make sure that there are no unused intermediate registers.||Top_0.srr(103);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\synthesis\Top_0.srr'/linenumber/103||FIBERGYRO_control.v(64);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\hdl\FIBERGYRO_control.v'/linenumber/64
Implementation;Synthesis|| CL157 ||@W:*Output FIBGY_EN_L has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||Top_0.srr(106);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\synthesis\Top_0.srr'/linenumber/106||FIBERGYRO_control.v(33);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\hdl\FIBERGYRO_control.v'/linenumber/33
Implementation;Synthesis|| CL157 ||@W:*Output FIBGY_EN_H has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||Top_0.srr(107);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\synthesis\Top_0.srr'/linenumber/107||FIBERGYRO_control.v(34);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\hdl\FIBERGYRO_control.v'/linenumber/34
Implementation;Synthesis|| CL157 ||@W:*Output AFULL has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||Top_0.srr(111);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\synthesis\Top_0.srr'/linenumber/111||fifo_256x8_pa3.v(68);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\component\work\Top_0\COREUART_0\rtl\vlog\core\fifo_256x8_pa3.v'/linenumber/68
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit overflow_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_0.srr(119);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\synthesis\Top_0.srr'/linenumber/119||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\component\work\Top_0\COREUART_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis|| CL169 ||@W:Pruning unused register overflow_int. Make sure that there are no unused intermediate registers.||Top_0.srr(120);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\synthesis\Top_0.srr'/linenumber/120||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\component\work\Top_0\COREUART_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit overflow to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_0.srr(121);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\synthesis\Top_0.srr'/linenumber/121||Rx_async.v(206);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\component\work\Top_0\COREUART_0\rtl\vlog\core\Rx_async.v'/linenumber/206
Implementation;Synthesis|| CL169 ||@W:Pruning unused register overflow. Make sure that there are no unused intermediate registers.||Top_0.srr(122);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\synthesis\Top_0.srr'/linenumber/122||Rx_async.v(206);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\component\work\Top_0\COREUART_0\rtl\vlog\core\Rx_async.v'/linenumber/206
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Top_0|CLK which controls 121 sequential elements including COREUART_0.make_CLOCK_GEN.genblk1\.baud_cntr[12:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Top_0.srr(232);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\synthesis\Top_0.srr'/linenumber/232||clock_gen.v(283);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_fiber\component\work\top_0\coreuart_0\rtl\vlog\core\clock_gen.v'/linenumber/283
Implementation;Synthesis|| MO160 ||@W:Register bit rx_parity_calc (in view view:work.Top_0_COREUART_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_0.srr(299);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\synthesis\Top_0.srr'/linenumber/299||rx_async.v(421);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_fiber\component\work\top_0\coreuart_0\rtl\vlog\core\rx_async.v'/linenumber/421
Implementation;Synthesis|| MO160 ||@W:Register bit xmit_state[4] (in view view:work.Top_0_COREUART_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_0.srr(331);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\synthesis\Top_0.srr'/linenumber/331||tx_async.v(119);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_fiber\component\work\top_0\coreuart_0\rtl\vlog\core\tx_async.v'/linenumber/119
Implementation;Synthesis|| MO161 ||@W:Register bit last_bit[3] (in view view:work.Top_0_COREUART_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||Top_0.srr(343);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\synthesis\Top_0.srr'/linenumber/343||rx_async.v(261);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_fiber\component\work\top_0\coreuart_0\rtl\vlog\core\rx_async.v'/linenumber/261
Implementation;Synthesis|| MO160 ||@W:Register bit last_bit[2] (in view view:work.Top_0_COREUART_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_0.srr(344);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\synthesis\Top_0.srr'/linenumber/344||rx_async.v(261);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_fiber\component\work\top_0\coreuart_0\rtl\vlog\core\rx_async.v'/linenumber/261
Implementation;Synthesis|| MO160 ||@W:Register bit last_bit[1] (in view view:work.Top_0_COREUART_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_0.srr(345);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\synthesis\Top_0.srr'/linenumber/345||rx_async.v(261);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_fiber\component\work\top_0\coreuart_0\rtl\vlog\core\rx_async.v'/linenumber/261
Implementation;Synthesis|| MO160 ||@W:Register bit COREUART_0.make_RX.parity_err (in view view:work.Top_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_0.srr(359);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\synthesis\Top_0.srr'/linenumber/359||rx_async.v(447);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_fiber\component\work\top_0\coreuart_0\rtl\vlog\core\rx_async.v'/linenumber/447
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Top_0|CLK with period 10.00ns. Please declare a user-defined clock on object "p:CLK"||Top_0.srr(439);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\synthesis\Top_0.srr'/linenumber/439||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||Top_0.srr(455);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\synthesis\Top_0.srr'/linenumber/455||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||Top_0.srr(457);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_FIBER\synthesis\Top_0.srr'/linenumber/457||null;null
Implementation;Compile;RootName:Top_0
Implementation;Compile||(null)||Please refer to the log file for details about 34 Warning(s)||Top_0_compile_log.rpt;liberoaction://open_report/file/Top_0_compile_log.rpt||(null);(null)
