{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 16 10:11:03 2015 " "Info: Processing started: Thu Apr 16 10:11:03 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock50 " "Info: Assuming node \"clock50\" is an undefined clock" {  } { { "test.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clock25 " "Info: Assuming node \"clock25\" is an undefined clock" {  } { { "test.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock25" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock50 memory memory test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_ro61:fifo_ram\|ram_block14a0~portb_address_reg0 test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_ro61:fifo_ram\|q_b\[0\] 195.01 MHz Internal " "Info: Clock \"clock50\" Internal fmax is restricted to 195.01 MHz between source memory \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_ro61:fifo_ram\|ram_block14a0~portb_address_reg0\" and destination memory \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_ro61:fifo_ram\|q_b\[0\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.564 ns 2.564 ns 5.128 ns " "Info: fmax restricted to Clock High delay (2.564 ns) plus Clock Low delay (2.564 ns) : restricted to 5.128 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.265 ns + Longest memory memory " "Info: + Longest memory to memory delay is 3.265 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_ro61:fifo_ram\|ram_block14a0~portb_address_reg0 1 MEM M4K_X17_Y19 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y19; Fanout = 12; MEM Node = 'test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_ro61:fifo_ram\|ram_block14a0~portb_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ro61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_ro61.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.265 ns) 3.265 ns test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_ro61:fifo_ram\|q_b\[0\] 2 MEM M4K_X17_Y19 1 " "Info: 2: + IC(0.000 ns) + CELL(3.265 ns) = 3.265 ns; Loc. = M4K_X17_Y19; Fanout = 1; MEM Node = 'test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_ro61:fifo_ram\|q_b\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.265 ns" { test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0 test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0] } "NODE_NAME" } } { "db/altsyncram_ro61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_ro61.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.265 ns ( 100.00 % ) " "Info: Total cell delay = 3.265 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.265 ns" { test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0 test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.265 ns" { test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0 {} test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0] {} } { 0.000ns 0.000ns } { 0.000ns 3.265ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.055 ns - Smallest " "Info: - Smallest clock skew is -0.055 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock50 destination 2.877 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock50\" to destination memory is 2.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clock50 1 CLK PIN_J1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_J1; Fanout = 1; CLK Node = 'clock50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock50 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.238 ns clock50~clkctrl 2 COMB CLKCTRL_G1 98 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.238 ns; Loc. = CLKCTRL_G1; Fanout = 98; COMB Node = 'clock50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock50 clock50~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.728 ns) 2.877 ns test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_ro61:fifo_ram\|q_b\[0\] 3 MEM M4K_X17_Y19 1 " "Info: 3: + IC(0.911 ns) + CELL(0.728 ns) = 2.877 ns; Loc. = M4K_X17_Y19; Fanout = 1; MEM Node = 'test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_ro61:fifo_ram\|q_b\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { clock50~clkctrl test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0] } "NODE_NAME" } } { "db/altsyncram_ro61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_ro61.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.734 ns ( 60.27 % ) " "Info: Total cell delay = 1.734 ns ( 60.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 39.73 % ) " "Info: Total interconnect delay = 1.143 ns ( 39.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { clock50 clock50~clkctrl test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { clock50 {} clock50~combout {} clock50~clkctrl {} test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0] {} } { 0.000ns 0.000ns 0.232ns 0.911ns } { 0.000ns 1.006ns 0.000ns 0.728ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock50 source 2.932 ns - Longest memory " "Info: - Longest clock path from clock \"clock50\" to source memory is 2.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clock50 1 CLK PIN_J1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_J1; Fanout = 1; CLK Node = 'clock50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock50 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.238 ns clock50~clkctrl 2 COMB CLKCTRL_G1 98 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.238 ns; Loc. = CLKCTRL_G1; Fanout = 98; COMB Node = 'clock50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock50 clock50~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.783 ns) 2.932 ns test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_ro61:fifo_ram\|ram_block14a0~portb_address_reg0 3 MEM M4K_X17_Y19 12 " "Info: 3: + IC(0.911 ns) + CELL(0.783 ns) = 2.932 ns; Loc. = M4K_X17_Y19; Fanout = 12; MEM Node = 'test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_ro61:fifo_ram\|ram_block14a0~portb_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { clock50~clkctrl test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ro61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_ro61.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.789 ns ( 61.02 % ) " "Info: Total cell delay = 1.789 ns ( 61.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 38.98 % ) " "Info: Total interconnect delay = 1.143 ns ( 38.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.932 ns" { clock50 clock50~clkctrl test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.932 ns" { clock50 {} clock50~combout {} clock50~clkctrl {} test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.232ns 0.911ns } { 0.000ns 1.006ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { clock50 clock50~clkctrl test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { clock50 {} clock50~combout {} clock50~clkctrl {} test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0] {} } { 0.000ns 0.000ns 0.232ns 0.911ns } { 0.000ns 1.006ns 0.000ns 0.728ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.932 ns" { clock50 clock50~clkctrl test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.932 ns" { clock50 {} clock50~combout {} clock50~clkctrl {} test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.232ns 0.911ns } { 0.000ns 1.006ns 0.000ns 0.783ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_ro61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_ro61.tdf" 41 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_ro61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_ro61.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.265 ns" { test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0 test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.265 ns" { test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0 {} test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0] {} } { 0.000ns 0.000ns } { 0.000ns 3.265ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { clock50 clock50~clkctrl test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { clock50 {} clock50~combout {} clock50~clkctrl {} test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0] {} } { 0.000ns 0.000ns 0.232ns 0.911ns } { 0.000ns 1.006ns 0.000ns 0.728ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.932 ns" { clock50 clock50~clkctrl test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.932 ns" { clock50 {} clock50~combout {} clock50~clkctrl {} test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.232ns 0.911ns } { 0.000ns 1.006ns 0.000ns 0.783ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0] {} } { 0.000ns } { 0.098ns } "" } } { "db/altsyncram_ro61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_ro61.tdf" 37 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock25 register MII_to_RCV:phy_inst\|addr_curr\[4\] register test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_current.A 207.9 MHz 4.81 ns Internal " "Info: Clock \"clock25\" has Internal fmax of 207.9 MHz between source register \"MII_to_RCV:phy_inst\|addr_curr\[4\]\" and destination register \"test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_current.A\" (period= 4.81 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.560 ns + Longest register register " "Info: + Longest register to register delay is 4.560 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MII_to_RCV:phy_inst\|addr_curr\[4\] 1 REG LCFF_X42_Y22_N15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y22_N15; Fanout = 2; REG Node = 'MII_to_RCV:phy_inst\|addr_curr\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MII_to_RCV:phy_inst|addr_curr[4] } "NODE_NAME" } } { "../MII_to_RCV_restored/MII_to_RCV.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/MII_to_RCV_restored/MII_to_RCV.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.558 ns) + CELL(0.545 ns) 1.103 ns MII_to_RCV:phy_inst\|Equal1~1 2 COMB LCCOMB_X42_Y22_N26 2 " "Info: 2: + IC(0.558 ns) + CELL(0.545 ns) = 1.103 ns; Loc. = LCCOMB_X42_Y22_N26; Fanout = 2; COMB Node = 'MII_to_RCV:phy_inst\|Equal1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { MII_to_RCV:phy_inst|addr_curr[4] MII_to_RCV:phy_inst|Equal1~1 } "NODE_NAME" } } { "../MII_to_RCV_restored/MII_to_RCV.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/MII_to_RCV_restored/MII_to_RCV.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.178 ns) 2.110 ns MII_to_RCV:phy_inst\|rcv_data_valid~0 3 COMB LCCOMB_X40_Y22_N10 3 " "Info: 3: + IC(0.829 ns) + CELL(0.178 ns) = 2.110 ns; Loc. = LCCOMB_X40_Y22_N10; Fanout = 3; COMB Node = 'MII_to_RCV:phy_inst\|rcv_data_valid~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { MII_to_RCV:phy_inst|Equal1~1 MII_to_RCV:phy_inst|rcv_data_valid~0 } "NODE_NAME" } } { "../MII_to_RCV_restored/MII_to_RCV.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/MII_to_RCV_restored/MII_to_RCV.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.544 ns) 4.464 ns test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|Selector3~1 4 COMB LCCOMB_X23_Y19_N24 1 " "Info: 4: + IC(1.810 ns) + CELL(0.544 ns) = 4.464 ns; Loc. = LCCOMB_X23_Y19_N24; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|Selector3~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { MII_to_RCV:phy_inst|rcv_data_valid~0 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector3~1 } "NODE_NAME" } } { "SFD_FSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/SFD_FSM.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.560 ns test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_current.A 5 REG LCFF_X23_Y19_N25 3 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 4.560 ns; Loc. = LCFF_X23_Y19_N25; Fanout = 3; REG Node = 'test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_current.A'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector3~1 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.A } "NODE_NAME" } } { "SFD_FSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/SFD_FSM.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.363 ns ( 29.89 % ) " "Info: Total cell delay = 1.363 ns ( 29.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.197 ns ( 70.11 % ) " "Info: Total interconnect delay = 3.197 ns ( 70.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.560 ns" { MII_to_RCV:phy_inst|addr_curr[4] MII_to_RCV:phy_inst|Equal1~1 MII_to_RCV:phy_inst|rcv_data_valid~0 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector3~1 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.A } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.560 ns" { MII_to_RCV:phy_inst|addr_curr[4] {} MII_to_RCV:phy_inst|Equal1~1 {} MII_to_RCV:phy_inst|rcv_data_valid~0 {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector3~1 {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.A {} } { 0.000ns 0.558ns 0.829ns 1.810ns 0.000ns } { 0.000ns 0.545ns 0.178ns 0.544ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.011 ns - Smallest " "Info: - Smallest clock skew is -0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock25 destination 2.815 ns + Shortest register " "Info: + Shortest clock path from clock \"clock25\" to destination register is 2.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock25 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clock25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock25 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clock25~clkctrl 2 COMB CLKCTRL_G3 191 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 191; COMB Node = 'clock25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock25 clock25~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.602 ns) 2.815 ns test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_current.A 3 REG LCFF_X23_Y19_N25 3 " "Info: 3: + IC(0.979 ns) + CELL(0.602 ns) = 2.815 ns; Loc. = LCFF_X23_Y19_N25; Fanout = 3; REG Node = 'test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_current.A'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clock25~clkctrl test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.A } "NODE_NAME" } } { "SFD_FSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/SFD_FSM.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.77 % ) " "Info: Total cell delay = 1.598 ns ( 56.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.217 ns ( 43.23 % ) " "Info: Total interconnect delay = 1.217 ns ( 43.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.A } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.815 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.A {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock25 source 2.826 ns - Longest register " "Info: - Longest clock path from clock \"clock25\" to source register is 2.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock25 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clock25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock25 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clock25~clkctrl 2 COMB CLKCTRL_G3 191 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 191; COMB Node = 'clock25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock25 clock25~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 2.826 ns MII_to_RCV:phy_inst\|addr_curr\[4\] 3 REG LCFF_X42_Y22_N15 2 " "Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 2.826 ns; Loc. = LCFF_X42_Y22_N15; Fanout = 2; REG Node = 'MII_to_RCV:phy_inst\|addr_curr\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { clock25~clkctrl MII_to_RCV:phy_inst|addr_curr[4] } "NODE_NAME" } } { "../MII_to_RCV_restored/MII_to_RCV.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/MII_to_RCV_restored/MII_to_RCV.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.55 % ) " "Info: Total cell delay = 1.598 ns ( 56.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.228 ns ( 43.45 % ) " "Info: Total interconnect delay = 1.228 ns ( 43.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { clock25 clock25~clkctrl MII_to_RCV:phy_inst|addr_curr[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.826 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} MII_to_RCV:phy_inst|addr_curr[4] {} } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.A } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.815 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.A {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { clock25 clock25~clkctrl MII_to_RCV:phy_inst|addr_curr[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.826 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} MII_to_RCV:phy_inst|addr_curr[4] {} } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../MII_to_RCV_restored/MII_to_RCV.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/MII_to_RCV_restored/MII_to_RCV.vhd" 70 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "SFD_FSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/SFD_FSM.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.560 ns" { MII_to_RCV:phy_inst|addr_curr[4] MII_to_RCV:phy_inst|Equal1~1 MII_to_RCV:phy_inst|rcv_data_valid~0 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector3~1 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.A } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.560 ns" { MII_to_RCV:phy_inst|addr_curr[4] {} MII_to_RCV:phy_inst|Equal1~1 {} MII_to_RCV:phy_inst|rcv_data_valid~0 {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector3~1 {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.A {} } { 0.000ns 0.558ns 0.829ns 1.810ns 0.000ns } { 0.000ns 0.545ns 0.178ns 0.544ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.A } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.815 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.A {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { clock25 clock25~clkctrl MII_to_RCV:phy_inst|addr_curr[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.826 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} MII_to_RCV:phy_inst|addr_curr[4] {} } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock25 test_frame_valid test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component\|cntr_k7j:auto_generated\|safe_q\[8\] 11.248 ns register " "Info: tco from clock \"clock25\" to destination pin \"test_frame_valid\" through register \"test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component\|cntr_k7j:auto_generated\|safe_q\[8\]\" is 11.248 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock25 source 2.814 ns + Longest register " "Info: + Longest clock path from clock \"clock25\" to source register is 2.814 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock25 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clock25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock25 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clock25~clkctrl 2 COMB CLKCTRL_G3 191 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 191; COMB Node = 'clock25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock25 clock25~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 2.814 ns test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component\|cntr_k7j:auto_generated\|safe_q\[8\] 3 REG LCFF_X20_Y19_N25 6 " "Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.814 ns; Loc. = LCFF_X20_Y19_N25; Fanout = 6; REG Node = 'test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component\|cntr_k7j:auto_generated\|safe_q\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clock25~clkctrl test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8] } "NODE_NAME" } } { "db/cntr_k7j.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/cntr_k7j.tdf" 103 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.79 % ) " "Info: Total cell delay = 1.598 ns ( 56.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.216 ns ( 43.21 % ) " "Info: Total interconnect delay = 1.216 ns ( 43.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.814 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.814 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/cntr_k7j.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/cntr_k7j.tdf" 103 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.157 ns + Longest register pin " "Info: + Longest register to pin delay is 8.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component\|cntr_k7j:auto_generated\|safe_q\[8\] 1 REG LCFF_X20_Y19_N25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y19_N25; Fanout = 6; REG Node = 'test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component\|cntr_k7j:auto_generated\|safe_q\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8] } "NODE_NAME" } } { "db/cntr_k7j.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/cntr_k7j.tdf" 103 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.278 ns) 1.170 ns test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|process_0~3 2 COMB LCCOMB_X21_Y19_N6 1 " "Info: 2: + IC(0.892 ns) + CELL(0.278 ns) = 1.170 ns; Loc. = LCCOMB_X21_Y19_N6; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|process_0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.170 ns" { test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8] test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 1.637 ns test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|process_0~4 3 COMB LCCOMB_X21_Y19_N8 2 " "Info: 3: + IC(0.289 ns) + CELL(0.178 ns) = 1.637 ns; Loc. = LCCOMB_X21_Y19_N8; Fanout = 2; COMB Node = 'test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|process_0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~3 test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.461 ns) 2.395 ns test_bench1:test_bench_inst\|test_frame_valid 4 COMB LCCOMB_X21_Y19_N14 2 " "Info: 4: + IC(0.297 ns) + CELL(0.461 ns) = 2.395 ns; Loc. = LCCOMB_X21_Y19_N14; Fanout = 2; COMB Node = 'test_bench1:test_bench_inst\|test_frame_valid'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~4 test_bench1:test_bench_inst|test_frame_valid } "NODE_NAME" } } { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.786 ns) + CELL(2.976 ns) 8.157 ns test_frame_valid 5 PIN PIN_T8 0 " "Info: 5: + IC(2.786 ns) + CELL(2.976 ns) = 8.157 ns; Loc. = PIN_T8; Fanout = 0; PIN Node = 'test_frame_valid'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.762 ns" { test_bench1:test_bench_inst|test_frame_valid test_frame_valid } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.893 ns ( 47.73 % ) " "Info: Total cell delay = 3.893 ns ( 47.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.264 ns ( 52.27 % ) " "Info: Total interconnect delay = 4.264 ns ( 52.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.157 ns" { test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8] test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~3 test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~4 test_bench1:test_bench_inst|test_frame_valid test_frame_valid } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.157 ns" { test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8] {} test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~3 {} test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~4 {} test_bench1:test_bench_inst|test_frame_valid {} test_frame_valid {} } { 0.000ns 0.892ns 0.289ns 0.297ns 2.786ns } { 0.000ns 0.278ns 0.178ns 0.461ns 2.976ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.814 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.814 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.157 ns" { test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8] test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~3 test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~4 test_bench1:test_bench_inst|test_frame_valid test_frame_valid } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.157 ns" { test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8] {} test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~3 {} test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~4 {} test_bench1:test_bench_inst|test_frame_valid {} test_frame_valid {} } { 0.000ns 0.892ns 0.289ns 0.297ns 2.786ns } { 0.000ns 0.278ns 0.178ns 0.461ns 2.976ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Peak virtual memory: 163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 16 10:11:04 2015 " "Info: Processing ended: Thu Apr 16 10:11:04 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
