// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_float_add2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_0_address0,
        x_0_ce0,
        x_0_q0,
        x_0_address1,
        x_0_ce1,
        x_0_q1,
        x_1_address0,
        x_1_ce0,
        x_1_q0,
        x_1_address1,
        x_1_ce1,
        x_1_q1,
        x_2_address0,
        x_2_ce0,
        x_2_q0,
        x_2_address1,
        x_2_ce1,
        x_2_q1,
        x_3_address0,
        x_3_ce0,
        x_3_q0,
        x_3_address1,
        x_3_ce1,
        x_3_q1,
        x_4_address0,
        x_4_ce0,
        x_4_q0,
        x_4_address1,
        x_4_ce1,
        x_4_q1,
        x_5_address0,
        x_5_ce0,
        x_5_q0,
        x_5_address1,
        x_5_ce1,
        x_5_q1,
        x_6_address0,
        x_6_ce0,
        x_6_q0,
        x_6_address1,
        x_6_ce1,
        x_6_q1,
        x_7_address0,
        x_7_ce0,
        x_7_q0,
        x_7_address1,
        x_7_ce1,
        x_7_q1,
        x_8_address0,
        x_8_ce0,
        x_8_q0,
        x_8_address1,
        x_8_ce1,
        x_8_q1,
        x_9_address0,
        x_9_ce0,
        x_9_q0,
        x_9_address1,
        x_9_ce1,
        x_9_q1,
        x_10_address0,
        x_10_ce0,
        x_10_q0,
        x_10_address1,
        x_10_ce1,
        x_10_q1,
        x_11_address0,
        x_11_ce0,
        x_11_q0,
        x_11_address1,
        x_11_ce1,
        x_11_q1,
        x_12_address0,
        x_12_ce0,
        x_12_q0,
        x_12_address1,
        x_12_ce1,
        x_12_q1,
        x_13_address0,
        x_13_ce0,
        x_13_q0,
        x_13_address1,
        x_13_ce1,
        x_13_q1,
        x_14_address0,
        x_14_ce0,
        x_14_q0,
        x_14_address1,
        x_14_ce1,
        x_14_q1,
        x_15_address0,
        x_15_ce0,
        x_15_q0,
        x_15_address1,
        x_15_ce1,
        x_15_q1,
        y_0_address0,
        y_0_ce0,
        y_0_q0,
        y_0_address1,
        y_0_ce1,
        y_0_q1,
        y_1_address0,
        y_1_ce0,
        y_1_q0,
        y_1_address1,
        y_1_ce1,
        y_1_q1,
        y_2_address0,
        y_2_ce0,
        y_2_q0,
        y_2_address1,
        y_2_ce1,
        y_2_q1,
        y_3_address0,
        y_3_ce0,
        y_3_q0,
        y_3_address1,
        y_3_ce1,
        y_3_q1,
        y_4_address0,
        y_4_ce0,
        y_4_q0,
        y_4_address1,
        y_4_ce1,
        y_4_q1,
        y_5_address0,
        y_5_ce0,
        y_5_q0,
        y_5_address1,
        y_5_ce1,
        y_5_q1,
        y_6_address0,
        y_6_ce0,
        y_6_q0,
        y_6_address1,
        y_6_ce1,
        y_6_q1,
        y_7_address0,
        y_7_ce0,
        y_7_q0,
        y_7_address1,
        y_7_ce1,
        y_7_q1,
        y_8_address0,
        y_8_ce0,
        y_8_q0,
        y_8_address1,
        y_8_ce1,
        y_8_q1,
        y_9_address0,
        y_9_ce0,
        y_9_q0,
        y_9_address1,
        y_9_ce1,
        y_9_q1,
        y_10_address0,
        y_10_ce0,
        y_10_q0,
        y_10_address1,
        y_10_ce1,
        y_10_q1,
        y_11_address0,
        y_11_ce0,
        y_11_q0,
        y_11_address1,
        y_11_ce1,
        y_11_q1,
        y_12_address0,
        y_12_ce0,
        y_12_q0,
        y_12_address1,
        y_12_ce1,
        y_12_q1,
        y_13_address0,
        y_13_ce0,
        y_13_q0,
        y_13_address1,
        y_13_ce1,
        y_13_q1,
        y_14_address0,
        y_14_ce0,
        y_14_q0,
        y_14_address1,
        y_14_ce1,
        y_14_q1,
        y_15_address0,
        y_15_ce0,
        y_15_q0,
        y_15_address1,
        y_15_ce1,
        y_15_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1,
        grp_bf16add_fast_fu_990_p_din1,
        grp_bf16add_fast_fu_990_p_din2,
        grp_bf16add_fast_fu_990_p_dout0,
        grp_bf16add_fast_fu_990_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] x_0_address0;
output   x_0_ce0;
input  [31:0] x_0_q0;
output  [11:0] x_0_address1;
output   x_0_ce1;
input  [31:0] x_0_q1;
output  [11:0] x_1_address0;
output   x_1_ce0;
input  [31:0] x_1_q0;
output  [11:0] x_1_address1;
output   x_1_ce1;
input  [31:0] x_1_q1;
output  [11:0] x_2_address0;
output   x_2_ce0;
input  [31:0] x_2_q0;
output  [11:0] x_2_address1;
output   x_2_ce1;
input  [31:0] x_2_q1;
output  [11:0] x_3_address0;
output   x_3_ce0;
input  [31:0] x_3_q0;
output  [11:0] x_3_address1;
output   x_3_ce1;
input  [31:0] x_3_q1;
output  [11:0] x_4_address0;
output   x_4_ce0;
input  [31:0] x_4_q0;
output  [11:0] x_4_address1;
output   x_4_ce1;
input  [31:0] x_4_q1;
output  [11:0] x_5_address0;
output   x_5_ce0;
input  [31:0] x_5_q0;
output  [11:0] x_5_address1;
output   x_5_ce1;
input  [31:0] x_5_q1;
output  [11:0] x_6_address0;
output   x_6_ce0;
input  [31:0] x_6_q0;
output  [11:0] x_6_address1;
output   x_6_ce1;
input  [31:0] x_6_q1;
output  [11:0] x_7_address0;
output   x_7_ce0;
input  [31:0] x_7_q0;
output  [11:0] x_7_address1;
output   x_7_ce1;
input  [31:0] x_7_q1;
output  [11:0] x_8_address0;
output   x_8_ce0;
input  [31:0] x_8_q0;
output  [11:0] x_8_address1;
output   x_8_ce1;
input  [31:0] x_8_q1;
output  [11:0] x_9_address0;
output   x_9_ce0;
input  [31:0] x_9_q0;
output  [11:0] x_9_address1;
output   x_9_ce1;
input  [31:0] x_9_q1;
output  [11:0] x_10_address0;
output   x_10_ce0;
input  [31:0] x_10_q0;
output  [11:0] x_10_address1;
output   x_10_ce1;
input  [31:0] x_10_q1;
output  [11:0] x_11_address0;
output   x_11_ce0;
input  [31:0] x_11_q0;
output  [11:0] x_11_address1;
output   x_11_ce1;
input  [31:0] x_11_q1;
output  [11:0] x_12_address0;
output   x_12_ce0;
input  [31:0] x_12_q0;
output  [11:0] x_12_address1;
output   x_12_ce1;
input  [31:0] x_12_q1;
output  [11:0] x_13_address0;
output   x_13_ce0;
input  [31:0] x_13_q0;
output  [11:0] x_13_address1;
output   x_13_ce1;
input  [31:0] x_13_q1;
output  [11:0] x_14_address0;
output   x_14_ce0;
input  [31:0] x_14_q0;
output  [11:0] x_14_address1;
output   x_14_ce1;
input  [31:0] x_14_q1;
output  [11:0] x_15_address0;
output   x_15_ce0;
input  [31:0] x_15_q0;
output  [11:0] x_15_address1;
output   x_15_ce1;
input  [31:0] x_15_q1;
output  [11:0] y_0_address0;
output   y_0_ce0;
input  [31:0] y_0_q0;
output  [11:0] y_0_address1;
output   y_0_ce1;
input  [31:0] y_0_q1;
output  [11:0] y_1_address0;
output   y_1_ce0;
input  [31:0] y_1_q0;
output  [11:0] y_1_address1;
output   y_1_ce1;
input  [31:0] y_1_q1;
output  [11:0] y_2_address0;
output   y_2_ce0;
input  [31:0] y_2_q0;
output  [11:0] y_2_address1;
output   y_2_ce1;
input  [31:0] y_2_q1;
output  [11:0] y_3_address0;
output   y_3_ce0;
input  [31:0] y_3_q0;
output  [11:0] y_3_address1;
output   y_3_ce1;
input  [31:0] y_3_q1;
output  [11:0] y_4_address0;
output   y_4_ce0;
input  [31:0] y_4_q0;
output  [11:0] y_4_address1;
output   y_4_ce1;
input  [31:0] y_4_q1;
output  [11:0] y_5_address0;
output   y_5_ce0;
input  [31:0] y_5_q0;
output  [11:0] y_5_address1;
output   y_5_ce1;
input  [31:0] y_5_q1;
output  [11:0] y_6_address0;
output   y_6_ce0;
input  [31:0] y_6_q0;
output  [11:0] y_6_address1;
output   y_6_ce1;
input  [31:0] y_6_q1;
output  [11:0] y_7_address0;
output   y_7_ce0;
input  [31:0] y_7_q0;
output  [11:0] y_7_address1;
output   y_7_ce1;
input  [31:0] y_7_q1;
output  [11:0] y_8_address0;
output   y_8_ce0;
input  [31:0] y_8_q0;
output  [11:0] y_8_address1;
output   y_8_ce1;
input  [31:0] y_8_q1;
output  [11:0] y_9_address0;
output   y_9_ce0;
input  [31:0] y_9_q0;
output  [11:0] y_9_address1;
output   y_9_ce1;
input  [31:0] y_9_q1;
output  [11:0] y_10_address0;
output   y_10_ce0;
input  [31:0] y_10_q0;
output  [11:0] y_10_address1;
output   y_10_ce1;
input  [31:0] y_10_q1;
output  [11:0] y_11_address0;
output   y_11_ce0;
input  [31:0] y_11_q0;
output  [11:0] y_11_address1;
output   y_11_ce1;
input  [31:0] y_11_q1;
output  [11:0] y_12_address0;
output   y_12_ce0;
input  [31:0] y_12_q0;
output  [11:0] y_12_address1;
output   y_12_ce1;
input  [31:0] y_12_q1;
output  [11:0] y_13_address0;
output   y_13_ce0;
input  [31:0] y_13_q0;
output  [11:0] y_13_address1;
output   y_13_ce1;
input  [31:0] y_13_q1;
output  [11:0] y_14_address0;
output   y_14_ce0;
input  [31:0] y_14_q0;
output  [11:0] y_14_address1;
output   y_14_ce1;
input  [31:0] y_14_q1;
output  [11:0] y_15_address0;
output   y_15_ce0;
input  [31:0] y_15_q0;
output  [11:0] y_15_address1;
output   y_15_ce1;
input  [31:0] y_15_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1;
output  [15:0] grp_bf16add_fast_fu_990_p_din1;
output  [15:0] grp_bf16add_fast_fu_990_p_din2;
input  [15:0] grp_bf16add_fast_fu_990_p_dout0;
output   grp_bf16add_fast_fu_990_p_ce;

reg ap_idle;
reg x_0_ce0;
reg x_0_ce1;
reg x_1_ce0;
reg x_1_ce1;
reg x_2_ce0;
reg x_2_ce1;
reg x_3_ce0;
reg x_3_ce1;
reg x_4_ce0;
reg x_4_ce1;
reg x_5_ce0;
reg x_5_ce1;
reg x_6_ce0;
reg x_6_ce1;
reg x_7_ce0;
reg x_7_ce1;
reg x_8_ce0;
reg x_8_ce1;
reg x_9_ce0;
reg x_9_ce1;
reg x_10_ce0;
reg x_10_ce1;
reg x_11_ce0;
reg x_11_ce1;
reg x_12_ce0;
reg x_12_ce1;
reg x_13_ce0;
reg x_13_ce1;
reg x_14_ce0;
reg x_14_ce1;
reg x_15_ce0;
reg x_15_ce1;
reg y_0_ce0;
reg y_0_ce1;
reg y_1_ce0;
reg y_1_ce1;
reg y_2_ce0;
reg y_2_ce1;
reg y_3_ce0;
reg y_3_ce1;
reg y_4_ce0;
reg y_4_ce1;
reg y_5_ce0;
reg y_5_ce1;
reg y_6_ce0;
reg y_6_ce1;
reg y_7_ce0;
reg y_7_ce1;
reg y_8_ce0;
reg y_8_ce1;
reg y_9_ce0;
reg y_9_ce1;
reg y_10_ce0;
reg y_10_ce1;
reg y_11_ce0;
reg y_11_ce1;
reg y_12_ce0;
reg y_12_ce1;
reg y_13_ce0;
reg y_13_ce1;
reg y_14_ce0;
reg y_14_ce1;
reg y_15_ce0;
reg y_15_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln759_fu_1952_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln772_fu_1968_p1;
reg   [63:0] zext_ln772_reg_2068;
reg   [63:0] zext_ln772_reg_2068_pp0_iter1_reg;
reg   [63:0] zext_ln772_reg_2068_pp0_iter2_reg;
reg   [63:0] zext_ln772_reg_2068_pp0_iter3_reg;
reg   [63:0] zext_ln772_reg_2068_pp0_iter4_reg;
wire   [63:0] zext_ln772_1_fu_2010_p1;
reg   [63:0] zext_ln772_1_reg_2248;
reg   [63:0] zext_ln772_1_reg_2248_pp0_iter1_reg;
reg   [63:0] zext_ln772_1_reg_2248_pp0_iter2_reg;
reg   [63:0] zext_ln772_1_reg_2248_pp0_iter3_reg;
reg   [63:0] zext_ln772_1_reg_2248_pp0_iter4_reg;
wire   [15:0] tmp_p_hls_fptoui_float_i16_fu_1336_ap_return;
reg   [15:0] tmp_reg_2428;
wire   [15:0] tmp_s_p_hls_fptoui_float_i16_fu_1342_ap_return;
reg   [15:0] tmp_s_reg_2433;
wire   [15:0] tmp_93_p_hls_fptoui_float_i16_fu_1348_ap_return;
reg   [15:0] tmp_93_reg_2438;
wire   [15:0] tmp_94_p_hls_fptoui_float_i16_fu_1354_ap_return;
reg   [15:0] tmp_94_reg_2443;
wire   [15:0] tmp_95_p_hls_fptoui_float_i16_fu_1360_ap_return;
reg   [15:0] tmp_95_reg_2448;
wire   [15:0] tmp_96_p_hls_fptoui_float_i16_fu_1366_ap_return;
reg   [15:0] tmp_96_reg_2453;
wire   [15:0] tmp_97_p_hls_fptoui_float_i16_fu_1372_ap_return;
reg   [15:0] tmp_97_reg_2458;
wire   [15:0] tmp_98_p_hls_fptoui_float_i16_fu_1378_ap_return;
reg   [15:0] tmp_98_reg_2463;
wire   [15:0] tmp_99_p_hls_fptoui_float_i16_fu_1384_ap_return;
reg   [15:0] tmp_99_reg_2468;
wire   [15:0] tmp_100_p_hls_fptoui_float_i16_fu_1390_ap_return;
reg   [15:0] tmp_100_reg_2473;
wire   [15:0] tmp_101_p_hls_fptoui_float_i16_fu_1396_ap_return;
reg   [15:0] tmp_101_reg_2478;
wire   [15:0] tmp_102_p_hls_fptoui_float_i16_fu_1402_ap_return;
reg   [15:0] tmp_102_reg_2483;
wire   [15:0] tmp_103_p_hls_fptoui_float_i16_fu_1408_ap_return;
reg   [15:0] tmp_103_reg_2488;
wire   [15:0] tmp_104_p_hls_fptoui_float_i16_fu_1414_ap_return;
reg   [15:0] tmp_104_reg_2493;
wire   [15:0] tmp_105_p_hls_fptoui_float_i16_fu_1420_ap_return;
reg   [15:0] tmp_105_reg_2498;
wire   [15:0] tmp_106_p_hls_fptoui_float_i16_fu_1426_ap_return;
reg   [15:0] tmp_106_reg_2503;
wire   [15:0] tmp_107_p_hls_fptoui_float_i16_fu_1432_ap_return;
reg   [15:0] tmp_107_reg_2508;
wire   [15:0] tmp_108_p_hls_fptoui_float_i16_fu_1438_ap_return;
reg   [15:0] tmp_108_reg_2513;
wire   [15:0] tmp_109_p_hls_fptoui_float_i16_fu_1444_ap_return;
reg   [15:0] tmp_109_reg_2518;
wire   [15:0] tmp_110_p_hls_fptoui_float_i16_fu_1450_ap_return;
reg   [15:0] tmp_110_reg_2523;
wire   [15:0] tmp_111_p_hls_fptoui_float_i16_fu_1456_ap_return;
reg   [15:0] tmp_111_reg_2528;
wire   [15:0] tmp_112_p_hls_fptoui_float_i16_fu_1462_ap_return;
reg   [15:0] tmp_112_reg_2533;
wire   [15:0] tmp_113_p_hls_fptoui_float_i16_fu_1468_ap_return;
reg   [15:0] tmp_113_reg_2538;
wire   [15:0] tmp_114_p_hls_fptoui_float_i16_fu_1474_ap_return;
reg   [15:0] tmp_114_reg_2543;
wire   [15:0] tmp_115_p_hls_fptoui_float_i16_fu_1480_ap_return;
reg   [15:0] tmp_115_reg_2548;
wire   [15:0] tmp_116_p_hls_fptoui_float_i16_fu_1486_ap_return;
reg   [15:0] tmp_116_reg_2553;
wire   [15:0] tmp_117_p_hls_fptoui_float_i16_fu_1492_ap_return;
reg   [15:0] tmp_117_reg_2558;
wire   [15:0] tmp_118_p_hls_fptoui_float_i16_fu_1498_ap_return;
reg   [15:0] tmp_118_reg_2563;
wire   [15:0] tmp_119_p_hls_fptoui_float_i16_fu_1504_ap_return;
reg   [15:0] tmp_119_reg_2568;
wire   [15:0] tmp_120_p_hls_fptoui_float_i16_fu_1510_ap_return;
reg   [15:0] tmp_120_reg_2573;
wire   [15:0] tmp_121_p_hls_fptoui_float_i16_fu_1516_ap_return;
reg   [15:0] tmp_121_reg_2578;
wire   [15:0] tmp_122_p_hls_fptoui_float_i16_fu_1522_ap_return;
reg   [15:0] tmp_122_reg_2583;
wire   [15:0] tmp_123_p_hls_fptoui_float_i16_fu_1528_ap_return;
reg   [15:0] tmp_123_reg_2588;
wire   [15:0] tmp_124_p_hls_fptoui_float_i16_fu_1534_ap_return;
reg   [15:0] tmp_124_reg_2593;
wire   [15:0] tmp_125_p_hls_fptoui_float_i16_fu_1540_ap_return;
reg   [15:0] tmp_125_reg_2598;
wire   [15:0] tmp_126_p_hls_fptoui_float_i16_fu_1546_ap_return;
reg   [15:0] tmp_126_reg_2603;
wire   [15:0] tmp_127_p_hls_fptoui_float_i16_fu_1552_ap_return;
reg   [15:0] tmp_127_reg_2608;
wire   [15:0] tmp_128_p_hls_fptoui_float_i16_fu_1558_ap_return;
reg   [15:0] tmp_128_reg_2613;
wire   [15:0] tmp_129_p_hls_fptoui_float_i16_fu_1564_ap_return;
reg   [15:0] tmp_129_reg_2618;
wire   [15:0] tmp_130_p_hls_fptoui_float_i16_fu_1570_ap_return;
reg   [15:0] tmp_130_reg_2623;
wire   [15:0] tmp_131_p_hls_fptoui_float_i16_fu_1576_ap_return;
reg   [15:0] tmp_131_reg_2628;
wire   [15:0] tmp_132_p_hls_fptoui_float_i16_fu_1582_ap_return;
reg   [15:0] tmp_132_reg_2633;
wire   [15:0] tmp_133_p_hls_fptoui_float_i16_fu_1588_ap_return;
reg   [15:0] tmp_133_reg_2638;
wire   [15:0] tmp_134_p_hls_fptoui_float_i16_fu_1594_ap_return;
reg   [15:0] tmp_134_reg_2643;
wire   [15:0] tmp_135_p_hls_fptoui_float_i16_fu_1600_ap_return;
reg   [15:0] tmp_135_reg_2648;
wire   [15:0] tmp_136_p_hls_fptoui_float_i16_fu_1606_ap_return;
reg   [15:0] tmp_136_reg_2653;
wire   [15:0] tmp_137_p_hls_fptoui_float_i16_fu_1612_ap_return;
reg   [15:0] tmp_137_reg_2658;
wire   [15:0] tmp_138_p_hls_fptoui_float_i16_fu_1618_ap_return;
reg   [15:0] tmp_138_reg_2663;
wire   [15:0] tmp_139_p_hls_fptoui_float_i16_fu_1624_ap_return;
reg   [15:0] tmp_139_reg_2668;
wire   [15:0] tmp_140_p_hls_fptoui_float_i16_fu_1630_ap_return;
reg   [15:0] tmp_140_reg_2673;
wire   [15:0] tmp_141_p_hls_fptoui_float_i16_fu_1636_ap_return;
reg   [15:0] tmp_141_reg_2678;
wire   [15:0] tmp_142_p_hls_fptoui_float_i16_fu_1642_ap_return;
reg   [15:0] tmp_142_reg_2683;
wire   [15:0] tmp_143_p_hls_fptoui_float_i16_fu_1648_ap_return;
reg   [15:0] tmp_143_reg_2688;
wire   [15:0] tmp_144_p_hls_fptoui_float_i16_fu_1654_ap_return;
reg   [15:0] tmp_144_reg_2693;
wire   [15:0] tmp_145_p_hls_fptoui_float_i16_fu_1660_ap_return;
reg   [15:0] tmp_145_reg_2698;
wire   [15:0] tmp_146_p_hls_fptoui_float_i16_fu_1666_ap_return;
reg   [15:0] tmp_146_reg_2703;
wire   [15:0] tmp_147_p_hls_fptoui_float_i16_fu_1672_ap_return;
reg   [15:0] tmp_147_reg_2708;
wire   [15:0] tmp_148_p_hls_fptoui_float_i16_fu_1678_ap_return;
reg   [15:0] tmp_148_reg_2713;
wire   [15:0] tmp_149_p_hls_fptoui_float_i16_fu_1684_ap_return;
reg   [15:0] tmp_149_reg_2718;
wire   [15:0] tmp_150_p_hls_fptoui_float_i16_fu_1690_ap_return;
reg   [15:0] tmp_150_reg_2723;
wire   [15:0] tmp_151_p_hls_fptoui_float_i16_fu_1696_ap_return;
reg   [15:0] tmp_151_reg_2728;
wire   [15:0] tmp_152_p_hls_fptoui_float_i16_fu_1702_ap_return;
reg   [15:0] tmp_152_reg_2733;
wire   [15:0] tmp_153_p_hls_fptoui_float_i16_fu_1708_ap_return;
reg   [15:0] tmp_153_reg_2738;
wire   [15:0] tmp_154_p_hls_fptoui_float_i16_fu_1714_ap_return;
reg   [15:0] tmp_154_reg_2743;
wire    tmp_p_hls_fptoui_float_i16_fu_1336_ap_ready;
wire    tmp_s_p_hls_fptoui_float_i16_fu_1342_ap_ready;
wire    tmp_93_p_hls_fptoui_float_i16_fu_1348_ap_ready;
wire    tmp_94_p_hls_fptoui_float_i16_fu_1354_ap_ready;
wire    tmp_95_p_hls_fptoui_float_i16_fu_1360_ap_ready;
wire    tmp_96_p_hls_fptoui_float_i16_fu_1366_ap_ready;
wire    tmp_97_p_hls_fptoui_float_i16_fu_1372_ap_ready;
wire    tmp_98_p_hls_fptoui_float_i16_fu_1378_ap_ready;
wire    tmp_99_p_hls_fptoui_float_i16_fu_1384_ap_ready;
wire    tmp_100_p_hls_fptoui_float_i16_fu_1390_ap_ready;
wire    tmp_101_p_hls_fptoui_float_i16_fu_1396_ap_ready;
wire    tmp_102_p_hls_fptoui_float_i16_fu_1402_ap_ready;
wire    tmp_103_p_hls_fptoui_float_i16_fu_1408_ap_ready;
wire    tmp_104_p_hls_fptoui_float_i16_fu_1414_ap_ready;
wire    tmp_105_p_hls_fptoui_float_i16_fu_1420_ap_ready;
wire    tmp_106_p_hls_fptoui_float_i16_fu_1426_ap_ready;
wire    tmp_107_p_hls_fptoui_float_i16_fu_1432_ap_ready;
wire    tmp_108_p_hls_fptoui_float_i16_fu_1438_ap_ready;
wire    tmp_109_p_hls_fptoui_float_i16_fu_1444_ap_ready;
wire    tmp_110_p_hls_fptoui_float_i16_fu_1450_ap_ready;
wire    tmp_111_p_hls_fptoui_float_i16_fu_1456_ap_ready;
wire    tmp_112_p_hls_fptoui_float_i16_fu_1462_ap_ready;
wire    tmp_113_p_hls_fptoui_float_i16_fu_1468_ap_ready;
wire    tmp_114_p_hls_fptoui_float_i16_fu_1474_ap_ready;
wire    tmp_115_p_hls_fptoui_float_i16_fu_1480_ap_ready;
wire    tmp_116_p_hls_fptoui_float_i16_fu_1486_ap_ready;
wire    tmp_117_p_hls_fptoui_float_i16_fu_1492_ap_ready;
wire    tmp_118_p_hls_fptoui_float_i16_fu_1498_ap_ready;
wire    tmp_119_p_hls_fptoui_float_i16_fu_1504_ap_ready;
wire    tmp_120_p_hls_fptoui_float_i16_fu_1510_ap_ready;
wire    tmp_121_p_hls_fptoui_float_i16_fu_1516_ap_ready;
wire    tmp_122_p_hls_fptoui_float_i16_fu_1522_ap_ready;
wire    tmp_123_p_hls_fptoui_float_i16_fu_1528_ap_ready;
wire    tmp_124_p_hls_fptoui_float_i16_fu_1534_ap_ready;
wire    tmp_125_p_hls_fptoui_float_i16_fu_1540_ap_ready;
wire    tmp_126_p_hls_fptoui_float_i16_fu_1546_ap_ready;
wire    tmp_127_p_hls_fptoui_float_i16_fu_1552_ap_ready;
wire    tmp_128_p_hls_fptoui_float_i16_fu_1558_ap_ready;
wire    tmp_129_p_hls_fptoui_float_i16_fu_1564_ap_ready;
wire    tmp_130_p_hls_fptoui_float_i16_fu_1570_ap_ready;
wire    tmp_131_p_hls_fptoui_float_i16_fu_1576_ap_ready;
wire    tmp_132_p_hls_fptoui_float_i16_fu_1582_ap_ready;
wire    tmp_133_p_hls_fptoui_float_i16_fu_1588_ap_ready;
wire    tmp_134_p_hls_fptoui_float_i16_fu_1594_ap_ready;
wire    tmp_135_p_hls_fptoui_float_i16_fu_1600_ap_ready;
wire    tmp_136_p_hls_fptoui_float_i16_fu_1606_ap_ready;
wire    tmp_137_p_hls_fptoui_float_i16_fu_1612_ap_ready;
wire    tmp_138_p_hls_fptoui_float_i16_fu_1618_ap_ready;
wire    tmp_139_p_hls_fptoui_float_i16_fu_1624_ap_ready;
wire    tmp_140_p_hls_fptoui_float_i16_fu_1630_ap_ready;
wire    tmp_141_p_hls_fptoui_float_i16_fu_1636_ap_ready;
wire    tmp_142_p_hls_fptoui_float_i16_fu_1642_ap_ready;
wire    tmp_143_p_hls_fptoui_float_i16_fu_1648_ap_ready;
wire    tmp_144_p_hls_fptoui_float_i16_fu_1654_ap_ready;
wire    tmp_145_p_hls_fptoui_float_i16_fu_1660_ap_ready;
wire    tmp_146_p_hls_fptoui_float_i16_fu_1666_ap_ready;
wire    tmp_147_p_hls_fptoui_float_i16_fu_1672_ap_ready;
wire    tmp_148_p_hls_fptoui_float_i16_fu_1678_ap_ready;
wire    tmp_149_p_hls_fptoui_float_i16_fu_1684_ap_ready;
wire    tmp_150_p_hls_fptoui_float_i16_fu_1690_ap_ready;
wire    tmp_151_p_hls_fptoui_float_i16_fu_1696_ap_ready;
wire    tmp_152_p_hls_fptoui_float_i16_fu_1702_ap_ready;
wire    tmp_153_p_hls_fptoui_float_i16_fu_1708_ap_ready;
wire    tmp_154_p_hls_fptoui_float_i16_fu_1714_ap_ready;
reg    grp_bf16add_fast_fu_1720_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call10;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call10;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call10;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call10;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call10;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call10;
wire    ap_block_pp0_stage0_11001_ignoreCallOp278;
wire   [15:0] grp_bf16add_fast_fu_1727_ap_return;
reg    grp_bf16add_fast_fu_1727_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call19;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call19;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call19;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call19;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call19;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call19;
wire    ap_block_pp0_stage0_11001_ignoreCallOp279;
wire   [15:0] grp_bf16add_fast_fu_1734_ap_return;
reg    grp_bf16add_fast_fu_1734_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call28;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call28;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call28;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call28;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call28;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call28;
wire    ap_block_pp0_stage0_11001_ignoreCallOp280;
wire   [15:0] grp_bf16add_fast_fu_1741_ap_return;
reg    grp_bf16add_fast_fu_1741_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call37;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call37;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call37;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call37;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call37;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call37;
wire    ap_block_pp0_stage0_11001_ignoreCallOp281;
wire   [15:0] grp_bf16add_fast_fu_1748_ap_return;
reg    grp_bf16add_fast_fu_1748_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call46;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call46;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call46;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call46;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call46;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call46;
wire    ap_block_pp0_stage0_11001_ignoreCallOp282;
wire   [15:0] grp_bf16add_fast_fu_1755_ap_return;
reg    grp_bf16add_fast_fu_1755_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call55;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call55;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call55;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call55;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call55;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call55;
wire    ap_block_pp0_stage0_11001_ignoreCallOp283;
wire   [15:0] grp_bf16add_fast_fu_1762_ap_return;
reg    grp_bf16add_fast_fu_1762_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call64;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call64;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call64;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call64;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call64;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call64;
wire    ap_block_pp0_stage0_11001_ignoreCallOp284;
wire   [15:0] grp_bf16add_fast_fu_1769_ap_return;
reg    grp_bf16add_fast_fu_1769_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call73;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call73;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call73;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call73;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call73;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call73;
wire    ap_block_pp0_stage0_11001_ignoreCallOp285;
wire   [15:0] grp_bf16add_fast_fu_1776_ap_return;
reg    grp_bf16add_fast_fu_1776_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call82;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call82;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call82;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call82;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call82;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call82;
wire    ap_block_pp0_stage0_11001_ignoreCallOp286;
wire   [15:0] grp_bf16add_fast_fu_1783_ap_return;
reg    grp_bf16add_fast_fu_1783_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call91;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call91;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call91;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call91;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call91;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call91;
wire    ap_block_pp0_stage0_11001_ignoreCallOp287;
wire   [15:0] grp_bf16add_fast_fu_1790_ap_return;
reg    grp_bf16add_fast_fu_1790_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call100;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call100;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call100;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call100;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call100;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call100;
wire    ap_block_pp0_stage0_11001_ignoreCallOp288;
wire   [15:0] grp_bf16add_fast_fu_1797_ap_return;
reg    grp_bf16add_fast_fu_1797_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call109;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call109;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call109;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call109;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call109;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call109;
wire    ap_block_pp0_stage0_11001_ignoreCallOp289;
wire   [15:0] grp_bf16add_fast_fu_1804_ap_return;
reg    grp_bf16add_fast_fu_1804_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call118;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call118;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call118;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call118;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call118;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call118;
wire    ap_block_pp0_stage0_11001_ignoreCallOp290;
wire   [15:0] grp_bf16add_fast_fu_1811_ap_return;
reg    grp_bf16add_fast_fu_1811_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call127;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call127;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call127;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call127;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call127;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call127;
wire    ap_block_pp0_stage0_11001_ignoreCallOp291;
wire   [15:0] grp_bf16add_fast_fu_1818_ap_return;
reg    grp_bf16add_fast_fu_1818_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call136;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call136;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call136;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call136;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call136;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call136;
wire    ap_block_pp0_stage0_11001_ignoreCallOp292;
wire   [15:0] grp_bf16add_fast_fu_1825_ap_return;
reg    grp_bf16add_fast_fu_1825_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call145;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call145;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call145;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call145;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call145;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call145;
wire    ap_block_pp0_stage0_11001_ignoreCallOp293;
wire   [15:0] grp_bf16add_fast_fu_1832_ap_return;
reg    grp_bf16add_fast_fu_1832_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call156;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call156;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call156;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call156;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call156;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call156;
wire    ap_block_pp0_stage0_11001_ignoreCallOp294;
wire   [15:0] grp_bf16add_fast_fu_1839_ap_return;
reg    grp_bf16add_fast_fu_1839_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call165;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call165;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call165;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call165;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call165;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call165;
wire    ap_block_pp0_stage0_11001_ignoreCallOp295;
wire   [15:0] grp_bf16add_fast_fu_1846_ap_return;
reg    grp_bf16add_fast_fu_1846_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call174;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call174;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call174;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call174;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call174;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call174;
wire    ap_block_pp0_stage0_11001_ignoreCallOp296;
wire   [15:0] grp_bf16add_fast_fu_1853_ap_return;
reg    grp_bf16add_fast_fu_1853_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call183;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call183;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call183;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call183;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call183;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call183;
wire    ap_block_pp0_stage0_11001_ignoreCallOp297;
wire   [15:0] grp_bf16add_fast_fu_1860_ap_return;
reg    grp_bf16add_fast_fu_1860_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call192;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call192;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call192;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call192;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call192;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call192;
wire    ap_block_pp0_stage0_11001_ignoreCallOp298;
wire   [15:0] grp_bf16add_fast_fu_1867_ap_return;
reg    grp_bf16add_fast_fu_1867_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call201;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call201;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call201;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call201;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call201;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call201;
wire    ap_block_pp0_stage0_11001_ignoreCallOp299;
wire   [15:0] grp_bf16add_fast_fu_1874_ap_return;
reg    grp_bf16add_fast_fu_1874_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call210;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call210;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call210;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call210;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call210;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call210;
wire    ap_block_pp0_stage0_11001_ignoreCallOp300;
wire   [15:0] grp_bf16add_fast_fu_1881_ap_return;
reg    grp_bf16add_fast_fu_1881_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call219;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call219;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call219;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call219;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call219;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call219;
wire    ap_block_pp0_stage0_11001_ignoreCallOp301;
wire   [15:0] grp_bf16add_fast_fu_1888_ap_return;
reg    grp_bf16add_fast_fu_1888_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call228;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call228;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call228;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call228;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call228;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call228;
wire    ap_block_pp0_stage0_11001_ignoreCallOp302;
wire   [15:0] grp_bf16add_fast_fu_1895_ap_return;
reg    grp_bf16add_fast_fu_1895_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call237;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call237;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call237;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call237;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call237;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call237;
wire    ap_block_pp0_stage0_11001_ignoreCallOp303;
wire   [15:0] grp_bf16add_fast_fu_1902_ap_return;
reg    grp_bf16add_fast_fu_1902_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call246;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call246;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call246;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call246;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call246;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call246;
wire    ap_block_pp0_stage0_11001_ignoreCallOp304;
wire   [15:0] grp_bf16add_fast_fu_1909_ap_return;
reg    grp_bf16add_fast_fu_1909_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call255;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call255;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call255;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call255;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call255;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call255;
wire    ap_block_pp0_stage0_11001_ignoreCallOp305;
wire   [15:0] grp_bf16add_fast_fu_1916_ap_return;
reg    grp_bf16add_fast_fu_1916_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call264;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call264;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call264;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call264;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call264;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call264;
wire    ap_block_pp0_stage0_11001_ignoreCallOp306;
wire   [15:0] grp_bf16add_fast_fu_1923_ap_return;
reg    grp_bf16add_fast_fu_1923_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call273;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call273;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call273;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call273;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call273;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call273;
wire    ap_block_pp0_stage0_11001_ignoreCallOp307;
wire   [15:0] grp_bf16add_fast_fu_1930_ap_return;
reg    grp_bf16add_fast_fu_1930_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call282;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call282;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call282;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call282;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call282;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call282;
wire    ap_block_pp0_stage0_11001_ignoreCallOp308;
wire   [15:0] grp_bf16add_fast_fu_1937_ap_return;
reg    grp_bf16add_fast_fu_1937_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call291;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call291;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call291;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call291;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call291;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call291;
wire    ap_block_pp0_stage0_11001_ignoreCallOp309;
wire    ap_block_pp0_stage0;
reg   [15:0] idx_fu_132;
wire   [15:0] add_ln759_fu_2046_p2;
wire    ap_loop_init;
reg   [15:0] ap_sig_allocacmp_i;
wire   [11:0] lshr_ln_fu_1958_p4;
wire   [11:0] or_ln772_fu_2004_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_p_hls_fptoui_float_i16 tmp_p_hls_fptoui_float_i16_fu_1336(
    .ap_ready(tmp_p_hls_fptoui_float_i16_fu_1336_ap_ready),
    .x(x_0_q1),
    .ap_return(tmp_p_hls_fptoui_float_i16_fu_1336_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_s_p_hls_fptoui_float_i16_fu_1342(
    .ap_ready(tmp_s_p_hls_fptoui_float_i16_fu_1342_ap_ready),
    .x(y_0_q1),
    .ap_return(tmp_s_p_hls_fptoui_float_i16_fu_1342_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_93_p_hls_fptoui_float_i16_fu_1348(
    .ap_ready(tmp_93_p_hls_fptoui_float_i16_fu_1348_ap_ready),
    .x(x_1_q1),
    .ap_return(tmp_93_p_hls_fptoui_float_i16_fu_1348_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_94_p_hls_fptoui_float_i16_fu_1354(
    .ap_ready(tmp_94_p_hls_fptoui_float_i16_fu_1354_ap_ready),
    .x(y_1_q1),
    .ap_return(tmp_94_p_hls_fptoui_float_i16_fu_1354_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_95_p_hls_fptoui_float_i16_fu_1360(
    .ap_ready(tmp_95_p_hls_fptoui_float_i16_fu_1360_ap_ready),
    .x(x_2_q1),
    .ap_return(tmp_95_p_hls_fptoui_float_i16_fu_1360_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_96_p_hls_fptoui_float_i16_fu_1366(
    .ap_ready(tmp_96_p_hls_fptoui_float_i16_fu_1366_ap_ready),
    .x(y_2_q1),
    .ap_return(tmp_96_p_hls_fptoui_float_i16_fu_1366_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_97_p_hls_fptoui_float_i16_fu_1372(
    .ap_ready(tmp_97_p_hls_fptoui_float_i16_fu_1372_ap_ready),
    .x(x_3_q1),
    .ap_return(tmp_97_p_hls_fptoui_float_i16_fu_1372_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_98_p_hls_fptoui_float_i16_fu_1378(
    .ap_ready(tmp_98_p_hls_fptoui_float_i16_fu_1378_ap_ready),
    .x(y_3_q1),
    .ap_return(tmp_98_p_hls_fptoui_float_i16_fu_1378_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_99_p_hls_fptoui_float_i16_fu_1384(
    .ap_ready(tmp_99_p_hls_fptoui_float_i16_fu_1384_ap_ready),
    .x(x_4_q1),
    .ap_return(tmp_99_p_hls_fptoui_float_i16_fu_1384_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_100_p_hls_fptoui_float_i16_fu_1390(
    .ap_ready(tmp_100_p_hls_fptoui_float_i16_fu_1390_ap_ready),
    .x(y_4_q1),
    .ap_return(tmp_100_p_hls_fptoui_float_i16_fu_1390_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_101_p_hls_fptoui_float_i16_fu_1396(
    .ap_ready(tmp_101_p_hls_fptoui_float_i16_fu_1396_ap_ready),
    .x(x_5_q1),
    .ap_return(tmp_101_p_hls_fptoui_float_i16_fu_1396_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_102_p_hls_fptoui_float_i16_fu_1402(
    .ap_ready(tmp_102_p_hls_fptoui_float_i16_fu_1402_ap_ready),
    .x(y_5_q1),
    .ap_return(tmp_102_p_hls_fptoui_float_i16_fu_1402_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_103_p_hls_fptoui_float_i16_fu_1408(
    .ap_ready(tmp_103_p_hls_fptoui_float_i16_fu_1408_ap_ready),
    .x(x_6_q1),
    .ap_return(tmp_103_p_hls_fptoui_float_i16_fu_1408_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_104_p_hls_fptoui_float_i16_fu_1414(
    .ap_ready(tmp_104_p_hls_fptoui_float_i16_fu_1414_ap_ready),
    .x(y_6_q1),
    .ap_return(tmp_104_p_hls_fptoui_float_i16_fu_1414_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_105_p_hls_fptoui_float_i16_fu_1420(
    .ap_ready(tmp_105_p_hls_fptoui_float_i16_fu_1420_ap_ready),
    .x(x_7_q1),
    .ap_return(tmp_105_p_hls_fptoui_float_i16_fu_1420_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_106_p_hls_fptoui_float_i16_fu_1426(
    .ap_ready(tmp_106_p_hls_fptoui_float_i16_fu_1426_ap_ready),
    .x(y_7_q1),
    .ap_return(tmp_106_p_hls_fptoui_float_i16_fu_1426_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_107_p_hls_fptoui_float_i16_fu_1432(
    .ap_ready(tmp_107_p_hls_fptoui_float_i16_fu_1432_ap_ready),
    .x(x_8_q1),
    .ap_return(tmp_107_p_hls_fptoui_float_i16_fu_1432_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_108_p_hls_fptoui_float_i16_fu_1438(
    .ap_ready(tmp_108_p_hls_fptoui_float_i16_fu_1438_ap_ready),
    .x(y_8_q1),
    .ap_return(tmp_108_p_hls_fptoui_float_i16_fu_1438_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_109_p_hls_fptoui_float_i16_fu_1444(
    .ap_ready(tmp_109_p_hls_fptoui_float_i16_fu_1444_ap_ready),
    .x(x_9_q1),
    .ap_return(tmp_109_p_hls_fptoui_float_i16_fu_1444_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_110_p_hls_fptoui_float_i16_fu_1450(
    .ap_ready(tmp_110_p_hls_fptoui_float_i16_fu_1450_ap_ready),
    .x(y_9_q1),
    .ap_return(tmp_110_p_hls_fptoui_float_i16_fu_1450_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_111_p_hls_fptoui_float_i16_fu_1456(
    .ap_ready(tmp_111_p_hls_fptoui_float_i16_fu_1456_ap_ready),
    .x(x_10_q1),
    .ap_return(tmp_111_p_hls_fptoui_float_i16_fu_1456_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_112_p_hls_fptoui_float_i16_fu_1462(
    .ap_ready(tmp_112_p_hls_fptoui_float_i16_fu_1462_ap_ready),
    .x(y_10_q1),
    .ap_return(tmp_112_p_hls_fptoui_float_i16_fu_1462_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_113_p_hls_fptoui_float_i16_fu_1468(
    .ap_ready(tmp_113_p_hls_fptoui_float_i16_fu_1468_ap_ready),
    .x(x_11_q1),
    .ap_return(tmp_113_p_hls_fptoui_float_i16_fu_1468_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_114_p_hls_fptoui_float_i16_fu_1474(
    .ap_ready(tmp_114_p_hls_fptoui_float_i16_fu_1474_ap_ready),
    .x(y_11_q1),
    .ap_return(tmp_114_p_hls_fptoui_float_i16_fu_1474_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_115_p_hls_fptoui_float_i16_fu_1480(
    .ap_ready(tmp_115_p_hls_fptoui_float_i16_fu_1480_ap_ready),
    .x(x_12_q1),
    .ap_return(tmp_115_p_hls_fptoui_float_i16_fu_1480_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_116_p_hls_fptoui_float_i16_fu_1486(
    .ap_ready(tmp_116_p_hls_fptoui_float_i16_fu_1486_ap_ready),
    .x(y_12_q1),
    .ap_return(tmp_116_p_hls_fptoui_float_i16_fu_1486_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_117_p_hls_fptoui_float_i16_fu_1492(
    .ap_ready(tmp_117_p_hls_fptoui_float_i16_fu_1492_ap_ready),
    .x(x_13_q1),
    .ap_return(tmp_117_p_hls_fptoui_float_i16_fu_1492_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_118_p_hls_fptoui_float_i16_fu_1498(
    .ap_ready(tmp_118_p_hls_fptoui_float_i16_fu_1498_ap_ready),
    .x(y_13_q1),
    .ap_return(tmp_118_p_hls_fptoui_float_i16_fu_1498_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_119_p_hls_fptoui_float_i16_fu_1504(
    .ap_ready(tmp_119_p_hls_fptoui_float_i16_fu_1504_ap_ready),
    .x(x_14_q1),
    .ap_return(tmp_119_p_hls_fptoui_float_i16_fu_1504_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_120_p_hls_fptoui_float_i16_fu_1510(
    .ap_ready(tmp_120_p_hls_fptoui_float_i16_fu_1510_ap_ready),
    .x(y_14_q1),
    .ap_return(tmp_120_p_hls_fptoui_float_i16_fu_1510_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_121_p_hls_fptoui_float_i16_fu_1516(
    .ap_ready(tmp_121_p_hls_fptoui_float_i16_fu_1516_ap_ready),
    .x(x_15_q1),
    .ap_return(tmp_121_p_hls_fptoui_float_i16_fu_1516_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_122_p_hls_fptoui_float_i16_fu_1522(
    .ap_ready(tmp_122_p_hls_fptoui_float_i16_fu_1522_ap_ready),
    .x(y_15_q1),
    .ap_return(tmp_122_p_hls_fptoui_float_i16_fu_1522_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_123_p_hls_fptoui_float_i16_fu_1528(
    .ap_ready(tmp_123_p_hls_fptoui_float_i16_fu_1528_ap_ready),
    .x(x_0_q0),
    .ap_return(tmp_123_p_hls_fptoui_float_i16_fu_1528_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_124_p_hls_fptoui_float_i16_fu_1534(
    .ap_ready(tmp_124_p_hls_fptoui_float_i16_fu_1534_ap_ready),
    .x(y_0_q0),
    .ap_return(tmp_124_p_hls_fptoui_float_i16_fu_1534_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_125_p_hls_fptoui_float_i16_fu_1540(
    .ap_ready(tmp_125_p_hls_fptoui_float_i16_fu_1540_ap_ready),
    .x(x_1_q0),
    .ap_return(tmp_125_p_hls_fptoui_float_i16_fu_1540_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_126_p_hls_fptoui_float_i16_fu_1546(
    .ap_ready(tmp_126_p_hls_fptoui_float_i16_fu_1546_ap_ready),
    .x(y_1_q0),
    .ap_return(tmp_126_p_hls_fptoui_float_i16_fu_1546_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_127_p_hls_fptoui_float_i16_fu_1552(
    .ap_ready(tmp_127_p_hls_fptoui_float_i16_fu_1552_ap_ready),
    .x(x_2_q0),
    .ap_return(tmp_127_p_hls_fptoui_float_i16_fu_1552_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_128_p_hls_fptoui_float_i16_fu_1558(
    .ap_ready(tmp_128_p_hls_fptoui_float_i16_fu_1558_ap_ready),
    .x(y_2_q0),
    .ap_return(tmp_128_p_hls_fptoui_float_i16_fu_1558_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_129_p_hls_fptoui_float_i16_fu_1564(
    .ap_ready(tmp_129_p_hls_fptoui_float_i16_fu_1564_ap_ready),
    .x(x_3_q0),
    .ap_return(tmp_129_p_hls_fptoui_float_i16_fu_1564_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_130_p_hls_fptoui_float_i16_fu_1570(
    .ap_ready(tmp_130_p_hls_fptoui_float_i16_fu_1570_ap_ready),
    .x(y_3_q0),
    .ap_return(tmp_130_p_hls_fptoui_float_i16_fu_1570_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_131_p_hls_fptoui_float_i16_fu_1576(
    .ap_ready(tmp_131_p_hls_fptoui_float_i16_fu_1576_ap_ready),
    .x(x_4_q0),
    .ap_return(tmp_131_p_hls_fptoui_float_i16_fu_1576_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_132_p_hls_fptoui_float_i16_fu_1582(
    .ap_ready(tmp_132_p_hls_fptoui_float_i16_fu_1582_ap_ready),
    .x(y_4_q0),
    .ap_return(tmp_132_p_hls_fptoui_float_i16_fu_1582_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_133_p_hls_fptoui_float_i16_fu_1588(
    .ap_ready(tmp_133_p_hls_fptoui_float_i16_fu_1588_ap_ready),
    .x(x_5_q0),
    .ap_return(tmp_133_p_hls_fptoui_float_i16_fu_1588_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_134_p_hls_fptoui_float_i16_fu_1594(
    .ap_ready(tmp_134_p_hls_fptoui_float_i16_fu_1594_ap_ready),
    .x(y_5_q0),
    .ap_return(tmp_134_p_hls_fptoui_float_i16_fu_1594_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_135_p_hls_fptoui_float_i16_fu_1600(
    .ap_ready(tmp_135_p_hls_fptoui_float_i16_fu_1600_ap_ready),
    .x(x_6_q0),
    .ap_return(tmp_135_p_hls_fptoui_float_i16_fu_1600_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_136_p_hls_fptoui_float_i16_fu_1606(
    .ap_ready(tmp_136_p_hls_fptoui_float_i16_fu_1606_ap_ready),
    .x(y_6_q0),
    .ap_return(tmp_136_p_hls_fptoui_float_i16_fu_1606_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_137_p_hls_fptoui_float_i16_fu_1612(
    .ap_ready(tmp_137_p_hls_fptoui_float_i16_fu_1612_ap_ready),
    .x(x_7_q0),
    .ap_return(tmp_137_p_hls_fptoui_float_i16_fu_1612_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_138_p_hls_fptoui_float_i16_fu_1618(
    .ap_ready(tmp_138_p_hls_fptoui_float_i16_fu_1618_ap_ready),
    .x(y_7_q0),
    .ap_return(tmp_138_p_hls_fptoui_float_i16_fu_1618_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_139_p_hls_fptoui_float_i16_fu_1624(
    .ap_ready(tmp_139_p_hls_fptoui_float_i16_fu_1624_ap_ready),
    .x(x_8_q0),
    .ap_return(tmp_139_p_hls_fptoui_float_i16_fu_1624_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_140_p_hls_fptoui_float_i16_fu_1630(
    .ap_ready(tmp_140_p_hls_fptoui_float_i16_fu_1630_ap_ready),
    .x(y_8_q0),
    .ap_return(tmp_140_p_hls_fptoui_float_i16_fu_1630_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_141_p_hls_fptoui_float_i16_fu_1636(
    .ap_ready(tmp_141_p_hls_fptoui_float_i16_fu_1636_ap_ready),
    .x(x_9_q0),
    .ap_return(tmp_141_p_hls_fptoui_float_i16_fu_1636_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_142_p_hls_fptoui_float_i16_fu_1642(
    .ap_ready(tmp_142_p_hls_fptoui_float_i16_fu_1642_ap_ready),
    .x(y_9_q0),
    .ap_return(tmp_142_p_hls_fptoui_float_i16_fu_1642_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_143_p_hls_fptoui_float_i16_fu_1648(
    .ap_ready(tmp_143_p_hls_fptoui_float_i16_fu_1648_ap_ready),
    .x(x_10_q0),
    .ap_return(tmp_143_p_hls_fptoui_float_i16_fu_1648_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_144_p_hls_fptoui_float_i16_fu_1654(
    .ap_ready(tmp_144_p_hls_fptoui_float_i16_fu_1654_ap_ready),
    .x(y_10_q0),
    .ap_return(tmp_144_p_hls_fptoui_float_i16_fu_1654_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_145_p_hls_fptoui_float_i16_fu_1660(
    .ap_ready(tmp_145_p_hls_fptoui_float_i16_fu_1660_ap_ready),
    .x(x_11_q0),
    .ap_return(tmp_145_p_hls_fptoui_float_i16_fu_1660_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_146_p_hls_fptoui_float_i16_fu_1666(
    .ap_ready(tmp_146_p_hls_fptoui_float_i16_fu_1666_ap_ready),
    .x(y_11_q0),
    .ap_return(tmp_146_p_hls_fptoui_float_i16_fu_1666_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_147_p_hls_fptoui_float_i16_fu_1672(
    .ap_ready(tmp_147_p_hls_fptoui_float_i16_fu_1672_ap_ready),
    .x(x_12_q0),
    .ap_return(tmp_147_p_hls_fptoui_float_i16_fu_1672_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_148_p_hls_fptoui_float_i16_fu_1678(
    .ap_ready(tmp_148_p_hls_fptoui_float_i16_fu_1678_ap_ready),
    .x(y_12_q0),
    .ap_return(tmp_148_p_hls_fptoui_float_i16_fu_1678_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_149_p_hls_fptoui_float_i16_fu_1684(
    .ap_ready(tmp_149_p_hls_fptoui_float_i16_fu_1684_ap_ready),
    .x(x_13_q0),
    .ap_return(tmp_149_p_hls_fptoui_float_i16_fu_1684_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_150_p_hls_fptoui_float_i16_fu_1690(
    .ap_ready(tmp_150_p_hls_fptoui_float_i16_fu_1690_ap_ready),
    .x(y_13_q0),
    .ap_return(tmp_150_p_hls_fptoui_float_i16_fu_1690_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_151_p_hls_fptoui_float_i16_fu_1696(
    .ap_ready(tmp_151_p_hls_fptoui_float_i16_fu_1696_ap_ready),
    .x(x_14_q0),
    .ap_return(tmp_151_p_hls_fptoui_float_i16_fu_1696_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_152_p_hls_fptoui_float_i16_fu_1702(
    .ap_ready(tmp_152_p_hls_fptoui_float_i16_fu_1702_ap_ready),
    .x(y_14_q0),
    .ap_return(tmp_152_p_hls_fptoui_float_i16_fu_1702_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_153_p_hls_fptoui_float_i16_fu_1708(
    .ap_ready(tmp_153_p_hls_fptoui_float_i16_fu_1708_ap_ready),
    .x(x_15_q0),
    .ap_return(tmp_153_p_hls_fptoui_float_i16_fu_1708_ap_return)
);

activation_accelerator_p_hls_fptoui_float_i16 tmp_154_p_hls_fptoui_float_i16_fu_1714(
    .ap_ready(tmp_154_p_hls_fptoui_float_i16_fu_1714_ap_ready),
    .x(y_15_q0),
    .ap_return(tmp_154_p_hls_fptoui_float_i16_fu_1714_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_1727(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(tmp_93_reg_2438),
    .b_bits(tmp_94_reg_2443),
    .ap_return(grp_bf16add_fast_fu_1727_ap_return),
    .ap_ce(grp_bf16add_fast_fu_1727_ap_ce)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_1734(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(tmp_95_reg_2448),
    .b_bits(tmp_96_reg_2453),
    .ap_return(grp_bf16add_fast_fu_1734_ap_return),
    .ap_ce(grp_bf16add_fast_fu_1734_ap_ce)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_1741(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(tmp_97_reg_2458),
    .b_bits(tmp_98_reg_2463),
    .ap_return(grp_bf16add_fast_fu_1741_ap_return),
    .ap_ce(grp_bf16add_fast_fu_1741_ap_ce)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_1748(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(tmp_99_reg_2468),
    .b_bits(tmp_100_reg_2473),
    .ap_return(grp_bf16add_fast_fu_1748_ap_return),
    .ap_ce(grp_bf16add_fast_fu_1748_ap_ce)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_1755(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(tmp_101_reg_2478),
    .b_bits(tmp_102_reg_2483),
    .ap_return(grp_bf16add_fast_fu_1755_ap_return),
    .ap_ce(grp_bf16add_fast_fu_1755_ap_ce)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_1762(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(tmp_103_reg_2488),
    .b_bits(tmp_104_reg_2493),
    .ap_return(grp_bf16add_fast_fu_1762_ap_return),
    .ap_ce(grp_bf16add_fast_fu_1762_ap_ce)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_1769(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(tmp_105_reg_2498),
    .b_bits(tmp_106_reg_2503),
    .ap_return(grp_bf16add_fast_fu_1769_ap_return),
    .ap_ce(grp_bf16add_fast_fu_1769_ap_ce)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_1776(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(tmp_107_reg_2508),
    .b_bits(tmp_108_reg_2513),
    .ap_return(grp_bf16add_fast_fu_1776_ap_return),
    .ap_ce(grp_bf16add_fast_fu_1776_ap_ce)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_1783(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(tmp_109_reg_2518),
    .b_bits(tmp_110_reg_2523),
    .ap_return(grp_bf16add_fast_fu_1783_ap_return),
    .ap_ce(grp_bf16add_fast_fu_1783_ap_ce)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_1790(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(tmp_111_reg_2528),
    .b_bits(tmp_112_reg_2533),
    .ap_return(grp_bf16add_fast_fu_1790_ap_return),
    .ap_ce(grp_bf16add_fast_fu_1790_ap_ce)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_1797(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(tmp_113_reg_2538),
    .b_bits(tmp_114_reg_2543),
    .ap_return(grp_bf16add_fast_fu_1797_ap_return),
    .ap_ce(grp_bf16add_fast_fu_1797_ap_ce)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_1804(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(tmp_115_reg_2548),
    .b_bits(tmp_116_reg_2553),
    .ap_return(grp_bf16add_fast_fu_1804_ap_return),
    .ap_ce(grp_bf16add_fast_fu_1804_ap_ce)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_1811(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(tmp_117_reg_2558),
    .b_bits(tmp_118_reg_2563),
    .ap_return(grp_bf16add_fast_fu_1811_ap_return),
    .ap_ce(grp_bf16add_fast_fu_1811_ap_ce)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_1818(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(tmp_119_reg_2568),
    .b_bits(tmp_120_reg_2573),
    .ap_return(grp_bf16add_fast_fu_1818_ap_return),
    .ap_ce(grp_bf16add_fast_fu_1818_ap_ce)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_1825(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(tmp_121_reg_2578),
    .b_bits(tmp_122_reg_2583),
    .ap_return(grp_bf16add_fast_fu_1825_ap_return),
    .ap_ce(grp_bf16add_fast_fu_1825_ap_ce)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_1832(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(tmp_123_reg_2588),
    .b_bits(tmp_124_reg_2593),
    .ap_return(grp_bf16add_fast_fu_1832_ap_return),
    .ap_ce(grp_bf16add_fast_fu_1832_ap_ce)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_1839(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(tmp_125_reg_2598),
    .b_bits(tmp_126_reg_2603),
    .ap_return(grp_bf16add_fast_fu_1839_ap_return),
    .ap_ce(grp_bf16add_fast_fu_1839_ap_ce)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_1846(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(tmp_127_reg_2608),
    .b_bits(tmp_128_reg_2613),
    .ap_return(grp_bf16add_fast_fu_1846_ap_return),
    .ap_ce(grp_bf16add_fast_fu_1846_ap_ce)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_1853(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(tmp_129_reg_2618),
    .b_bits(tmp_130_reg_2623),
    .ap_return(grp_bf16add_fast_fu_1853_ap_return),
    .ap_ce(grp_bf16add_fast_fu_1853_ap_ce)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_1860(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(tmp_131_reg_2628),
    .b_bits(tmp_132_reg_2633),
    .ap_return(grp_bf16add_fast_fu_1860_ap_return),
    .ap_ce(grp_bf16add_fast_fu_1860_ap_ce)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_1867(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(tmp_133_reg_2638),
    .b_bits(tmp_134_reg_2643),
    .ap_return(grp_bf16add_fast_fu_1867_ap_return),
    .ap_ce(grp_bf16add_fast_fu_1867_ap_ce)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_1874(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(tmp_135_reg_2648),
    .b_bits(tmp_136_reg_2653),
    .ap_return(grp_bf16add_fast_fu_1874_ap_return),
    .ap_ce(grp_bf16add_fast_fu_1874_ap_ce)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_1881(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(tmp_137_reg_2658),
    .b_bits(tmp_138_reg_2663),
    .ap_return(grp_bf16add_fast_fu_1881_ap_return),
    .ap_ce(grp_bf16add_fast_fu_1881_ap_ce)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_1888(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(tmp_139_reg_2668),
    .b_bits(tmp_140_reg_2673),
    .ap_return(grp_bf16add_fast_fu_1888_ap_return),
    .ap_ce(grp_bf16add_fast_fu_1888_ap_ce)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_1895(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(tmp_141_reg_2678),
    .b_bits(tmp_142_reg_2683),
    .ap_return(grp_bf16add_fast_fu_1895_ap_return),
    .ap_ce(grp_bf16add_fast_fu_1895_ap_ce)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_1902(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(tmp_143_reg_2688),
    .b_bits(tmp_144_reg_2693),
    .ap_return(grp_bf16add_fast_fu_1902_ap_return),
    .ap_ce(grp_bf16add_fast_fu_1902_ap_ce)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_1909(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(tmp_145_reg_2698),
    .b_bits(tmp_146_reg_2703),
    .ap_return(grp_bf16add_fast_fu_1909_ap_return),
    .ap_ce(grp_bf16add_fast_fu_1909_ap_ce)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_1916(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(tmp_147_reg_2708),
    .b_bits(tmp_148_reg_2713),
    .ap_return(grp_bf16add_fast_fu_1916_ap_return),
    .ap_ce(grp_bf16add_fast_fu_1916_ap_ce)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_1923(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(tmp_149_reg_2718),
    .b_bits(tmp_150_reg_2723),
    .ap_return(grp_bf16add_fast_fu_1923_ap_return),
    .ap_ce(grp_bf16add_fast_fu_1923_ap_ce)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_1930(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(tmp_151_reg_2728),
    .b_bits(tmp_152_reg_2733),
    .ap_return(grp_bf16add_fast_fu_1930_ap_return),
    .ap_ce(grp_bf16add_fast_fu_1930_ap_ce)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_1937(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(tmp_153_reg_2738),
    .b_bits(tmp_154_reg_2743),
    .ap_return(grp_bf16add_fast_fu_1937_ap_return),
    .ap_ce(grp_bf16add_fast_fu_1937_ap_ce)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln759_fu_1952_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            idx_fu_132 <= add_ln759_fu_2046_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            idx_fu_132 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        tmp_100_reg_2473 <= tmp_100_p_hls_fptoui_float_i16_fu_1390_ap_return;
        tmp_101_reg_2478 <= tmp_101_p_hls_fptoui_float_i16_fu_1396_ap_return;
        tmp_102_reg_2483 <= tmp_102_p_hls_fptoui_float_i16_fu_1402_ap_return;
        tmp_103_reg_2488 <= tmp_103_p_hls_fptoui_float_i16_fu_1408_ap_return;
        tmp_104_reg_2493 <= tmp_104_p_hls_fptoui_float_i16_fu_1414_ap_return;
        tmp_105_reg_2498 <= tmp_105_p_hls_fptoui_float_i16_fu_1420_ap_return;
        tmp_106_reg_2503 <= tmp_106_p_hls_fptoui_float_i16_fu_1426_ap_return;
        tmp_107_reg_2508 <= tmp_107_p_hls_fptoui_float_i16_fu_1432_ap_return;
        tmp_108_reg_2513 <= tmp_108_p_hls_fptoui_float_i16_fu_1438_ap_return;
        tmp_109_reg_2518 <= tmp_109_p_hls_fptoui_float_i16_fu_1444_ap_return;
        tmp_110_reg_2523 <= tmp_110_p_hls_fptoui_float_i16_fu_1450_ap_return;
        tmp_111_reg_2528 <= tmp_111_p_hls_fptoui_float_i16_fu_1456_ap_return;
        tmp_112_reg_2533 <= tmp_112_p_hls_fptoui_float_i16_fu_1462_ap_return;
        tmp_113_reg_2538 <= tmp_113_p_hls_fptoui_float_i16_fu_1468_ap_return;
        tmp_114_reg_2543 <= tmp_114_p_hls_fptoui_float_i16_fu_1474_ap_return;
        tmp_115_reg_2548 <= tmp_115_p_hls_fptoui_float_i16_fu_1480_ap_return;
        tmp_116_reg_2553 <= tmp_116_p_hls_fptoui_float_i16_fu_1486_ap_return;
        tmp_117_reg_2558 <= tmp_117_p_hls_fptoui_float_i16_fu_1492_ap_return;
        tmp_118_reg_2563 <= tmp_118_p_hls_fptoui_float_i16_fu_1498_ap_return;
        tmp_119_reg_2568 <= tmp_119_p_hls_fptoui_float_i16_fu_1504_ap_return;
        tmp_120_reg_2573 <= tmp_120_p_hls_fptoui_float_i16_fu_1510_ap_return;
        tmp_121_reg_2578 <= tmp_121_p_hls_fptoui_float_i16_fu_1516_ap_return;
        tmp_122_reg_2583 <= tmp_122_p_hls_fptoui_float_i16_fu_1522_ap_return;
        tmp_123_reg_2588 <= tmp_123_p_hls_fptoui_float_i16_fu_1528_ap_return;
        tmp_124_reg_2593 <= tmp_124_p_hls_fptoui_float_i16_fu_1534_ap_return;
        tmp_125_reg_2598 <= tmp_125_p_hls_fptoui_float_i16_fu_1540_ap_return;
        tmp_126_reg_2603 <= tmp_126_p_hls_fptoui_float_i16_fu_1546_ap_return;
        tmp_127_reg_2608 <= tmp_127_p_hls_fptoui_float_i16_fu_1552_ap_return;
        tmp_128_reg_2613 <= tmp_128_p_hls_fptoui_float_i16_fu_1558_ap_return;
        tmp_129_reg_2618 <= tmp_129_p_hls_fptoui_float_i16_fu_1564_ap_return;
        tmp_130_reg_2623 <= tmp_130_p_hls_fptoui_float_i16_fu_1570_ap_return;
        tmp_131_reg_2628 <= tmp_131_p_hls_fptoui_float_i16_fu_1576_ap_return;
        tmp_132_reg_2633 <= tmp_132_p_hls_fptoui_float_i16_fu_1582_ap_return;
        tmp_133_reg_2638 <= tmp_133_p_hls_fptoui_float_i16_fu_1588_ap_return;
        tmp_134_reg_2643 <= tmp_134_p_hls_fptoui_float_i16_fu_1594_ap_return;
        tmp_135_reg_2648 <= tmp_135_p_hls_fptoui_float_i16_fu_1600_ap_return;
        tmp_136_reg_2653 <= tmp_136_p_hls_fptoui_float_i16_fu_1606_ap_return;
        tmp_137_reg_2658 <= tmp_137_p_hls_fptoui_float_i16_fu_1612_ap_return;
        tmp_138_reg_2663 <= tmp_138_p_hls_fptoui_float_i16_fu_1618_ap_return;
        tmp_139_reg_2668 <= tmp_139_p_hls_fptoui_float_i16_fu_1624_ap_return;
        tmp_140_reg_2673 <= tmp_140_p_hls_fptoui_float_i16_fu_1630_ap_return;
        tmp_141_reg_2678 <= tmp_141_p_hls_fptoui_float_i16_fu_1636_ap_return;
        tmp_142_reg_2683 <= tmp_142_p_hls_fptoui_float_i16_fu_1642_ap_return;
        tmp_143_reg_2688 <= tmp_143_p_hls_fptoui_float_i16_fu_1648_ap_return;
        tmp_144_reg_2693 <= tmp_144_p_hls_fptoui_float_i16_fu_1654_ap_return;
        tmp_145_reg_2698 <= tmp_145_p_hls_fptoui_float_i16_fu_1660_ap_return;
        tmp_146_reg_2703 <= tmp_146_p_hls_fptoui_float_i16_fu_1666_ap_return;
        tmp_147_reg_2708 <= tmp_147_p_hls_fptoui_float_i16_fu_1672_ap_return;
        tmp_148_reg_2713 <= tmp_148_p_hls_fptoui_float_i16_fu_1678_ap_return;
        tmp_149_reg_2718 <= tmp_149_p_hls_fptoui_float_i16_fu_1684_ap_return;
        tmp_150_reg_2723 <= tmp_150_p_hls_fptoui_float_i16_fu_1690_ap_return;
        tmp_151_reg_2728 <= tmp_151_p_hls_fptoui_float_i16_fu_1696_ap_return;
        tmp_152_reg_2733 <= tmp_152_p_hls_fptoui_float_i16_fu_1702_ap_return;
        tmp_153_reg_2738 <= tmp_153_p_hls_fptoui_float_i16_fu_1708_ap_return;
        tmp_154_reg_2743 <= tmp_154_p_hls_fptoui_float_i16_fu_1714_ap_return;
        tmp_93_reg_2438 <= tmp_93_p_hls_fptoui_float_i16_fu_1348_ap_return;
        tmp_94_reg_2443 <= tmp_94_p_hls_fptoui_float_i16_fu_1354_ap_return;
        tmp_95_reg_2448 <= tmp_95_p_hls_fptoui_float_i16_fu_1360_ap_return;
        tmp_96_reg_2453 <= tmp_96_p_hls_fptoui_float_i16_fu_1366_ap_return;
        tmp_97_reg_2458 <= tmp_97_p_hls_fptoui_float_i16_fu_1372_ap_return;
        tmp_98_reg_2463 <= tmp_98_p_hls_fptoui_float_i16_fu_1378_ap_return;
        tmp_99_reg_2468 <= tmp_99_p_hls_fptoui_float_i16_fu_1384_ap_return;
        tmp_reg_2428 <= tmp_p_hls_fptoui_float_i16_fu_1336_ap_return;
        tmp_s_reg_2433 <= tmp_s_p_hls_fptoui_float_i16_fu_1342_ap_return;
        zext_ln772_1_reg_2248_pp0_iter1_reg[11 : 1] <= zext_ln772_1_reg_2248[11 : 1];
        zext_ln772_reg_2068_pp0_iter1_reg[11 : 0] <= zext_ln772_reg_2068[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        zext_ln772_1_reg_2248_pp0_iter2_reg[11 : 1] <= zext_ln772_1_reg_2248_pp0_iter1_reg[11 : 1];
        zext_ln772_1_reg_2248_pp0_iter3_reg[11 : 1] <= zext_ln772_1_reg_2248_pp0_iter2_reg[11 : 1];
        zext_ln772_1_reg_2248_pp0_iter4_reg[11 : 1] <= zext_ln772_1_reg_2248_pp0_iter3_reg[11 : 1];
        zext_ln772_reg_2068_pp0_iter2_reg[11 : 0] <= zext_ln772_reg_2068_pp0_iter1_reg[11 : 0];
        zext_ln772_reg_2068_pp0_iter3_reg[11 : 0] <= zext_ln772_reg_2068_pp0_iter2_reg[11 : 0];
        zext_ln772_reg_2068_pp0_iter4_reg[11 : 0] <= zext_ln772_reg_2068_pp0_iter3_reg[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln759_fu_1952_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zext_ln772_1_reg_2248[11 : 1] <= zext_ln772_1_fu_2010_p1[11 : 1];
        zext_ln772_reg_2068[11 : 0] <= zext_ln772_fu_1968_p1[11 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln759_fu_1952_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i = 16'd0;
    end else begin
        ap_sig_allocacmp_i = idx_fu_132;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp278) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_bf16add_fast_fu_1720_ap_ce = 1'b1;
    end else begin
        grp_bf16add_fast_fu_1720_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp279) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_bf16add_fast_fu_1727_ap_ce = 1'b1;
    end else begin
        grp_bf16add_fast_fu_1727_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp280) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_bf16add_fast_fu_1734_ap_ce = 1'b1;
    end else begin
        grp_bf16add_fast_fu_1734_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp281) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_bf16add_fast_fu_1741_ap_ce = 1'b1;
    end else begin
        grp_bf16add_fast_fu_1741_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp282) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_bf16add_fast_fu_1748_ap_ce = 1'b1;
    end else begin
        grp_bf16add_fast_fu_1748_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp283) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_bf16add_fast_fu_1755_ap_ce = 1'b1;
    end else begin
        grp_bf16add_fast_fu_1755_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp284) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_bf16add_fast_fu_1762_ap_ce = 1'b1;
    end else begin
        grp_bf16add_fast_fu_1762_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp285) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_bf16add_fast_fu_1769_ap_ce = 1'b1;
    end else begin
        grp_bf16add_fast_fu_1769_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp286) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_bf16add_fast_fu_1776_ap_ce = 1'b1;
    end else begin
        grp_bf16add_fast_fu_1776_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp287) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_bf16add_fast_fu_1783_ap_ce = 1'b1;
    end else begin
        grp_bf16add_fast_fu_1783_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp288) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_bf16add_fast_fu_1790_ap_ce = 1'b1;
    end else begin
        grp_bf16add_fast_fu_1790_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp289) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_bf16add_fast_fu_1797_ap_ce = 1'b1;
    end else begin
        grp_bf16add_fast_fu_1797_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp290) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_bf16add_fast_fu_1804_ap_ce = 1'b1;
    end else begin
        grp_bf16add_fast_fu_1804_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp291) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_bf16add_fast_fu_1811_ap_ce = 1'b1;
    end else begin
        grp_bf16add_fast_fu_1811_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp292) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_bf16add_fast_fu_1818_ap_ce = 1'b1;
    end else begin
        grp_bf16add_fast_fu_1818_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp293) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_bf16add_fast_fu_1825_ap_ce = 1'b1;
    end else begin
        grp_bf16add_fast_fu_1825_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp294) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_bf16add_fast_fu_1832_ap_ce = 1'b1;
    end else begin
        grp_bf16add_fast_fu_1832_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp295) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_bf16add_fast_fu_1839_ap_ce = 1'b1;
    end else begin
        grp_bf16add_fast_fu_1839_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp296) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_bf16add_fast_fu_1846_ap_ce = 1'b1;
    end else begin
        grp_bf16add_fast_fu_1846_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp297) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_bf16add_fast_fu_1853_ap_ce = 1'b1;
    end else begin
        grp_bf16add_fast_fu_1853_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp298) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_bf16add_fast_fu_1860_ap_ce = 1'b1;
    end else begin
        grp_bf16add_fast_fu_1860_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp299) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_bf16add_fast_fu_1867_ap_ce = 1'b1;
    end else begin
        grp_bf16add_fast_fu_1867_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp300) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_bf16add_fast_fu_1874_ap_ce = 1'b1;
    end else begin
        grp_bf16add_fast_fu_1874_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp301) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_bf16add_fast_fu_1881_ap_ce = 1'b1;
    end else begin
        grp_bf16add_fast_fu_1881_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp302) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_bf16add_fast_fu_1888_ap_ce = 1'b1;
    end else begin
        grp_bf16add_fast_fu_1888_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp303) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_bf16add_fast_fu_1895_ap_ce = 1'b1;
    end else begin
        grp_bf16add_fast_fu_1895_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp304) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_bf16add_fast_fu_1902_ap_ce = 1'b1;
    end else begin
        grp_bf16add_fast_fu_1902_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp305) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_bf16add_fast_fu_1909_ap_ce = 1'b1;
    end else begin
        grp_bf16add_fast_fu_1909_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp306) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_bf16add_fast_fu_1916_ap_ce = 1'b1;
    end else begin
        grp_bf16add_fast_fu_1916_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp307) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_bf16add_fast_fu_1923_ap_ce = 1'b1;
    end else begin
        grp_bf16add_fast_fu_1923_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp308) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_bf16add_fast_fu_1930_ap_ce = 1'b1;
    end else begin
        grp_bf16add_fast_fu_1930_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp309) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_bf16add_fast_fu_1937_ap_ce = 1'b1;
    end else begin
        grp_bf16add_fast_fu_1937_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_ce0 = 1'b1;
    end else begin
        x_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_ce1 = 1'b1;
    end else begin
        x_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_10_ce0 = 1'b1;
    end else begin
        x_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_10_ce1 = 1'b1;
    end else begin
        x_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_11_ce0 = 1'b1;
    end else begin
        x_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_11_ce1 = 1'b1;
    end else begin
        x_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_12_ce0 = 1'b1;
    end else begin
        x_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_12_ce1 = 1'b1;
    end else begin
        x_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_13_ce0 = 1'b1;
    end else begin
        x_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_13_ce1 = 1'b1;
    end else begin
        x_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_14_ce0 = 1'b1;
    end else begin
        x_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_14_ce1 = 1'b1;
    end else begin
        x_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_15_ce0 = 1'b1;
    end else begin
        x_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_15_ce1 = 1'b1;
    end else begin
        x_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_1_ce0 = 1'b1;
    end else begin
        x_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_1_ce1 = 1'b1;
    end else begin
        x_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_ce0 = 1'b1;
    end else begin
        x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_ce1 = 1'b1;
    end else begin
        x_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_3_ce0 = 1'b1;
    end else begin
        x_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_3_ce1 = 1'b1;
    end else begin
        x_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_4_ce0 = 1'b1;
    end else begin
        x_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_4_ce1 = 1'b1;
    end else begin
        x_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_5_ce0 = 1'b1;
    end else begin
        x_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_5_ce1 = 1'b1;
    end else begin
        x_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_6_ce0 = 1'b1;
    end else begin
        x_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_6_ce1 = 1'b1;
    end else begin
        x_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_7_ce0 = 1'b1;
    end else begin
        x_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_7_ce1 = 1'b1;
    end else begin
        x_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_8_ce0 = 1'b1;
    end else begin
        x_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_8_ce1 = 1'b1;
    end else begin
        x_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_9_ce0 = 1'b1;
    end else begin
        x_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_9_ce1 = 1'b1;
    end else begin
        x_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_0_ce0 = 1'b1;
    end else begin
        y_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_0_ce1 = 1'b1;
    end else begin
        y_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_10_ce0 = 1'b1;
    end else begin
        y_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_10_ce1 = 1'b1;
    end else begin
        y_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_11_ce0 = 1'b1;
    end else begin
        y_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_11_ce1 = 1'b1;
    end else begin
        y_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_12_ce0 = 1'b1;
    end else begin
        y_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_12_ce1 = 1'b1;
    end else begin
        y_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_13_ce0 = 1'b1;
    end else begin
        y_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_13_ce1 = 1'b1;
    end else begin
        y_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_14_ce0 = 1'b1;
    end else begin
        y_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_14_ce1 = 1'b1;
    end else begin
        y_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_15_ce0 = 1'b1;
    end else begin
        y_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_15_ce1 = 1'b1;
    end else begin
        y_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_1_ce0 = 1'b1;
    end else begin
        y_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_1_ce1 = 1'b1;
    end else begin
        y_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_2_ce0 = 1'b1;
    end else begin
        y_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_2_ce1 = 1'b1;
    end else begin
        y_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_3_ce0 = 1'b1;
    end else begin
        y_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_3_ce1 = 1'b1;
    end else begin
        y_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_4_ce0 = 1'b1;
    end else begin
        y_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_4_ce1 = 1'b1;
    end else begin
        y_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_5_ce0 = 1'b1;
    end else begin
        y_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_5_ce1 = 1'b1;
    end else begin
        y_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_6_ce0 = 1'b1;
    end else begin
        y_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_6_ce1 = 1'b1;
    end else begin
        y_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_7_ce0 = 1'b1;
    end else begin
        y_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_7_ce1 = 1'b1;
    end else begin
        y_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_8_ce0 = 1'b1;
    end else begin
        y_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_8_ce1 = 1'b1;
    end else begin
        y_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_9_ce0 = 1'b1;
    end else begin
        y_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_9_ce1 = 1'b1;
    end else begin
        y_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 = zext_ln772_1_reg_2248_pp0_iter4_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1 = zext_ln772_reg_2068_pp0_iter4_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 = grp_bf16add_fast_fu_1888_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1 = grp_bf16add_fast_fu_1776_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 = zext_ln772_1_reg_2248_pp0_iter4_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1 = zext_ln772_reg_2068_pp0_iter4_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 = grp_bf16add_fast_fu_1881_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1 = grp_bf16add_fast_fu_1769_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 = zext_ln772_1_reg_2248_pp0_iter4_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1 = zext_ln772_reg_2068_pp0_iter4_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 = grp_bf16add_fast_fu_1874_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1 = grp_bf16add_fast_fu_1762_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 = zext_ln772_1_reg_2248_pp0_iter4_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1 = zext_ln772_reg_2068_pp0_iter4_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 = grp_bf16add_fast_fu_1867_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1 = grp_bf16add_fast_fu_1755_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 = zext_ln772_1_reg_2248_pp0_iter4_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1 = zext_ln772_reg_2068_pp0_iter4_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 = grp_bf16add_fast_fu_1860_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1 = grp_bf16add_fast_fu_1748_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 = zext_ln772_1_reg_2248_pp0_iter4_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1 = zext_ln772_reg_2068_pp0_iter4_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 = grp_bf16add_fast_fu_1853_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1 = grp_bf16add_fast_fu_1741_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 = zext_ln772_1_reg_2248_pp0_iter4_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1 = zext_ln772_reg_2068_pp0_iter4_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 = grp_bf16add_fast_fu_1846_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1 = grp_bf16add_fast_fu_1734_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 = zext_ln772_1_reg_2248_pp0_iter4_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1 = zext_ln772_reg_2068_pp0_iter4_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 = grp_bf16add_fast_fu_1839_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1 = grp_bf16add_fast_fu_1727_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 = zext_ln772_1_reg_2248_pp0_iter4_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1 = zext_ln772_reg_2068_pp0_iter4_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 = grp_bf16add_fast_fu_1832_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1 = grp_bf16add_fast_fu_990_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 = zext_ln772_1_reg_2248_pp0_iter4_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1 = zext_ln772_reg_2068_pp0_iter4_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 = grp_bf16add_fast_fu_1895_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1 = grp_bf16add_fast_fu_1783_ap_return;

assign add_ln759_fu_2046_p2 = (ap_sig_allocacmp_i + 16'd32);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp278 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp279 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp280 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp281 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp282 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp283 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp284 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp285 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp286 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp287 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp288 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp289 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp290 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp291 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp292 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp293 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp294 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp295 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp296 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp297 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp298 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp299 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp300 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp301 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp302 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp303 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp304 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp305 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp306 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp307 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp308 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp309 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call10 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call127 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call145 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call156 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call165 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call183 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call192 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call201 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call219 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call228 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call237 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call246 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call255 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call264 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call273 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call282 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call291 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call46 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call10 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call127 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call145 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call156 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call165 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call183 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call192 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call201 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call219 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call228 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call237 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call246 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call255 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call264 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call273 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call282 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call291 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call46 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call10 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call127 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call145 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call156 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call165 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call183 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call192 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call201 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call219 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call228 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call237 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call246 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call255 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call264 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call273 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call282 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call291 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call46 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call10 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call127 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call145 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call156 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call165 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call183 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call192 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call201 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call219 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call228 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call237 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call246 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call255 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call264 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call273 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call282 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call291 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call46 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call10 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call127 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call145 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call156 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call165 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call183 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call192 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call201 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call219 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call228 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call237 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call246 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call255 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call264 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call273 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call282 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call291 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call46 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call10 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call127 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call145 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call156 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call165 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call183 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call192 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call201 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call219 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call228 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call237 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call246 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call255 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call264 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call273 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call282 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call291 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call46 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign grp_bf16add_fast_fu_990_p_ce = grp_bf16add_fast_fu_1720_ap_ce;

assign grp_bf16add_fast_fu_990_p_din1 = tmp_reg_2428;

assign grp_bf16add_fast_fu_990_p_din2 = tmp_s_reg_2433;

assign icmp_ln759_fu_1952_p2 = ((ap_sig_allocacmp_i < 16'd49152) ? 1'b1 : 1'b0);

assign lshr_ln_fu_1958_p4 = {{ap_sig_allocacmp_i[15:4]}};

assign or_ln772_fu_2004_p2 = (lshr_ln_fu_1958_p4 | 12'd1);

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 = zext_ln772_1_reg_2248_pp0_iter4_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1 = zext_ln772_reg_2068_pp0_iter4_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0 = grp_bf16add_fast_fu_1902_ap_return;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1 = grp_bf16add_fast_fu_1790_ap_return;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 = zext_ln772_1_reg_2248_pp0_iter4_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1 = zext_ln772_reg_2068_pp0_iter4_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0 = grp_bf16add_fast_fu_1909_ap_return;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1 = grp_bf16add_fast_fu_1797_ap_return;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 = zext_ln772_1_reg_2248_pp0_iter4_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1 = zext_ln772_reg_2068_pp0_iter4_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0 = grp_bf16add_fast_fu_1916_ap_return;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1 = grp_bf16add_fast_fu_1804_ap_return;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 = zext_ln772_1_reg_2248_pp0_iter4_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1 = zext_ln772_reg_2068_pp0_iter4_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0 = grp_bf16add_fast_fu_1923_ap_return;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1 = grp_bf16add_fast_fu_1811_ap_return;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 = zext_ln772_1_reg_2248_pp0_iter4_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1 = zext_ln772_reg_2068_pp0_iter4_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0 = grp_bf16add_fast_fu_1930_ap_return;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1 = grp_bf16add_fast_fu_1818_ap_return;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 = zext_ln772_1_reg_2248_pp0_iter4_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1 = zext_ln772_reg_2068_pp0_iter4_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0 = grp_bf16add_fast_fu_1937_ap_return;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1 = grp_bf16add_fast_fu_1825_ap_return;

assign x_0_address0 = zext_ln772_1_fu_2010_p1;

assign x_0_address1 = zext_ln772_fu_1968_p1;

assign x_10_address0 = zext_ln772_1_fu_2010_p1;

assign x_10_address1 = zext_ln772_fu_1968_p1;

assign x_11_address0 = zext_ln772_1_fu_2010_p1;

assign x_11_address1 = zext_ln772_fu_1968_p1;

assign x_12_address0 = zext_ln772_1_fu_2010_p1;

assign x_12_address1 = zext_ln772_fu_1968_p1;

assign x_13_address0 = zext_ln772_1_fu_2010_p1;

assign x_13_address1 = zext_ln772_fu_1968_p1;

assign x_14_address0 = zext_ln772_1_fu_2010_p1;

assign x_14_address1 = zext_ln772_fu_1968_p1;

assign x_15_address0 = zext_ln772_1_fu_2010_p1;

assign x_15_address1 = zext_ln772_fu_1968_p1;

assign x_1_address0 = zext_ln772_1_fu_2010_p1;

assign x_1_address1 = zext_ln772_fu_1968_p1;

assign x_2_address0 = zext_ln772_1_fu_2010_p1;

assign x_2_address1 = zext_ln772_fu_1968_p1;

assign x_3_address0 = zext_ln772_1_fu_2010_p1;

assign x_3_address1 = zext_ln772_fu_1968_p1;

assign x_4_address0 = zext_ln772_1_fu_2010_p1;

assign x_4_address1 = zext_ln772_fu_1968_p1;

assign x_5_address0 = zext_ln772_1_fu_2010_p1;

assign x_5_address1 = zext_ln772_fu_1968_p1;

assign x_6_address0 = zext_ln772_1_fu_2010_p1;

assign x_6_address1 = zext_ln772_fu_1968_p1;

assign x_7_address0 = zext_ln772_1_fu_2010_p1;

assign x_7_address1 = zext_ln772_fu_1968_p1;

assign x_8_address0 = zext_ln772_1_fu_2010_p1;

assign x_8_address1 = zext_ln772_fu_1968_p1;

assign x_9_address0 = zext_ln772_1_fu_2010_p1;

assign x_9_address1 = zext_ln772_fu_1968_p1;

assign y_0_address0 = zext_ln772_1_fu_2010_p1;

assign y_0_address1 = zext_ln772_fu_1968_p1;

assign y_10_address0 = zext_ln772_1_fu_2010_p1;

assign y_10_address1 = zext_ln772_fu_1968_p1;

assign y_11_address0 = zext_ln772_1_fu_2010_p1;

assign y_11_address1 = zext_ln772_fu_1968_p1;

assign y_12_address0 = zext_ln772_1_fu_2010_p1;

assign y_12_address1 = zext_ln772_fu_1968_p1;

assign y_13_address0 = zext_ln772_1_fu_2010_p1;

assign y_13_address1 = zext_ln772_fu_1968_p1;

assign y_14_address0 = zext_ln772_1_fu_2010_p1;

assign y_14_address1 = zext_ln772_fu_1968_p1;

assign y_15_address0 = zext_ln772_1_fu_2010_p1;

assign y_15_address1 = zext_ln772_fu_1968_p1;

assign y_1_address0 = zext_ln772_1_fu_2010_p1;

assign y_1_address1 = zext_ln772_fu_1968_p1;

assign y_2_address0 = zext_ln772_1_fu_2010_p1;

assign y_2_address1 = zext_ln772_fu_1968_p1;

assign y_3_address0 = zext_ln772_1_fu_2010_p1;

assign y_3_address1 = zext_ln772_fu_1968_p1;

assign y_4_address0 = zext_ln772_1_fu_2010_p1;

assign y_4_address1 = zext_ln772_fu_1968_p1;

assign y_5_address0 = zext_ln772_1_fu_2010_p1;

assign y_5_address1 = zext_ln772_fu_1968_p1;

assign y_6_address0 = zext_ln772_1_fu_2010_p1;

assign y_6_address1 = zext_ln772_fu_1968_p1;

assign y_7_address0 = zext_ln772_1_fu_2010_p1;

assign y_7_address1 = zext_ln772_fu_1968_p1;

assign y_8_address0 = zext_ln772_1_fu_2010_p1;

assign y_8_address1 = zext_ln772_fu_1968_p1;

assign y_9_address0 = zext_ln772_1_fu_2010_p1;

assign y_9_address1 = zext_ln772_fu_1968_p1;

assign zext_ln772_1_fu_2010_p1 = or_ln772_fu_2004_p2;

assign zext_ln772_fu_1968_p1 = lshr_ln_fu_1958_p4;

always @ (posedge ap_clk) begin
    zext_ln772_reg_2068[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln772_reg_2068_pp0_iter1_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln772_reg_2068_pp0_iter2_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln772_reg_2068_pp0_iter3_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln772_reg_2068_pp0_iter4_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln772_1_reg_2248[0] <= 1'b1;
    zext_ln772_1_reg_2248[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln772_1_reg_2248_pp0_iter1_reg[0] <= 1'b1;
    zext_ln772_1_reg_2248_pp0_iter1_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln772_1_reg_2248_pp0_iter2_reg[0] <= 1'b1;
    zext_ln772_1_reg_2248_pp0_iter2_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln772_1_reg_2248_pp0_iter3_reg[0] <= 1'b1;
    zext_ln772_1_reg_2248_pp0_iter3_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln772_1_reg_2248_pp0_iter4_reg[0] <= 1'b1;
    zext_ln772_1_reg_2248_pp0_iter4_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
end

endmodule //activation_accelerator_float_add2
