var areaJSON={"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[47.4042, 25.2947, 23.7328, 19.8304, 8.10277], "total":[215538, 405546, 538, 123, 29], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[179950, 358572, 492, 123, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[1289, 6591, 26, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 1 global load and 0 global stores."}, {"type":"brief", "text":"For 1 global load and 0 global stores."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"file:////glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/hnj1476724450050.html"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe resources", "type":"group", "children":[{"name":"Pipe (sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<histogram_kernel(sycl::_V1::queue&, std::vector<int, std::allocator<int>)", "type":"resource", "data":[11, 294, 3, 0, 0], "details":[{"type":"text", "text":"Pipe is implemented 96 bits wide by 128 deep."}, {"type":"brief", "text":"96b wide by 128 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"Pipe (sycl::_V1::ext::intel::pipe<histogram_kernel(sycl::_V1::queue&, std::vector<int, std::allocator<int>)", "type":"resource", "data":[11, 22, 0, 0, 0], "details":[{"type":"text", "text":"Pipe is implemented 8 bits wide by 1 deep."}, {"type":"brief", "text":"8b wide by 1 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"name":"MainKernel", "compute_units":1, "type":"function", "total_percent":[0.338897, 0.208684, 0.14835, 0, 0], "total_kernel_resources":[1563, 2535, 0, 0, 11], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'i\' (histogram_bram.ast.cpp:843)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"histogram_bram.ast.cpp", "line":843}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"MainKernel.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 34, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"handler.hpp:1166 > histogram_bram.ast.cpp:843", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":843}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"handler.hpp:1166 > histogram_bram.ast.cpp:843", "type":"resource", "data":[102, 2, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":843}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"MainKernel.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 3, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 3, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 28, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"handler.hpp:1166 > histogram_bram.ast.cpp:843", "type":"resource", "data":[33, 28, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":843}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"handler.hpp:1166 > histogram_bram.ast.cpp:835 > \\npipes.hpp:67", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":835}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "children":[{"name":"Pipe Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:836 > \\npipes.hpp:82", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":836}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":82}]], "children":[{"name":"Pipe Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:843", "type":"resource", "data":[50, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":843}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[2, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"MainKernel.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"handler.hpp:1170", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1170}]]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"handler.hpp:1166 > histogram_bram.ast.cpp:837 > \\npipes.hpp:82", "type":"resource", "data":[5, 2, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":837}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":82}]], "children":[{"name":"Pipe Write", "type":"resource", "count":1, "data":[5, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"MainKernel_AGU_0", "compute_units":1, "type":"function", "total_percent":[0.439837, 0.277037, 0.187793, 0.479174, 0], "total_kernel_resources":[2027, 3209, 13, 0, 17], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'i\' (histogram_bram.ast.cpp:817)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"histogram_bram.ast.cpp", "line":817}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits and depth 1"}, {"type":"text", "text":"1 register of width 33 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"MainKernel_AGU_0.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 34, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"handler.hpp:1166 > histogram_bram.ast.cpp:817", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":817}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"handler.hpp:1166 > histogram_bram.ast.cpp:817", "type":"resource", "data":[102, 2, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":817}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"MainKernel_AGU_0.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[101, 201, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[101, 201, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[34, 28, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"handler.hpp:1166 > histogram_bram.ast.cpp:817", "type":"resource", "data":[34, 28, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":817}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"handler.hpp:1166 > histogram_bram.ast.cpp:810 > \\npipes.hpp:82", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":810}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":82}]], "children":[{"name":"Pipe Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:811 > \\npipes.hpp:82", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":811}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":82}]], "children":[{"name":"Pipe Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:817", "type":"resource", "data":[50, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":817}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[2, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:818", "type":"resource", "data":[360, 440, 13, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":818}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[360, 440, 13, 0, 0], "details":[{"type":"text", "text":"Load uses a Prefetching LSU"}, {"type":"brief", "text":"Prefetching LSU"}]}], "replace_name":"true"}]}]}, {"name":"MainKernel_AGU_0.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"handler.hpp:1170", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1170}]]}]}]}]}, {"name":">", "compute_units":1, "type":"function", "total_percent":[5.23128, 3.59398, 2.00468, 0.0737191, 0], "total_kernel_resources":[30687, 34256, 2, 0, 1], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'st_val\' (histogram_bram.ast.cpp:226)\\n - \'bypass_val\' (histogram_bram.ast.cpp:269)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"histogram_bram.ast.cpp", "line":226}], [{"filename":"histogram_bram.ast.cpp", "line":269}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Memory with unknown name (address space 66)", "type":"resource", "data":[0, 0, 2, 0, 0], "details":[{"type":"table", "Local memory":"Stall-free", "Requested size":"4000 bytes", "Implemented size":"4096 bytes", "Memory Usage":"2 RAMs", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"1024 words", "Number of replicates":"1", "Number of private copies":"1", "Additional information":"Requested size 4000 bytes, implemented size 4096 bytes, stall-free, 1 read and 1 write. ", "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n4000B requested,\\n4096B implemented."}]}, {"name":"Private Variable: \\n - \'next_tag\' (histogram_bram.ast.cpp:381)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"histogram_bram.ast.cpp", "line":381}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'temp\' (ac_int.hpp:959)", "type":"resource", "data":[0, 0, 0, 0, 0], "debug":[[{"filename":"ac_int.hpp", "line":959}]], "details":[{"type":"text", "text":"Type: Barrel shifter"}, {"type":"brief", "text":"Barrel shifter"}]}, {"name":">.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"handler.hpp:1166 > histogram_bram.ast.cpp:163", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":163}]]}]}]}, {"name":">.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[136, 7612, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[136, 7612, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[7195, 26220, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5974, 23865, 0, 0, 0]}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:209", "type":"resource", "data":[34, 33, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":209}]]}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:212 > \\npipes.hpp:31", "type":"resource", "data":[8, 12, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":212}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":31}]]}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:275", "type":"resource", "data":[9.33333, 40, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":275}]]}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:291", "type":"resource", "data":[2.33333, 4, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":291}]]}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:311", "type":"resource", "data":[35, 156, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":311}]]}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:322 > \\nunrolled_loop.hpp:74 > unrolled_loop.hpp:56 > \\nhistogram_bram.ast.cpp:324", "type":"resource", "data":[7, 12, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":322}, {"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp", "line":74}, {"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp", "line":56}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":324}]]}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:322 > \\nunrolled_loop.hpp:74 > unrolled_loop.hpp:56 > \\nhistogram_bram.ast.cpp:354", "type":"resource", "data":[6, 14.5, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":322}, {"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp", "line":74}, {"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp", "line":56}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":354}]]}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:362 > \\nunrolled_loop.hpp:74 > unrolled_loop.hpp:56 > \\nhistogram_bram.ast.cpp:365", "type":"resource", "data":[16, 24, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":362}, {"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp", "line":74}, {"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp", "line":56}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":365}]]}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:362 > \\nunrolled_loop.hpp:74 > unrolled_loop.hpp:56 > \\nhistogram_bram.ast.cpp:366", "type":"resource", "data":[16.3333, 28, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":362}, {"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp", "line":74}, {"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp", "line":56}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":366}]]}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:362 > \\nunrolled_loop.hpp:74 > unrolled_loop.hpp:56 > \\nhistogram_bram.ast.cpp:367", "type":"resource", "data":[20, 38.5, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":362}, {"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp", "line":74}, {"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp", "line":56}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":367}]]}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:387 > \\npipes.hpp:32", "type":"resource", "data":[12, 50.5, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":387}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]]}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:392", "type":"resource", "data":[93, 389.5, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":392}]]}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:402", "type":"resource", "data":[954, 1541, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":402}]]}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:406", "type":"resource", "data":[8, 12, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":406}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[8258, 13, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Select", "type":"resource", "count":3, "data":[3, 1, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[73, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":255, "data":[8160, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":2, "data":[16, 0, 0, 0, 0]}, {"name":"llvm.fpga.reg", "type":"resource", "count":1, "data":[5, 10, 0, 0, 0]}]}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:209", "type":"resource", "data":[7, 1, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":209}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":8, "data":[4, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:211", "type":"resource", "data":[3, 1, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":211}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Select", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:212 > \\npipes.hpp:31", "type":"resource", "data":[8, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":212}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":31}]], "children":[{"name":"8-bit Select", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:212 > \\npipes.hpp:32", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":212}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "children":[{"name":"Non-Blocking Pipe Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:218", "type":"resource", "data":[30.3333, 18.6667, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":218}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[21.3333, 10.6667, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on unknown line."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:229 > \\npipes.hpp:32", "type":"resource", "data":[54.3333, 10.6667, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":229}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "children":[{"name":"32-bit Select", "type":"resource", "count":3, "data":[53.3333, 10.6667, 0, 0, 0]}, {"name":"Non-Blocking Pipe Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:262 > \\nhistogram_bram.ast.cpp:52", "type":"resource", "data":[15, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":262}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":52}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}, {"name":"1-bit Select", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:263", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":263}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on unknown line."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":263}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:272", "type":"resource", "data":[24, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":272}]], "children":[{"name":"1-bit Select", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[22, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:274", "type":"resource", "data":[1.95, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":274}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.2, 0, 0, 0, 0]}, {"name":"1-bit Select", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:275", "type":"resource", "data":[58.5667, 10.6667, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":275}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[0.9, 0, 0, 0, 0]}, {"name":"1-bit Select", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":3, "data":[53.3333, 10.6667, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":3, "data":[3.33333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:282 > \\npipes.hpp:49", "type":"resource", "data":[5.45, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":282}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":49}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[2.2, 0, 0, 0, 0]}, {"name":"Non-Blocking Pipe Write", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:291", "type":"resource", "data":[11.3333, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":291}]], "children":[{"name":"8-bit Select", "type":"resource", "count":4, "data":[11.3333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:300", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":300}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:306 > \\npipes.hpp:32", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":306}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "children":[{"name":"Non-Blocking Pipe Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:311", "type":"resource", "data":[209, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":311}]], "children":[{"name":"1-bit Select", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":6, "data":[192, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":2, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:322 > \\nunrolled_loop.hpp:74 > unrolled_loop.hpp:56 > \\nhistogram_bram.ast.cpp:324", "type":"resource", "data":[10.5333, 1, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":322}, {"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp", "line":74}, {"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp", "line":56}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":324}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[0.533333, 0, 0, 0, 0]}, {"name":"1-bit Select", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:322 > \\nunrolled_loop.hpp:74 > unrolled_loop.hpp:56 > \\nhistogram_bram.ast.cpp:346", "type":"resource", "data":[12021, 256, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":322}, {"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp", "line":74}, {"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp", "line":56}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":346}]], "children":[{"name":"1-bit Select", "type":"resource", "count":256, "data":[256, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":511, "data":[11765, 256, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:322 > \\nunrolled_loop.hpp:74 > unrolled_loop.hpp:56 > \\nhistogram_bram.ast.cpp:348 > ac_int.hpp:1848 > \\nac_int.hpp:961", "type":"resource", "data":[254, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":322}, {"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp", "line":74}, {"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp", "line":56}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":348}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/include/sycl/ext/intel/ac_types/ac_int.hpp", "line":1848}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/include/sycl/ext/intel/ac_types/ac_int.hpp", "line":961}]], "children":[{"name":"128-bit Select", "type":"resource", "count":240, "data":[240, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":14, "data":[14, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:322 > \\nunrolled_loop.hpp:74 > unrolled_loop.hpp:56 > \\nhistogram_bram.ast.cpp:348 > ac_int.hpp:1848 > \\nac_int.hpp:971", "type":"resource", "data":[436, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":322}, {"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp", "line":74}, {"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp", "line":56}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":348}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/include/sycl/ext/intel/ac_types/ac_int.hpp", "line":1848}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/include/sycl/ext/intel/ac_types/ac_int.hpp", "line":971}]], "children":[{"name":"128-bit Or", "type":"resource", "count":240, "data":[436, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:322 > \\nunrolled_loop.hpp:74 > unrolled_loop.hpp:56 > \\nhistogram_bram.ast.cpp:348 > ac_int.hpp:1848 > \\nac_int.hpp:972", "type":"resource", "data":[436, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":322}, {"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp", "line":74}, {"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp", "line":56}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":348}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/include/sycl/ext/intel/ac_types/ac_int.hpp", "line":1848}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/include/sycl/ext/intel/ac_types/ac_int.hpp", "line":972}]], "children":[{"name":"128-bit Or", "type":"resource", "count":240, "data":[436, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:322 > \\nunrolled_loop.hpp:74 > unrolled_loop.hpp:56 > \\nhistogram_bram.ast.cpp:354", "type":"resource", "data":[14.3333, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":322}, {"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp", "line":74}, {"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp", "line":56}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":354}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}, {"name":"1-bit Select", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":3, "data":[12.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:322 > \\nunrolled_loop.hpp:74 > unrolled_loop.hpp:56 > \\nhistogram_bram.ast.cpp:354 > ac_int.hpp:1659 > \\nac_int.hpp:936", "type":"resource", "data":[86.8333, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":322}, {"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp", "line":74}, {"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp", "line":56}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":354}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/include/sycl/ext/intel/ac_types/ac_int.hpp", "line":1659}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/include/sycl/ext/intel/ac_types/ac_int.hpp", "line":936}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}, {"name":"1-bit Select", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"128-bit Integer Compare", "type":"resource", "count":2, "data":[86, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:362 > \\nunrolled_loop.hpp:74 > unrolled_loop.hpp:56 > \\nhistogram_bram.ast.cpp:365", "type":"resource", "data":[17, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":362}, {"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp", "line":74}, {"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp", "line":56}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":365}]], "children":[{"name":"1-bit Select", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":2, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:362 > \\nunrolled_loop.hpp:74 > unrolled_loop.hpp:56 > \\nhistogram_bram.ast.cpp:366", "type":"resource", "data":[19.3333, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":362}, {"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp", "line":74}, {"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp", "line":56}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":366}]], "children":[{"name":"8-bit Select", "type":"resource", "count":5, "data":[19.3333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:362 > \\nunrolled_loop.hpp:74 > unrolled_loop.hpp:56 > \\nhistogram_bram.ast.cpp:367", "type":"resource", "data":[20.5, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":362}, {"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp", "line":74}, {"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp", "line":56}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":367}]], "children":[{"name":"8-bit Select", "type":"resource", "count":4, "data":[20.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:380", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":380}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Select", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:387 > \\npipes.hpp:32", "type":"resource", "data":[33, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":387}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"Non-Blocking Pipe Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:392", "type":"resource", "data":[193, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":392}]], "children":[{"name":"1-bit Select", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":7, "data":[192, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:402", "type":"resource", "data":[1016, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":402}]], "children":[{"name":"8-bit Select", "type":"resource", "count":127, "data":[1016, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > histogram_bram.ast.cpp:406", "type":"resource", "data":[8, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":406}]], "children":[{"name":"8-bit Select", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":">.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"handler.hpp:1170", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1170}]]}]}]}]}]};
var area_srcJSON={"children":[{"children":[{"data":[179950,358572,492,123,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[1289,6591,26,0,0],"details":[{"text":"Global interconnect for 1 global load and 0 global stores.","type":"text"},{"text":"For 1 global load and 0 global stores.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,294,3,0,0],"details":[{"text":"Pipe is implemented 96 bits wide by 128 deep.","type":"text"},{"text":"96b wide by 128 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"Pipe (sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<histogram_kernel(sycl::_V1::queue&, std::vector<int, std::allocator<int>)","type":"resource"},{"data":[11,22,0,0,0],"details":[{"text":"Pipe is implemented 8 bits wide by 1 deep.","type":"text"},{"text":"8b wide by 1 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"Pipe (sycl::_V1::ext::intel::pipe<histogram_kernel(sycl::_V1::queue&, std::vector<int, std::allocator<int>)","type":"resource"}],"data":[22,316,3,0,0],"name":"Pipe resources","type":"group"},{"children":[{"data":[54,44,0,0,1],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (histogram_bram.ast.cpp:843)","type":"resource"},{"children":[{"children":[{"count":"1","data":[0,34,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"State","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[2,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"33-bit Select","type":"resource"}],"data":[152,36,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":843}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:843","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"Pipe Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":835},{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":67}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:835 > \\npipes.hpp:67","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"Pipe Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":836},{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":82}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:836 > \\npipes.hpp:82","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[5,2,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"Pipe Write","type":"resource"}],"data":[5,2,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":837},{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":82}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:837 > \\npipes.hpp:82","replace_name":true,"type":"resource"}],"data":[162,40,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166}]],"name":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp:1166","type":"resource"},{"children":[{"count":"1","data":[2,3,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[2,3,0,0,0],"name":"No Source Line","type":"resource"}],"compute_units":1,"data":[1563,2535,0,0,11],"debug":[[{"filename":"histogram_bram.ast.cpp","line":843}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"MainKernel","total_kernel_resources":[1563,2535,0,0,11],"total_percent":[0.338897,0.208684,0.14835,0,0],"type":"function"},{"children":[{"data":[55,44,0,0,7],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"1 register of width 33 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (histogram_bram.ast.cpp:817)","type":"resource"},{"children":[{"children":[{"count":"1","data":[0,34,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"State","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[2,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"33-bit Select","type":"resource"}],"data":[152,36,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":817}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:817","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"Pipe Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":810},{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":82}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:810 > \\npipes.hpp:82","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"Pipe Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":811},{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":82}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:811 > \\npipes.hpp:82","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[360,440,13,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"Load","type":"resource"}],"data":[360,440,13,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":818}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:818","replace_name":true,"type":"resource"}],"data":[519,480,13,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166}]],"name":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp:1166","type":"resource"},{"children":[{"count":"1","data":[101,201,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[101,201,0,0,0],"name":"No Source Line","type":"resource"}],"compute_units":1,"data":[2027,3209,13,0,17],"debug":[[{"filename":"histogram_bram.ast.cpp","line":817}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"MainKernel_AGU_0","total_kernel_resources":[2027,3209,13,0,17],"total_percent":[0.439837,0.277037,0.187793,0.479174,0],"type":"function"},{"children":[{"data":[7216,26236,0,0,1],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'st_val\' (histogram_bram.ast.cpp:226)\\n - \'bypass_val\' (histogram_bram.ast.cpp:269)","type":"resource"},{"data":[0,0,2,0,0],"details":[{"Additional information":"Requested size 4000 bytes, implemented size 4096 bytes, stall-free, 1 read and 1 write. ","Bank depth":"1024 words","Bank width":"32 bits","Implemented size":"4096 bytes","Local memory":"Stall-free","Memory Usage":"2 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"4000 bytes","type":"table"},{"text":"Stall-free,\\n4000B requested,\\n4096B implemented.","type":"brief"}],"name":"Memory with unknown name (address space 66)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'next_tag\' (histogram_bram.ast.cpp:381)","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Type: Barrel shifter","type":"text"},{"text":"Barrel shifter","type":"brief"}],"name":"Private Variable: \\n - \'temp\' (ac_int.hpp:959)","type":"resource"},{"children":[{"count":"1","data":[136,7612,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[3,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Select","type":"resource"},{"count":3,"data":[73,2,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Compare","type":"resource"},{"count":255,"data":[8160,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"8-bit Select","type":"resource"},{"count":1,"data":[5,10,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"llvm.fpga.reg","type":"resource"}],"data":[8394,7625,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"children":[{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit And","type":"resource"},{"count":8,"data":[4,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"2-bit Select","type":"resource"}],"data":[7,1,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":209}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:209","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit Select","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"8-bit Integer Compare","type":"resource"}],"data":[3,1,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":211}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:211","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"8-bit Select","type":"resource"}],"data":[8,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":212},{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":31}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:212 > \\npipes.hpp:31","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"Non-Blocking Pipe Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":212},{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":32}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:212 > \\npipes.hpp:32","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[21.3333,10.6667,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"Load","type":"resource"}],"data":[30.3333,18.6667,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":218}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:218","replace_name":true,"type":"resource"},{"children":[{"count":3,"data":[53.3333,10.6667,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"Non-Blocking Pipe Read","type":"resource"}],"data":[54.3333,10.6667,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":229},{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":32}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:229 > \\npipes.hpp:32","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1.5,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit Select","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[15,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":262},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":52}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:262 > \\nhistogram_bram.ast.cpp:52","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":263}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:263","replace_name":true,"type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"32-bit Select","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit Select","type":"resource"},{"count":2,"data":[22,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[24,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":272}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:272","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0.25,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.2,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[1.5,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit Select","type":"resource"}],"data":[1.95,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":274}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:274","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[0.9,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit Select","type":"resource"},{"count":3,"data":[53.3333,10.6667,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[3.33333,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"8-bit Select","type":"resource"}],"data":[58.5667,10.6667,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":275}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:275","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0.25,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[2.2,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"Non-Blocking Pipe Write","type":"resource"}],"data":[5.45,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":282},{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":49}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:282 > \\npipes.hpp:49","replace_name":true,"type":"resource"},{"children":[{"count":4,"data":[11.3333,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"8-bit Select","type":"resource"}],"data":[11.3333,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":291}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:291","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit Or","type":"resource"}],"data":[0.5,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":300}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:300","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"Non-Blocking Pipe Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":306},{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":32}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:306 > \\npipes.hpp:32","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit Select","type":"resource"},{"count":6,"data":[192,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"8-bit Select","type":"resource"}],"data":[209,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":311}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:311","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[0.533333,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"8-bit Select","type":"resource"}],"data":[10.5333,1,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":322},{"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp","line":74},{"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp","line":56},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":324}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:322 > \\nunrolled_loop.hpp:74 > unrolled_loop.hpp:56 > \\nhistogram_bram.ast.cpp:324","replace_name":true,"type":"resource"},{"children":[{"count":256,"data":[256,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit Select","type":"resource"},{"count":511,"data":[11765,256,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[12021,256,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":322},{"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp","line":74},{"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp","line":56},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":346}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:322 > \\nunrolled_loop.hpp:74 > unrolled_loop.hpp:56 > \\nhistogram_bram.ast.cpp:346","replace_name":true,"type":"resource"},{"children":[{"count":240,"data":[240,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"128-bit Select","type":"resource"},{"count":14,"data":[14,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"8-bit Select","type":"resource"}],"data":[254,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":322},{"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp","line":74},{"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp","line":56},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":348},{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/include/sycl/ext/intel/ac_types/ac_int.hpp","line":1848},{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/include/sycl/ext/intel/ac_types/ac_int.hpp","line":961}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:322 > \\nunrolled_loop.hpp:74 > unrolled_loop.hpp:56 > \\nhistogram_bram.ast.cpp:348 > ac_int.hpp:1848 > \\nac_int.hpp:961","replace_name":true,"type":"resource"},{"children":[{"count":240,"data":[436,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"128-bit Or","type":"resource"}],"data":[436,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":322},{"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp","line":74},{"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp","line":56},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":348},{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/include/sycl/ext/intel/ac_types/ac_int.hpp","line":1848},{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/include/sycl/ext/intel/ac_types/ac_int.hpp","line":971}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:322 > \\nunrolled_loop.hpp:74 > unrolled_loop.hpp:56 > \\nhistogram_bram.ast.cpp:348 > ac_int.hpp:1848 > \\nac_int.hpp:971","replace_name":true,"type":"resource"},{"children":[{"count":240,"data":[436,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"128-bit Or","type":"resource"}],"data":[436,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":322},{"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp","line":74},{"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp","line":56},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":348},{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/include/sycl/ext/intel/ac_types/ac_int.hpp","line":1848},{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/include/sycl/ext/intel/ac_types/ac_int.hpp","line":972}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:322 > \\nunrolled_loop.hpp:74 > unrolled_loop.hpp:56 > \\nhistogram_bram.ast.cpp:348 > ac_int.hpp:1848 > \\nac_int.hpp:972","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0.333333,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[1.5,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit Select","type":"resource"},{"count":3,"data":[12.5,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"8-bit Select","type":"resource"}],"data":[14.3333,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":322},{"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp","line":74},{"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp","line":56},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":354}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:322 > \\nunrolled_loop.hpp:74 > unrolled_loop.hpp:56 > \\nhistogram_bram.ast.cpp:354","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0.333333,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit Select","type":"resource"},{"count":2,"data":[86,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"128-bit Integer Compare","type":"resource"}],"data":[86.8333,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":322},{"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp","line":74},{"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp","line":56},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":354},{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/include/sycl/ext/intel/ac_types/ac_int.hpp","line":1659},{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/include/sycl/ext/intel/ac_types/ac_int.hpp","line":936}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:322 > \\nunrolled_loop.hpp:74 > unrolled_loop.hpp:56 > \\nhistogram_bram.ast.cpp:354 > ac_int.hpp:1659 > \\nac_int.hpp:936","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit Select","type":"resource"},{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"8-bit Select","type":"resource"}],"data":[17,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":362},{"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp","line":74},{"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp","line":56},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":365}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:362 > \\nunrolled_loop.hpp:74 > unrolled_loop.hpp:56 > \\nhistogram_bram.ast.cpp:365","replace_name":true,"type":"resource"},{"children":[{"count":5,"data":[19.3333,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"8-bit Select","type":"resource"}],"data":[19.3333,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":362},{"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp","line":74},{"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp","line":56},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":366}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:362 > \\nunrolled_loop.hpp:74 > unrolled_loop.hpp:56 > \\nhistogram_bram.ast.cpp:366","replace_name":true,"type":"resource"},{"children":[{"count":4,"data":[20.5,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"8-bit Select","type":"resource"}],"data":[20.5,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":362},{"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp","line":74},{"filename":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp","line":56},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":367}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:362 > \\nunrolled_loop.hpp:74 > unrolled_loop.hpp:56 > \\nhistogram_bram.ast.cpp:367","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit Select","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":380}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:380","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"Non-Blocking Pipe Read","type":"resource"}],"data":[33,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":387},{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":32}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:387 > \\npipes.hpp:32","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit Select","type":"resource"},{"count":7,"data":[192,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"32-bit Select","type":"resource"}],"data":[193,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":392}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:392","replace_name":true,"type":"resource"},{"children":[{"count":127,"data":[1016,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"8-bit Select","type":"resource"}],"data":[1016,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":402}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:402","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"8-bit Select","type":"resource"}],"data":[8,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp","line":406}]],"name":"handler.hpp:1166 > histogram_bram.ast.cpp:406","replace_name":true,"type":"resource"}],"data":[15062.9998,323.0001,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166}]],"name":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp:1166","replace_name":"true","type":"resource"}],"compute_units":1,"data":[30686.9998,34256.0001,2,0,1],"debug":[[{"filename":"histogram_bram.ast.cpp","line":226}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":">","total_kernel_resources":[30687,34256,2,0,1],"total_percent":[5.23128,3.59398,2.00468,0.0737191,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[35587.9998,46974.0001,46,0,29],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[215538,405546,538,123,29],"total_percent":[47.4042,25.2947,23.7328,19.8304,8.10277],"type":"module"};
var mavJSON={"nodes":[{"type":"kernel", "id":2, "name":"MainKernel_AGU_0", "children":[{"type":"bb", "id":3, "name":"MainKernel_AGU_0.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"MainKernel_AGU_0.B1", "children":[{"type":"inst", "id":6, "name":"Load", "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":818}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Prefetching", "Stall-free":"No", "Start Cycle":"5", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":7, "name":"Pipe Write", "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":82}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"128", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":9, "name":"Pipe Write", "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":82}]], "details":[{"type":"table", "Width":"96 bits", "Depth":"128", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":11, "name":"Loop Input", "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":817}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"12"}]}, {"type":"inst", "id":12, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"8", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":5, "name":"MainKernel_AGU_0.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"csr", "id":13, "name":"Register Map", "debug":[[{"filename":"histogram_bram_elastic_lsq_128_fpga_hw.prj/ZTS16MainKernel_AGU_0_csr.hpp", "line":1}]], "children":[{"type":"interface", "id":14, "name":"start", "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":809}]]}, {"type":"interface", "id":15, "name":"done", "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":809}]]}, {"type":"interface", "id":16, "name":"busy", "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":809}]]}, {"type":"interface", "id":17, "name":"arg_N", "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":809}]], "details":[{"type":"table", "Stable":"No", "Width":"32 bits", "Kernel":"ZTS16MainKernel_AGU_0"}]}, {"type":"interface", "id":18, "name":"arg_idx", "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":809}]], "details":[{"type":"table", "Stable":"No", "Width":"64 bits", "Kernel":"ZTS16MainKernel_AGU_0", "Alignment":"1024"}]}]}]}, {"type":"kernel", "id":20, "name":">", "children":[{"type":"bb", "id":21, "name":">.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":22, "name":">.B1", "children":[{"type":"inst", "id":24, "name":"Non-Blocking Pipe Read", "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "details":[{"type":"table", "Width":"8 bits", "Depth":"1", "Stall-free":"Yes", "Start Cycle":"2", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":26, "name":"Load", "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":218}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"1", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":27, "name":"Non-Blocking Pipe Read", "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "details":[{"type":"table", "Width":"96 bits", "Depth":"128", "Stall-free":"Yes", "Start Cycle":"2", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":29, "name":"Store", "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":263}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 66)", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":30, "name":"Non-Blocking Pipe Write", "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":49}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"129", "Stall-free":"Yes", "Start Cycle":"3", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":32, "name":"Non-Blocking Pipe Read", "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "details":[{"type":"table", "Width":"96 bits", "Depth":"128", "Stall-free":"Yes", "Start Cycle":"2", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":33, "name":"Non-Blocking Pipe Read", "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"128", "Stall-free":"Yes", "Start Cycle":"2", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":34, "name":"Loop Input", "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":209}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"35"}]}, {"type":"inst", "id":35, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"6", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"6", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":23, "name":">.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"csr", "id":36, "name":"Register Map", "debug":[[{"filename":"histogram_bram_elastic_lsq_128_fpga_hw.prj/ZTS8LSQ_BRAMIN4sycl3_V13ext5intel4pipeIZ16histogram_kernelRNS1_5queueERKSt6vectorIiSaIiEERS9_E27pipe_csr.hpp", "line":1}]], "children":[{"type":"interface", "id":37, "name":"start", "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":161}]]}, {"type":"interface", "id":38, "name":"done", "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":161}]]}, {"type":"interface", "id":39, "name":"busy", "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":161}]]}]}, {"type":"memtype", "id":40, "name":"On-chip Memory", "children":[{"type":"memsys", "id":41, "name":"Unknown name (address space 66)", "debug":[], "details":[{"type":"table", "Requested size":"4000 bytes", "Implemented size":"4096 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"1024 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":45, "name":"MainKernel", "children":[{"type":"bb", "id":46, "name":"MainKernel.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":47, "name":"MainKernel.B1", "children":[{"type":"inst", "id":49, "name":"Pipe Read", "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"129", "Stall-free":"No", "Start Cycle":"5", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":50, "name":"Pipe Write", "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":82}]], "details":[{"type":"table", "Width":"96 bits", "Depth":"128", "Stall-free":"No", "Start Cycle":"5", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":52, "name":"Loop Input", "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":843}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"53"}]}, {"type":"inst", "id":53, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"5", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":48, "name":"MainKernel.B2", "children":[{"type":"inst", "id":51, "name":"Pipe Write", "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":82}]], "details":[{"type":"table", "Width":"8 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"0", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":54, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":55, "name":"End", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"0"}]}, {"type":"csr", "id":56, "name":"Register Map", "debug":[[{"filename":"histogram_bram_elastic_lsq_128_fpga_hw.prj/ZTS10MainKernel_csr.hpp", "line":1}]], "children":[{"type":"interface", "id":57, "name":"start", "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":834}]]}, {"type":"interface", "id":58, "name":"done", "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":834}]]}, {"type":"interface", "id":59, "name":"busy", "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":834}]]}, {"type":"interface", "id":60, "name":"arg_N", "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":834}]], "details":[{"type":"table", "Stable":"No", "Width":"32 bits", "Kernel":"ZTS10MainKernel"}]}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":19, "name":"DDR", "details":[{"type":"table", "Number of banks":"2"}]}]}, {"type":"pipe", "id":10, "name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<histogram_kernel(sycl::_V1::queue&, std::vector<int, std::allocator<int>", "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":809}]], "details":[{"type":"table", "Width":"96 bits", "Depth":"128"}]}, {"type":"pipe", "id":31, "name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<histogram_kernel(sycl::_V1::queue&, std::vector<int, std::allocator<int>", "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":161}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"129"}]}, {"type":"pipe", "id":8, "name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<histogram_kernel(sycl::_V1::queue&, std::vector<int, std::allocator<int>", "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":809}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"128"}]}, {"type":"pipe", "id":28, "name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<histogram_kernel(sycl::_V1::queue&, std::vector<int, std::allocator<int>", "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":161}]], "details":[{"type":"table", "Width":"96 bits", "Depth":"128"}]}, {"type":"pipe", "id":25, "name":"sycl::_V1::ext::intel::pipe<histogram_kernel(sycl::_V1::queue&, std::vector<int, std::allocator<int>", "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":161}]], "details":[{"type":"table", "Width":"8 bits", "Depth":"1"}]}], "links":[{"from":7, "to":8}, {"from":9, "to":10}, {"from":14, "to":3}, {"from":5, "to":15}, {"from":3, "to":16, "reverse":2}, {"from":17, "to":3}, {"from":18, "to":11}, {"from":12, "to":11}, {"from":3, "to":11}, {"from":6, "to":12}, {"from":7, "to":12}, {"from":9, "to":12}, {"from":12, "to":5}, {"from":11, "to":6}, {"from":6, "to":7}, {"from":6, "to":9}, {"from":19, "to":6}, {"from":25, "to":24}, {"from":28, "to":27}, {"from":30, "to":31}, {"from":10, "to":32}, {"from":8, "to":33}, {"from":37, "to":21}, {"from":23, "to":38}, {"from":21, "to":39, "reverse":2}, {"from":41, "to":26}, {"from":29, "to":41}, {"from":35, "to":34}, {"from":21, "to":34}, {"from":24, "to":35}, {"from":29, "to":35}, {"from":30, "to":35}, {"from":32, "to":35}, {"from":33, "to":35}, {"from":35, "to":23}, {"from":34, "to":24}, {"from":34, "to":26}, {"from":34, "to":27}, {"from":27, "to":29}, {"from":26, "to":29}, {"from":26, "to":30}, {"from":27, "to":30}, {"from":34, "to":32}, {"from":26, "to":33}, {"from":27, "to":33}, {"from":31, "to":49}, {"from":50, "to":28}, {"from":51, "to":25}, {"from":57, "to":46}, {"from":55, "to":58}, {"from":46, "to":59, "reverse":2}, {"from":60, "to":46}, {"from":53, "to":52}, {"from":46, "to":52}, {"from":49, "to":53}, {"from":50, "to":53}, {"from":53, "to":54}, {"from":51, "to":55}, {"from":52, "to":49}, {"from":49, "to":50}, {"from":54, "to":51}]};
var loopsJSON={"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: MainKernel_AGU_0", "data":["", "", ""], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":809}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"fMAX bottleneck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"MainKernel_AGU_0.B1", "data":["Yes", "~1", "1"], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":817}]], "details":[{"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L > %L)", "links":[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":"818"}]}, {"type":"text", "text":"Pipe Write Operation (%L > %L > %L)", "links":[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":"811"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":"82"}]}, {"type":"text", "text":"Pipe Write Operation (%L > %L > %L)", "links":[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":"810"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":"82"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}, {"name":"Kernel: >", "data":["", "", ""], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":161}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"fMAX bottleneck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"histogram_bram.ast.cpp", "line":175}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":">.B1", "data":["Yes", "1", "1"], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":209}]], "details":[{"type":"text", "text":"User-constrained II."}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"histogram_bram.ast.cpp", "line":346}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"histogram_bram.ast.cpp", "line":346}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"histogram_bram.ast.cpp", "line":400}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: MainKernel", "data":["", "", ""], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":834}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"fMAX bottleneck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"MainKernel.B1", "data":["Yes", "~1", "1"], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":843}]], "details":[{"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Pipe Read Operation (%L > %L > %L)", "links":[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":"835"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":"67"}]}, {"type":"text", "text":"Pipe Write Operation (%L > %L > %L)", "links":[{"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}, {"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":"836"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":"82"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}]};
var loop_attrJSON={"name":"loop_attributes", "id":2837, "nodes":[{"name":"MainKernel", "id":3, "clk":"No", "fmax":"240.00", "type":"kernel", "children":[{"name":"MainKernel.B0", "id":10, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"MainKernel.B1", "id":11, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"5.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":843}]], "type":"loop"}, {"name":"MainKernel.B2", "id":12, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"MainKernel_AGU_0", "id":1, "clk":"No", "fmax":"240.00", "type":"kernel", "children":[{"name":"MainKernel_AGU_0.B0", "id":4, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"MainKernel_AGU_0.B1", "id":5, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"8.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":817}]], "type":"loop"}, {"name":"MainKernel_AGU_0.B2", "id":6, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":">", "id":2, "clk":"No", "fmax":"240.00", "type":"kernel", "children":[{"name":">.B0", "id":7, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":">.B1", "id":8, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"6.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "line":209}]], "type":"loop"}, {"name":">.B2", "id":9, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}]};
var summaryJSON={"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"MainKernel", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"", "line":0}]]}, {"name":"MainKernel_AGU_0", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"", "line":0}]]}, {"name":">", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"", "line":0}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"MainKernel", "data":[1563, 2535, 0, 0, 11], "debug":[[{"filename":"", "line":0}]]}, {"name":"MainKernel_AGU_0", "data":[2027, 3209, 13, 0, 17], "debug":[[{"filename":"", "line":0}]]}, {"name":">", "data":[30687, 34256, 2, 0, 1], "debug":[[{"filename":"", "line":0}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[34277, 40000, 15, 0, 29]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[1289, 6591, 26, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[179950, 358572, 492, 123, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Pipe resources", "classes":["summary-highlight", "nohover"], "data":[22, 316, 3, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[215538, 405546, 538, 123, 29], "data_percent":[25.2268, 23.7328, 19.8304, 8.10277]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}};
var warningsJSON={"nodes":[]};
var fileJSON=[{"path":"/home/u119070/git/elastic-sycl-hls/lsq/AllocationQueueCheck.hpp", "name":"AllocationQueueCheck.hpp", "has_active_debug_locs":false, "absName":"/home/u119070/git/elastic-sycl-hls/lsq/AllocationQueueCheck.hpp", "content":"#ifndef __ALLOCATION_QUEUE_CHECK_HPP__\u000A#define __ALLOCATION_QUEUE_CHECK_HPP__\u000A\u000A#include <sycl/sycl.hpp>\u000A\u000A#include <sycl/ext/intel/ac_types/ac_int.hpp>\u000A#include <sycl/ext/intel/fpga_extensions.hpp>\u000A\u000A#include \"constexpr_math.hpp\"\u000A#include \"device_print.hpp\"\u000A#include \"pipe_utils.hpp\"\u000A#include \"tuple.hpp\"\u000A#include \"unrolled_loop.hpp\"\u000A\u000Ausing namespace sycl;\u000Ausing namespace fpga_tools;\u000A\u000A/// Given a power-of-2 sized bool array, or-reduce it in-place and return result.\u000Atemplate <uint ARRAY_SIZE>\u000A[[maybe_unused]] inline bool OrReduction(bool (&array)[ARRAY_SIZE]) {\u000A  static_assert(IsPow2(ARRAY_SIZE));\u000A\u000A  UnrolledLoop<1, Log2(ARRAY_SIZE) + 1>([&](auto lvl) {\u000A    constexpr int NUM_ELEMS_IN_LVL = ARRAY_SIZE >> lvl;\u000A\u000A    // Distance between active elements this level.\u000A    constexpr int stride = 1 << (lvl - 1);\u000A    // Distance between active elements in next level.\u000A    constexpr int nextStride = 1 << lvl; \u000A    \u000A    #pragma unroll\u000A    for (int i = 0; i < NUM_ELEMS_IN_LVL; ++i) {\u000A      array[i * nextStride] |= array[i * nextStride + stride];\u000A    }\u000A  });\u000A\u000A  return array[0];\u000A}\u000A\u000A/// Check if the load allocation {ld_addr, ld_tag} can be executed before all\u000A/// store allocations {st_alloc_addr, st_alloc_tag} in the store queue. Return\u000A/// if any match exists: {ld_addr == st_alloc_addr, ld_tag >= st_alloc_tag}.\u000Atemplate <uint QUEUE_SIZE, typename ADDR_T, typename TAG_T>\u000A[[maybe_unused]] inline bool\u000ACheckAllocations(const ADDR_T (&st_alloc_addrs)[QUEUE_SIZE],\u000A                 const TAG_T (&st_alloc_tags)[QUEUE_SIZE],\u000A                 const ADDR_T &ld_addr, const TAG_T &ld_tag) {\u000A  // LogN in-place reduction tree.\u000A  [[intel::fpga_register]] bool match[RoundUpPow2(QUEUE_SIZE)];\u000A\u000A  // Stage 1 - match all in allocation queue.\u000A  #pragma unroll\u000A  for (int i = 0; i < QUEUE_SIZE; ++i) \u000A    match[i] = (st_alloc_addrs[i] == ld_addr && st_alloc_tags[i] <= ld_tag);\u000A\u000A  // Extend match array to next power-of-2.\u000A  if constexpr (!IsPow2(QUEUE_SIZE)) {\u000A    #pragma unroll\u000A    for (int i = QUEUE_SIZE; i < RoundUpPow2(QUEUE_SIZE); ++i) \u000A      match[i] = false;\u000A  }\u000A\u000A  // Stage 2 - in-place reduce in logN pipeline stages.\u000A  const bool anyMatch = OrReduction(match);\u000A  return anyMatch;\u000A}\u000A\u000A#endif // __ALLOCATION_QUEUE_CHECK_HPP__\u000A"}, {"path":"/home/u119070/git/elastic-sycl-hls/include_sycl/constexpr_math.hpp", "name":"constexpr_math.hpp", "has_active_debug_locs":false, "absName":"/home/u119070/git/elastic-sycl-hls/include_sycl/constexpr_math.hpp", "content":"#ifndef __CONSTEXPR_MATH__\u000A#define __CONSTEXPR_MATH__\u000A\u000A//\u000A// This file contains various helper C++ metaprogramming math functions that\u000A// are useful across various designs.\u000A//\u000A\u000A#include <limits>\u000A#include <type_traits>\u000A\u000Anamespace fpga_tools {\u000A\u000A// returns the absolute value of 'x'\u000Atemplate <typename T>\u000Aconstexpr T Abs(T x) { return (x < 0) ? -x : x; }\u000A\u000A// returns the minimum of 'a' and 'b'.\u000A// The type, 'T', must have an operator<\u000Atemplate <typename T>\u000Aconstexpr T Min(T a, T b) { return (a < b) ? a : b; }\u000A\u000A// returns the maximum of 'a' and 'b'.\u000A// The type, 'T', must have an operator>\u000Atemplate <typename T>\u000Aconstexpr T Max(T a, T b) { return (a > b) ? a : b; }\u000A\u000A// rounds up to the nearest multiple of of 'multiple'\u000A// only works for positive numbers\u000Atemplate <typename T>\u000Aconstexpr T RoundUpToMultiple(T num, T multiple) {\u000A  static_assert(std::is_integral_v<T>);\u000A  static_assert(std::is_unsigned_v<T>);\u000A  if (multiple == 0) {\u000A    return num;\u000A  }\u000A\u000A  int remainder = num % multiple;\u000A  if (remainder == 0) {\u000A    return num;\u000A  } else {\u000A    return num + multiple - remainder;\u000A  }\u000A}\u000A\u000A// returns n^2\u000Atemplate <typename T>\u000Aconstexpr T Pow2(T n) {\u000A  static_assert(std::is_integral_v<T>);\u000A  return (n < 0) ? (T(1) << (-n)) : (T(1) << n);\u000A}\u000A\u000A// returns whether abs(n) is a power of 2\u000Atemplate <typename T>\u000Aconstexpr bool IsPow2(T n) {\u000A  static_assert(std::is_integral_v<T>);\u000A  if (n < 0) n = -n;\u000A  return (n != 0) && ((n & (n - 1)) == 0);\u000A}\u000A\u000A// returns log2(n) rounding down\u000Atemplate <typename T>\u000Aconstexpr T Log2(T n) {\u000A  static_assert(std::is_integral_v<T>);\u000A  if (n < 2) {\u000A    return T(0);\u000A  } else {\u000A    T ret = 0;\u000A    while (n >= 2) {\u000A      ret++;\u000A      n /= 2;\u000A    }\u000A    return ret;\u000A  }\u000A}\u000A\u000A// returns log(2) rounded up\u000Atemplate <typename T>\u000Astatic constexpr T CeilLog2(T n) {\u000A  return ((n == 1) ? T(0) : Log2(n - 1) + T(1));\u000A}\u000A\u000A\u000A// returns the number of bits required to encode all the values between 0 and N\u000Atemplate <unsigned int n>\u000Astatic constexpr unsigned int BitsForMaxValue() {\u000A  return CeilLog2(n + 1);\u000A}\u000A\u000A\u000A// return 'n' rounded up to the nearest power of 2\u000Atemplate <typename T>\u000Aconstexpr T RoundUpPow2(T n) {\u000A  static_assert(std::is_integral_v<T>);\u000A  static_assert(std::is_unsigned_v<T>);\u000A  if (n == 0) {\u000A    return 2;\u000A  } else if (IsPow2(n)) {\u000A    return n;\u000A  } else {\u000A    return T(1) << (Log2(n) + 1);\u000A  }\u000A}\u000A\u000A// computes x^y where y must be an integer (positive or negative)\u000Aconstexpr double Pow(double x, int y) {\u000A  if (y == 0) {\u000A    // x^0 = 1\u000A    return 1.0;\u000A  } else {\u000A    // handle both y < 0 and y > 0 by changing loop bound and multiply value\u000A    bool y_is_negative = (y < 0);\u000A    double mult_val = y_is_negative ? (1/x) : x;\u000A    int loop_bound = y_is_negative ? -y : y;\u000A\u000A    double ret = 1.0;\u000A    for (int i = 0; i < loop_bound; i++) {\u000A      ret *= mult_val;\u000A    }\u000A    return ret;\u000A  }\u000A}\u000A\u000A// estimates e^(x) for x >= 0 using a taylor series expansion\u000A// https://en.wikipedia.org/wiki/Taylor_series\u000Aconstexpr double Exp(double x, unsigned taylor_terms=32) {\u000A  double factorial = 1.0;\u000A  double power = 1.0;\u000A  double answer = 1.0;\u000A\u000A  for(int i = 1; i < taylor_terms-1; i++) {\u000A    power *= x;\u000A    factorial *= i;\u000A    answer += power / factorial;\u000A  }\u000A  return answer;\u000A}\u000A\u000A// Scale significand using floating-point base exponent\u000A// see: http://www.cplusplus.com/reference/cmath/scalbn/\u000Aconstexpr float Scalbn(float value, int exponent) {\u000A  if (exponent == 0) {\u000A    return value;\u000A  } else {\u000A    float ret = value;\u000A    while(exponent != 0) {\u000A      if (exponent > 0) {\u000A        ret *= 2;\u000A        exponent--;\u000A      } else {\u000A        ret /= 2;\u000A        exponent++;\u000A      }\u000A    }\u000A    return ret;\u000A  }\u000A}\u000A\u000A// extract the exponent from a 32-bit float\u000Aconstexpr int FP32ExtractExponent(float x) {\u000A  if (x == 0) {\u000A    return 0;\u000A  } else {\u000A    float ret = 0;\u000A    float abs_x = Abs(x);\u000A    while (abs_x >= 2 || abs_x < 1) {\u000A      bool abs_x_gte_2 = (abs_x >= 2);\u000A      ret += (abs_x_gte_2 ? 1 : -1);\u000A      x = (abs_x_gte_2 ? (x/2) : (x*2));\u000A      abs_x = Abs(x);\u000A    }\u000A    return ret;\u000A  }\u000A}\u000A\u000A// extract the mantissa from a 32-bit float\u000Aconstexpr int FP32ExtractMantissa(float x) {\u000A  // remove hidden 1 and bias the exponent to get integer\u000A  //#pragma clang fp contract(off)\u000A  //return (Abs(x) < std::numeric_limits<float>::infinity()) ?\u000A  //        Scalbn(Scalbn(Abs(x),-FP32ExtractExponent(x))-1,23) : 0;\u000A  return Scalbn(Scalbn(Abs(x),-FP32ExtractExponent(x))-1,23);\u000A}\u000A\u000A}  // namespace fpga_tools\u000A\u000A#endif /* __CONSTEXPR_MATH__ */\u000A"}, {"path":"/home/u119070/git/elastic-sycl-hls/include_sycl/device_print.hpp", "name":"device_print.hpp", "has_active_debug_locs":false, "absName":"/home/u119070/git/elastic-sycl-hls/include_sycl/device_print.hpp", "content":"#ifndef __DEVICE_PRINT__\u000A#define __DEVICE_PRINT__\u000A\u000A#ifdef __SYCL_DEVICE_ONLY__\u000A  #define CL_CONSTANT __attribute__((opencl_constant))\u000A#else\u000A  #define CL_CONSTANT\u000A#endif\u000A#define PRINTF(format, ...) { \\\u000A            static const CL_CONSTANT char _format[] = format; \\\u000A            sycl::ext::oneapi::experimental::printf(_format, ## __VA_ARGS__); }\u000A\u000A#endif /* __DEVICE_PRINT__ */"}, {"path":"/home/u119070/git/elastic-sycl-hls/include_sycl/exception_handler.hpp", "name":"exception_handler.hpp", "has_active_debug_locs":false, "absName":"/home/u119070/git/elastic-sycl-hls/include_sycl/exception_handler.hpp", "content":"#ifndef __EXCEPTIONHANDLER_HPP__\u000A#define __EXCEPTIONHANDLER_HPP__\u000A#include <sycl/sycl.hpp>\u000A#include <exception>\u000A#include <iostream>\u000A\u000Avoid exception_handler(sycl::exception_list exceptions) {\u000A  for (std::exception_ptr const &e : exceptions) {\u000A    try {\u000A      std::rethrow_exception(e);\u000A    } catch (sycl::exception const &e) {\u000A      std::cout << \"Caught asynchronous SYCL exception:\\n\"\u000A                << e.what() << std::endl;\u000A    }\u000A  }\u000A}\u000A\u000A\u000A#endif //__EXCEPTIONHANDLER_HPP__\u000A"}, {"path":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "name":"histogram_bram.ast.cpp", "has_active_debug_locs":false, "absName":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_bram_elastic_pass_workdir/histogram_bram.ast.cpp", "content":"class MainKernel_AGU_0;\u000A/*\u000ARobert Szafarczyk, Glasgow, 2022\u000A\u000AMemory disambiguation kernel for C/C++/OpenCL/SYCL based HLS.\u000AStore queue with early execution of loads when all preceding stores have\u000Acalculated their addresses.\u000A*/\u000A\u000A#ifndef __LOAD_STORE_QUEUE_BRAM_HPP__\u000A#define __LOAD_STORE_QUEUE_BRAM_HPP__\u000A\u000A#include <sycl/sycl.hpp>\u000A\u000A#include <sycl/ext/intel/ac_types/ac_int.hpp>\u000A#include <sycl/ext/intel/fpga_extensions.hpp>\u000A\u000A#include \"constexpr_math.hpp\"\u000A#include \"device_print.hpp\"\u000A#include \"pipe_utils.hpp\"\u000A#include \"tuple.hpp\"\u000A#include \"unrolled_loop.hpp\"\u000A\u000A#include \"AllocationQueueCheck.hpp\"\u000A\u000Ausing namespace sycl;\u000Ausing namespace fpga_tools;\u000A\u000A// All our kernels don't have aliasing memory and don't need OpenCL ids.\u000A#ifndef KERNEL_PRAGMAS\u000A#define KERNEL_PRAGMAS [[intel::kernel_args_restrict]] [[intel::max_global_work_dim(0)]]\u000A#endif\u000A\u000Ausing addr_bram_t = int;\u000A\u000Aconstexpr addr_bram_t INVALID_BRAM_ADDR = -1;\u000A\u000Atemplate <typename T>\u000Astruct tagged_val_lsq_bram_t { T value; uint tag; bool valid; };\u000A\u000Astruct st_req_lsq_bram_t { addr_bram_t addr; uint tag; };\u000Astruct ld_req_lsq_bram_t { addr_bram_t addr; uint tag; uint port_ldtag_union; };\u000A\u000Atemplate <typename LSQ_ID>\u000Aclass LSQ_BRAM;\u000A\u000A\u000A/// Always evaluates to true. Intended for creating artificial dependencies.\u000Atemplate <typename T>\u000A[[clang::optnone]] bool mk_dependency(T dep_src) {\u000A  volatile int tmp = reinterpret_cast<int8_t &>(dep_src);\u000A  return !((tmp << 1 == tmp) && (tmp != 0));\u000A}\u000A\u000Atemplate <typename value_t, typename ld_req_pipes, typename ld_val_pipes,\u000A          typename st_req_pipes, typename st_val_pipes, typename end_signal_pipe,\u000A          bool USE_SPECULATION, uint ARRAY_SIZE, uint NUM_LDS, uint NUM_STS, \u000A          uint LD_Q_SIZE = 4, uint ST_Q_SIZE = 8>\u000A[[clang::optnone]] event LoadStoreQueueBRAM(queue &q) {\u000A  assert(LD_Q_SIZE >= 2 && \"Load queue size must be at least 2.\");\u000A  assert(ST_Q_SIZE >= 2 && \"Store queue size must be at least 2.\");\u000A\u000A  // Multiple store requests are muxed when coming into the LSQ.\u000A  using st_req_pipe = pipe<class st_req_pipe_mux_, st_req_lsq_bram_t, NUM_STS>;\u000A  using st_req_mux_end_signal = pipe<class st_req_mux_end_signal_, bool>;\u000A  if constexpr (NUM_STS > 1) {\u000A    q.single_task<class StoreReqMux>([=]() KERNEL_PRAGMAS {\u000A      // The expected next tag, always increasing by one.\u000A      uint next_tag = 1;\u000A\u000A      NTuple<st_req_lsq_bram_t, NUM_STS> st_req_tuple;\u000A      NTuple<bool, NUM_STS> read_succ_tuple;\u000A\u000A      bool end_signal = false;\u000A      [[intel::initiation_interval(1)]] \u000A      [[intel::speculated_iterations(0)]]\u000A      while (!end_signal) {\u000A        st_req_mux_end_signal::read(end_signal);\u000A\u000A        // Read all requests.\u000A        UnrolledLoop<NUM_STS>([&](auto k) {\u000A          auto& read_succ = read_succ_tuple. template get<k>();\u000A          auto& st_req = st_req_tuple. template get<k>();\u000A          if (!read_succ) \u000A            st_req = st_req_pipes:: template PipeAt<k>::read(read_succ);\u000A        });\u000A\u000A        // Choose one, based on tag.\u000A        bool is_req_valid = false;\u000A        st_req_lsq_bram_t req_to_write;\u000A        UnrolledLoop<NUM_STS>([&](auto k) {\u000A          auto& read_succ = read_succ_tuple. template get<k>();\u000A          auto& st_req = st_req_tuple. template get<k>();\u000A          // Only one will match.\u000A          if (read_succ && st_req.tag == next_tag) {\u000A            is_req_valid = true;\u000A            read_succ = false;\u000A            req_to_write = st_req;\u000A          }\u000A        });\u000A\u000A        if (is_req_valid) {\u000A          st_req_pipe::write(req_to_write);\u000A          next_tag++;\u000A        }\u000A      }\u000A    });\u000A  } \u000A\u000A  // Multiple loads are also muxed when coming into the BRAM LSQ.\u000A  using ld_req_pipe = pipe<class ld_req_pipe_mux_, ld_req_lsq_bram_t, NUM_LDS>;\u000A  using ld_req_mux_end_signal = pipe<class ld_req_mux_end_signal_, bool>;\u000A  if constexpr (NUM_LDS > 1) {\u000A    q.single_task<class LoadReqMux>([=]() KERNEL_PRAGMAS {\u000A      // The expected next tag, always increasing by one. Loads start at 0.\u000A      uint next_ld_tag = 0;\u000A\u000A      NTuple<ld_req_lsq_bram_t, NUM_LDS> ld_req_tuple;\u000A      NTuple<bool, NUM_LDS> read_succ_tuple;\u000A\u000A      bool end_signal = false;\u000A      [[intel::initiation_interval(1)]] \u000A      [[intel::speculated_iterations(0)]]\u000A      while (!end_signal) {\u000A        ld_req_mux_end_signal::read(end_signal);\u000A\u000A        // Read all requests.\u000A        UnrolledLoop<NUM_LDS>([&](auto k) {\u000A          auto& read_succ = read_succ_tuple. template get<k>();\u000A          auto& ld_req = ld_req_tuple. template get<k>();\u000A          if (!read_succ) \u000A            ld_req = ld_req_pipes:: template PipeAt<k>::read(read_succ);\u000A        });\u000A\u000A        // Choose one, based on tag.\u000A        bool is_req_valid = false;\u000A        ld_req_lsq_bram_t req_to_write;\u000A        int next_port;\u000A        UnrolledLoop<NUM_LDS>([&](auto k) {\u000A          auto& read_succ = read_succ_tuple. template get<k>();\u000A          auto& ld_req = ld_req_tuple. template get<k>();\u000A          // Only one will match.\u000A          if (read_succ && ld_req.port_ldtag_union == next_ld_tag) {\u000A            is_req_valid = true;\u000A            read_succ = false;\u000A            req_to_write = ld_req;\u000A            // Attach port to this request. ld_tag can be discarded here.\u000A            req_to_write.port_ldtag_union = k;\u000A          }\u000A        });\u000A\u000A        if (is_req_valid) {\u000A          ld_req_pipe::write(req_to_write);\u000A          next_ld_tag++;\u000A        }\u000A      }\u000A    });\u000A  }\u000A  \u000A  auto lsqEvent = q.submit([&](handler &hnd) {\u000A    hnd.single_task<LSQ_BRAM<end_signal_pipe>>([=]() KERNEL_PRAGMAS {\u000A      // Dual port memory, capable of 1 rd and 1 wr per cycle.\u000A      [[intel::singlepump]] \u000A      [[intel::max_replicates(1)]] \u000A      [[intel::numbanks(1)]] \u000A      value_t DATA[ARRAY_SIZE];\u000A\u000A      // Registers for store logic.\u000A      [[intel::fpga_register]] addr_bram_t st_alloc_addr[ST_Q_SIZE];\u000A      [[intel::fpga_register]] bool st_alloc_addr_valid[ST_Q_SIZE];\u000A      [[intel::fpga_register]] uint st_alloc_tag[ST_Q_SIZE];\u000A      uint last_st_req_tag = 0;\u000A      // Initialize store allocation queue with invalid entries.\u000A      #pragma unroll\u000A      for (int i=0; i<ST_Q_SIZE; ++i) \u000A        st_alloc_addr[i] = INVALID_BRAM_ADDR;\u000A\u000A      // Registers for load logic. \u000A      [[intel::fpga_register]] addr_bram_t ld_addr[LD_Q_SIZE];\u000A      [[intel::fpga_register]] uint ld_tag[LD_Q_SIZE];\u000A      [[intel::fpga_register]] bool ld_addr_valid[LD_Q_SIZE];\u000A      [[intel::fpga_register]] bool ld_val_valid[LD_Q_SIZE];\u000A      [[intel::fpga_register]] bool ld_is_safe[LD_Q_SIZE];\u000A      [[intel::fpga_register]] uint ld_port[LD_Q_SIZE]; // used if NUM_LDS>1\u000A      // Only the head of load queue will have values.\u000A      value_t ld_val;\u000A      value_t ld_memory_val;\u000A\u000A      // When to stop the LSQ.\u000A      bool end_signal = false;\u000A      \u000A      // Used if NUM_STS > 1. st_reqs and st_vals are muxed based on tag.\u000A      st_req_lsq_bram_t st_req_read[NUM_STS];\u000A      bool st_req_read_succ[NUM_STS];\u000A      uint next_st_req_tag = 1;\u000A      tagged_val_lsq_bram_t<value_t> st_val_read[NUM_STS];\u000A      bool st_val_read_succ[NUM_STS];\u000A      uint next_st_val_tag = 1;\u000A\u000A      // Used if NUM_LDS > 1. ld_req is muxed based on the ld_tag. For a ld_req\u000A      // read from port 'k', the later ld_val will also be written to port 'k'.\u000A      ld_req_lsq_bram_t ld_req_read[NUM_LDS];\u000A      bool ld_req_read_succ[NUM_LDS];\u000A      uint next_ld_tag = 0;\u000A\u000A      // [[intel::speculated_iterations(0)]]\u000A      [[intel::ivdep(DATA)]]\u000A      [[intel::initiation_interval(1)]] \u000A      while (!end_signal) {\u000A        // Only listen for end signal if store queue is empty.\u000A        if (!st_alloc_addr_valid[0]) \u000A          end_signal_pipe::read(end_signal);\u000A        \u000A        // Load from memory on every cycle. Value is discarded if not needed.\u000A        // If a load and store happen on the same cycle (possible since this is\u000A        // a pipelined loop), then the load gets the OLD_DATA (before store).\u000A        // This is configured by a parameter in the altera RAM IP.\u000A        ld_memory_val = DATA[ld_addr[0]];\u000A\u000A        /* Rule for storing to memory. */\u000A        // Store to memory if a value for a valid allocation arrives.\u000A        // The store is scheduled one cycle after the load (achieved by\u000A        // introducing an artificial constrol dependency between the loaded\u000A        // value and the store to force the scheduler.)\u000A        bool st_val_arrived = false, st_val_valid = false;\u000A        value_t st_val;\u000A        if (st_alloc_addr_valid[0]) {\u000A          if constexpr (NUM_STS == 1) {\u000A            auto _rd = st_val_pipes::template PipeAt<0>::read(st_val_arrived);\u000A            st_val = _rd.value;\u000A            // Optional support for speculative address allocations. \u000A            // If enabled, then the store value needs a valid bit to commit.\u000A            if constexpr (USE_SPECULATION) \u000A              st_val_valid = _rd.valid; \u000A            else\u000A              st_val_valid = st_val_arrived;\u000A          } else { \u000A            // Store value mux: read all st values, and select one based on tag.\u000A            UnrolledLoop<NUM_STS>([&](auto k) {\u000A              if (!st_val_read_succ[k])\u000A                st_val_read[k] =\u000A                    st_val_pipes::template PipeAt<k>::read(st_val_read_succ[k]);\u000A            });\u000A            UnrolledLoop<NUM_STS>([&](auto k) {\u000A              if (st_val_read_succ[k] && st_val_read[k].tag == next_st_val_tag) {\u000A                st_val_read_succ[k] = false;\u000A                st_val_arrived = true;\u000A                st_val = st_val_read[k].value;\u000A                if constexpr (USE_SPECULATION) \u000A                  st_val_valid = st_val_read[k].valid;\u000A                else\u000A                  st_val_valid = true;\u000A              }\u000A            });\u000A\u000A            if (st_val_arrived) \u000A              next_st_val_tag++;\u000A          }\u000A\u000A          if (st_val_valid) {\u000A            // Force the scheduler to exec the store one cycle after the load.\u000A            if (mk_dependency(ld_memory_val)) \u000A              DATA[ext::intel::fpga_reg(st_alloc_addr[0])] = st_val;\u000A          }\u000A        }\u000A        /* End Rule for storing to memory. */\u000A\u000A        /* Rule for returning load value to client. */\u000A        value_t bypass_val = st_val;\u000A        // We only need a bypass for the st value that arrives on this cycle.\u000A        // Any earlier st value would have already been commited to memory.\u000A        bool is_bypass = (st_val_valid && st_alloc_addr[0] == ld_addr[0] &&\u000A                          st_alloc_tag[0] == ld_tag[0]);\u000A        if (ld_addr_valid[0] && (is_bypass || ld_is_safe[0])) {\u000A          if (!ld_val_valid[0]) {\u000A            ld_val = is_bypass ? bypass_val : ld_memory_val;\u000A            ld_val_valid[0] = true;\u000A          }\u000A\u000A          bool pipe_succ = false;\u000A          if constexpr (NUM_LDS == 1) {\u000A            ld_val_pipes:: template PipeAt<0>::write(ld_val, pipe_succ);\u000A          } else {\u000A            // Write back to the correct port.\u000A            UnrolledLoop<NUM_LDS>([&](auto k) {\u000A              if (ld_port[0] == k)  \u000A                ld_val_pipes:: template PipeAt<k>::write(ld_val, pipe_succ);\u000A            });\u000A          }\u000A\u000A          if (pipe_succ) {\u000A            ld_addr_valid[0] = false;\u000A            ld_val_valid[0] = false;\u000A            ld_port[0] = -1;\u000A          }\u000A        }\u000A        /* End Rule writing the ld_return value to a pipe. */\u000A\u000A        /* Rule for reading a load requst from a pipe. */\u000A        if (!ld_addr_valid[LD_Q_SIZE-1]) {\u000A          bool ld_req_valid = false;\u000A          ld_req_lsq_bram_t ld_req;\u000A          uint next_ld_port;\u000A\u000A          if constexpr (NUM_LDS == 1) {\u000A            ld_req = ld_req_pipes::template PipeAt<0>::read(ld_req_valid);\u000A          } else { // Ld_req mux. \u000A            ld_req = ld_req_pipe::read(ld_req_valid);\u000A          }\u000A\u000A          if (ld_req_valid) {\u000A            ld_addr[LD_Q_SIZE - 1] = ld_req.addr;\u000A            ld_tag[LD_Q_SIZE - 1] = ld_req.tag;\u000A            ld_addr_valid[LD_Q_SIZE - 1] = true;\u000A            ld_port[LD_Q_SIZE - 1] = ld_req.port_ldtag_union;\u000A            next_ld_tag++;\u000A          }\u000A        }\u000A        /* End Rule for reading a load requst from a pipe. */\u000A\u000A        /* Rule for setting ld_is_safe flag (only first two entries).*/\u000A        UnrolledLoop<2>([&](auto iLd) {\u000A          // Only if ld_addr is valid, and if previous store addresses arrived.\u000A          if (ld_addr_valid[iLd] && ld_tag[iLd] <= last_st_req_tag) {\u000A            // const bool ld_wait = CheckAllocations(st_alloc_addr, st_alloc_tag,\u000A            //                                       ld_addr[iLd], ld_tag[iLd]);\u000A\u000A            ac_int<ST_Q_SIZE, false> match(0);\u000A            bool ld_wait = false;\u000A\u000A            // Stage 1 - match all in allocation queue.\u000A            #pragma unroll\u000A            for (int i = 0; i < ST_Q_SIZE; ++i) {\u000A              // if (ext::intel::fpga_reg(st_alloc_addr[i] == ld_addr[iLd]) &&\u000A              //     ext::intel::fpga_reg(st_alloc_tag[i] <= ld_tag[iLd])) {\u000A              // if (st_alloc_addr[i] == ld_addr[iLd] && st_alloc_tag[i] <= ld_tag[iLd]) {\u000A              //   // ld_wait = true;\u000A              //   match.set_slc(i, ac_int<1, false>(1));\u000A              // } \u000A              // else {\u000A              //   match.set_slc(i, ac_int<1, false>(0));\u000A              // }\u000A\u000A              // bool cmp = (ext::intel::fpga_reg(st_alloc_addr[i] == ld_addr[iLd]) &&\u000A              //             ext::intel::fpga_reg(st_alloc_tag[i] <= ld_tag[iLd]));\u000A              bool cmp = (st_alloc_addr[i] == ld_addr[iLd] &&\u000A                          st_alloc_tag[i] <= ld_tag[iLd]);\u000A              match.set_slc(i, ac_int<1, false>(cmp));\u000A            }\u000A\u000A            // ld_wait = (match > 0);\u000A\u000A            // if (!ld_wait)\u000A            if (!match)\u000A              ld_is_safe[iLd] = true;\u000A          }\u000A        });\u000A        /* End Rule for setting ld_is_safe flag.*/\u000A\u000A        // /* Rule for load queue shift.*/\u000A        if (!ld_addr_valid[0]) {\u000A          UnrolledLoop<LD_Q_SIZE - 1>([&](auto i) {\u000A            ld_addr[i] = ld_addr[i + 1];\u000A            ld_tag[i] = ld_tag[i + 1];\u000A            ld_addr_valid[i] = ld_addr_valid[i + 1];\u000A            ld_val_valid[i] = ld_val_valid[i + 1];\u000A            ld_is_safe[i] = ld_is_safe[i + 1];\u000A            ld_port[i] = ld_port[i + 1];\u000A          });\u000A          ld_addr[LD_Q_SIZE-1] = 0;\u000A          ld_tag[LD_Q_SIZE-1] = 0;\u000A          ld_addr_valid[LD_Q_SIZE-1] = false;\u000A          ld_val_valid[LD_Q_SIZE-1] = false;\u000A          ld_is_safe[LD_Q_SIZE-1] = false;\u000A          ld_port[LD_Q_SIZE-1] = 0;\u000A        }\u000A        /* End Rule for load queue shift register shift.*/\u000A\u000A        /* Rule for store request pipe read and store_q shift register shift.*/\u000A        if (st_val_arrived || !st_alloc_addr_valid[0]) {\u000A          uint next_tag;\u000A          addr_bram_t next_addr = INVALID_BRAM_ADDR;\u000A          bool st_req_valid = false;\u000A          st_req_lsq_bram_t st_req;\u000A\u000A          if constexpr (NUM_STS == 1) {\u000A            st_req = st_req_pipes:: template PipeAt<0>::read(st_req_valid);\u000A          } else { // Store request mux.\u000A            st_req = st_req_pipe::read(st_req_valid);\u000A          }\u000A\u000A          if (st_req_valid) {\u000A            next_addr = st_req.addr;\u000A            next_tag = st_req.tag;\u000A            next_st_req_tag++;\u000A            last_st_req_tag++;\u000A          }\u000A\u000A#pragma unroll\u000A          for (int i = 0; i < ST_Q_SIZE-1; ++i) {\u000A            st_alloc_addr[i] = st_alloc_addr[i + 1];\u000A            st_alloc_addr_valid[i] = st_alloc_addr_valid[i + 1];\u000A            st_alloc_tag[i] = st_alloc_tag[i + 1];\u000A          }\u000A          st_alloc_addr[ST_Q_SIZE - 1] = next_addr;\u000A          st_alloc_addr_valid[ST_Q_SIZE - 1] = st_req_valid;\u000A          st_alloc_tag[ST_Q_SIZE - 1] = next_tag;\u000A        }\u000A        /* End Rule for store request pipe read and store_q shift register.*/\u000A\u000A      } // End main loop\u000A    \u000A      if constexpr (NUM_STS > 1) \u000A        st_req_mux_end_signal::write(0);\u000A      if constexpr (NUM_LDS > 1) \u000A        ld_req_mux_end_signal::write(0);\u000A        \u000A    });\u000A  });\u000A\u000A  return lsqEvent;\u000A}\u000A\u000A#endif // __LOAD_STORE_QUEUE_BRAM_HPP__\u000A/*\u000ARobert Szafarczyk, Glasgow, 2022\u000A\u000ALoad Store Queue kernel for SYCL HLS. The LSQ is for off-chip memory.\u000A*/\u000A\u000A#ifndef __LOAD_STORE_QUEUE_DRAM_HPP__\u000A#define __LOAD_STORE_QUEUE_DRAM_HPP__\u000A\u000A#include <sycl/sycl.hpp>\u000A\u000A#include <sycl/ext/intel/fpga_extensions.hpp>\u000A#include <sycl/ext/intel/ac_types/ac_int.hpp>\u000A\u000A#include \"pipe_utils.hpp\"\u000A#include \"tuple.hpp\"\u000A#include \"unrolled_loop.hpp\"\u000A#include \"constexpr_math.hpp\"\u000A#include \"device_print.hpp\"\u000A\u000A#include \"AllocationQueueCheck.hpp\"\u000A\u000Ausing namespace sycl;\u000Ausing namespace fpga_tools;\u000A\u000A// All our kernels don't have aliasing memory and don't need OpenCL ids.\u000A#define KERNEL_PRAGMAS [[intel::kernel_args_restrict]] [[intel::max_global_work_dim(0)]] \u000A\u000A// Use the simplest load/store units for DRAM (no bursts, no caches, no prefetching).\u000Ausing PipelinedLSU = sycl::ext::intel::lsu<>;\u000A\u000A/// Max number of cycles between issuing store to DRAM memory controller and commit.\u000Aconstexpr int LSU_STORE_LATENCY = 8; \u000Aconstexpr int LSU_LOAD_LATENCY = 8; \u000A\u000A/// Represents pointer bits.\u000Ausing addr_dram_t = int64_t;\u000Aconstexpr addr_dram_t INVALID_ADDRESS = -1; \u000A\u000Astruct req_lsq_dram_t { addr_dram_t addr; uint tag; };\u000A\u000Atemplate <typename T>\u000Astruct addr_dram_val_pair_t { addr_dram_t addr; T value; };\u000A\u000Atemplate <typename T>\u000Astruct tagged_val_lsq_dram_t { T value; uint tag; bool valid; };\u000A\u000A// To generate unique kernel names for multiple load ports across multiple LSQs.\u000Atemplate <typename LSQ_ID, int PORT_NUM>\u000Aclass LoadPort;\u000Atemplate <typename LSQ_ID, int MUX_NUM>\u000Aclass LoadMux;\u000Atemplate <typename LSQ_ID>\u000Aclass StorePort;\u000Atemplate <typename LSQ_ID>\u000Aclass LSQ_DRAM;\u000A\u000Atemplate <typename value_t, typename ld_req_pipes, typename ld_val_pipes,\u000A          typename st_req_pipes, typename st_val_pipes,\u000A          typename end_signal_pipe, bool USE_SPECULATION, uint NUM_LDS,\u000A          uint NUM_STS, uint LD_Q_SIZE = 4, uint ST_Q_SIZE = 8>\u000A[[clang::optnone]] event LoadStoreQueueDRAM(queue &q) {\u000A  assert(LD_Q_SIZE >= 2 && \"Load queue size must be at least 2.\");\u000A  assert(ST_Q_SIZE >= 2 && \"Store queue size must be at least 2.\");\u000A\u000A  // Pipes to connect LSQ to ld/st ports and to ld value mux.\u000A  using pred_st_port_pipe = pipe<class pred_st_port_pipe_class, bool, LSU_STORE_LATENCY>;\u000A  using st_port_val_pipe = pipe<class st_port_val_pipe_class, addr_dram_val_pair_t<value_t>, LSU_STORE_LATENCY>;\u000A\u000A  // Each load gets its own load port and load mux, thus the use of PipeArrays.\u000A  using pred_ld_port_pipes = PipeArray<class pred_ld_port_pipe_class, bool, LSU_LOAD_LATENCY, NUM_LDS>;\u000A  using ld_port_addr_pipes = PipeArray<class ld_port_addr_pipe_class, addr_dram_t, LSU_LOAD_LATENCY, NUM_LDS>;\u000A  using pred_ld_mux_pipes = PipeArray<class pred_ld_mux_pipe_class, bool, LSU_LOAD_LATENCY, NUM_LDS>;\u000A  using ld_mux_sel_pipes = PipeArray<class ld_mux_sel_pipe_class, bool, LSU_LOAD_LATENCY, NUM_LDS>;\u000A  using ld_mux_from_memory_val_pipes = PipeArray<class ld_mux_from_memory_val_class, value_t, LSU_LOAD_LATENCY, NUM_LDS>;\u000A  using ld_mux_from_bypass_val_pipes = PipeArray<class ld_mux_from_bypass_val_class, value_t, LSU_LOAD_LATENCY, NUM_LDS>;\u000A\u000A  /// Store port kernel\u000A  auto storePortEvent = q.submit([&](handler &hnd) {\u000A    hnd.single_task<StorePort<end_signal_pipe>>([=]() KERNEL_PRAGMAS {\u000A      [[intel::speculated_iterations(0)]]\u000A      while (pred_st_port_pipe::read()) {\u000A        addr_dram_val_pair_t<value_t> addr_val = st_port_val_pipe::read();\u000A        auto st_addr_dram_typed =\u000A            sycl::ext::intel::device_ptr<value_t>((value_t *)addr_val.addr);\u000A        PipelinedLSU::store(st_addr_dram_typed, addr_val.value);\u000A      }\u000A    });\u000A  });\u000A\u000A  /// Compile time unroll of load port and load mux kernels.\u000A  UnrolledLoop<NUM_LDS>([&](auto iLd) {\u000A    q.submit([&](handler &hnd) {\u000A      hnd.single_task<LoadPort<end_signal_pipe, iLd>>([=]() KERNEL_PRAGMAS {\u000A        [[intel::speculated_iterations(0)]]\u000A        while (pred_ld_port_pipes:: template PipeAt<iLd>::read()) {\u000A          addr_dram_t ld_addr = ld_port_addr_pipes:: template PipeAt<iLd>::read();\u000A          auto ld_addr_dram_typed =\u000A              sycl::ext::intel::device_ptr<value_t>((value_t *)ld_addr);\u000A          value_t ld_val = PipelinedLSU::load(ld_addr_dram_typed);\u000A          ld_mux_from_memory_val_pipes:: template PipeAt<iLd>::write(ld_val);\u000A        }\u000A      });\u000A    });\u000A\u000A    q.submit([&](handler &hnd) {\u000A      hnd.single_task<LoadMux<end_signal_pipe, iLd>>([=]() KERNEL_PRAGMAS {\u000A        [[intel::speculated_iterations(0)]]\u000A        while (pred_ld_mux_pipes:: template PipeAt<iLd>::read()) {\u000A          value_t val;\u000A          if (ld_mux_sel_pipes:: template PipeAt<iLd>::read()) \u000A            val = ld_mux_from_bypass_val_pipes:: template PipeAt<iLd>::read();\u000A          else\u000A            val = ld_mux_from_memory_val_pipes:: template PipeAt<iLd>::read();\u000A          \u000A          ld_val_pipes:: template PipeAt<iLd>::write(val);\u000A        }\u000A      });\u000A    });\u000A  }); // End load port and load mux kernels\u000A\u000A  /// Load store queue kernel.\u000A  auto lsqEvent = q.submit([&](handler &hnd) {\u000A    hnd.single_task<LSQ_DRAM<end_signal_pipe>>([=]() KERNEL_PRAGMAS {\u000A      // Registers for store logic.\u000A      [[intel::fpga_register]] addr_dram_t st_alloc_addr[ST_Q_SIZE];\u000A      [[intel::fpga_register]] bool st_alloc_addr_valid[ST_Q_SIZE];\u000A      [[intel::fpga_register]] uint st_alloc_tag[ST_Q_SIZE];\u000A      [[intel::fpga_register]] addr_dram_t st_commit_addr[LSU_STORE_LATENCY];\u000A      [[intel::fpga_register]] value_t st_commit_value[LSU_STORE_LATENCY];\u000A      uint last_st_req_tag = 0;\u000A      #pragma unroll\u000A      for (int i = 0; i < LSU_STORE_LATENCY; ++i) \u000A        st_commit_addr[i] = INVALID_ADDRESS;\u000A\u000A      // Registers for load logic. \u000A      enum LD_STATE { WAIT_FOR_REQ, SEARCH, RETURN };\u000A      [[intel::fpga_register]] LD_STATE ld_state[NUM_LDS][LD_Q_SIZE];\u000A      [[intel::fpga_register]] addr_dram_t ld_addr[NUM_LDS][LD_Q_SIZE];\u000A      [[intel::fpga_register]] uint ld_tag[NUM_LDS][LD_Q_SIZE];\u000A      [[intel::fpga_register]] bool ld_no_conflict[NUM_LDS][LD_Q_SIZE];\u000A      [[intel::fpga_register]] value_t bypass_val[NUM_LDS][LD_Q_SIZE];\u000A      [[intel::fpga_register]] bool is_bypass[NUM_LDS][LD_Q_SIZE];\u000A\u000A      // Signal to stop the LSQ.\u000A      bool end_signal = false;\u000A\u000A      // Used if NUM_STS > 1. st_reqs and st_vals are muxed based on tag.\u000A      req_lsq_dram_t st_req_read[NUM_STS];\u000A      bool st_req_read_succ[NUM_STS];\u000A      uint next_st_req_tag = 1;\u000A      tagged_val_lsq_dram_t<value_t> st_val_read[NUM_STS];\u000A      bool st_val_read_succ[NUM_STS];\u000A      uint next_st_val_tag = 1;\u000A\u000A      [[intel::ivdep]] \u000A      [[intel::initiation_interval(1)]] \u000A      [[intel::speculated_iterations(0)]]\u000A      while (!end_signal) {\u000A        // We can only stop if the commit queue has cleared.\u000A        if (!st_alloc_addr_valid[0]) \u000A          end_signal_pipe::read(end_signal);\u000A\u000A        /************************* Start Store Logic **************************/\u000A        // If top of store allocation queue has a valid address, then wait for\u000A        // value. If value arrives, pass it to the store port and put it at the\u000A        // end of the store commit queue.\u000A        bool st_val_arrived = false, st_val_valid = false;\u000A        value_t st_val;\u000A        auto next_st_commit_addr = INVALID_ADDRESS;\u000A        if (st_alloc_addr_valid[0]) {\u000A          if constexpr (NUM_STS == 1) {\u000A            auto _rd = st_val_pipes::template PipeAt<0>::read(st_val_arrived);\u000A            st_val = _rd.value;\u000A            // Optional support for speculative address allocations. \u000A            // If enabled, then the store value needs a valid bit to commit.\u000A            if constexpr (USE_SPECULATION) {\u000A              if (st_val_arrived)\u000A                st_val_valid = _rd.valid; \u000A            } else {\u000A              st_val_valid = st_val_arrived;\u000A            }\u000A          } else {\u000A            // Store value mux.\u000A            UnrolledLoop<NUM_STS>([&](auto k) {\u000A              if (!st_val_read_succ[k])\u000A                st_val_read[k] =\u000A                    st_val_pipes::template PipeAt<k>::read(st_val_read_succ[k]);\u000A            });\u000A            UnrolledLoop<NUM_STS>([&](auto k) {\u000A              if (st_val_read_succ[k] && st_val_read[k].tag == next_st_val_tag) {\u000A                st_val_read_succ[k] = false;\u000A                st_val_arrived = true;\u000A                st_val = st_val_read[k].value;\u000A                if constexpr (USE_SPECULATION) \u000A                  st_val_valid = st_val_read[k].valid;\u000A                else\u000A                  st_val_valid = true;\u000A              }\u000A            });\u000A\u000A            if (st_val_arrived) \u000A              next_st_val_tag++;\u000A          }\u000A\u000A          if (st_val_valid) {\u000A            pred_st_port_pipe::write(1);\u000A            st_port_val_pipe::write({st_alloc_addr[0], st_val});\u000A            next_st_commit_addr = st_alloc_addr[0];\u000A          }\u000A        }\u000A\u000A        // Shift commit queue on every cycle, unless no space is required. This \u000A        // keeps the values in the queue longer than needed, increasing re-use.\u000A        if (st_val_valid || st_commit_addr[0] == INVALID_ADDRESS) {\u000A          #pragma unroll\u000A          for (int i = 0; i < LSU_STORE_LATENCY-1; ++i) {\u000A            st_commit_addr[i] = st_commit_addr[i+1];\u000A            st_commit_value[i] = st_commit_value[i+1];\u000A          }\u000A          st_commit_addr[LSU_STORE_LATENCY-1] = next_st_commit_addr;\u000A          st_commit_value[LSU_STORE_LATENCY-1] = st_val;\u000A        }\u000A\u000A        // Accept new store allocations, unless no space in allocation queue.\u000A        if (st_val_arrived || !st_alloc_addr_valid[0]) {\u000A          bool st_req_valid = false;\u000A          auto next_st_alloc_addr = INVALID_ADDRESS;\u000A          req_lsq_dram_t st_req;\u000A\u000A          if constexpr (NUM_STS == 1) {\u000A            st_req = st_req_pipes:: template PipeAt<0>::read(st_req_valid);\u000A          } else { // Store request mux.\u000A            UnrolledLoop<NUM_STS>([&](auto k) {\u000A              if (!st_req_read_succ[k])\u000A                st_req_read[k] =\u000A                    st_req_pipes::template PipeAt<k>::read(st_req_read_succ[k]);\u000A            });\u000A            UnrolledLoop<NUM_STS>([&](auto k) {\u000A              if (st_req_read_succ[k] && st_req_read[k].tag == next_st_req_tag) {\u000A                st_req_read_succ[k] = false;\u000A                st_req = st_req_read[k];\u000A                st_req_valid = true;\u000A              }\u000A            });\u000A          }\u000A\u000A          if (st_req_valid) {\u000A            next_st_alloc_addr = st_req.addr;\u000A            last_st_req_tag++;\u000A            next_st_req_tag++;\u000A          }\u000A\u000A          #pragma unroll\u000A          for (int i = 0; i < ST_Q_SIZE-1; ++i) {\u000A            st_alloc_addr[i] = st_alloc_addr[i + 1];\u000A            st_alloc_addr_valid[i] = st_alloc_addr_valid[i + 1];\u000A            st_alloc_tag[i] = st_alloc_tag[i + 1];\u000A          }\u000A          st_alloc_addr[ST_Q_SIZE - 1] = next_st_alloc_addr;\u000A          st_alloc_addr_valid[ST_Q_SIZE - 1] = st_req_valid;\u000A          st_alloc_tag[ST_Q_SIZE - 1] = st_req.tag;\u000A        }\u000A        /************************** End Store Logic ***************************/\u000A\u000A\u000A        /************************* Start Load Logic **************************/\u000A        // All loads proceed in parallel.\u000A        UnrolledLoop<NUM_LDS>([&](auto iPort) {\u000A          if (ld_state[iPort][0] == LD_STATE::SEARCH && ld_no_conflict[iPort][0]) {\u000A            // Inform ld MUX to expect value from bypass pipe or ld port.\u000A            pred_ld_mux_pipes:: template PipeAt<iPort>::write(1);\u000A            ld_mux_sel_pipes:: template PipeAt<iPort>::write(is_bypass[iPort][0]);\u000A            if (is_bypass[iPort][0]) {\u000A              // If bypass, then send value directly to mux.\u000A              ld_mux_from_bypass_val_pipes::template PipeAt<iPort>::write(\u000A                  bypass_val[iPort][0]);\u000A            } else {\u000A              // Otherwise, issue load request to load port.\u000A              pred_ld_port_pipes:: template PipeAt<iPort>::write(1);\u000A              ld_port_addr_pipes:: template PipeAt<iPort>::write(ld_addr[iPort][0]);\u000A            }\u000A\u000A            ld_state[iPort][0] = LD_STATE::WAIT_FOR_REQ;\u000A          }\u000A\u000A          // Wait for load allocation if there is space in the queue.\u000A          if (ld_state[iPort][LD_Q_SIZE-1] == LD_STATE::WAIT_FOR_REQ) {\u000A            bool pipe_succ = false;\u000A            auto ld_req = ld_req_pipes:: template PipeAt<iPort>::read(pipe_succ);\u000A            if (pipe_succ) {\u000A              ld_addr[iPort][LD_Q_SIZE - 1] = ld_req.addr;\u000A              ld_tag[iPort][LD_Q_SIZE - 1] = ld_req.tag;\u000A              ld_state[iPort][LD_Q_SIZE - 1] = LD_STATE::SEARCH;\u000A            }\u000A            ld_no_conflict[iPort][LD_Q_SIZE-1] = false;\u000A          }\u000A\u000A          // Check the first 2 entries in the ld alloc queue for store conflicts.\u000A          UnrolledLoop<2>([&](auto iLd) {\u000A            if (ld_tag[iPort][iLd] <= last_st_req_tag) {\u000A              const bool ld_wait =\u000A                  CheckAllocations(st_alloc_addr, st_alloc_tag,\u000A                                   ld_addr[iPort][iLd], ld_tag[iPort][iLd]);\u000A              // Once a load is marked as safe, it cannot go back to unsafe.\u000A              if (!ld_wait)\u000A                ld_no_conflict[iPort][iLd] = true;\u000A            }\u000A\u000A            // Check if we can possibly forward a value from the store commit\u000A            // queue. 'is_bypass' is only valid when 'no_conflict' is true, so\u000A            // check for bypass on every invocation.\u000A            is_bypass[iPort][iLd] = false;\u000A            #pragma unroll\u000A            for (int i = 0; i < LSU_STORE_LATENCY; ++i) {\u000A              // If multiple matches, then the most recent one wins. No need to\u000A              // check the tags since all stores in the commit queue by\u000A              // definition come before this load in program order.\u000A              if (st_commit_addr[i] == ld_addr[iPort][iLd]) {\u000A                is_bypass[iPort][iLd] = true;\u000A                bypass_val[iPort][iLd] = st_commit_value[i];\u000A              }\u000A            }\u000A          });\u000A\u000A          // Shift ld alloc queue whenever the top alloc has no valid request.\u000A          if (ld_state[iPort][0] == LD_STATE::WAIT_FOR_REQ) {\u000A            UnrolledLoop<LD_Q_SIZE - 1>([&](auto i) {\u000A              ld_state[iPort][i] = ld_state[iPort][i + 1];\u000A              ld_addr[iPort][i] = ld_addr[iPort][i + 1];\u000A              ld_tag[iPort][i] = ld_tag[iPort][i + 1];\u000A              ld_no_conflict[iPort][i] = ld_no_conflict[iPort][i + 1];\u000A              is_bypass[iPort][i] = is_bypass[iPort][i+1];\u000A              bypass_val[iPort][i] = bypass_val[iPort][i+1];\u000A            });\u000A            ld_state[iPort][LD_Q_SIZE-1] = LD_STATE::WAIT_FOR_REQ;\u000A            ld_no_conflict[iPort][LD_Q_SIZE-1] = false;\u000A          }\u000A        });\u000A        /************************** End Load Logic ***************************/\u000A\u000A      } // End LSQ pipelined loop.\u000A\u000A      // Send end signals to ld/st ports.\u000A      UnrolledLoop<NUM_LDS>([&](auto iLd) {\u000A        pred_ld_port_pipes:: template PipeAt<iLd>::write(0);\u000A        pred_ld_mux_pipes:: template PipeAt<iLd>::write(0);\u000A      });\u000A      pred_st_port_pipe::write(0);\u000A\u000A    });\u000A  }); // End LSQ kernel\u000A  \u000A\u000A  // Return the event for the last kernel to finish.\u000A  return storePortEvent;\u000A}\u000A\u000A#endif\u000A#include <algorithm>\u000A#include <iostream>\u000A#include <limits>\u000A#include <math.h>\u000A#include <numeric>\u000A#include <random>\u000A#include <stdlib.h>\u000A#include <sycl/sycl.hpp>\u000A#include <vector>\u000A#include <sycl/ext/intel/fpga_extensions.hpp>\u000A#include \"exception_handler.hpp\"\u000A#include \"memory_utils.hpp\"\u000Ausing namespace sycl;\u000Aclass MainKernel;\u000Aconstexpr int kN = 1000;\u000A#define TEST 0\u000Adouble histogram_kernel(queue &q, const std::vector<int> &h_idx, std::vector<int> &h_hist) {\u000A  const int N = h_idx.size();\u000A  int *idx = fpga_tools::toDevice(h_idx, q);\u000A  int *hist_dram = fpga_tools::toDevice(h_hist, q);\u000Ausing pipes_ld_req_0 =             PipeArray<class pipes_ld_req_0_class, ld_req_lsq_bram_t,                    128, 1>;\u000Ausing pipes_ld_val_0 =             PipeArray<class pipes_ld_val_0_class, int,                    128, 1>;\u000Ausing pipes_st_req_0 =             PipeArray<class pipes_st_req_0_class, st_req_lsq_bram_t,                    128, 1>;\u000Ausing pipes_st_val_0 =             PipeArray<class pipes_st_val_0_class, tagged_val_lsq_bram_t<int>,                    128, 1>;\u000Ausing pipe_end_lsq_signal_0 =             pipe<class pipe_end_lsq_signal_0_class, bool, 1>;\u000Aauto event_MainKernel_AGU_0 = q.single_task<MainKernel_AGU_0>([=]() [[intel::kernel_args_restrict]] {\u000Apipes_ld_req_0::PipeAt<0>::write({});\u000Apipes_st_req_0::PipeAt<0>::write({});\u000A                int hist[kN];\u000A#if TEST\u000A    for (int i = 0; i < N; ++i)\u000A      hist[i] = hist_dram[i];\u000A#endif\u000A    for (int i = 0; i < N; ++i) {\u000A      auto idx_scalar = idx[i];\u000A      auto x = hist[idx_scalar];\u000A      hist[idx_scalar] = x + 1;\u000A    }\u000A#if TEST\u000A    for (int i = 0; i < N; ++i)\u000A      hist_dram[i] = hist[i];\u000A#endif\u000A        });\u000A\u000A            auto lsqEvent_0 = \u000A                LoadStoreQueueBRAM<int, pipes_ld_req_0, pipes_ld_val_0, \u000A                                    pipes_st_req_0, pipes_st_val_0, pipe_end_lsq_signal_0, 0,\u000A                                    1000, 1, 1, \u000A                                    4, 128>(q);\u000A            \u000A  auto event = q.single_task<MainKernel>([=]() [[intel::kernel_args_restrict]] {\u000Aauto read_0 = pipes_ld_val_0::PipeAt<0>::read();\u000Apipes_st_val_0::PipeAt<0>::write({});\u000Apipe_end_lsq_signal_0::write({});\u000A    int hist[kN];\u000A#if TEST\u000A    for (int i = 0; i < N; ++i)\u000A      hist[i] = hist_dram[i];\u000A#endif\u000A    for (int i = 0; i < N; ++i) {\u000A      auto idx_scalar = idx[i];\u000A      auto x = hist[idx_scalar];\u000A      hist[idx_scalar] = x + 1;\u000A    }\u000A#if TEST\u000A    for (int i = 0; i < N; ++i)\u000A      hist_dram[i] = hist[i];\u000A#endif\u000A  });\u000AlsqEvent_0.wait();\u000Aevent_MainKernel_AGU_0.wait();\u000A\u000A  event.wait();\u000A  q.copy(hist_dram, h_hist.data(), h_hist.size()).wait();\u000A  sycl::free(idx, q);\u000A  sycl::free(hist_dram, q);\u000A  auto start = event.get_profiling_info<info::event_profiling::command_start>();\u000A  auto end = event.get_profiling_info<info::event_profiling::command_end>();\u000A  double time_in_ms = static_cast<double>(end - start) / 1000000;\u000A  return time_in_ms;\u000A}\u000Avoid histogram_cpu(const int *idx, int *hist, const int N) {\u000A  for (int i = 0; i < N; ++i) {\u000A    auto idx_scalar = idx[i];\u000A    auto x = hist[idx_scalar];\u000A    hist[idx_scalar] = x + 1;\u000A  }\u000A}\u000Avoid init_data(std::vector<int> &feature, std::vector<int> &hist, const int percentage) {\u000A  std::default_random_engine generator;\u000A  std::uniform_int_distribution<int> distribution(0, 99);\u000A  auto dice = std::bind(distribution, generator);\u000A  int counter = 0;\u000A  for (int i = 0; i < feature.size(); i++) {\u000A    feature[i] = (dice() < percentage) ? 1 : i;\u000A    hist[i] = 0;\u000A  }\u000A}\u000Aint main(int argc, char *argv[]) {\u000A  int ARRAY_SIZE = 1000;\u000A  int PERCENTAGE = 0;\u000A  try {\u000A    if (argc > 1) {\u000A      ARRAY_SIZE = int(atoi(argv[1]));\u000A    }\u000A    if (argc > 2) {\u000A      PERCENTAGE = int(atoi(argv[2]));\u000A      if (PERCENTAGE < 0 || PERCENTAGE > 100)\u000A        throw std::invalid_argument(\"Invalid percentage.\");\u000A    }\u000A  } catch (exception const &e) {\u000A    std::cout << \"Incorrect argv.\\nUsage:\\n\"\u000A              << \"  ./executable [ARRAY_SIZE] [PERCENTAGE (% of iterations \"\u000A                 \"with dependencies.)]\\n\";\u000A    std::terminate();\u000A  }\u000A#if FPGA_SIM\u000A  auto d_selector = sycl::ext::intel::fpga_simulator_selector_v;\u000A#elif FPGA_HW\u000A  auto d_selector = sycl::ext::intel::fpga_selector_v;\u000A#else\u000A  auto d_selector = sycl::ext::intel::fpga_emulator_selector_v;\u000A#endif\u000A  try {\u000A    property_list properties{property::queue::enable_profiling()};\u000A    queue q(d_selector, exception_handler, properties);\u000A    std::cout << \"Running on device: \" << q.get_device().get_info<info::device::name>() << \"\\n\";\u000A    std::vector<int> feature(ARRAY_SIZE);\u000A    std::vector<int> hist(ARRAY_SIZE);\u000A    std::vector<int> hist_cpu(ARRAY_SIZE);\u000A    init_data(feature, hist, PERCENTAGE);\u000A    std::copy(hist.begin(), hist.end(), hist_cpu.begin());\u000A    auto kernel_time = histogram_kernel(q, feature, hist);\u000A    histogram_cpu(feature.data(), hist_cpu.data(), hist_cpu.size());\u000A    std::cout << \"\\nKernel time (ms): \" << kernel_time << \"\\n\";\u000A#if TEST\u000A    if (std::equal(hist.begin(), hist.end(), hist_cpu.begin()))\u000A      std::cout << \"Passed\\n\";\u000A    else\u000A      std::cout << \"Failed\\n\";\u000A#endif\u000A  } catch (exception const &e) {\u000A    std::cout << \"An exception was caught.\\n\";\u000A    std::terminate();\u000A  }\u000A  return 0;\u000A}"}, {"path":"/home/u119070/git/elastic-sycl-hls/include_sycl/memory_utils.hpp", "name":"memory_utils.hpp", "has_active_debug_locs":false, "absName":"/home/u119070/git/elastic-sycl-hls/include_sycl/memory_utils.hpp", "content":"#ifndef __MEMORY_UTILS_HPP__\u000A#define __MEMORY_UTILS_HPP__\u000A\u000A#include <type_traits>\u000A\u000A#include <sycl/ext/intel/fpga_extensions.hpp>\u000A#include <sycl/sycl.hpp>\u000A\u000A#include \"metaprogramming_utils.hpp\"\u000A\u000A//\u000A// The utilities in this file are used for converting streaming data to/from\u000A// memory from/to a pipe.\u000A//\u000A\u000Anamespace fpga_tools {\u000A\u000Anamespace detail {\u000A\u000A//\u000A// Helper to check if a SYCL pipe and pointer have the same base type\u000A//\u000Atemplate <typename PipeT, typename PtrT>\u000Astruct pipe_and_pointer_have_same_base {\u000A  using PipeBaseT =\u000A      std::conditional_t<fpga_tools::has_subscript_v<PipeT>,\u000A                         std::decay_t<decltype(std::declval<PipeT>()[0])>,\u000A                         PipeT>;\u000A  using PtrBaseT = std::decay_t<decltype(std::declval<PtrT>()[0])>;\u000A  static constexpr bool value = std::is_same_v<PipeBaseT, PtrBaseT>;\u000A};\u000A\u000Atemplate <typename PipeT, typename PtrT>\u000Ainline constexpr bool pipe_and_pointer_have_same_base_v =\u000A    pipe_and_pointer_have_same_base<PipeT, PtrT>::value;\u000A\u000A//\u000A// Streams data from 'in_ptr' into 'Pipe', 'elements_per_cycle' elements at a\u000A// time\u000A//\u000Atemplate <typename Pipe, int elements_per_cycle, typename PtrT>\u000Avoid MemoryToPipeRemainder(PtrT in_ptr, size_t full_count,\u000A                           size_t remainder_count) {\u000A  static_assert(fpga_tools::is_sycl_pipe_v<Pipe>);\u000A  using PipeT = decltype(Pipe::read());\u000A  static_assert(fpga_tools::has_subscript_v<PipeT>);\u000A  static_assert(fpga_tools::has_subscript_v<PtrT>);\u000A  static_assert(PipeT::size == elements_per_cycle);\u000A  static_assert(pipe_and_pointer_have_same_base_v<PipeT, PtrT>);\u000A\u000A  for (size_t i = 0; i < full_count; i++) {\u000A    PipeT pipe_data;\u000A#pragma unroll\u000A    for (int j = 0; j < elements_per_cycle; j++) {\u000A      pipe_data[j] = in_ptr[i * elements_per_cycle + j];\u000A    }\u000A    Pipe::write(pipe_data);\u000A  }\u000A\u000A  PipeT pipe_data;\u000A  for (size_t i = 0; i < remainder_count; i++) {\u000A    pipe_data[i] = in_ptr[full_count * elements_per_cycle + i];\u000A  }\u000A  Pipe::write(pipe_data);\u000A}\u000A\u000A//\u000A// Streams data from 'in_ptr' into 'Pipe', 'elements_per_cycle' elements at a\u000A// time with the guarantee that 'elements_per_cycle' is a multiple of 'count'\u000A//\u000Atemplate <typename Pipe, int elements_per_cycle, typename PtrT>\u000Avoid MemoryToPipeNoRemainder(PtrT in_ptr, size_t count) {\u000A  static_assert(fpga_tools::is_sycl_pipe_v<Pipe>);\u000A  using PipeT = decltype(Pipe::read());\u000A  static_assert(fpga_tools::has_subscript_v<PipeT>);\u000A  static_assert(fpga_tools::has_subscript_v<PtrT>);\u000A  static_assert(PipeT::size == elements_per_cycle);\u000A  static_assert(pipe_and_pointer_have_same_base_v<PipeT, PtrT>);\u000A\u000A  for (size_t i = 0; i < count; i++) {\u000A    PipeT pipe_data;\u000A#pragma unroll\u000A    for (int j = 0; j < elements_per_cycle; j++) {\u000A      pipe_data[j] = in_ptr[i * elements_per_cycle + j];\u000A    }\u000A    Pipe::write(pipe_data);\u000A  }\u000A}\u000A\u000A//\u000A// Streams data from 'Pipe' to 'out_ptr', 'elements_per_cycle' elements at a\u000A// time\u000A//\u000Atemplate <typename Pipe, int elements_per_cycle, typename PtrT>\u000Avoid PipeToMemoryRemainder(PtrT out_ptr, size_t full_count,\u000A                           size_t remainder_count) {\u000A  static_assert(fpga_tools::is_sycl_pipe_v<Pipe>);\u000A  using PipeT = decltype(Pipe::read());\u000A  static_assert(fpga_tools::has_subscript_v<PipeT>);\u000A  static_assert(fpga_tools::has_subscript_v<PtrT>);\u000A  static_assert(PipeT::size == elements_per_cycle);\u000A  static_assert(pipe_and_pointer_have_same_base_v<PipeT, PtrT>);\u000A\u000A  for (size_t i = 0; i < full_count; i++) {\u000A    auto pipe_data = Pipe::read();\u000A#pragma unroll\u000A    for (int j = 0; j < elements_per_cycle; j++) {\u000A      out_ptr[i * elements_per_cycle + j] = pipe_data[j];\u000A    }\u000A  }\u000A\u000A  auto pipe_data = Pipe::read();\u000A  for (size_t i = 0; i < remainder_count; i++) {\u000A    out_ptr[full_count * elements_per_cycle + i] = pipe_data[i];\u000A  }\u000A}\u000A\u000A//\u000A// Streams data from 'Pipe' to 'out_ptr', 'elements_per_cycle' elements at a\u000A// time with the guarantee that 'elements_per_cycle' is a multiple of 'count'\u000A//\u000Atemplate <typename Pipe, int elements_per_cycle, typename PtrT>\u000Avoid PipeToMemoryNoRemainder(PtrT out_ptr, size_t count) {\u000A  static_assert(fpga_tools::is_sycl_pipe_v<Pipe>);\u000A  using PipeT = decltype(Pipe::read());\u000A  static_assert(fpga_tools::has_subscript_v<PipeT>);\u000A  static_assert(fpga_tools::has_subscript_v<PtrT>);\u000A  static_assert(PipeT::size == elements_per_cycle);\u000A  static_assert(pipe_and_pointer_have_same_base_v<PipeT, PtrT>);\u000A\u000A  for (size_t i = 0; i < count; i++) {\u000A    auto pipe_data = Pipe::read();\u000A#pragma unroll\u000A    for (int j = 0; j < elements_per_cycle; j++) {\u000A      out_ptr[i * elements_per_cycle + j] = pipe_data[j];\u000A    }\u000A  }\u000A}\u000A\u000A}  // namespace detail\u000A\u000A//\u000A// Streams data from memory to a SYCL pipe 1 element a time\u000A//\u000Atemplate <typename Pipe, typename PtrT>\u000Avoid MemoryToPipe(PtrT in_ptr, size_t count) {\u000A  static_assert(fpga_tools::is_sycl_pipe_v<Pipe>);\u000A  using PipeT = decltype(Pipe::read());\u000A  static_assert(fpga_tools::has_subscript_v<PtrT>);\u000A  static_assert(detail::pipe_and_pointer_have_same_base_v<PipeT, PtrT>);\u000A\u000A  for (size_t i = 0; i < count; i++) {\u000A    Pipe::write(in_ptr[i]);\u000A  }\u000A}\u000A\u000A//\u000A// Streams data from memory to a SYCL pipe 'elements_per_cycle' elements a time\u000A//\u000Atemplate <typename Pipe, int elements_per_cycle, bool remainder, typename PtrT>\u000Avoid MemoryToPipe(PtrT in_ptr, size_t count) {\u000A  if constexpr (!remainder) {\u000A    // user promises there is not remainder\u000A    detail::MemoryToPipeNoRemainder<Pipe, elements_per_cycle>(in_ptr, count);\u000A  } else {\u000A    // might have a remainder and it was not specified, so calculate it\u000A    auto full_count = (count / elements_per_cycle) * elements_per_cycle;\u000A    auto remainder_count = count % elements_per_cycle;\u000A    detail::MemoryToPipeRemainder<Pipe, elements_per_cycle>(in_ptr, full_count,\u000A                                                            remainder_count);\u000A  }\u000A}\u000A\u000A//\u000A// Streams data from memory to a SYCL pipe 'elements_per_cycle' elements a time\u000A// In this version, the user has specified a the amount of remainder\u000A//\u000Atemplate <typename Pipe, int elements_per_cycle, bool remainder, typename PtrT>\u000Avoid MemoryToPipe(PtrT in_ptr, size_t full_count, size_t remainder_count) {\u000A  if constexpr (!remainder) {\u000A    // user promises there is not remainder\u000A    detail::MemoryToPipeNoRemainder<Pipe, elements_per_cycle>(in_ptr,\u000A                                                              full_count);\u000A  } else {\u000A    // might have a remainder that was specified by the user\u000A    detail::MemoryToPipeRemainder<Pipe, elements_per_cycle>(in_ptr, full_count,\u000A                                                            remainder_count);\u000A  }\u000A}\u000A\u000A//\u000A// Streams data from a SYCL pipe to memory 1 element a time\u000A//\u000Atemplate <typename Pipe, typename PtrT>\u000Avoid PipeToMemory(PtrT out_ptr, size_t count) {\u000A  using PipeT = decltype(Pipe::read());\u000A  static_assert(fpga_tools::has_subscript_v<PtrT>);\u000A  static_assert(detail::pipe_and_pointer_have_same_base_v<PipeT, PtrT>);\u000A\u000A  for (size_t i = 0; i < count; i++) {\u000A    out_ptr[i] = Pipe::read();\u000A  }\u000A}\u000A\u000A//\u000A// Streams data from a SYCL pipe to memory 'elements_per_cycle' elements a time\u000A//\u000Atemplate <typename Pipe, int elements_per_cycle, bool remainder, typename PtrT>\u000Avoid PipeToMemory(PtrT out_ptr, size_t count) {\u000A  if constexpr (!remainder) {\u000A    detail::PipeToMemoryNoRemainder<Pipe, elements_per_cycle>(out_ptr, count);\u000A  } else {\u000A    auto full_count = (count / elements_per_cycle) * elements_per_cycle;\u000A    auto remainder_count = count % elements_per_cycle;\u000A    detail::PipeToMemoryRemainder<Pipe, elements_per_cycle>(out_ptr, full_count,\u000A                                                            remainder_count);\u000A  }\u000A}\u000A\u000A//\u000A// Streams data from a SYCL pipe to memory 'elements_per_cycle' elements a time\u000A// In this version, the user has specified a the amount of remainder\u000A//\u000Atemplate <typename Pipe, int elements_per_cycle, bool remainder, typename PtrT>\u000Avoid PipeToMemory(PtrT out_ptr, size_t full_count, size_t remainder_count) {\u000A  if constexpr (!remainder) {\u000A    detail::PipeToMemoryNoRemainder<Pipe, elements_per_cycle>(out_ptr,\u000A                                                              full_count);\u000A  } else {\u000A    detail::PipeToMemoryRemainder<Pipe, elements_per_cycle>(out_ptr, full_count,\u000A                                                            remainder_count);\u000A  }\u000A}\u000A\u000A\u000A/// 1. Allocate device_memory (same num bytes as in host_vector)\u000A/// 2. Transfer data host_vector->device_memory\u000A/// 3. Return sycl::device_ptr to device_memory\u000Atemplate<typename T>\u000AT* toDevice(const std::vector<T> &host_vector, sycl::queue &q) {\u000A  T* device_data = sycl::malloc_device<T>(host_vector.size(), q);\u000A  q.copy(host_vector.data(), device_data, host_vector.size()).wait();\u000A  return device_data;\u000A}\u000Atemplate<typename T, int N>\u000AT* toDevice(const T* host_array[N], sycl::queue &q) {\u000A  T* device_data = sycl::malloc_device<T>(N, q);\u000A  q.copy(host_array, device_data, N).wait();\u000A  return device_data;\u000A}\u000Atemplate<typename T>\u000AT* toDevice(const T* host_array, const int N, sycl::queue &q) {\u000A  T* device_data = sycl::malloc_device<T>(N, q);\u000A  q.copy(host_array, device_data, N).wait();\u000A  return device_data;\u000A}\u000A\u000A}  // namespace fpga_tools\u000A\u000A#endif /* __MEMORY_UTILS_HPP__ */"}, {"path":"/home/u119070/git/elastic-sycl-hls/include_sycl/metaprogramming_utils.hpp", "name":"metaprogramming_utils.hpp", "has_active_debug_locs":false, "absName":"/home/u119070/git/elastic-sycl-hls/include_sycl/metaprogramming_utils.hpp", "content":"#ifndef __METAPROGRAMMING_UTILS_HPP__\u000A#define __METAPROGRAMMING_UTILS_HPP__\u000A\u000A#include <type_traits>\u000A#include <utility>\u000A\u000A#include <sycl/ext/intel/fpga_extensions.hpp>\u000A\u000Anamespace fpga_tools {\u000A\u000A//\u000A// The code below creates the constexprs 'make_integer_range'\u000A// and 'make_index_range' these are akin to 'std::make_integer_sequence'\u000A// and 'std::make_index_sequence', respectively.\u000A// However they allow you to specificy a range and can either increment\u000A// or decrement, rather than a strict increasing sequence\u000A//\u000Atemplate <typename T, typename, T begin, bool increase>\u000Astruct integer_range_impl;\u000A\u000A// incrementing case\u000Atemplate <typename T, T... N, T begin>\u000Astruct integer_range_impl<T, std::integer_sequence<T, N...>, begin, true> {\u000A  using type = std::integer_sequence<T, N + begin...>;\u000A};\u000A\u000A// decrementing case\u000Atemplate <typename T, T... N, T begin>\u000Astruct integer_range_impl<T, std::integer_sequence<T, N...>, begin, false> {\u000A  using type = std::integer_sequence<T, begin - N...>;\u000A};\u000A\u000A// integer_range\u000Atemplate <typename T, T begin, T end>\u000Ausing integer_range = typename integer_range_impl<\u000A    T, std::make_integer_sequence<T, (begin < end) ? end - begin : begin - end>,\u000A    begin, (begin < end)>::type;\u000A\u000A//\u000A// make_integer_range\u000A//\u000A// USAGE:\u000A//    make_integer_range<int,1,10>{} ==> 1,2,...,9\u000A//    make_integer_range<int,10,1>{} ==> 10,9,...,2\u000A//\u000Atemplate <class T, T begin, T end>\u000Ausing make_integer_range = integer_range<T, begin, end>;\u000A\u000A//\u000A// make_index_range\u000A//\u000A// USAGE:\u000A//    make_index_range<1,10>{} ==> 1,2,...,9\u000A//    make_index_range<10,1>{} ==> 10,9,...,2\u000A//\u000Atemplate <std::size_t begin, std::size_t end>\u000Ausing make_index_range = integer_range<std::size_t, begin, end>;\u000A\u000A//\u000A// The code below creates the constexprs 'make_integer_pow2_sequence'\u000A// and 'make_index_pow2_sequence'. These generate the sequence\u000A// 2^0, 2^1, 2^2, ... , 2^(N-1) = 1,2,4,...,2^(N-1)\u000A//\u000Atemplate <typename T, typename>\u000Astruct integer_pow2_sequence_impl;\u000A\u000Atemplate <typename T, T... Pows>\u000Astruct integer_pow2_sequence_impl<T, std::integer_sequence<T, Pows...>> {\u000A  using type = std::integer_sequence<T, (T(1) << Pows)...>;\u000A};\u000A\u000A// integer_pow2_sequence\u000Atemplate <typename T, T N>\u000Ausing integer_pow2_sequence =\u000A    typename integer_pow2_sequence_impl<T,\u000A                                        std::make_integer_sequence<T, N>>::type;\u000A\u000A//\u000A// make_integer_pow2_sequence\u000A//\u000A// USAGE:\u000A//    make_integer_pow2_sequence<int,5>{} ==> 1,2,4,8,16\u000A//\u000Atemplate <class T, T N>\u000Ausing make_integer_pow2_sequence = integer_pow2_sequence<T, N>;\u000A\u000A//\u000A// make_index_pow2_sequence\u000A//\u000A// USAGE:\u000A//    make_index_pow2_sequence<5>{} ==> 1,2,4,8,16\u000A//\u000Atemplate <std::size_t N>\u000Ausing make_index_pow2_sequence = integer_pow2_sequence<std::size_t, N>;\u000A\u000A//\u000A// Checks for existence of subscript operator\u000A//\u000Anamespace detail {\u000Atemplate <typename... >\u000Ausing void_t = void;\u000A\u000Atemplate<class T, typename = void>\u000Astruct has_subscript_impl : std::false_type { };\u000A\u000Atemplate<typename T>\u000Astruct has_subscript_impl<T, void_t<decltype(std::declval<T>()[1])>> \u000A  : std::true_type { };\u000A}  // namespace detail\u000A\u000Atemplate <typename T>\u000Astruct has_subscript {\u000A  static constexpr bool value =\u000A    std::is_same_v<typename detail::has_subscript_impl<T>::type, std::true_type>;\u000A};\u000A\u000Atemplate <typename T>\u000Ainline constexpr bool has_subscript_v = has_subscript<T>::value;\u000A\u000A//\u000A// checks if a type is any instance of SYCL pipe\u000A//\u000Anamespace detail {\u000A\u000Atemplate<typename T>\u000Astruct is_sycl_pipe_impl : std::false_type {};\u000A\u000Atemplate<typename Id, typename T, std::size_t N>\u000Astruct is_sycl_pipe_impl<sycl::ext::intel::pipe<Id, T, N>> : std::true_type {};\u000A\u000A}  // namespace detail\u000A\u000Atemplate <typename T>\u000Astruct is_sycl_pipe {\u000A  static constexpr bool value = detail::is_sycl_pipe_impl<T>{};\u000A};\u000A\u000Atemplate <typename T>\u000Ainline constexpr bool is_sycl_pipe_v = is_sycl_pipe<T>::value;\u000A\u000A} // namespace fpga_tools\u000A\u000A#endif  /* __METAPROGRAMMING_UTILS_HPP__ */"}, {"path":"/home/u119070/git/elastic-sycl-hls/include_sycl/pipe_utils.hpp", "name":"pipe_utils.hpp", "has_active_debug_locs":false, "absName":"/home/u119070/git/elastic-sycl-hls/include_sycl/pipe_utils.hpp", "content":"//==============================================================\u000A// Copyright Intel Corporation\u000A//\u000A// SPDX-License-Identifier: MIT\u000A// =============================================================\u000A#ifndef __PIPE_UTILS_HPP__\u000A#define __PIPE_UTILS_HPP__\u000A\u000A#include <sycl/sycl.hpp>\u000A#include <sycl/ext/intel/fpga_extensions.hpp>\u000A#include <utility>\u000A\u000A/*\u000A\u000AThis header defines the following utilities for use with pipes in SYCL FPGA\u000Adesigns.\u000A\u000A1. PipeArray\u000A\u000A      Create a collection of pipes that can be indexed like an array.\u000A\u000A      template <class Id,          // identifier for the pipe array\u000A                typename BaseTy,   // type to write/read for each pipe\u000A                size_t min_depth,  // minimum capacity of each pipe\u000A                size_t... dims     // depth of each dimension in the array\u000A                                   // any number of dimensions are supported\u000A                >\u000A      struct PipeArray\u000A\u000A      Example usage:\u000A    \u000A      class PipeArrayId;\u000A      constexpr int min_depth = 0;\u000A      constexpr int num_pipes = 4;\u000A      using MyPipeArray = PipeArray<PipeArrayId, int, min_depth, num_pipes>;\u000A      ...\u000A      constexpr int pipe_idx = 1;\u000A      MyPipeArray::PipeAt<pipe_idx>::read(); \u000A\u000A2. PipeDuplicator\u000A\u000A      Fan-out a single pipe write to multiple pipe instances,\u000A      each of which will receive the same data.\u000A      A blocking write will perform a blocking write to each pipe.\u000A      A non-blocking write will perform a non-blocking write to each pipe,\u000A      and set success to true only if ALL writes were successful.\u000A\u000A      Note that the special case of 0 pipe instances is supported, which can \u000A      be useful as a stub for writes to pipes that are not needed in your particular \u000A      design.\u000A\u000A      template <class Id,          // name of this PipeDuplicator\u000A                typename T,        // data type to transfer\u000A                typename... Pipes  // all pipes to send duplicated writes to\u000A                >\u000A      struct PipeDuplicator\u000A\u000A      Example usage:\u000A\u000A      class PipeID1;\u000A      class PipeID2;\u000A      using MyPipe1 = sycl::ext::intel::pipe<PipeID1, int>;\u000A      using MyPipe2 = sycl::ext::intel::pipe<PipeID2, int>;\u000A\u000A      class PipeDuplicatorID;\u000A      using MyPipeDuplicator = PipeDuplicator<PipeDuplicatorID, int, MyPipe1, MyPipe2>;\u000A      ...\u000A      MyPipeDuplicator::write(1); // write the value 1 to both MyPipe1 and MyPipe2\u000A\u000A*/\u000A\u000A// =============================================================\u000A// Internal Helper Functions/Structs\u000A// =============================================================\u000A\u000Anamespace fpga_tools {\u000Anamespace detail {\u000A\u000A// Templated classes for verifying dimensions when accessing elements in the\u000A// pipe array.\u000Atemplate <size_t dim1, size_t... dims>\u000Astruct VerifierDimLayer {\u000A  template <size_t idx1, size_t... idxs>\u000A  struct VerifierIdxLayer {\u000A    static constexpr bool IsValid() {\u000A      return idx1 < dim1 &&\u000A             (VerifierDimLayer<dims...>::template VerifierIdxLayer<\u000A                 idxs...>::IsValid());\u000A    }\u000A  };\u000A};\u000Atemplate <size_t dim>\u000Astruct VerifierDimLayer<dim> {\u000A  template <size_t idx>\u000A  struct VerifierIdxLayer {\u000A    static constexpr bool IsValid() { return idx < dim; }\u000A  };\u000A};\u000A\u000A// Templated classes to perform 'currying' write to all pipes in the array\u000A// Primary template, dummy\u000Atemplate <template <std::size_t...> class WriteFunc, typename BaseTy,\u000A          typename PartialSequence, typename... RemainingSequences>\u000Astruct write_currying {};\u000A// Induction case\u000Atemplate <template <std::size_t...> class WriteFunc, typename BaseTy,\u000A          std::size_t... I, std::size_t... J, typename... RemainingSequences>\u000Astruct write_currying<WriteFunc, BaseTy, std::index_sequence<I...>,\u000A                      std::index_sequence<J...>, RemainingSequences...> {\u000A  void operator()(const BaseTy &data, bool &success) const {\u000A    (write_currying<WriteFunc, BaseTy, std::index_sequence<I..., J>,\u000A                    RemainingSequences...>()(data, success),\u000A     ...);\u000A  }\u000A};\u000A// Base case\u000Atemplate <template <std::size_t...> class WriteFunc, typename BaseTy,\u000A          std::size_t... I>\u000Astruct write_currying<WriteFunc, BaseTy, std::index_sequence<I...>> {\u000A  void operator()(const BaseTy &data, bool &success) const {\u000A    WriteFunc<I...>()(data, success);\u000A  }\u000A};\u000A\u000A}  // namespace detail\u000A\u000A// =============================================================\u000A// PipeArray\u000A// =============================================================\u000A\u000Atemplate <class Id,          // identifier for the pipe array\u000A          typename BaseTy,   // type to write/read for each pipe\u000A          size_t min_depth,  // minimum capacity of each pipe\u000A          size_t... dims     // depth of each dimension in the array\u000A                             // any number of dimensions are supported\u000A          >\u000Astruct PipeArray {\u000A  PipeArray() = delete;  // ensure we cannot create an instance\u000A\u000A  template <size_t... idxs>\u000A  struct StructId;  // the ID of each pipe in the array\u000A\u000A  // VerifyIndices checks that we only access pipe indicies that are in range\u000A  template <size_t... idxs>\u000A  struct VerifyIndices {\u000A    static_assert(sizeof...(idxs) == sizeof...(dims),\u000A                  \"Indexing into a PipeArray requires as many indices as \"\u000A                  \"dimensions of the PipeArray.\");\u000A    static_assert(fpga_tools::detail::VerifierDimLayer<dims...>::template\u000A                  VerifierIdxLayer<idxs...>::IsValid(),\u000A                  \"Index out of bounds\");\u000A    using VerifiedPipe =\u000A        sycl::ext::intel::pipe<StructId<idxs...>, BaseTy, min_depth>;\u000A  };\u000A\u000A  // helpers for accessing the dimensions of the pipe array\u000A  // usage:\u000A  //  MyPipeArray::GetNumDims() - number of dimensions in this pipe array\u000A  //  MyPipeArray::GetDimSize<3>() - size of dimension 3 in this pipe array\u000A  static constexpr size_t GetNumDims() { return (sizeof...(dims)); }\u000A  template <int dim_num>\u000A  static constexpr size_t GetDimSize() {\u000A    return std::get<dim_num>(dims...);\u000A  }\u000A\u000A  // PipeAt<idxs...> is used to reference a pipe at a particular index\u000A  template <size_t... idxs>\u000A  using PipeAt = typename VerifyIndices<idxs...>::VerifiedPipe;\u000A\u000A  // functor to impllement blocking write to all pipes in the array\u000A  template <std::size_t... I>\u000A  struct BlockingWriteFunc {\u000A    void operator()(const BaseTy &data, bool &success) const {\u000A      PipeAt<I...>::write(data);\u000A    }\u000A  };\u000A  // functor to impllement non-blocking write to all pipes in the array\u000A  template <std::size_t... I>\u000A  struct NonBlockingWriteFunc {\u000A    void operator()(const BaseTy &data, bool &success) const {\u000A      PipeAt<I...>::write(data, success);\u000A    }\u000A  };\u000A  // helper function for implementing write() call to all pipes in the array\u000A  template <template <std::size_t...> class WriteFunc,\u000A            typename... IndexSequences>\u000A  static void write_currying_helper(const BaseTy &data, bool &success,\u000A                                    IndexSequences...) {\u000A    fpga_tools::detail::write_currying<WriteFunc, BaseTy,\u000A                   std::index_sequence<>, IndexSequences...>()(data, success);\u000A  }\u000A\u000A  // blocking write\u000A  // write the same data to all pipes in the array using blocking writes\u000A  static void write(const BaseTy &data) {\u000A    bool success;  // temporary variable, ignored in BlockingWriteFunc\u000A    write_currying_helper<BlockingWriteFunc>(\u000A        data, success, std::make_index_sequence<dims>()...);\u000A  }\u000A\u000A  // non-blocking write\u000A  // write the same data to all pipes in the array using non-blocking writes\u000A  static void write(const BaseTy &data, bool &success) {\u000A    write_currying_helper<NonBlockingWriteFunc>(\u000A        data, success, std::make_index_sequence<dims>()...);\u000A  }\u000A\u000A};  // end of struct PipeArray\u000A\u000A// =============================================================\u000A// PipeDuplicator\u000A// =============================================================\u000A\u000A// Connect a kernel that writes to a single pipe to multiple pipe instances,\u000A// each of which will receive the same data.\u000A// A blocking write will perform a blocking write to each pipe.  A non-blocking\u000A// write will perform a non-blocking write to each pipe, and set success to\u000A// true only if ALL writes were successful.\u000A\u000A// primary template, dummy\u000Atemplate <class Id,          // name of this PipeDuplicator\u000A          typename T,        // data type to transfer\u000A          typename... Pipes  // all pipes to send duplicated writes to\u000A          >\u000Astruct PipeDuplicator {};\u000A\u000A// recursive case, write to each pipe\u000Atemplate <class Id,                   // name of this PipeDuplicator\u000A          typename T,                 // data type to transfer\u000A          typename FirstPipe,         // at least one output pipe\u000A          typename... RemainingPipes  // additional copies of the output pipe\u000A          >\u000Astruct PipeDuplicator<Id, T, FirstPipe, RemainingPipes...> {\u000A  PipeDuplicator() = delete;  // ensure we cannot create an instance\u000A\u000A  // Non-blocking write\u000A  static void write(const T &data, bool &success) {\u000A    bool local_success;\u000A    FirstPipe::write(data, local_success);\u000A    success = local_success;\u000A    PipeDuplicator<Id, T, RemainingPipes...>::write(data, local_success);\u000A    success &= local_success;\u000A  }\u000A\u000A  // Blocking write\u000A  static void write(const T &data) {\u000A    FirstPipe::write(data);\u000A    PipeDuplicator<Id, T, RemainingPipes...>::write(data);\u000A  }\u000A};\u000A\u000A// base case for recursion, no pipes to write to\u000A// also useful as a 'null' pipe, writes don't do anything\u000Atemplate <class Id,   // name of this PipeDuplicator\u000A          typename T  // data type to transfer\u000A          >\u000Astruct PipeDuplicator<Id, T> {\u000A  PipeDuplicator() = delete;  // ensure we cannot create an instance\u000A\u000A  // Non-blocking write\u000A  static void write(const T & /*data*/, bool &success) { success = true; }\u000A\u000A  // Blocking write\u000A  static void write(const T & /*data*/) {\u000A    // do nothing\u000A  }\u000A};\u000A\u000A} // namespace fpga_tools\u000A\u000A#endif /* __PIPE_UTILS_HPP__ */\u000A"}, {"path":"/home/u119070/git/elastic-sycl-hls/include_sycl/tuple.hpp", "name":"tuple.hpp", "has_active_debug_locs":false, "absName":"/home/u119070/git/elastic-sycl-hls/include_sycl/tuple.hpp", "content":"#ifndef __TUPLE_HPP__\u000A#define __TUPLE_HPP__\u000A\u000A#include <type_traits>\u000A\u000Anamespace fpga_tools {\u000A\u000A//\u000A// Generic tuple\u000A//\u000A// USAGE EXAMPLE:\u000A//    Tuple<char,short,int,long> my_tuple;\u000A//    char a = my_tuple.get<0>();\u000A//    short b = my_tuple.get<1>();\u000A//    int c = my_tuple.get<2>();\u000A//    long d = my_tuple.get<3>();\u000A//\u000Atemplate <typename... Tys>\u000Astruct Tuple {\u000A  Tuple(Tys... Args) : values(Args...) {}\u000A  Tuple() {}\u000A\u000A  //\u000A  // get the index'th item in the tuple of values\u000A  //\u000A  template <int index>\u000A  auto& get() {\u000A    static_assert(index < NumTys, \"index out of bounds\");\u000A    return get_impl<index, Tys...>(values);\u000A  }\u000A\u000A  //\u000A  // helper to get the first element in the tuple\u000A  //\u000A  auto& first() { return get<0>(); }\u000A\u000A  //\u000A  // helper to get the last element in the tuple\u000A  //\u000A  auto& last() { return get<NumTys - 1>(); }\u000A\u000A private:\u000A  //\u000A  // generic tuple implementation: recursive case\u000A  //\u000A  template <typename CurrentTy, typename... OtherTys>\u000A  struct tuple_impl {\u000A    tuple_impl(CurrentTy& current, OtherTys... others)\u000A        : value(current), other_values(others...) {}\u000A    tuple_impl() {}\u000A\u000A    using ValueTy = CurrentTy;\u000A    ValueTy value;\u000A    tuple_impl<OtherTys...> other_values;\u000A  };\u000A\u000A  //\u000A  // generic tuple implementation: base case\u000A  //\u000A  template <typename FinalTy>\u000A  struct tuple_impl<FinalTy> {\u000A    tuple_impl(FinalTy& current) : value(current) {}\u000A    tuple_impl() {}\u000A\u000A    using ValueTy = FinalTy;\u000A    ValueTy value;\u000A  };\u000A\u000A  // the tuple values\u000A  tuple_impl<Tys...> values;\u000A\u000A  // the number of tuple values\u000A  constexpr static auto NumTys = sizeof...(Tys);\u000A\u000A  //\u000A  // implementation of 'get' for general tuple\u000A  //\u000A  template <int index, typename HeadTy, typename... TailTys>\u000A  static auto& get_impl(tuple_impl<HeadTy, TailTys...>& sub_tuple) {\u000A    if constexpr (index == 0) {\u000A      // base case\u000A      return sub_tuple.value;\u000A    } else {\u000A      // recursive case\u000A      return get_impl<index - 1, TailTys...>(sub_tuple.other_values);\u000A    }\u000A  }\u000A};\u000A\u000A//\u000A// NTuple implementation\u000A// This is convenient way to have N elements of the same type\u000A// somewhat like an std::array\u000A//\u000Atemplate <int, typename Type>\u000Ausing NTupleElem = Type;\u000A\u000Atemplate <typename Type, std::size_t... Idx>\u000Astatic auto make_NTupleImpl(std::index_sequence<Idx...>)\u000A    -> Tuple<NTupleElem<Idx, Type>...>;\u000A\u000Atemplate <int N, typename Type>\u000Ausing make_NTuple =\u000A    decltype(make_NTupleImpl<Type>(std::make_index_sequence<N>()));\u000A\u000A//\u000A// convenience alias for a tuple of N elements of the same type\u000A// NOTE: for this alias, typename comes FIRST (to match std::array)\u000A//\u000A// USAGE EXAMPLE:\u000A//    NTuple<int, 10> elements;\u000A//    elements.get<3>() = 17;\u000A//\u000Atemplate <typename Type, int N>\u000Ausing NTuple = make_NTuple<N, Type>;\u000A\u000A}  // namespace fpga_tools\u000A\u000A#endif /* __TUPLE_HPP__ */"}, {"path":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp", "name":"unrolled_loop.hpp", "has_active_debug_locs":false, "absName":"/home/u119070/git/elastic-sycl-hls/include_sycl/unrolled_loop.hpp", "content":"#ifndef __UNROLLEDLOOP_HPP__\u000A#define __UNROLLEDLOOP_HPP__\u000A\u000A#include <type_traits>\u000A#include <utility>\u000A\u000A#include \"metaprogramming_utils.hpp\"\u000A\u000Anamespace fpga_tools {\u000A///////////////////////////////////////////////////////////////////////////////\u000A//\u000A// Example usage for UnrolledLoop constexpr:\u000A//\u000A// Base\u000A//    UnrolledLoop(std::integer_sequence<int,5,2,7,8>{},[&](auto i) {\u000A//      /* i = 5,2,7,8 */\u000A//    });\u000A//\u000A// Case A\u000A//    UnrolledLoop<10>([&](auto i) {\u000A//      /* i = 0,1,...,9 */\u000A//    });\u000A//\u000A// Case B\u000A//    UnrolledLoop<10>([&](auto i) {\u000A//      /* i = 0,1,...,9 */\u000A//    });\u000A//\u000A// Case C\u000A//    UnrolledLoop<char, 1, 10>([&](auto i) {\u000A//      /* i = 1,2,...,9 */\u000A//    });\u000A//    UnrolledLoop<char, 10, 1>([&](auto i) {\u000A//      /* i = 10,9,...,2 */\u000A//    });\u000A//\u000A// Case D\u000A//    UnrolledLoop<1, 10>([&](auto i) {\u000A//      /* i = 1,2,...,9 */\u000A//    });\u000A//    UnrolledLoop<10, 1>([&](auto i) {\u000A//      /* i = 10,9,...,2 */\u000A//    });\u000A//\u000A///////////////////////////////////////////////////////////////////////////////\u000A\u000A//\u000A// Base implementation\u000A// Templated on:\u000A//    ItType    - the type of the iterator (size_t, int, char, ...)\u000A//    ItType... - the indices to iterate on\u000A//    F         - the function to run for each index (i.e. the lambda)\u000A//\u000Atemplate <class ItType, ItType... inds, class F>\u000Aconstexpr void UnrolledLoop(std::integer_sequence<ItType, inds...>, F&& f) {\u000A  (f(std::integral_constant<ItType, inds>{}), ...);\u000A}\u000A\u000A//\u000A// Convience implementation (A)\u000A// performs UnrolledLoop in range [0,n) with iterator of type ItType\u000A//\u000Atemplate <class ItType, ItType n, class F>\u000Aconstexpr void UnrolledLoop(F&& f) {\u000A  UnrolledLoop(std::make_integer_sequence<ItType, n>{}, std::forward<F>(f));\u000A}\u000A\u000A//\u000A// Convenience implementation (B)\u000A// performs UnrolledLoop in range [0,n) with an iterator of type std::size_t\u000A//\u000Atemplate <std::size_t n, class F>\u000Aconstexpr void UnrolledLoop(F&& f) {\u000A  UnrolledLoop(std::make_index_sequence<n>{}, std::forward<F>(f));\u000A}\u000A\u000A//\u000A// Convenience implementation (C)\u000A// performs UnrolledLoop from start...end with an iterator of type ItType\u000A// NOTE:  start is INCLUSIVE, end is EXCLUSIVE\u000A// NOTE:  if start<=end, sequence is start,start+1,...,end-1\u000A//        if end<=start, sequence is start,start-1,...,end+1\u000A//\u000Atemplate <class ItType, ItType start, ItType end, class F>\u000Aconstexpr void UnrolledLoop(F&& f) {\u000A  UnrolledLoop(make_integer_range<ItType, start, end>{}, std::forward<F>(f));\u000A}\u000A\u000A//\u000A// Convenience implementation (D)\u000A// performs UnrolledLoop from start...end with an iterator of type size_t\u000A// NOTE:  start is INCLUSIVE, end is EXCLUSIVE\u000A// NOTE:  if start<=end, sequence is start,start+1,...,end-1\u000A//        if end<=start, sequence is start,start-1,...,end+1\u000A//\u000Atemplate <std::size_t start, std::size_t end, class F>\u000Aconstexpr void UnrolledLoop(F&& f) {\u000A  UnrolledLoop(make_index_range<start, end>{}, std::forward<F>(f));\u000A}\u000A\u000A}  // namespace fpga_tools\u000A\u000A#endif /* __UNROLLEDLOOP_HPP__ */"}];
var alpha_viewer=false;