; Test that the operations of task shader are handled as expected.

; RUN: lgc -mcpu=gfx1030 --emit-llvm -o=- - <%s | FileCheck --check-prefixes=CHECK %s

; In this test case, we check if the operations of a task shader is correctly handled. Three operations
; are ReadTaskPayload, WriteTaskPayload, EmitMeshTasks.
;
; CHECK-LABEL: _amdgpu_cs_main
; CHECK: call float @lgc.mesh.task.read.task.payload.f32.i32(i32 %{{[0-9]*}})
; CHECK: call void @lgc.mesh.task.write.task.payload.i32.f32(i32 %{{[0-9]*}}, float %{{[0-9]*}})
; CHECK: call void @lgc.mesh.task.emit.mesh.tasks(i32 3, i32 1, i32 1)

; ModuleID = 'lgcPipeline'
source_filename = "llpctask1"
target datalayout = "e-p:64:64-p1:64:64-p2:32:32-p3:32:32-p4:64:64-p5:32:32-p6:32:32-i64:64-v16:16-v24:32-v32:32-v48:64-v96:128-v192:256-v256:256-v512:512-v1024:1024-v2048:2048-n32:64-S32-A5-G1-ni:7"
target triple = "amdgcn--amdpal"

; Function Attrs: nounwind
define dllexport spir_func void @lgc.shader.TASK.main() local_unnamed_addr #0 !lgc.shaderstage !7 {
.entry:
  %0 = call <3 x i32> (...) @lgc.create.read.builtin.input.v3i32(i32 26, i32 0, i32 undef, i32 undef)
  %__llpc_input_proxy_gl_WorkGroupID.0.vec.extract = extractelement <3 x i32> %0, i32 0
  %1 = shl i32 %__llpc_input_proxy_gl_WorkGroupID.0.vec.extract, 3
  %2 = or i32 %1, 4
  %3 = call float (...) @lgc.create.read.task.payload.f32(i32 %2)
  %4 = add i32 %1, 8
  call void (...) @lgc.create.write.task.payload(float %3, i32 %4)
  call void (...) @lgc.create.emit.mesh.tasks(i32 3, i32 1, i32 1)
  ret void
}

; Function Attrs: nounwind
declare void @lgc.create.emit.mesh.tasks(...) local_unnamed_addr #0

; Function Attrs: nounwind readonly willreturn
declare <3 x i32> @lgc.create.read.builtin.input.v3i32(...) local_unnamed_addr #1

; Function Attrs: nounwind readonly willreturn
declare float @lgc.create.read.task.payload.f32(...) local_unnamed_addr #1

; Function Attrs: nounwind
declare void @lgc.create.write.task.payload(...) local_unnamed_addr #0

attributes #0 = { nounwind }
attributes #1 = { nounwind readonly willreturn }

!llpc.compute.mode = !{!0}
!lgc.client = !{!1}
!lgc.unlinked = !{!2}
!lgc.options = !{!3}
!lgc.options.TASK = !{!4}
!lgc.input.assembly.state = !{!5}
!amdgpu.pal.metadata.msgpack = !{!6}

!0 = !{i32 32, i32 1, i32 1}
!1 = !{!"Vulkan"}
!2 = !{i32 1}
!3 = !{i32 1931310406, i32 1408637002, i32 -1184926787, i32 1622008494, i32 1, i32 0, i32 0, i32 552, i32 0, i32 0, i32 1, i32 256, i32 256, i32 2}
!4 = !{i32 -2080943554, i32 763869174, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 64, i32 0, i32 0, i32 3, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 20, i32 1800}
!5 = !{i32 0, i32 3}
!6 = !{!"\82\B0amdpal.pipelines\91\84\AA.registers\80\B0.spill_threshold\CE\FF\FF\FF\FF\B0.user_data_limit\00\AF.xgl_cache_info\82\B3.128_bit_cache_hash\92\CF\D2\9D\9C\FE\\\B1\0A\1C\CF\F6\0B\90\C8\8D\1Bu\BC\AD.llpc_version\A452.2\AEamdpal.version\92\02\03"}
!7 = !{i32 0}
