// Seed: 2591236540
module module_0 (
    input logic id_0,
    input id_1,
    output id_2
);
  always @(posedge id_1 or posedge "") begin
    id_2 <= 1;
    id_2 <= #1 1;
  end
endmodule
