AArch64 3.SB.FFF+dmb.sy+cachesync+cachesyncisb
"DMB.SYdWR Fife CacheSyncdWR Fife CacheSyncIsbdWR Fife"
Cycle=DMB.SYdWR Fife CacheSyncdWR Fife CacheSyncIsbdWR Fife
Relax=Fife
Safe=DMB.SYdWR CacheSyncdWR CacheSyncIsbdWR
Generator=diy7 (version 7.52+10(dev))
Com=Fif Fif Fif
Orig=DMB.SYdWR Fife CacheSyncdWR Fife CacheSyncIsbdWR Fife
{
0:X0=0x14000001; 0:X1=P2:Lself12;
1:X0=0x14000001; 1:X1=P0:Lself13;
2:X0=0x14000001; 2:X1=P1:Lself14;
}
 P0          | P1          | P2          ;
 STR W0,[X1] | STR W0,[X1] | STR W0,[X1] ;
 DMB SY      | DC CVAU,X1  | DC CVAU,X1  ;
 Lself13:    | DSB ISH     | DSB ISH     ;
 B L00       | IC IVAU,X1  | IC IVAU,X1  ;
 MOV W2,#2   | DSB ISH     | DSB ISH     ;
 B L01       | Lself14:    | ISB         ;
 L00:        | B L02       | Lself12:    ;
 MOV W2,#1   | MOV W2,#2   | B L04       ;
 L01:        | B L03       | MOV W2,#2   ;
             | L02:        | B L05       ;
             | MOV W2,#1   | L04:        ;
             | L03:        | MOV W2,#1   ;
             |             | L05:        ;
exists
(0:X2=0x1 /\ 1:X2=0x1 /\ 2:X2=0x1)
