{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709614599856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709614599856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  4 22:56:39 2024 " "Processing started: Mon Mar  4 22:56:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709614599856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709614599856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709614599856 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709614600329 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709614600330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xormodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file xormodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 XorModule " "Found entity 1: XorModule" {  } { { "XorModule.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/XorModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709614606371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709614606371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftright.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRight " "Found entity 1: ShiftRight" {  } { { "ShiftRight.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ShiftRight.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709614606377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709614606377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft " "Found entity 1: ShiftLeft" {  } { { "ShiftLeft.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ShiftLeft.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709614606381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709614606381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ormodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file ormodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OrModule " "Found entity 1: OrModule" {  } { { "OrModule.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/OrModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709614606382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709614606382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file andmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AndModule " "Found entity 1: AndModule" {  } { { "AndModule.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/AndModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709614606387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709614606387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709614606393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709614606393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumadorcompleto.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumadorcompleto.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SumadorCompleto " "Found entity 1: SumadorCompleto" {  } { { "SumadorCompleto.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/SumadorCompleto.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709614606397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709614606397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opsuma.sv 1 1 " "Found 1 design units, including 1 entities, in source file opsuma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OpSuma " "Found entity 1: OpSuma" {  } { { "OpSuma.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/OpSuma.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709614606402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709614606402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opmult.sv 1 1 " "Found 1 design units, including 1 entities, in source file opmult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OpMult " "Found entity 1: OpMult" {  } { { "OpMult.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/OpMult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709614606406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709614606406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opdiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file opdiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OpDiv " "Found entity 1: OpDiv" {  } { { "OpDiv.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/OpDiv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709614606410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709614606410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709614606417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709614606417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayconverter.sv 1 1 " "Found 1 design units, including 1 entities, in source file displayconverter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 displayConverter " "Found entity 1: displayConverter" {  } { { "displayConverter.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/displayConverter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709614606422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709614606422 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709614606462 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tempCode ALU.sv(34) " "Verilog HDL Always Construct warning at ALU.sv(34): variable \"tempCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709614606469 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempCode ALU.sv(32) " "Verilog HDL Always Construct warning at ALU.sv(32): inferring latch(es) for variable \"tempCode\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709614606469 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempOf ALU.sv(43) " "Verilog HDL Always Construct warning at ALU.sv(43): inferring latch(es) for variable \"tempOf\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709614606469 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempCarry ALU.sv(43) " "Verilog HDL Always Construct warning at ALU.sv(43): inferring latch(es) for variable \"tempCarry\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709614606469 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.sv(102) " "Verilog HDL assignment warning at ALU.sv(102): truncated value with size 32 to match size of target (1)" {  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709614606469 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempCarry ALU.sv(43) " "Inferred latch for \"tempCarry\" at ALU.sv(43)" {  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709614606469 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempOf ALU.sv(43) " "Inferred latch for \"tempOf\" at ALU.sv(43)" {  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709614606469 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempCode\[0\] ALU.sv(36) " "Inferred latch for \"tempCode\[0\]\" at ALU.sv(36)" {  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709614606469 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempCode\[1\] ALU.sv(36) " "Inferred latch for \"tempCode\[1\]\" at ALU.sv(36)" {  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709614606470 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempCode\[2\] ALU.sv(36) " "Inferred latch for \"tempCode\[2\]\" at ALU.sv(36)" {  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709614606470 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempCode\[3\] ALU.sv(36) " "Inferred latch for \"tempCode\[3\]\" at ALU.sv(36)" {  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709614606470 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OpSuma OpSuma:sum " "Elaborating entity \"OpSuma\" for hierarchy \"OpSuma:sum\"" {  } { { "ALU.sv" "sum" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709614606470 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 OpSuma.sv(32) " "Verilog HDL assignment warning at OpSuma.sv(32): truncated value with size 32 to match size of target (1)" {  } { { "OpSuma.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/OpSuma.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709614606489 "|ALU|OpSuma:sum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 OpSuma.sv(36) " "Verilog HDL assignment warning at OpSuma.sv(36): truncated value with size 32 to match size of target (1)" {  } { { "OpSuma.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/OpSuma.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709614606489 "|ALU|OpSuma:sum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SumadorCompleto OpSuma:sum\|SumadorCompleto:gen_for\[0\].SumCom " "Elaborating entity \"SumadorCompleto\" for hierarchy \"OpSuma:sum\|SumadorCompleto:gen_for\[0\].SumCom\"" {  } { { "OpSuma.sv" "gen_for\[0\].SumCom" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/OpSuma.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709614606489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OpMult OpMult:mult " "Elaborating entity \"OpMult\" for hierarchy \"OpMult:mult\"" {  } { { "ALU.sv" "mult" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709614606497 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 OpMult.sv(20) " "Verilog HDL assignment warning at OpMult.sv(20): truncated value with size 32 to match size of target (1)" {  } { { "OpMult.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/OpMult.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709614606503 "|ALU|OpMult:mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OpDiv OpDiv:div " "Elaborating entity \"OpDiv\" for hierarchy \"OpDiv:div\"" {  } { { "ALU.sv" "div" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709614606504 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 OpDiv.sv(20) " "Verilog HDL assignment warning at OpDiv.sv(20): truncated value with size 32 to match size of target (4)" {  } { { "OpDiv.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/OpDiv.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709614606510 "|ALU|OpDiv:div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 OpDiv.sv(27) " "Verilog HDL assignment warning at OpDiv.sv(27): truncated value with size 32 to match size of target (1)" {  } { { "OpDiv.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/OpDiv.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709614606510 "|ALU|OpDiv:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft ShiftLeft:sll " "Elaborating entity \"ShiftLeft\" for hierarchy \"ShiftLeft:sll\"" {  } { { "ALU.sv" "sll" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709614606510 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ShiftLeft.sv(12) " "Verilog HDL assignment warning at ShiftLeft.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "ShiftLeft.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ShiftLeft.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709614606524 "|ALU|ShiftLeft:sll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRight ShiftRight:srl " "Elaborating entity \"ShiftRight\" for hierarchy \"ShiftRight:srl\"" {  } { { "ALU.sv" "srl" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709614606525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AndModule AndModule:andG " "Elaborating entity \"AndModule\" for hierarchy \"AndModule:andG\"" {  } { { "ALU.sv" "andG" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709614606532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OrModule OrModule:orG " "Elaborating entity \"OrModule\" for hierarchy \"OrModule:orG\"" {  } { { "ALU.sv" "orG" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709614606541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XorModule XorModule:xorG " "Elaborating entity \"XorModule\" for hierarchy \"XorModule:xorG\"" {  } { { "ALU.sv" "xorG" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709614606549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayConverter displayConverter:numDisplay " "Elaborating entity \"displayConverter\" for hierarchy \"displayConverter:numDisplay\"" {  } { { "ALU.sv" "numDisplay" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709614606558 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "displayConverter.sv(15) " "Verilog HDL Case Statement warning at displayConverter.sv(15): case item expression covers a value already covered by a previous case item" {  } { { "displayConverter.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/displayConverter.sv" 15 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1709614606566 "|ALU|displayConverter:numDisplay"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "displayConverter.sv(16) " "Verilog HDL Case Statement warning at displayConverter.sv(16): case item expression covers a value already covered by a previous case item" {  } { { "displayConverter.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/displayConverter.sv" 16 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1709614606566 "|ALU|displayConverter:numDisplay"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1709614607001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tempCode\[2\] " "Latch tempCode\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[2\] " "Ports D and ENA on the latch are fed by the same signal opCode\[2\]" {  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709614607005 ""}  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709614607005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tempCode\[3\] " "Latch tempCode\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[3\] " "Ports D and ENA on the latch are fed by the same signal opCode\[3\]" {  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709614607005 ""}  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709614607005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tempCode\[0\] " "Latch tempCode\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[0\] " "Ports D and ENA on the latch are fed by the same signal opCode\[0\]" {  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709614607005 ""}  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709614607005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tempCode\[1\] " "Latch tempCode\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[1\] " "Ports D and ENA on the latch are fed by the same signal opCode\[1\]" {  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709614607005 ""}  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709614607005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tempOf " "Latch tempOf has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tempCode\[2\] " "Ports D and ENA on the latch are fed by the same signal tempCode\[2\]" {  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709614607005 ""}  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709614607005 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1709614607227 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709614607664 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709614607664 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "127 " "Implemented 127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709614608029 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709614608029 ""} { "Info" "ICUT_CUT_TM_LCELLS" "100 " "Implemented 100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709614608029 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709614608029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709614608041 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  4 22:56:48 2024 " "Processing ended: Mon Mar  4 22:56:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709614608041 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709614608041 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709614608041 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709614608041 ""}
