

Implementation tool: Xilinx Vivado v.2019.2
Project:             dct
Solution:            solution1
Device target:       xcvu47p-fsvh2892-3-e
Report date:         Mon Jun 19 20:15:06 CST 2023

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           2897
FF:            1266
DSP:            114
BRAM:            32
SRL:              0
URAM:             0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    4.705
Timing met
