Welcome to the C S 429 System Emulator

Author: [1m[31mReference Implementation[0m
Run begun at Thu Apr 25 02:21:37 2024



Pipeline state at end of cycle 0:
F: SUB   [PC, insn_bits] = [0040010C,  D10403FF], seq_succ_PC: 0x400110, pred_PC: 0x400110, adrp_val: 0x0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 1:
F: MVN   [PC, insn_bits] = [00400110,  AA3F03E7], seq_succ_PC: 0x400114, pred_PC: 0x400114, adrp_val: 0x0, status: AOK
D: SUB   [val_a, val_b, imm] = [0x7FFFFFFF8, 0x0, 0x100], alu_op: MINUS_OP, cond: EQ, dst: X31, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 2:
F: ADRP  [PC, insn_bits] = [00400114,  90000081], seq_succ_PC: 0x400118, pred_PC: 0x400118, adrp_val: 0x400000, status: AOK
D: MVN   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: INV_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: SUB   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFFF8, 0x0, 0x100, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 3:
F: ADD   [PC, insn_bits] = [00400118,  91080021], seq_succ_PC: 0x40011C, pred_PC: 0x40011C, adrp_val: 0x0, status: AOK
D: ADRP  [val_a, val_b, imm] = [0x400000, 0x0, 0x10000], alu_op: PLUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MVN   [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFFF, 0x0, 0x0, 0x0, 0x0], alu_op: INV_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: SUB   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 4:
F: ADRP  [PC, insn_bits] = [0040011C,  90000082], seq_succ_PC: 0x400120, pred_PC: 0x400120, adrp_val: 0x400000, status: AOK
D: ADD   [val_a, val_b, imm] = [0x410000, 0x0, 0x200], alu_op: PLUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADRP  [val_ex, a, b, imm, hw] = [0x410000, 0x400000, 0x0, 0x10000, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: MVN   [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFFF, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUB   [dst, val_ex, val_mem] = [X31, 0x7FFFFFEF8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 5:
F: ADD   [PC, insn_bits] = [00400120,  91094042], seq_succ_PC: 0x400124, pred_PC: 0x400124, adrp_val: 0x0, status: AOK
D: ADRP  [val_a, val_b, imm] = [0x400000, 0x0, 0x10000], alu_op: PLUS_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x410200, 0x410000, 0x0, 0x200, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADRP  [val_ex, val_b, val_mem] = [0x410000, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MVN   [dst, val_ex, val_mem] = [X7, 0xFFFFFFFFFFFFFFFF, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xffffffffffffffff



Pipeline state at end of cycle 6:
F: ADD   [PC, insn_bits] = [00400124,  910003E0], seq_succ_PC: 0x400128, pred_PC: 0x400128, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x410000, 0x0, 0x250], alu_op: PLUS_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADRP  [val_ex, a, b, imm, hw] = [0x410000, 0x400000, 0x0, 0x10000, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x410200, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADRP  [dst, val_ex, val_mem] = [X1, 0x410000, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410000



Pipeline state at end of cycle 7:
F: ADD   [PC, insn_bits] = [00400128,  91034005], seq_succ_PC: 0x40012C, pred_PC: 0x40012C, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x410250, 0x410000, 0x0, 0x250, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADRP  [val_ex, val_b, val_mem] = [0x410000, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X1, 0x410200, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410200



Pipeline state at end of cycle 8:
F: B     [PC, insn_bits] = [0040012C,  14000003], seq_succ_PC: 0x400130, pred_PC: 0x400138, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x0, 0xD0], alu_op: PLUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x410250, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADRP  [dst, val_ex, val_mem] = [X2, 0x410000, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410000



Pipeline state at end of cycle 9:
F: CMP   [PC, insn_bits] = [00400138,  EB05001F], seq_succ_PC: 0x40013C, pred_PC: 0x40013C, adrp_val: 0x0, status: AOK
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFFC8, 0x7FFFFFEF8, 0x0, 0xD0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X2, 0x410250, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410250



Pipeline state at end of cycle 10:
F: B.cond [PC, insn_bits] = [0040013C,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFFC8, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X0, 0x7FFFFFEF8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 11:
F: STUR  [PC, insn_bits] = [00400130,  F800001F], seq_succ_PC: 0x400134, pred_PC: 0x400134, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CMP   [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFF30, 0x7FFFFFEF8, 0x7FFFFFFC8, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFFC8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffffc8



Pipeline state at end of cycle 12:
F: ADD   [PC, insn_bits] = [00400134,  91002000], seq_succ_PC: 0x400138, pred_PC: 0x400138, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFEF8, 0x0, 0x0], alu_op: PLUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CMP   [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFF30, 0x7FFFFFFC8, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X5, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 13:
F: CMP   [PC, insn_bits] = [00400138,  EB05001F], seq_succ_PC: 0x40013C, pred_PC: 0x40013C, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x8], alu_op: PLUS_OP, cond: NE, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0xFFFFFFFFFFFFFF30, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xffffffffffffff30



Pipeline state at end of cycle 14:
F: B.cond [PC, insn_bits] = [0040013C,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF00, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF00, 0x7FFFFFEF8, 0x7FFFFFEF8, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 15:
F: B.cond [PC, insn_bits] = [00400130,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF00, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF00, 0x7FFFFFEF8, 0x7FFFFFEF8, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 16:
F: STUR  [PC, insn_bits] = [00400130,  F800001F], seq_succ_PC: 0x400134, pred_PC: 0x400134, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CMP   [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFF38, 0x7FFFFFF00, 0x7FFFFFFC8, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFF00, 0x7FFFFFEF8, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X32, 0x7FFFFFEF8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffef8



Pipeline state at end of cycle 17:
F: ADD   [PC, insn_bits] = [00400134,  91002000], seq_succ_PC: 0x400138, pred_PC: 0x400138, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF00, 0x0, 0x0], alu_op: PLUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CMP   [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFF38, 0x7FFFFFFC8, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X0, 0x7FFFFFF00, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff00



Pipeline state at end of cycle 18:
F: CMP   [PC, insn_bits] = [00400138,  EB05001F], seq_succ_PC: 0x40013C, pred_PC: 0x40013C, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFF00, 0x7FFFFFF00, 0x8], alu_op: PLUS_OP, cond: NE, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF00, 0x7FFFFFF00, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0xFFFFFFFFFFFFFF38, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xffffffffffffff38



Pipeline state at end of cycle 19:
F: B.cond [PC, insn_bits] = [0040013C,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF08, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF08, 0x7FFFFFF00, 0x7FFFFFF00, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF00, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 20:
F: B.cond [PC, insn_bits] = [00400130,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF08, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF08, 0x7FFFFFF00, 0x7FFFFFF00, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF00, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 21:
F: STUR  [PC, insn_bits] = [00400130,  F800001F], seq_succ_PC: 0x400134, pred_PC: 0x400134, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CMP   [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFF40, 0x7FFFFFF08, 0x7FFFFFFC8, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFF08, 0x7FFFFFF00, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X32, 0x7FFFFFF00, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff00



Pipeline state at end of cycle 22:
F: ADD   [PC, insn_bits] = [00400134,  91002000], seq_succ_PC: 0x400138, pred_PC: 0x400138, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF08, 0x0, 0x0], alu_op: PLUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CMP   [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFF40, 0x7FFFFFFC8, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X0, 0x7FFFFFF08, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff08



Pipeline state at end of cycle 23:
F: CMP   [PC, insn_bits] = [00400138,  EB05001F], seq_succ_PC: 0x40013C, pred_PC: 0x40013C, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFF08, 0x7FFFFFF08, 0x8], alu_op: PLUS_OP, cond: NE, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF08, 0x7FFFFFF08, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0xFFFFFFFFFFFFFF40, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xffffffffffffff40



Pipeline state at end of cycle 24:
F: B.cond [PC, insn_bits] = [0040013C,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF10, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF10, 0x7FFFFFF08, 0x7FFFFFF08, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF08, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 25:
F: B.cond [PC, insn_bits] = [00400130,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF10, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF10, 0x7FFFFFF08, 0x7FFFFFF08, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF08, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 26:
F: STUR  [PC, insn_bits] = [00400130,  F800001F], seq_succ_PC: 0x400134, pred_PC: 0x400134, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CMP   [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFF48, 0x7FFFFFF10, 0x7FFFFFFC8, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFF10, 0x7FFFFFF08, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X32, 0x7FFFFFF08, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff08



Pipeline state at end of cycle 27:
F: ADD   [PC, insn_bits] = [00400134,  91002000], seq_succ_PC: 0x400138, pred_PC: 0x400138, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF10, 0x0, 0x0], alu_op: PLUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CMP   [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFF48, 0x7FFFFFFC8, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X0, 0x7FFFFFF10, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff10



Pipeline state at end of cycle 28:
F: CMP   [PC, insn_bits] = [00400138,  EB05001F], seq_succ_PC: 0x40013C, pred_PC: 0x40013C, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFF10, 0x7FFFFFF10, 0x8], alu_op: PLUS_OP, cond: NE, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF10, 0x7FFFFFF10, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0xFFFFFFFFFFFFFF48, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xffffffffffffff48



Pipeline state at end of cycle 29:
F: B.cond [PC, insn_bits] = [0040013C,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF18, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF18, 0x7FFFFFF10, 0x7FFFFFF10, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF10, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 30:
F: B.cond [PC, insn_bits] = [00400130,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF18, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF18, 0x7FFFFFF10, 0x7FFFFFF10, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF10, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 31:
F: STUR  [PC, insn_bits] = [00400130,  F800001F], seq_succ_PC: 0x400134, pred_PC: 0x400134, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CMP   [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFF50, 0x7FFFFFF18, 0x7FFFFFFC8, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFF18, 0x7FFFFFF10, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X32, 0x7FFFFFF10, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff10



Pipeline state at end of cycle 32:
F: ADD   [PC, insn_bits] = [00400134,  91002000], seq_succ_PC: 0x400138, pred_PC: 0x400138, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF18, 0x0, 0x0], alu_op: PLUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CMP   [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFF50, 0x7FFFFFFC8, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X0, 0x7FFFFFF18, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff18



Pipeline state at end of cycle 33:
F: CMP   [PC, insn_bits] = [00400138,  EB05001F], seq_succ_PC: 0x40013C, pred_PC: 0x40013C, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFF18, 0x7FFFFFF18, 0x8], alu_op: PLUS_OP, cond: NE, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF18, 0x7FFFFFF18, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0xFFFFFFFFFFFFFF50, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xffffffffffffff50



Pipeline state at end of cycle 34:
F: B.cond [PC, insn_bits] = [0040013C,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF20, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF20, 0x7FFFFFF18, 0x7FFFFFF18, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF18, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 35:
F: B.cond [PC, insn_bits] = [00400130,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF20, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF20, 0x7FFFFFF18, 0x7FFFFFF18, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF18, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 36:
F: STUR  [PC, insn_bits] = [00400130,  F800001F], seq_succ_PC: 0x400134, pred_PC: 0x400134, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CMP   [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFF58, 0x7FFFFFF20, 0x7FFFFFFC8, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFF20, 0x7FFFFFF18, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X32, 0x7FFFFFF18, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff18



Pipeline state at end of cycle 37:
F: ADD   [PC, insn_bits] = [00400134,  91002000], seq_succ_PC: 0x400138, pred_PC: 0x400138, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF20, 0x0, 0x0], alu_op: PLUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CMP   [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFF58, 0x7FFFFFFC8, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X0, 0x7FFFFFF20, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff20



Pipeline state at end of cycle 38:
F: CMP   [PC, insn_bits] = [00400138,  EB05001F], seq_succ_PC: 0x40013C, pred_PC: 0x40013C, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFF20, 0x7FFFFFF20, 0x8], alu_op: PLUS_OP, cond: NE, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF20, 0x7FFFFFF20, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0xFFFFFFFFFFFFFF58, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xffffffffffffff58



Pipeline state at end of cycle 39:
F: B.cond [PC, insn_bits] = [0040013C,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF28, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF28, 0x7FFFFFF20, 0x7FFFFFF20, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF20, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 40:
F: B.cond [PC, insn_bits] = [00400130,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF28, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF28, 0x7FFFFFF20, 0x7FFFFFF20, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF20, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 41:
F: STUR  [PC, insn_bits] = [00400130,  F800001F], seq_succ_PC: 0x400134, pred_PC: 0x400134, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CMP   [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFF60, 0x7FFFFFF28, 0x7FFFFFFC8, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFF28, 0x7FFFFFF20, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X32, 0x7FFFFFF20, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff20



Pipeline state at end of cycle 42:
F: ADD   [PC, insn_bits] = [00400134,  91002000], seq_succ_PC: 0x400138, pred_PC: 0x400138, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF28, 0x0, 0x0], alu_op: PLUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CMP   [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFF60, 0x7FFFFFFC8, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X0, 0x7FFFFFF28, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff28



Pipeline state at end of cycle 43:
F: CMP   [PC, insn_bits] = [00400138,  EB05001F], seq_succ_PC: 0x40013C, pred_PC: 0x40013C, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFF28, 0x7FFFFFF28, 0x8], alu_op: PLUS_OP, cond: NE, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF28, 0x7FFFFFF28, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0xFFFFFFFFFFFFFF60, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xffffffffffffff60



Pipeline state at end of cycle 44:
F: B.cond [PC, insn_bits] = [0040013C,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF30, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF30, 0x7FFFFFF28, 0x7FFFFFF28, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF28, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 45:
F: B.cond [PC, insn_bits] = [00400130,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF30, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF30, 0x7FFFFFF28, 0x7FFFFFF28, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF28, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 46:
F: STUR  [PC, insn_bits] = [00400130,  F800001F], seq_succ_PC: 0x400134, pred_PC: 0x400134, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CMP   [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFF68, 0x7FFFFFF30, 0x7FFFFFFC8, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFF30, 0x7FFFFFF28, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X32, 0x7FFFFFF28, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff28



Pipeline state at end of cycle 47:
F: ADD   [PC, insn_bits] = [00400134,  91002000], seq_succ_PC: 0x400138, pred_PC: 0x400138, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF30, 0x0, 0x0], alu_op: PLUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CMP   [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFF68, 0x7FFFFFFC8, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X0, 0x7FFFFFF30, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff30



Pipeline state at end of cycle 48:
F: CMP   [PC, insn_bits] = [00400138,  EB05001F], seq_succ_PC: 0x40013C, pred_PC: 0x40013C, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFF30, 0x7FFFFFF30, 0x8], alu_op: PLUS_OP, cond: NE, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF30, 0x7FFFFFF30, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0xFFFFFFFFFFFFFF68, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xffffffffffffff68



Pipeline state at end of cycle 49:
F: B.cond [PC, insn_bits] = [0040013C,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF38, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF38, 0x7FFFFFF30, 0x7FFFFFF30, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF30, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 50:
F: B.cond [PC, insn_bits] = [00400130,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF38, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF38, 0x7FFFFFF30, 0x7FFFFFF30, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF30, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 51:
F: STUR  [PC, insn_bits] = [00400130,  F800001F], seq_succ_PC: 0x400134, pred_PC: 0x400134, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CMP   [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFF70, 0x7FFFFFF38, 0x7FFFFFFC8, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFF38, 0x7FFFFFF30, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X32, 0x7FFFFFF30, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff30



Pipeline state at end of cycle 52:
F: ADD   [PC, insn_bits] = [00400134,  91002000], seq_succ_PC: 0x400138, pred_PC: 0x400138, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF38, 0x0, 0x0], alu_op: PLUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CMP   [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFF70, 0x7FFFFFFC8, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X0, 0x7FFFFFF38, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff38



Pipeline state at end of cycle 53:
F: CMP   [PC, insn_bits] = [00400138,  EB05001F], seq_succ_PC: 0x40013C, pred_PC: 0x40013C, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFF38, 0x7FFFFFF38, 0x8], alu_op: PLUS_OP, cond: NE, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF38, 0x7FFFFFF38, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0xFFFFFFFFFFFFFF70, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xffffffffffffff70



Pipeline state at end of cycle 54:
F: B.cond [PC, insn_bits] = [0040013C,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF40, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF40, 0x7FFFFFF38, 0x7FFFFFF38, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF38, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 55:
F: B.cond [PC, insn_bits] = [00400130,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF40, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF40, 0x7FFFFFF38, 0x7FFFFFF38, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF38, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 56:
F: STUR  [PC, insn_bits] = [00400130,  F800001F], seq_succ_PC: 0x400134, pred_PC: 0x400134, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CMP   [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFF78, 0x7FFFFFF40, 0x7FFFFFFC8, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFF40, 0x7FFFFFF38, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X32, 0x7FFFFFF38, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff38



Pipeline state at end of cycle 57:
F: ADD   [PC, insn_bits] = [00400134,  91002000], seq_succ_PC: 0x400138, pred_PC: 0x400138, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF40, 0x0, 0x0], alu_op: PLUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CMP   [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFF78, 0x7FFFFFFC8, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X0, 0x7FFFFFF40, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff40



Pipeline state at end of cycle 58:
F: CMP   [PC, insn_bits] = [00400138,  EB05001F], seq_succ_PC: 0x40013C, pred_PC: 0x40013C, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFF40, 0x7FFFFFF40, 0x8], alu_op: PLUS_OP, cond: NE, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF40, 0x7FFFFFF40, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0xFFFFFFFFFFFFFF78, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xffffffffffffff78



Pipeline state at end of cycle 59:
F: B.cond [PC, insn_bits] = [0040013C,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF48, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF48, 0x7FFFFFF40, 0x7FFFFFF40, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF40, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 60:
F: B.cond [PC, insn_bits] = [00400130,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF48, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF48, 0x7FFFFFF40, 0x7FFFFFF40, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF40, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 61:
F: STUR  [PC, insn_bits] = [00400130,  F800001F], seq_succ_PC: 0x400134, pred_PC: 0x400134, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CMP   [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFF80, 0x7FFFFFF48, 0x7FFFFFFC8, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFF48, 0x7FFFFFF40, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X32, 0x7FFFFFF40, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff40



Pipeline state at end of cycle 62:
F: ADD   [PC, insn_bits] = [00400134,  91002000], seq_succ_PC: 0x400138, pred_PC: 0x400138, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF48, 0x0, 0x0], alu_op: PLUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CMP   [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFF80, 0x7FFFFFFC8, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X0, 0x7FFFFFF48, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff48



Pipeline state at end of cycle 63:
F: CMP   [PC, insn_bits] = [00400138,  EB05001F], seq_succ_PC: 0x40013C, pred_PC: 0x40013C, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFF48, 0x7FFFFFF48, 0x8], alu_op: PLUS_OP, cond: NE, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF48, 0x7FFFFFF48, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0xFFFFFFFFFFFFFF80, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xffffffffffffff80



Pipeline state at end of cycle 64:
F: B.cond [PC, insn_bits] = [0040013C,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF50, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF50, 0x7FFFFFF48, 0x7FFFFFF48, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF48, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 65:
F: B.cond [PC, insn_bits] = [00400130,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF50, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF50, 0x7FFFFFF48, 0x7FFFFFF48, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF48, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 66:
F: STUR  [PC, insn_bits] = [00400130,  F800001F], seq_succ_PC: 0x400134, pred_PC: 0x400134, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CMP   [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFF88, 0x7FFFFFF50, 0x7FFFFFFC8, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFF50, 0x7FFFFFF48, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X32, 0x7FFFFFF48, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff48



Pipeline state at end of cycle 67:
F: ADD   [PC, insn_bits] = [00400134,  91002000], seq_succ_PC: 0x400138, pred_PC: 0x400138, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF50, 0x0, 0x0], alu_op: PLUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CMP   [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFF88, 0x7FFFFFFC8, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X0, 0x7FFFFFF50, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff50



Pipeline state at end of cycle 68:
F: CMP   [PC, insn_bits] = [00400138,  EB05001F], seq_succ_PC: 0x40013C, pred_PC: 0x40013C, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFF50, 0x7FFFFFF50, 0x8], alu_op: PLUS_OP, cond: NE, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF50, 0x7FFFFFF50, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0xFFFFFFFFFFFFFF88, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xffffffffffffff88



Pipeline state at end of cycle 69:
F: B.cond [PC, insn_bits] = [0040013C,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF58, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF58, 0x7FFFFFF50, 0x7FFFFFF50, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF50, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 70:
F: B.cond [PC, insn_bits] = [00400130,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF58, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF58, 0x7FFFFFF50, 0x7FFFFFF50, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF50, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 71:
F: STUR  [PC, insn_bits] = [00400130,  F800001F], seq_succ_PC: 0x400134, pred_PC: 0x400134, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CMP   [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFF90, 0x7FFFFFF58, 0x7FFFFFFC8, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFF58, 0x7FFFFFF50, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X32, 0x7FFFFFF50, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff50



Pipeline state at end of cycle 72:
F: ADD   [PC, insn_bits] = [00400134,  91002000], seq_succ_PC: 0x400138, pred_PC: 0x400138, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF58, 0x0, 0x0], alu_op: PLUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CMP   [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFF90, 0x7FFFFFFC8, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X0, 0x7FFFFFF58, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff58



Pipeline state at end of cycle 73:
F: CMP   [PC, insn_bits] = [00400138,  EB05001F], seq_succ_PC: 0x40013C, pred_PC: 0x40013C, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFF58, 0x7FFFFFF58, 0x8], alu_op: PLUS_OP, cond: NE, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF58, 0x7FFFFFF58, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0xFFFFFFFFFFFFFF90, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xffffffffffffff90



Pipeline state at end of cycle 74:
F: B.cond [PC, insn_bits] = [0040013C,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF60, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF60, 0x7FFFFFF58, 0x7FFFFFF58, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF58, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 75:
F: B.cond [PC, insn_bits] = [00400130,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF60, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF60, 0x7FFFFFF58, 0x7FFFFFF58, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF58, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 76:
F: STUR  [PC, insn_bits] = [00400130,  F800001F], seq_succ_PC: 0x400134, pred_PC: 0x400134, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CMP   [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFF98, 0x7FFFFFF60, 0x7FFFFFFC8, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFF60, 0x7FFFFFF58, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X32, 0x7FFFFFF58, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff58



Pipeline state at end of cycle 77:
F: ADD   [PC, insn_bits] = [00400134,  91002000], seq_succ_PC: 0x400138, pred_PC: 0x400138, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF60, 0x0, 0x0], alu_op: PLUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CMP   [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFF98, 0x7FFFFFFC8, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X0, 0x7FFFFFF60, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff60



Pipeline state at end of cycle 78:
F: CMP   [PC, insn_bits] = [00400138,  EB05001F], seq_succ_PC: 0x40013C, pred_PC: 0x40013C, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFF60, 0x7FFFFFF60, 0x8], alu_op: PLUS_OP, cond: NE, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF60, 0x7FFFFFF60, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0xFFFFFFFFFFFFFF98, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xffffffffffffff98



Pipeline state at end of cycle 79:
F: B.cond [PC, insn_bits] = [0040013C,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF68, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF68, 0x7FFFFFF60, 0x7FFFFFF60, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF60, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 80:
F: B.cond [PC, insn_bits] = [00400130,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF68, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF68, 0x7FFFFFF60, 0x7FFFFFF60, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF60, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 81:
F: STUR  [PC, insn_bits] = [00400130,  F800001F], seq_succ_PC: 0x400134, pred_PC: 0x400134, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CMP   [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFA0, 0x7FFFFFF68, 0x7FFFFFFC8, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFF68, 0x7FFFFFF60, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X32, 0x7FFFFFF60, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff60



Pipeline state at end of cycle 82:
F: ADD   [PC, insn_bits] = [00400134,  91002000], seq_succ_PC: 0x400138, pred_PC: 0x400138, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF68, 0x0, 0x0], alu_op: PLUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CMP   [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFA0, 0x7FFFFFFC8, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X0, 0x7FFFFFF68, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff68



Pipeline state at end of cycle 83:
F: CMP   [PC, insn_bits] = [00400138,  EB05001F], seq_succ_PC: 0x40013C, pred_PC: 0x40013C, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFF68, 0x7FFFFFF68, 0x8], alu_op: PLUS_OP, cond: NE, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF68, 0x7FFFFFF68, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0xFFFFFFFFFFFFFFA0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xffffffffffffffa0



Pipeline state at end of cycle 84:
F: B.cond [PC, insn_bits] = [0040013C,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF70, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF70, 0x7FFFFFF68, 0x7FFFFFF68, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF68, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 85:
F: B.cond [PC, insn_bits] = [00400130,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF70, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF70, 0x7FFFFFF68, 0x7FFFFFF68, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF68, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 86:
F: STUR  [PC, insn_bits] = [00400130,  F800001F], seq_succ_PC: 0x400134, pred_PC: 0x400134, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CMP   [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFA8, 0x7FFFFFF70, 0x7FFFFFFC8, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFF70, 0x7FFFFFF68, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X32, 0x7FFFFFF68, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff68



Pipeline state at end of cycle 87:
F: ADD   [PC, insn_bits] = [00400134,  91002000], seq_succ_PC: 0x400138, pred_PC: 0x400138, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF70, 0x0, 0x0], alu_op: PLUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CMP   [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFA8, 0x7FFFFFFC8, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X0, 0x7FFFFFF70, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff70



Pipeline state at end of cycle 88:
F: CMP   [PC, insn_bits] = [00400138,  EB05001F], seq_succ_PC: 0x40013C, pred_PC: 0x40013C, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFF70, 0x7FFFFFF70, 0x8], alu_op: PLUS_OP, cond: NE, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF70, 0x7FFFFFF70, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0xFFFFFFFFFFFFFFA8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xffffffffffffffa8



Pipeline state at end of cycle 89:
F: B.cond [PC, insn_bits] = [0040013C,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF78, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF78, 0x7FFFFFF70, 0x7FFFFFF70, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF70, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 90:
F: B.cond [PC, insn_bits] = [00400130,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF78, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF78, 0x7FFFFFF70, 0x7FFFFFF70, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF70, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 91:
F: STUR  [PC, insn_bits] = [00400130,  F800001F], seq_succ_PC: 0x400134, pred_PC: 0x400134, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CMP   [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFB0, 0x7FFFFFF78, 0x7FFFFFFC8, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFF78, 0x7FFFFFF70, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X32, 0x7FFFFFF70, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff70



Pipeline state at end of cycle 92:
F: ADD   [PC, insn_bits] = [00400134,  91002000], seq_succ_PC: 0x400138, pred_PC: 0x400138, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF78, 0x0, 0x0], alu_op: PLUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CMP   [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFB0, 0x7FFFFFFC8, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X0, 0x7FFFFFF78, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff78



Pipeline state at end of cycle 93:
F: CMP   [PC, insn_bits] = [00400138,  EB05001F], seq_succ_PC: 0x40013C, pred_PC: 0x40013C, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFF78, 0x7FFFFFF78, 0x8], alu_op: PLUS_OP, cond: NE, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF78, 0x7FFFFFF78, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0xFFFFFFFFFFFFFFB0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xffffffffffffffb0



Pipeline state at end of cycle 94:
F: B.cond [PC, insn_bits] = [0040013C,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF80, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF80, 0x7FFFFFF78, 0x7FFFFFF78, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF78, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 95:
F: B.cond [PC, insn_bits] = [00400130,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF80, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF80, 0x7FFFFFF78, 0x7FFFFFF78, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF78, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 96:
F: STUR  [PC, insn_bits] = [00400130,  F800001F], seq_succ_PC: 0x400134, pred_PC: 0x400134, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CMP   [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFB8, 0x7FFFFFF80, 0x7FFFFFFC8, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFF80, 0x7FFFFFF78, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X32, 0x7FFFFFF78, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff78



Pipeline state at end of cycle 97:
F: ADD   [PC, insn_bits] = [00400134,  91002000], seq_succ_PC: 0x400138, pred_PC: 0x400138, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF80, 0x0, 0x0], alu_op: PLUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CMP   [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFB8, 0x7FFFFFFC8, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X0, 0x7FFFFFF80, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff80



Pipeline state at end of cycle 98:
F: CMP   [PC, insn_bits] = [00400138,  EB05001F], seq_succ_PC: 0x40013C, pred_PC: 0x40013C, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFF80, 0x7FFFFFF80, 0x8], alu_op: PLUS_OP, cond: NE, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF80, 0x7FFFFFF80, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0xFFFFFFFFFFFFFFB8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xffffffffffffffb8



Pipeline state at end of cycle 99:
F: B.cond [PC, insn_bits] = [0040013C,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF88, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF88, 0x7FFFFFF80, 0x7FFFFFF80, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF80, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 100:
F: B.cond [PC, insn_bits] = [00400130,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF88, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF88, 0x7FFFFFF80, 0x7FFFFFF80, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF80, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 101:
F: STUR  [PC, insn_bits] = [00400130,  F800001F], seq_succ_PC: 0x400134, pred_PC: 0x400134, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CMP   [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFC0, 0x7FFFFFF88, 0x7FFFFFFC8, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFF88, 0x7FFFFFF80, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X32, 0x7FFFFFF80, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff80



Pipeline state at end of cycle 102:
F: ADD   [PC, insn_bits] = [00400134,  91002000], seq_succ_PC: 0x400138, pred_PC: 0x400138, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF88, 0x0, 0x0], alu_op: PLUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CMP   [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFC0, 0x7FFFFFFC8, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X0, 0x7FFFFFF88, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff88



Pipeline state at end of cycle 103:
F: CMP   [PC, insn_bits] = [00400138,  EB05001F], seq_succ_PC: 0x40013C, pred_PC: 0x40013C, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFF88, 0x7FFFFFF88, 0x8], alu_op: PLUS_OP, cond: NE, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF88, 0x7FFFFFF88, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0xFFFFFFFFFFFFFFC0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xffffffffffffffc0



Pipeline state at end of cycle 104:
F: B.cond [PC, insn_bits] = [0040013C,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF90, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF90, 0x7FFFFFF88, 0x7FFFFFF88, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF88, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 105:
F: B.cond [PC, insn_bits] = [00400130,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF90, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF90, 0x7FFFFFF88, 0x7FFFFFF88, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF88, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 106:
F: STUR  [PC, insn_bits] = [00400130,  F800001F], seq_succ_PC: 0x400134, pred_PC: 0x400134, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CMP   [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFC8, 0x7FFFFFF90, 0x7FFFFFFC8, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFF90, 0x7FFFFFF88, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X32, 0x7FFFFFF88, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff88



Pipeline state at end of cycle 107:
F: ADD   [PC, insn_bits] = [00400134,  91002000], seq_succ_PC: 0x400138, pred_PC: 0x400138, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF90, 0x0, 0x0], alu_op: PLUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CMP   [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFC8, 0x7FFFFFFC8, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X0, 0x7FFFFFF90, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff90



Pipeline state at end of cycle 108:
F: CMP   [PC, insn_bits] = [00400138,  EB05001F], seq_succ_PC: 0x40013C, pred_PC: 0x40013C, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFF90, 0x7FFFFFF90, 0x8], alu_op: PLUS_OP, cond: NE, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF90, 0x7FFFFFF90, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0xFFFFFFFFFFFFFFC8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xffffffffffffffc8



Pipeline state at end of cycle 109:
F: B.cond [PC, insn_bits] = [0040013C,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF98, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF98, 0x7FFFFFF90, 0x7FFFFFF90, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF90, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 110:
F: B.cond [PC, insn_bits] = [00400130,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFF98, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF98, 0x7FFFFFF90, 0x7FFFFFF90, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF90, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 111:
F: STUR  [PC, insn_bits] = [00400130,  F800001F], seq_succ_PC: 0x400134, pred_PC: 0x400134, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CMP   [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFD0, 0x7FFFFFF98, 0x7FFFFFFC8, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFF98, 0x7FFFFFF90, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X32, 0x7FFFFFF90, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff90



Pipeline state at end of cycle 112:
F: ADD   [PC, insn_bits] = [00400134,  91002000], seq_succ_PC: 0x400138, pred_PC: 0x400138, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF98, 0x0, 0x0], alu_op: PLUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CMP   [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFD0, 0x7FFFFFFC8, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X0, 0x7FFFFFF98, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff98



Pipeline state at end of cycle 113:
F: CMP   [PC, insn_bits] = [00400138,  EB05001F], seq_succ_PC: 0x40013C, pred_PC: 0x40013C, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFF98, 0x7FFFFFF98, 0x8], alu_op: PLUS_OP, cond: NE, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF98, 0x7FFFFFF98, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0xFFFFFFFFFFFFFFD0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xffffffffffffffd0



Pipeline state at end of cycle 114:
F: B.cond [PC, insn_bits] = [0040013C,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFFA0, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFFA0, 0x7FFFFFF98, 0x7FFFFFF98, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF98, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 115:
F: B.cond [PC, insn_bits] = [00400130,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFFA0, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFFA0, 0x7FFFFFF98, 0x7FFFFFF98, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF98, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 116:
F: STUR  [PC, insn_bits] = [00400130,  F800001F], seq_succ_PC: 0x400134, pred_PC: 0x400134, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CMP   [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFD8, 0x7FFFFFFA0, 0x7FFFFFFC8, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFFA0, 0x7FFFFFF98, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X32, 0x7FFFFFF98, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff98



Pipeline state at end of cycle 117:
F: ADD   [PC, insn_bits] = [00400134,  91002000], seq_succ_PC: 0x400138, pred_PC: 0x400138, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFFA0, 0x0, 0x0], alu_op: PLUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CMP   [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFD8, 0x7FFFFFFC8, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X0, 0x7FFFFFFA0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffffa0



Pipeline state at end of cycle 118:
F: CMP   [PC, insn_bits] = [00400138,  EB05001F], seq_succ_PC: 0x40013C, pred_PC: 0x40013C, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFFA0, 0x7FFFFFFA0, 0x8], alu_op: PLUS_OP, cond: NE, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFA0, 0x7FFFFFFA0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0xFFFFFFFFFFFFFFD8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xffffffffffffffd8



Pipeline state at end of cycle 119:
F: B.cond [PC, insn_bits] = [0040013C,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFFA8, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFFA8, 0x7FFFFFFA0, 0x7FFFFFFA0, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFFA0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 120:
F: B.cond [PC, insn_bits] = [00400130,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFFA8, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFFA8, 0x7FFFFFFA0, 0x7FFFFFFA0, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFFA0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 121:
F: STUR  [PC, insn_bits] = [00400130,  F800001F], seq_succ_PC: 0x400134, pred_PC: 0x400134, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CMP   [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFE0, 0x7FFFFFFA8, 0x7FFFFFFC8, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFFA8, 0x7FFFFFFA0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X32, 0x7FFFFFFA0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffffa0



Pipeline state at end of cycle 122:
F: ADD   [PC, insn_bits] = [00400134,  91002000], seq_succ_PC: 0x400138, pred_PC: 0x400138, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFFA8, 0x0, 0x0], alu_op: PLUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CMP   [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFE0, 0x7FFFFFFC8, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X0, 0x7FFFFFFA8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffffa8



Pipeline state at end of cycle 123:
F: CMP   [PC, insn_bits] = [00400138,  EB05001F], seq_succ_PC: 0x40013C, pred_PC: 0x40013C, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFFA8, 0x7FFFFFFA8, 0x8], alu_op: PLUS_OP, cond: NE, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFA8, 0x7FFFFFFA8, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0xFFFFFFFFFFFFFFE0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xffffffffffffffe0



Pipeline state at end of cycle 124:
F: B.cond [PC, insn_bits] = [0040013C,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFFB0, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFFB0, 0x7FFFFFFA8, 0x7FFFFFFA8, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFFA8, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 125:
F: B.cond [PC, insn_bits] = [00400130,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFFB0, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFFB0, 0x7FFFFFFA8, 0x7FFFFFFA8, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFFA8, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 126:
F: STUR  [PC, insn_bits] = [00400130,  F800001F], seq_succ_PC: 0x400134, pred_PC: 0x400134, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CMP   [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFE8, 0x7FFFFFFB0, 0x7FFFFFFC8, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFFB0, 0x7FFFFFFA8, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X32, 0x7FFFFFFA8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffffa8



Pipeline state at end of cycle 127:
F: ADD   [PC, insn_bits] = [00400134,  91002000], seq_succ_PC: 0x400138, pred_PC: 0x400138, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFFB0, 0x0, 0x0], alu_op: PLUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CMP   [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFE8, 0x7FFFFFFC8, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X0, 0x7FFFFFFB0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffffb0



Pipeline state at end of cycle 128:
F: CMP   [PC, insn_bits] = [00400138,  EB05001F], seq_succ_PC: 0x40013C, pred_PC: 0x40013C, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFFB0, 0x7FFFFFFB0, 0x8], alu_op: PLUS_OP, cond: NE, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFB0, 0x7FFFFFFB0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0xFFFFFFFFFFFFFFE8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xffffffffffffffe8



Pipeline state at end of cycle 129:
F: B.cond [PC, insn_bits] = [0040013C,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFFB8, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFFB8, 0x7FFFFFFB0, 0x7FFFFFFB0, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFFB0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 130:
F: B.cond [PC, insn_bits] = [00400130,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFFB8, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFFB8, 0x7FFFFFFB0, 0x7FFFFFFB0, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFFB0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 131:
F: STUR  [PC, insn_bits] = [00400130,  F800001F], seq_succ_PC: 0x400134, pred_PC: 0x400134, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CMP   [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFF0, 0x7FFFFFFB8, 0x7FFFFFFC8, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFFB8, 0x7FFFFFFB0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X32, 0x7FFFFFFB0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffffb0



Pipeline state at end of cycle 132:
F: ADD   [PC, insn_bits] = [00400134,  91002000], seq_succ_PC: 0x400138, pred_PC: 0x400138, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFFB8, 0x0, 0x0], alu_op: PLUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CMP   [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFF0, 0x7FFFFFFC8, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X0, 0x7FFFFFFB8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffffb8



Pipeline state at end of cycle 133:
F: CMP   [PC, insn_bits] = [00400138,  EB05001F], seq_succ_PC: 0x40013C, pred_PC: 0x40013C, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFFB8, 0x7FFFFFFB8, 0x8], alu_op: PLUS_OP, cond: NE, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFB8, 0x7FFFFFFB8, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0xFFFFFFFFFFFFFFF0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfffffffffffffff0



Pipeline state at end of cycle 134:
F: B.cond [PC, insn_bits] = [0040013C,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFFC0, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFFC0, 0x7FFFFFFB8, 0x7FFFFFFB8, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFFB8, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 135:
F: B.cond [PC, insn_bits] = [00400130,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFFC0, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFFC0, 0x7FFFFFFB8, 0x7FFFFFFB8, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFFB8, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 136:
F: STUR  [PC, insn_bits] = [00400130,  F800001F], seq_succ_PC: 0x400134, pred_PC: 0x400134, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CMP   [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFF8, 0x7FFFFFFC0, 0x7FFFFFFC8, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFFC0, 0x7FFFFFFB8, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X32, 0x7FFFFFFB8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffffb8



Pipeline state at end of cycle 137:
F: ADD   [PC, insn_bits] = [00400134,  91002000], seq_succ_PC: 0x400138, pred_PC: 0x400138, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFFC0, 0x0, 0x0], alu_op: PLUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CMP   [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFF8, 0x7FFFFFFC8, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X0, 0x7FFFFFFC0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffffc0



Pipeline state at end of cycle 138:
F: CMP   [PC, insn_bits] = [00400138,  EB05001F], seq_succ_PC: 0x40013C, pred_PC: 0x40013C, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFFC0, 0x7FFFFFFC0, 0x8], alu_op: PLUS_OP, cond: NE, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFC0, 0x7FFFFFFC0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0xFFFFFFFFFFFFFFF8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfffffffffffffff8



Pipeline state at end of cycle 139:
F: B.cond [PC, insn_bits] = [0040013C,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFFC8, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFFC8, 0x7FFFFFFC0, 0x7FFFFFFC0, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFFC0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 140:
F: B.cond [PC, insn_bits] = [00400130,  54FFFFA1], seq_succ_PC: 0x400140, pred_PC: 0x400130, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x7FFFFFFC8, 0x7FFFFFFC8, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFFC8, 0x7FFFFFFC0, 0x7FFFFFFC0, 0x8, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFFC0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 141:
F: STUR  [PC, insn_bits] = [00400130,  F800001F], seq_succ_PC: 0x400134, pred_PC: 0x400134, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CMP   [val_ex, a, b, imm, hw] = [0x0, 0x7FFFFFFC8, 0x7FFFFFFC8, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFFC8, 0x7FFFFFFC0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X32, 0x7FFFFFFC0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffffc0



Pipeline state at end of cycle 142:
F: ADD   [PC, insn_bits] = [00400134,  91002000], seq_succ_PC: 0x400138, pred_PC: 0x400138, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFFC8, 0x0, 0x0], alu_op: PLUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CMP   [val_ex, val_b, val_mem] = [0x0, 0x7FFFFFFC8, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X0, 0x7FFFFFFC8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffffc8



Pipeline state at end of cycle 143:
F: MOVZ  [PC, insn_bits] = [00400138,  D2800003], seq_succ_PC: 0x400144, pred_PC: 0x400144, adrp_val: 0x0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X32, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 144:
F: B     [PC, insn_bits] = [00400144,  1400001A], seq_succ_PC: 0x400148, pred_PC: 0x4001AC, adrp_val: 0x0, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: MOV_OP, cond: NE, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 145:
F: MOVZ  [PC, insn_bits] = [004001AC,  D2800149], seq_succ_PC: 0x4001B0, pred_PC: 0x4001B0, adrp_val: 0x0, status: AOK
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: NE, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 146:
F: CMP   [PC, insn_bits] = [004001B0,  EB09007F], seq_succ_PC: 0x4001B4, pred_PC: 0x4001B4, adrp_val: 0x0, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0xA], alu_op: MOV_OP, cond: NE, dst: X9, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: MOVZ  [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 147:
F: B.cond [PC, insn_bits] = [004001B4,  54FFFCAB], seq_succ_PC: 0x4001B8, pred_PC: 0x400148, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x0, 0xA, 0x0], alu_op: MINUS_OP, cond: NE, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: MOVZ  [val_ex, a, b, imm, hw] = [0xA, 0x0, 0x0, 0xA, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X3, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 148:
F: MOVZ  [PC, insn_bits] = [00400148,  D2800344], seq_succ_PC: 0x40014C, pred_PC: 0x40014C, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CMP   [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFF6, 0x0, 0xA, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0xA, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X3, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 149:
F: B     [PC, insn_bits] = [0040014C,  14000016], seq_succ_PC: 0x400150, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x1A], alu_op: MOV_OP, cond: LT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CMP   [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFF6, 0xA, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X9, 0xA, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xa



Pipeline state at end of cycle 150:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x1A, 0x0, 0x0, 0x1A, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0xFFFFFFFFFFFFFFF6, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfffffffffffffff6



Pipeline state at end of cycle 151:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x1A, 0x0, 0x0], alu_op: CBNZ, cond: LT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: MOVZ  [val_ex, val_b, val_mem] = [0x1A, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 152:
F: LSL   [PC, insn_bits] = [00400154,  D37DF060], seq_succ_PC: 0x400158, pred_PC: 0x400158, adrp_val: 0x0, status: AOK
D: SUB   [val_a, val_b, imm] = [0x1A, 0x7FFFFFFC8, 0x1], alu_op: MINUS_OP, cond: LT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CBNZ  [val_ex, a, b, imm, hw] = [0xFEEDFACEDEADBEEF, 0x1A, 0x0, 0x0, 0x0], alu_op: CBNZ, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X4, 0x1A, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1a



Pipeline state at end of cycle 153:
F: ADDS  [PC, insn_bits] = [00400158,  AB010000], seq_succ_PC: 0x40015C, pred_PC: 0x40015C, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: SUB   [val_ex, a, b, imm, hw] = [0x19, 0x1A, 0x7FFFFFFC8, 0x1, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CBNZ  [val_ex, val_b, val_mem] = [0xFEEDFACEDEADBEEF, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X4, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 154:
F: LDUR  [PC, insn_bits] = [0040015C,  F8400000], seq_succ_PC: 0x400160, pred_PC: 0x400160, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410200, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUB   [val_ex, val_b, val_mem] = [0x19, 0x7FFFFFFC8, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CBNZ  [dst, val_ex, val_mem] = [X4, 0xFEEDFACEDEADBEEF, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfeedfacedeadbeef



Pipeline state at end of cycle 155:
F: SUBS  [PC, insn_bits] = [00400160,  EB000080], seq_succ_PC: 0x400164, pred_PC: 0x400164, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410200, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410200, 0x0, 0x410200, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUB   [dst, val_ex, val_mem] = [X4, 0x19, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x19



Pipeline state at end of cycle 156:
F: B.cond [PC, insn_bits] = [00400164,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x19, 0x410200, 0x0], alu_op: MINUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410200, 0x410200, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410200, 0x410200, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 157:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x19, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x410200, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410200



Pipeline state at end of cycle 158:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x19, 0xA, 0x0], alu_op: MINUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 159:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xF, 0x19, 0xA, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x410200, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xa



Pipeline state at end of cycle 160:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x19, 0x0, 0x0], alu_op: CBNZ, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xF, 0xA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 161:
F: LSL   [PC, insn_bits] = [00400154,  D37DF000], seq_succ_PC: 0x40016C, pred_PC: 0x40016C, adrp_val: 0x0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0xF, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xf



Pipeline state at end of cycle 162:
F: ADD   [PC, insn_bits] = [0040016C,  910003E5], seq_succ_PC: 0x400170, pred_PC: 0x400170, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0xF, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 163:
F: ADDS  [PC, insn_bits] = [00400170,  AB050000], seq_succ_PC: 0x400174, pred_PC: 0x400174, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x78, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x78, 0xF, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 164:
F: LDUR  [PC, insn_bits] = [00400174,  F8400000], seq_succ_PC: 0x400178, pred_PC: 0x400178, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x78, 0x7FFFFFEF8, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x78, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LSL   [val_ex, val_b, val_mem] = [0x78, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 165:
F: LSL   [PC, insn_bits] = [00400178,  D37DF065], seq_succ_PC: 0x40017C, pred_PC: 0x40017C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF70, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFF70, 0x78, 0x7FFFFFEF8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x78, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x78, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x78



Pipeline state at end of cycle 166:
F: ADDS  [PC, insn_bits] = [0040017C,  AB0200A5], seq_succ_PC: 0x400180, pred_PC: 0x400180, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF70, 0x7FFFFFF70, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFF70, 0x7FFFFFEF8, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 167:
F: LDUR  [PC, insn_bits] = [00400180,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF70, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF70, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff70



Pipeline state at end of cycle 168:
F: LDUR  [PC, insn_bits] = [00400184,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF70, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 169:
F: ADDS  [PC, insn_bits] = [00400184,  AB050000], seq_succ_PC: 0x400188, pred_PC: 0x400188, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410250, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410250, 0x0, 0x410250, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF70, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x0



Pipeline state at end of cycle 170:
F: ADD   [PC, insn_bits] = [00400188,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410250, 0x410250, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410250, 0x410250, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X5, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 171:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410250, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x410250, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410250



Pipeline state at end of cycle 172:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x3, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410250, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 173:
F: LSL   [PC, insn_bits] = [0040018C,  D37DF086], seq_succ_PC: 0x400190, pred_PC: 0x400190, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x3, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x3, 0x0, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x3], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X5, 0x410250, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x3



Pipeline state at end of cycle 174:
F: ADDS  [PC, insn_bits] = [00400190,  AB0600A5], seq_succ_PC: 0x400194, pred_PC: 0x400194, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x19, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x3, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x3], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 175:
F: LDUR  [PC, insn_bits] = [00400194,  F84000A6], seq_succ_PC: 0x400198, pred_PC: 0x400198, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x7FFFFFEF8, 0xC8, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0xC8, 0x19, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x3, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3



Pipeline state at end of cycle 176:
F: CMP   [PC, insn_bits] = [00400198,  EB06001F], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFFC0, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFFC0, 0x7FFFFFEF8, 0xC8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0xC8, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 177:
F: CSEL  [PC, insn_bits] = [0040019C,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x7FFFFFFC0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFC0, 0x7FFFFFFC0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFFC0, 0xC8, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X6, 0xC8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xc8



Pipeline state at end of cycle 178:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFFC0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFFC0, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffffc0



Pipeline state at end of cycle 179:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFFC0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 180:
F: STUR  [PC, insn_bits] = [004001A0,  F80000A0], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: CSEL  [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: CSEL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CMP   [val_ex, a, b, imm, hw] = [0x3, 0x3, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X6, 0x7FFFFFFC0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x0



Pipeline state at end of cycle 181:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFFC0, 0x3, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CSEL  [val_ex, a, b, imm, hw] = [0x3, 0x3, 0x0, 0x0, 0x0], alu_op: CSEL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: CMP   [val_ex, val_b, val_mem] = [0x3, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 182:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x19, 0x0, 0x0], alu_op: CBNZ, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFC0, 0x7FFFFFFC0, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CSEL  [val_ex, val_b, val_mem] = [0x3, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0x3, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x3



Pipeline state at end of cycle 183:
F: LSL   [PC, insn_bits] = [00400154,  D37DF060], seq_succ_PC: 0x400158, pred_PC: 0x400158, adrp_val: 0x0, status: AOK
D: SUB   [val_a, val_b, imm] = [0x19, 0x3, 0x1], alu_op: MINUS_OP, cond: GT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CBNZ  [val_ex, a, b, imm, hw] = [0xFEEDFACEDEADBEEF, 0x19, 0x0, 0x0, 0x0], alu_op: CBNZ, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFFC0, 0x3, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: CSEL  [dst, val_ex, val_mem] = [X0, 0x3, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3



Pipeline state at end of cycle 184:
F: ADDS  [PC, insn_bits] = [00400158,  AB010000], seq_succ_PC: 0x40015C, pred_PC: 0x40015C, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: SUB   [val_ex, a, b, imm, hw] = [0x18, 0x19, 0x3, 0x1, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CBNZ  [val_ex, val_b, val_mem] = [0xFEEDFACEDEADBEEF, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFFC0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffffc0



Pipeline state at end of cycle 185:
F: LDUR  [PC, insn_bits] = [0040015C,  F8400000], seq_succ_PC: 0x400160, pred_PC: 0x400160, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410200, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUB   [val_ex, val_b, val_mem] = [0x18, 0x3, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CBNZ  [dst, val_ex, val_mem] = [X0, 0xFEEDFACEDEADBEEF, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfeedfacedeadbeef



Pipeline state at end of cycle 186:
F: SUBS  [PC, insn_bits] = [00400160,  EB000080], seq_succ_PC: 0x400164, pred_PC: 0x400164, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410200, 0x0, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410200, 0x0, 0x410200, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUB   [dst, val_ex, val_mem] = [X4, 0x18, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x18



Pipeline state at end of cycle 187:
F: B.cond [PC, insn_bits] = [00400164,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x18, 0x410200, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410200, 0x410200, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410200, 0x410200, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 188:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x18, 0x0, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x410200, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410200



Pipeline state at end of cycle 189:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x18, 0xA, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 190:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xE, 0x18, 0xA, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x410200, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xa



Pipeline state at end of cycle 191:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x18, 0x0, 0x0], alu_op: CBNZ, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xE, 0xA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 192:
F: LSL   [PC, insn_bits] = [00400154,  D37DF000], seq_succ_PC: 0x40016C, pred_PC: 0x40016C, adrp_val: 0x0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0xE, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xe



Pipeline state at end of cycle 193:
F: ADD   [PC, insn_bits] = [0040016C,  910003E5], seq_succ_PC: 0x400170, pred_PC: 0x400170, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0xE, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 194:
F: ADDS  [PC, insn_bits] = [00400170,  AB050000], seq_succ_PC: 0x400174, pred_PC: 0x400174, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x70, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x70, 0xE, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 195:
F: LDUR  [PC, insn_bits] = [00400174,  F8400000], seq_succ_PC: 0x400178, pred_PC: 0x400178, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x70, 0x7FFFFFEF8, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x70, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LSL   [val_ex, val_b, val_mem] = [0x70, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 196:
F: LSL   [PC, insn_bits] = [00400178,  D37DF065], seq_succ_PC: 0x40017C, pred_PC: 0x40017C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF68, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFF68, 0x70, 0x7FFFFFEF8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x70, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x70, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x70



Pipeline state at end of cycle 197:
F: ADDS  [PC, insn_bits] = [0040017C,  AB0200A5], seq_succ_PC: 0x400180, pred_PC: 0x400180, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF68, 0x7FFFFFF68, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFF68, 0x7FFFFFEF8, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 198:
F: LDUR  [PC, insn_bits] = [00400180,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF68, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF68, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff68



Pipeline state at end of cycle 199:
F: LDUR  [PC, insn_bits] = [00400184,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF68, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 200:
F: ADDS  [PC, insn_bits] = [00400184,  AB050000], seq_succ_PC: 0x400188, pred_PC: 0x400188, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410250, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410250, 0x0, 0x410250, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF68, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x0



Pipeline state at end of cycle 201:
F: ADD   [PC, insn_bits] = [00400188,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410250, 0x410250, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410250, 0x410250, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X5, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 202:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410250, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x410250, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410250



Pipeline state at end of cycle 203:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x3, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410250, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 204:
F: LSL   [PC, insn_bits] = [0040018C,  D37DF086], seq_succ_PC: 0x400190, pred_PC: 0x400190, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x3, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x3, 0x0, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x3], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X5, 0x410250, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x3



Pipeline state at end of cycle 205:
F: ADDS  [PC, insn_bits] = [00400190,  AB0600A5], seq_succ_PC: 0x400194, pred_PC: 0x400194, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x18, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x3, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x3], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 206:
F: LDUR  [PC, insn_bits] = [00400194,  F84000A6], seq_succ_PC: 0x400198, pred_PC: 0x400198, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x7FFFFFEF8, 0xC0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0xC0, 0x18, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x3, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3



Pipeline state at end of cycle 207:
F: CMP   [PC, insn_bits] = [00400198,  EB06001F], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFFB8, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFFB8, 0x7FFFFFEF8, 0xC0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0xC0, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 208:
F: CSEL  [PC, insn_bits] = [0040019C,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x7FFFFFFB8, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFB8, 0x7FFFFFFB8, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFFB8, 0xC0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X6, 0xC0, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xc0



Pipeline state at end of cycle 209:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFFB8, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFFB8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffffb8



Pipeline state at end of cycle 210:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFFB8, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 211:
F: STUR  [PC, insn_bits] = [004001A0,  F80000A0], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: CSEL  [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: CSEL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CMP   [val_ex, a, b, imm, hw] = [0x3, 0x3, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X6, 0x7FFFFFFB8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x0



Pipeline state at end of cycle 212:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFFB8, 0x3, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CSEL  [val_ex, a, b, imm, hw] = [0x3, 0x3, 0x0, 0x0, 0x0], alu_op: CSEL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: CMP   [val_ex, val_b, val_mem] = [0x3, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 213:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x18, 0x0, 0x0], alu_op: CBNZ, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFB8, 0x7FFFFFFB8, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CSEL  [val_ex, val_b, val_mem] = [0x3, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0x3, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x3



Pipeline state at end of cycle 214:
F: LSL   [PC, insn_bits] = [00400154,  D37DF060], seq_succ_PC: 0x400158, pred_PC: 0x400158, adrp_val: 0x0, status: AOK
D: SUB   [val_a, val_b, imm] = [0x18, 0x3, 0x1], alu_op: MINUS_OP, cond: GT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CBNZ  [val_ex, a, b, imm, hw] = [0xFEEDFACEDEADBEEF, 0x18, 0x0, 0x0, 0x0], alu_op: CBNZ, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFFB8, 0x3, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: CSEL  [dst, val_ex, val_mem] = [X0, 0x3, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3



Pipeline state at end of cycle 215:
F: ADDS  [PC, insn_bits] = [00400158,  AB010000], seq_succ_PC: 0x40015C, pred_PC: 0x40015C, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: SUB   [val_ex, a, b, imm, hw] = [0x17, 0x18, 0x3, 0x1, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CBNZ  [val_ex, val_b, val_mem] = [0xFEEDFACEDEADBEEF, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFFB8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffffb8



Pipeline state at end of cycle 216:
F: LDUR  [PC, insn_bits] = [0040015C,  F8400000], seq_succ_PC: 0x400160, pred_PC: 0x400160, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410200, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUB   [val_ex, val_b, val_mem] = [0x17, 0x3, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CBNZ  [dst, val_ex, val_mem] = [X0, 0xFEEDFACEDEADBEEF, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfeedfacedeadbeef



Pipeline state at end of cycle 217:
F: SUBS  [PC, insn_bits] = [00400160,  EB000080], seq_succ_PC: 0x400164, pred_PC: 0x400164, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410200, 0x0, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410200, 0x0, 0x410200, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUB   [dst, val_ex, val_mem] = [X4, 0x17, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x17



Pipeline state at end of cycle 218:
F: B.cond [PC, insn_bits] = [00400164,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x17, 0x410200, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410200, 0x410200, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410200, 0x410200, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 219:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x17, 0x0, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x410200, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410200



Pipeline state at end of cycle 220:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x17, 0xA, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 221:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xD, 0x17, 0xA, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x410200, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xa



Pipeline state at end of cycle 222:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x17, 0x0, 0x0], alu_op: CBNZ, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xD, 0xA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 223:
F: LSL   [PC, insn_bits] = [00400154,  D37DF000], seq_succ_PC: 0x40016C, pred_PC: 0x40016C, adrp_val: 0x0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0xD, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xd



Pipeline state at end of cycle 224:
F: ADD   [PC, insn_bits] = [0040016C,  910003E5], seq_succ_PC: 0x400170, pred_PC: 0x400170, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0xD, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 225:
F: ADDS  [PC, insn_bits] = [00400170,  AB050000], seq_succ_PC: 0x400174, pred_PC: 0x400174, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x68, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x68, 0xD, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 226:
F: LDUR  [PC, insn_bits] = [00400174,  F8400000], seq_succ_PC: 0x400178, pred_PC: 0x400178, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x68, 0x7FFFFFEF8, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x68, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LSL   [val_ex, val_b, val_mem] = [0x68, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 227:
F: LSL   [PC, insn_bits] = [00400178,  D37DF065], seq_succ_PC: 0x40017C, pred_PC: 0x40017C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF60, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFF60, 0x68, 0x7FFFFFEF8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x68, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x68, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x68



Pipeline state at end of cycle 228:
F: ADDS  [PC, insn_bits] = [0040017C,  AB0200A5], seq_succ_PC: 0x400180, pred_PC: 0x400180, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF60, 0x7FFFFFF60, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFF60, 0x7FFFFFEF8, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 229:
F: LDUR  [PC, insn_bits] = [00400180,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF60, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF60, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff60



Pipeline state at end of cycle 230:
F: LDUR  [PC, insn_bits] = [00400184,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF60, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 231:
F: ADDS  [PC, insn_bits] = [00400184,  AB050000], seq_succ_PC: 0x400188, pred_PC: 0x400188, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410250, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410250, 0x0, 0x410250, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF60, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x0



Pipeline state at end of cycle 232:
F: ADD   [PC, insn_bits] = [00400188,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410250, 0x410250, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410250, 0x410250, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X5, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 233:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410250, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x410250, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410250



Pipeline state at end of cycle 234:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x3, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410250, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 235:
F: LSL   [PC, insn_bits] = [0040018C,  D37DF086], seq_succ_PC: 0x400190, pred_PC: 0x400190, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x3, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x3, 0x0, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x3], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X5, 0x410250, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x3



Pipeline state at end of cycle 236:
F: ADDS  [PC, insn_bits] = [00400190,  AB0600A5], seq_succ_PC: 0x400194, pred_PC: 0x400194, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x17, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x3, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x3], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 237:
F: LDUR  [PC, insn_bits] = [00400194,  F84000A6], seq_succ_PC: 0x400198, pred_PC: 0x400198, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x7FFFFFEF8, 0xB8, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0xB8, 0x17, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x3, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3



Pipeline state at end of cycle 238:
F: CMP   [PC, insn_bits] = [00400198,  EB06001F], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFFB0, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFFB0, 0x7FFFFFEF8, 0xB8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0xB8, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 239:
F: CSEL  [PC, insn_bits] = [0040019C,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x7FFFFFFB0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFB0, 0x7FFFFFFB0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFFB0, 0xB8, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X6, 0xB8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xb8



Pipeline state at end of cycle 240:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFFB0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFFB0, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffffb0



Pipeline state at end of cycle 241:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFFB0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 242:
F: STUR  [PC, insn_bits] = [004001A0,  F80000A0], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: CSEL  [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: CSEL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CMP   [val_ex, a, b, imm, hw] = [0x3, 0x3, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X6, 0x7FFFFFFB0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x0



Pipeline state at end of cycle 243:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFFB0, 0x3, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CSEL  [val_ex, a, b, imm, hw] = [0x3, 0x3, 0x0, 0x0, 0x0], alu_op: CSEL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: CMP   [val_ex, val_b, val_mem] = [0x3, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 244:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x17, 0x0, 0x0], alu_op: CBNZ, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFB0, 0x7FFFFFFB0, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CSEL  [val_ex, val_b, val_mem] = [0x3, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0x3, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x3



Pipeline state at end of cycle 245:
F: LSL   [PC, insn_bits] = [00400154,  D37DF060], seq_succ_PC: 0x400158, pred_PC: 0x400158, adrp_val: 0x0, status: AOK
D: SUB   [val_a, val_b, imm] = [0x17, 0x3, 0x1], alu_op: MINUS_OP, cond: GT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CBNZ  [val_ex, a, b, imm, hw] = [0xFEEDFACEDEADBEEF, 0x17, 0x0, 0x0, 0x0], alu_op: CBNZ, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFFB0, 0x3, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: CSEL  [dst, val_ex, val_mem] = [X0, 0x3, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3



Pipeline state at end of cycle 246:
F: ADDS  [PC, insn_bits] = [00400158,  AB010000], seq_succ_PC: 0x40015C, pred_PC: 0x40015C, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: SUB   [val_ex, a, b, imm, hw] = [0x16, 0x17, 0x3, 0x1, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CBNZ  [val_ex, val_b, val_mem] = [0xFEEDFACEDEADBEEF, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFFB0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffffb0



Pipeline state at end of cycle 247:
F: LDUR  [PC, insn_bits] = [0040015C,  F8400000], seq_succ_PC: 0x400160, pred_PC: 0x400160, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410200, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUB   [val_ex, val_b, val_mem] = [0x16, 0x3, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CBNZ  [dst, val_ex, val_mem] = [X0, 0xFEEDFACEDEADBEEF, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfeedfacedeadbeef



Pipeline state at end of cycle 248:
F: SUBS  [PC, insn_bits] = [00400160,  EB000080], seq_succ_PC: 0x400164, pred_PC: 0x400164, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410200, 0x0, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410200, 0x0, 0x410200, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUB   [dst, val_ex, val_mem] = [X4, 0x16, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x16



Pipeline state at end of cycle 249:
F: B.cond [PC, insn_bits] = [00400164,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x16, 0x410200, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410200, 0x410200, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410200, 0x410200, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 250:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x16, 0x0, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x410200, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410200



Pipeline state at end of cycle 251:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x16, 0xA, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 252:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xC, 0x16, 0xA, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x410200, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xa



Pipeline state at end of cycle 253:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x16, 0x0, 0x0], alu_op: CBNZ, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xC, 0xA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 254:
F: LSL   [PC, insn_bits] = [00400154,  D37DF000], seq_succ_PC: 0x40016C, pred_PC: 0x40016C, adrp_val: 0x0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0xC, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xc



Pipeline state at end of cycle 255:
F: ADD   [PC, insn_bits] = [0040016C,  910003E5], seq_succ_PC: 0x400170, pred_PC: 0x400170, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0xC, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 256:
F: ADDS  [PC, insn_bits] = [00400170,  AB050000], seq_succ_PC: 0x400174, pred_PC: 0x400174, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x60, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x60, 0xC, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 257:
F: LDUR  [PC, insn_bits] = [00400174,  F8400000], seq_succ_PC: 0x400178, pred_PC: 0x400178, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x60, 0x7FFFFFEF8, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x60, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LSL   [val_ex, val_b, val_mem] = [0x60, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 258:
F: LSL   [PC, insn_bits] = [00400178,  D37DF065], seq_succ_PC: 0x40017C, pred_PC: 0x40017C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF58, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFF58, 0x60, 0x7FFFFFEF8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x60, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x60, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x60



Pipeline state at end of cycle 259:
F: ADDS  [PC, insn_bits] = [0040017C,  AB0200A5], seq_succ_PC: 0x400180, pred_PC: 0x400180, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF58, 0x7FFFFFF58, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFF58, 0x7FFFFFEF8, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 260:
F: LDUR  [PC, insn_bits] = [00400180,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF58, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF58, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff58



Pipeline state at end of cycle 261:
F: LDUR  [PC, insn_bits] = [00400184,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF58, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 262:
F: ADDS  [PC, insn_bits] = [00400184,  AB050000], seq_succ_PC: 0x400188, pred_PC: 0x400188, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410250, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410250, 0x0, 0x410250, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF58, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x0



Pipeline state at end of cycle 263:
F: ADD   [PC, insn_bits] = [00400188,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410250, 0x410250, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410250, 0x410250, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X5, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 264:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410250, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x410250, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410250



Pipeline state at end of cycle 265:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x3, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410250, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 266:
F: LSL   [PC, insn_bits] = [0040018C,  D37DF086], seq_succ_PC: 0x400190, pred_PC: 0x400190, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x3, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x3, 0x0, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x3], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X5, 0x410250, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x3



Pipeline state at end of cycle 267:
F: ADDS  [PC, insn_bits] = [00400190,  AB0600A5], seq_succ_PC: 0x400194, pred_PC: 0x400194, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x16, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x3, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x3], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 268:
F: LDUR  [PC, insn_bits] = [00400194,  F84000A6], seq_succ_PC: 0x400198, pred_PC: 0x400198, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x7FFFFFEF8, 0xB0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0xB0, 0x16, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x3, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3



Pipeline state at end of cycle 269:
F: CMP   [PC, insn_bits] = [00400198,  EB06001F], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFFA8, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFFA8, 0x7FFFFFEF8, 0xB0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0xB0, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 270:
F: CSEL  [PC, insn_bits] = [0040019C,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x7FFFFFFA8, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFA8, 0x7FFFFFFA8, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFFA8, 0xB0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X6, 0xB0, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xb0



Pipeline state at end of cycle 271:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFFA8, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFFA8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffffa8



Pipeline state at end of cycle 272:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFFA8, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 273:
F: STUR  [PC, insn_bits] = [004001A0,  F80000A0], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: CSEL  [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: CSEL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CMP   [val_ex, a, b, imm, hw] = [0x3, 0x3, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X6, 0x7FFFFFFA8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x0



Pipeline state at end of cycle 274:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFFA8, 0x3, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CSEL  [val_ex, a, b, imm, hw] = [0x3, 0x3, 0x0, 0x0, 0x0], alu_op: CSEL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: CMP   [val_ex, val_b, val_mem] = [0x3, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 275:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x16, 0x0, 0x0], alu_op: CBNZ, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFA8, 0x7FFFFFFA8, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CSEL  [val_ex, val_b, val_mem] = [0x3, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0x3, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x3



Pipeline state at end of cycle 276:
F: LSL   [PC, insn_bits] = [00400154,  D37DF060], seq_succ_PC: 0x400158, pred_PC: 0x400158, adrp_val: 0x0, status: AOK
D: SUB   [val_a, val_b, imm] = [0x16, 0x3, 0x1], alu_op: MINUS_OP, cond: GT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CBNZ  [val_ex, a, b, imm, hw] = [0xFEEDFACEDEADBEEF, 0x16, 0x0, 0x0, 0x0], alu_op: CBNZ, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFFA8, 0x3, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: CSEL  [dst, val_ex, val_mem] = [X0, 0x3, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3



Pipeline state at end of cycle 277:
F: ADDS  [PC, insn_bits] = [00400158,  AB010000], seq_succ_PC: 0x40015C, pred_PC: 0x40015C, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: SUB   [val_ex, a, b, imm, hw] = [0x15, 0x16, 0x3, 0x1, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CBNZ  [val_ex, val_b, val_mem] = [0xFEEDFACEDEADBEEF, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFFA8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffffa8



Pipeline state at end of cycle 278:
F: LDUR  [PC, insn_bits] = [0040015C,  F8400000], seq_succ_PC: 0x400160, pred_PC: 0x400160, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410200, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUB   [val_ex, val_b, val_mem] = [0x15, 0x3, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CBNZ  [dst, val_ex, val_mem] = [X0, 0xFEEDFACEDEADBEEF, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfeedfacedeadbeef



Pipeline state at end of cycle 279:
F: SUBS  [PC, insn_bits] = [00400160,  EB000080], seq_succ_PC: 0x400164, pred_PC: 0x400164, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410200, 0x0, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410200, 0x0, 0x410200, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUB   [dst, val_ex, val_mem] = [X4, 0x15, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x15



Pipeline state at end of cycle 280:
F: B.cond [PC, insn_bits] = [00400164,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x15, 0x410200, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410200, 0x410200, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410200, 0x410200, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 281:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x15, 0x0, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x410200, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410200



Pipeline state at end of cycle 282:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x15, 0xA, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 283:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xB, 0x15, 0xA, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x410200, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xa



Pipeline state at end of cycle 284:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x15, 0x0, 0x0], alu_op: CBNZ, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xB, 0xA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 285:
F: LSL   [PC, insn_bits] = [00400154,  D37DF000], seq_succ_PC: 0x40016C, pred_PC: 0x40016C, adrp_val: 0x0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0xB, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xb



Pipeline state at end of cycle 286:
F: ADD   [PC, insn_bits] = [0040016C,  910003E5], seq_succ_PC: 0x400170, pred_PC: 0x400170, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0xB, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 287:
F: ADDS  [PC, insn_bits] = [00400170,  AB050000], seq_succ_PC: 0x400174, pred_PC: 0x400174, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x58, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x58, 0xB, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 288:
F: LDUR  [PC, insn_bits] = [00400174,  F8400000], seq_succ_PC: 0x400178, pred_PC: 0x400178, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x58, 0x7FFFFFEF8, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x58, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LSL   [val_ex, val_b, val_mem] = [0x58, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 289:
F: LSL   [PC, insn_bits] = [00400178,  D37DF065], seq_succ_PC: 0x40017C, pred_PC: 0x40017C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF50, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFF50, 0x58, 0x7FFFFFEF8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x58, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x58, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x58



Pipeline state at end of cycle 290:
F: ADDS  [PC, insn_bits] = [0040017C,  AB0200A5], seq_succ_PC: 0x400180, pred_PC: 0x400180, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF50, 0x7FFFFFF50, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFF50, 0x7FFFFFEF8, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 291:
F: LDUR  [PC, insn_bits] = [00400180,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF50, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF50, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff50



Pipeline state at end of cycle 292:
F: LDUR  [PC, insn_bits] = [00400184,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF50, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 293:
F: ADDS  [PC, insn_bits] = [00400184,  AB050000], seq_succ_PC: 0x400188, pred_PC: 0x400188, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410250, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410250, 0x0, 0x410250, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF50, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x0



Pipeline state at end of cycle 294:
F: ADD   [PC, insn_bits] = [00400188,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410250, 0x410250, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410250, 0x410250, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X5, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 295:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410250, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x410250, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410250



Pipeline state at end of cycle 296:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x3, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410250, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 297:
F: LSL   [PC, insn_bits] = [0040018C,  D37DF086], seq_succ_PC: 0x400190, pred_PC: 0x400190, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x3, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x3, 0x0, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x3], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X5, 0x410250, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x3



Pipeline state at end of cycle 298:
F: ADDS  [PC, insn_bits] = [00400190,  AB0600A5], seq_succ_PC: 0x400194, pred_PC: 0x400194, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x15, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x3, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x3], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 299:
F: LDUR  [PC, insn_bits] = [00400194,  F84000A6], seq_succ_PC: 0x400198, pred_PC: 0x400198, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x7FFFFFEF8, 0xA8, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0xA8, 0x15, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x3, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3



Pipeline state at end of cycle 300:
F: CMP   [PC, insn_bits] = [00400198,  EB06001F], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFFA0, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFFA0, 0x7FFFFFEF8, 0xA8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0xA8, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 301:
F: CSEL  [PC, insn_bits] = [0040019C,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x7FFFFFFA0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFA0, 0x7FFFFFFA0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFFA0, 0xA8, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X6, 0xA8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xa8



Pipeline state at end of cycle 302:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFFA0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFFA0, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffffa0



Pipeline state at end of cycle 303:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFFA0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 304:
F: STUR  [PC, insn_bits] = [004001A0,  F80000A0], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: CSEL  [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: CSEL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CMP   [val_ex, a, b, imm, hw] = [0x3, 0x3, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X6, 0x7FFFFFFA0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x0



Pipeline state at end of cycle 305:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFFA0, 0x3, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CSEL  [val_ex, a, b, imm, hw] = [0x3, 0x3, 0x0, 0x0, 0x0], alu_op: CSEL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: CMP   [val_ex, val_b, val_mem] = [0x3, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 306:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x15, 0x0, 0x0], alu_op: CBNZ, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFA0, 0x7FFFFFFA0, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CSEL  [val_ex, val_b, val_mem] = [0x3, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0x3, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x3



Pipeline state at end of cycle 307:
F: LSL   [PC, insn_bits] = [00400154,  D37DF060], seq_succ_PC: 0x400158, pred_PC: 0x400158, adrp_val: 0x0, status: AOK
D: SUB   [val_a, val_b, imm] = [0x15, 0x3, 0x1], alu_op: MINUS_OP, cond: GT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CBNZ  [val_ex, a, b, imm, hw] = [0xFEEDFACEDEADBEEF, 0x15, 0x0, 0x0, 0x0], alu_op: CBNZ, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFFA0, 0x3, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: CSEL  [dst, val_ex, val_mem] = [X0, 0x3, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3



Pipeline state at end of cycle 308:
F: ADDS  [PC, insn_bits] = [00400158,  AB010000], seq_succ_PC: 0x40015C, pred_PC: 0x40015C, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: SUB   [val_ex, a, b, imm, hw] = [0x14, 0x15, 0x3, 0x1, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CBNZ  [val_ex, val_b, val_mem] = [0xFEEDFACEDEADBEEF, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFFA0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffffa0



Pipeline state at end of cycle 309:
F: LDUR  [PC, insn_bits] = [0040015C,  F8400000], seq_succ_PC: 0x400160, pred_PC: 0x400160, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410200, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUB   [val_ex, val_b, val_mem] = [0x14, 0x3, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CBNZ  [dst, val_ex, val_mem] = [X0, 0xFEEDFACEDEADBEEF, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfeedfacedeadbeef



Pipeline state at end of cycle 310:
F: SUBS  [PC, insn_bits] = [00400160,  EB000080], seq_succ_PC: 0x400164, pred_PC: 0x400164, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410200, 0x0, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410200, 0x0, 0x410200, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUB   [dst, val_ex, val_mem] = [X4, 0x14, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x14



Pipeline state at end of cycle 311:
F: B.cond [PC, insn_bits] = [00400164,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x14, 0x410200, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410200, 0x410200, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410200, 0x410200, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 312:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x14, 0x0, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x410200, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410200



Pipeline state at end of cycle 313:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x14, 0xA, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 314:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xA, 0x14, 0xA, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x410200, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xa



Pipeline state at end of cycle 315:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x14, 0x0, 0x0], alu_op: CBNZ, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xA, 0xA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 316:
F: LSL   [PC, insn_bits] = [00400154,  D37DF000], seq_succ_PC: 0x40016C, pred_PC: 0x40016C, adrp_val: 0x0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0xA, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xa



Pipeline state at end of cycle 317:
F: ADD   [PC, insn_bits] = [0040016C,  910003E5], seq_succ_PC: 0x400170, pred_PC: 0x400170, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0xA, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 318:
F: ADDS  [PC, insn_bits] = [00400170,  AB050000], seq_succ_PC: 0x400174, pred_PC: 0x400174, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x50, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x50, 0xA, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 319:
F: LDUR  [PC, insn_bits] = [00400174,  F8400000], seq_succ_PC: 0x400178, pred_PC: 0x400178, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x50, 0x7FFFFFEF8, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x50, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LSL   [val_ex, val_b, val_mem] = [0x50, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 320:
F: LSL   [PC, insn_bits] = [00400178,  D37DF065], seq_succ_PC: 0x40017C, pred_PC: 0x40017C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF48, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFF48, 0x50, 0x7FFFFFEF8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x50, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x50, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x50



Pipeline state at end of cycle 321:
F: ADDS  [PC, insn_bits] = [0040017C,  AB0200A5], seq_succ_PC: 0x400180, pred_PC: 0x400180, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF48, 0x7FFFFFF48, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFF48, 0x7FFFFFEF8, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 322:
F: LDUR  [PC, insn_bits] = [00400180,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF48, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF48, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff48



Pipeline state at end of cycle 323:
F: LDUR  [PC, insn_bits] = [00400184,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF48, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 324:
F: ADDS  [PC, insn_bits] = [00400184,  AB050000], seq_succ_PC: 0x400188, pred_PC: 0x400188, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410250, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410250, 0x0, 0x410250, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF48, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x0



Pipeline state at end of cycle 325:
F: ADD   [PC, insn_bits] = [00400188,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410250, 0x410250, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410250, 0x410250, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X5, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 326:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410250, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x410250, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410250



Pipeline state at end of cycle 327:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x3, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410250, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 328:
F: LSL   [PC, insn_bits] = [0040018C,  D37DF086], seq_succ_PC: 0x400190, pred_PC: 0x400190, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x3, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x3, 0x0, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x3], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X5, 0x410250, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x3



Pipeline state at end of cycle 329:
F: ADDS  [PC, insn_bits] = [00400190,  AB0600A5], seq_succ_PC: 0x400194, pred_PC: 0x400194, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x14, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x3, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x3], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 330:
F: LDUR  [PC, insn_bits] = [00400194,  F84000A6], seq_succ_PC: 0x400198, pred_PC: 0x400198, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x7FFFFFEF8, 0xA0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0xA0, 0x14, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x3, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3



Pipeline state at end of cycle 331:
F: CMP   [PC, insn_bits] = [00400198,  EB06001F], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF98, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFF98, 0x7FFFFFEF8, 0xA0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0xA0, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 332:
F: CSEL  [PC, insn_bits] = [0040019C,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x7FFFFFF98, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF98, 0x7FFFFFF98, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFF98, 0xA0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X6, 0xA0, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xa0



Pipeline state at end of cycle 333:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF98, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFF98, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff98



Pipeline state at end of cycle 334:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF98, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 335:
F: STUR  [PC, insn_bits] = [004001A0,  F80000A0], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: CSEL  [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: CSEL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CMP   [val_ex, a, b, imm, hw] = [0x3, 0x3, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X6, 0x7FFFFFF98, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x0



Pipeline state at end of cycle 336:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF98, 0x3, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CSEL  [val_ex, a, b, imm, hw] = [0x3, 0x3, 0x0, 0x0, 0x0], alu_op: CSEL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: CMP   [val_ex, val_b, val_mem] = [0x3, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 337:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x14, 0x0, 0x0], alu_op: CBNZ, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF98, 0x7FFFFFF98, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CSEL  [val_ex, val_b, val_mem] = [0x3, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0x3, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x3



Pipeline state at end of cycle 338:
F: LSL   [PC, insn_bits] = [00400154,  D37DF060], seq_succ_PC: 0x400158, pred_PC: 0x400158, adrp_val: 0x0, status: AOK
D: SUB   [val_a, val_b, imm] = [0x14, 0x3, 0x1], alu_op: MINUS_OP, cond: GT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CBNZ  [val_ex, a, b, imm, hw] = [0xFEEDFACEDEADBEEF, 0x14, 0x0, 0x0, 0x0], alu_op: CBNZ, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF98, 0x3, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: CSEL  [dst, val_ex, val_mem] = [X0, 0x3, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3



Pipeline state at end of cycle 339:
F: ADDS  [PC, insn_bits] = [00400158,  AB010000], seq_succ_PC: 0x40015C, pred_PC: 0x40015C, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: SUB   [val_ex, a, b, imm, hw] = [0x13, 0x14, 0x3, 0x1, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CBNZ  [val_ex, val_b, val_mem] = [0xFEEDFACEDEADBEEF, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF98, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff98



Pipeline state at end of cycle 340:
F: LDUR  [PC, insn_bits] = [0040015C,  F8400000], seq_succ_PC: 0x400160, pred_PC: 0x400160, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410200, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUB   [val_ex, val_b, val_mem] = [0x13, 0x3, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CBNZ  [dst, val_ex, val_mem] = [X0, 0xFEEDFACEDEADBEEF, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfeedfacedeadbeef



Pipeline state at end of cycle 341:
F: SUBS  [PC, insn_bits] = [00400160,  EB000080], seq_succ_PC: 0x400164, pred_PC: 0x400164, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410200, 0x0, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410200, 0x0, 0x410200, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUB   [dst, val_ex, val_mem] = [X4, 0x13, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x13



Pipeline state at end of cycle 342:
F: B.cond [PC, insn_bits] = [00400164,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x13, 0x410200, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410200, 0x410200, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410200, 0x410200, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 343:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x13, 0x0, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x410200, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410200



Pipeline state at end of cycle 344:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x13, 0xA, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 345:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x9, 0x13, 0xA, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x410200, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xa



Pipeline state at end of cycle 346:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x13, 0x0, 0x0], alu_op: CBNZ, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x9, 0xA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 347:
F: LSL   [PC, insn_bits] = [00400154,  D37DF000], seq_succ_PC: 0x40016C, pred_PC: 0x40016C, adrp_val: 0x0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x9, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x9



Pipeline state at end of cycle 348:
F: ADD   [PC, insn_bits] = [0040016C,  910003E5], seq_succ_PC: 0x400170, pred_PC: 0x400170, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x9, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 349:
F: ADDS  [PC, insn_bits] = [00400170,  AB050000], seq_succ_PC: 0x400174, pred_PC: 0x400174, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x48, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x48, 0x9, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 350:
F: LDUR  [PC, insn_bits] = [00400174,  F8400000], seq_succ_PC: 0x400178, pred_PC: 0x400178, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x48, 0x7FFFFFEF8, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x48, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LSL   [val_ex, val_b, val_mem] = [0x48, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 351:
F: LSL   [PC, insn_bits] = [00400178,  D37DF065], seq_succ_PC: 0x40017C, pred_PC: 0x40017C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF40, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFF40, 0x48, 0x7FFFFFEF8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x48, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x48, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x48



Pipeline state at end of cycle 352:
F: ADDS  [PC, insn_bits] = [0040017C,  AB0200A5], seq_succ_PC: 0x400180, pred_PC: 0x400180, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF40, 0x7FFFFFF40, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFF40, 0x7FFFFFEF8, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 353:
F: LDUR  [PC, insn_bits] = [00400180,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF40, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF40, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff40



Pipeline state at end of cycle 354:
F: LDUR  [PC, insn_bits] = [00400184,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF40, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 355:
F: ADDS  [PC, insn_bits] = [00400184,  AB050000], seq_succ_PC: 0x400188, pred_PC: 0x400188, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410250, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410250, 0x0, 0x410250, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF40, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x0



Pipeline state at end of cycle 356:
F: ADD   [PC, insn_bits] = [00400188,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410250, 0x410250, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410250, 0x410250, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X5, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 357:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410250, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x410250, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410250



Pipeline state at end of cycle 358:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x3, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410250, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 359:
F: LSL   [PC, insn_bits] = [0040018C,  D37DF086], seq_succ_PC: 0x400190, pred_PC: 0x400190, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x3, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x3, 0x0, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x3], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X5, 0x410250, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x3



Pipeline state at end of cycle 360:
F: ADDS  [PC, insn_bits] = [00400190,  AB0600A5], seq_succ_PC: 0x400194, pred_PC: 0x400194, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x13, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x3, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x3], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 361:
F: LDUR  [PC, insn_bits] = [00400194,  F84000A6], seq_succ_PC: 0x400198, pred_PC: 0x400198, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x7FFFFFEF8, 0x98, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x98, 0x13, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x3, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3



Pipeline state at end of cycle 362:
F: CMP   [PC, insn_bits] = [00400198,  EB06001F], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF90, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFF90, 0x7FFFFFEF8, 0x98, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x98, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 363:
F: CSEL  [PC, insn_bits] = [0040019C,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x7FFFFFF90, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF90, 0x7FFFFFF90, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFF90, 0x98, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X6, 0x98, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x98



Pipeline state at end of cycle 364:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF90, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFF90, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff90



Pipeline state at end of cycle 365:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF90, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 366:
F: STUR  [PC, insn_bits] = [004001A0,  F80000A0], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: CSEL  [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: CSEL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CMP   [val_ex, a, b, imm, hw] = [0x3, 0x3, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X6, 0x7FFFFFF90, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x0



Pipeline state at end of cycle 367:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF90, 0x3, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CSEL  [val_ex, a, b, imm, hw] = [0x3, 0x3, 0x0, 0x0, 0x0], alu_op: CSEL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: CMP   [val_ex, val_b, val_mem] = [0x3, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 368:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x13, 0x0, 0x0], alu_op: CBNZ, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF90, 0x7FFFFFF90, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CSEL  [val_ex, val_b, val_mem] = [0x3, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0x3, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x3



Pipeline state at end of cycle 369:
F: LSL   [PC, insn_bits] = [00400154,  D37DF060], seq_succ_PC: 0x400158, pred_PC: 0x400158, adrp_val: 0x0, status: AOK
D: SUB   [val_a, val_b, imm] = [0x13, 0x3, 0x1], alu_op: MINUS_OP, cond: GT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CBNZ  [val_ex, a, b, imm, hw] = [0xFEEDFACEDEADBEEF, 0x13, 0x0, 0x0, 0x0], alu_op: CBNZ, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF90, 0x3, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: CSEL  [dst, val_ex, val_mem] = [X0, 0x3, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3



Pipeline state at end of cycle 370:
F: ADDS  [PC, insn_bits] = [00400158,  AB010000], seq_succ_PC: 0x40015C, pred_PC: 0x40015C, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: SUB   [val_ex, a, b, imm, hw] = [0x12, 0x13, 0x3, 0x1, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CBNZ  [val_ex, val_b, val_mem] = [0xFEEDFACEDEADBEEF, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF90, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff90



Pipeline state at end of cycle 371:
F: LDUR  [PC, insn_bits] = [0040015C,  F8400000], seq_succ_PC: 0x400160, pred_PC: 0x400160, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410200, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUB   [val_ex, val_b, val_mem] = [0x12, 0x3, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CBNZ  [dst, val_ex, val_mem] = [X0, 0xFEEDFACEDEADBEEF, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfeedfacedeadbeef



Pipeline state at end of cycle 372:
F: SUBS  [PC, insn_bits] = [00400160,  EB000080], seq_succ_PC: 0x400164, pred_PC: 0x400164, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410200, 0x0, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410200, 0x0, 0x410200, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUB   [dst, val_ex, val_mem] = [X4, 0x12, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x12



Pipeline state at end of cycle 373:
F: B.cond [PC, insn_bits] = [00400164,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x12, 0x410200, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410200, 0x410200, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410200, 0x410200, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 374:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x12, 0x0, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x410200, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410200



Pipeline state at end of cycle 375:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x12, 0xA, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 376:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x8, 0x12, 0xA, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x410200, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xa



Pipeline state at end of cycle 377:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x12, 0x0, 0x0], alu_op: CBNZ, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x8, 0xA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 378:
F: LSL   [PC, insn_bits] = [00400154,  D37DF000], seq_succ_PC: 0x40016C, pred_PC: 0x40016C, adrp_val: 0x0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x8, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x8



Pipeline state at end of cycle 379:
F: ADD   [PC, insn_bits] = [0040016C,  910003E5], seq_succ_PC: 0x400170, pred_PC: 0x400170, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x8, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 380:
F: ADDS  [PC, insn_bits] = [00400170,  AB050000], seq_succ_PC: 0x400174, pred_PC: 0x400174, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x40, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x40, 0x8, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 381:
F: LDUR  [PC, insn_bits] = [00400174,  F8400000], seq_succ_PC: 0x400178, pred_PC: 0x400178, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x40, 0x7FFFFFEF8, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x40, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LSL   [val_ex, val_b, val_mem] = [0x40, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 382:
F: LSL   [PC, insn_bits] = [00400178,  D37DF065], seq_succ_PC: 0x40017C, pred_PC: 0x40017C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF38, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFF38, 0x40, 0x7FFFFFEF8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x40, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x40, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x40



Pipeline state at end of cycle 383:
F: ADDS  [PC, insn_bits] = [0040017C,  AB0200A5], seq_succ_PC: 0x400180, pred_PC: 0x400180, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF38, 0x7FFFFFF38, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFF38, 0x7FFFFFEF8, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 384:
F: LDUR  [PC, insn_bits] = [00400180,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF38, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF38, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff38



Pipeline state at end of cycle 385:
F: LDUR  [PC, insn_bits] = [00400184,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF38, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 386:
F: ADDS  [PC, insn_bits] = [00400184,  AB050000], seq_succ_PC: 0x400188, pred_PC: 0x400188, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410250, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410250, 0x0, 0x410250, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF38, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x0



Pipeline state at end of cycle 387:
F: ADD   [PC, insn_bits] = [00400188,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410250, 0x410250, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410250, 0x410250, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X5, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 388:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410250, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x410250, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410250



Pipeline state at end of cycle 389:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x3, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410250, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 390:
F: LSL   [PC, insn_bits] = [0040018C,  D37DF086], seq_succ_PC: 0x400190, pred_PC: 0x400190, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x3, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x3, 0x0, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x3], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X5, 0x410250, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x3



Pipeline state at end of cycle 391:
F: ADDS  [PC, insn_bits] = [00400190,  AB0600A5], seq_succ_PC: 0x400194, pred_PC: 0x400194, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x12, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x3, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x3], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 392:
F: LDUR  [PC, insn_bits] = [00400194,  F84000A6], seq_succ_PC: 0x400198, pred_PC: 0x400198, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x7FFFFFEF8, 0x90, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x90, 0x12, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x3, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3



Pipeline state at end of cycle 393:
F: CMP   [PC, insn_bits] = [00400198,  EB06001F], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF88, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFF88, 0x7FFFFFEF8, 0x90, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x90, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 394:
F: CSEL  [PC, insn_bits] = [0040019C,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x7FFFFFF88, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF88, 0x7FFFFFF88, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFF88, 0x90, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X6, 0x90, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x90



Pipeline state at end of cycle 395:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF88, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFF88, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff88



Pipeline state at end of cycle 396:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF88, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 397:
F: STUR  [PC, insn_bits] = [004001A0,  F80000A0], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: CSEL  [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: CSEL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CMP   [val_ex, a, b, imm, hw] = [0x3, 0x3, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X6, 0x7FFFFFF88, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x0



Pipeline state at end of cycle 398:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF88, 0x3, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CSEL  [val_ex, a, b, imm, hw] = [0x3, 0x3, 0x0, 0x0, 0x0], alu_op: CSEL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: CMP   [val_ex, val_b, val_mem] = [0x3, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 399:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x12, 0x0, 0x0], alu_op: CBNZ, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF88, 0x7FFFFFF88, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CSEL  [val_ex, val_b, val_mem] = [0x3, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0x3, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x3



Pipeline state at end of cycle 400:
F: LSL   [PC, insn_bits] = [00400154,  D37DF060], seq_succ_PC: 0x400158, pred_PC: 0x400158, adrp_val: 0x0, status: AOK
D: SUB   [val_a, val_b, imm] = [0x12, 0x3, 0x1], alu_op: MINUS_OP, cond: GT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CBNZ  [val_ex, a, b, imm, hw] = [0xFEEDFACEDEADBEEF, 0x12, 0x0, 0x0, 0x0], alu_op: CBNZ, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF88, 0x3, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: CSEL  [dst, val_ex, val_mem] = [X0, 0x3, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3



Pipeline state at end of cycle 401:
F: ADDS  [PC, insn_bits] = [00400158,  AB010000], seq_succ_PC: 0x40015C, pred_PC: 0x40015C, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: SUB   [val_ex, a, b, imm, hw] = [0x11, 0x12, 0x3, 0x1, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CBNZ  [val_ex, val_b, val_mem] = [0xFEEDFACEDEADBEEF, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF88, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff88



Pipeline state at end of cycle 402:
F: LDUR  [PC, insn_bits] = [0040015C,  F8400000], seq_succ_PC: 0x400160, pred_PC: 0x400160, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410200, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUB   [val_ex, val_b, val_mem] = [0x11, 0x3, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CBNZ  [dst, val_ex, val_mem] = [X0, 0xFEEDFACEDEADBEEF, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfeedfacedeadbeef



Pipeline state at end of cycle 403:
F: SUBS  [PC, insn_bits] = [00400160,  EB000080], seq_succ_PC: 0x400164, pred_PC: 0x400164, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410200, 0x0, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410200, 0x0, 0x410200, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUB   [dst, val_ex, val_mem] = [X4, 0x11, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x11



Pipeline state at end of cycle 404:
F: B.cond [PC, insn_bits] = [00400164,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x11, 0x410200, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410200, 0x410200, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410200, 0x410200, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 405:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x11, 0x0, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x410200, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410200



Pipeline state at end of cycle 406:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x11, 0xA, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 407:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7, 0x11, 0xA, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x410200, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xa



Pipeline state at end of cycle 408:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x11, 0x0, 0x0], alu_op: CBNZ, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7, 0xA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 409:
F: LSL   [PC, insn_bits] = [00400154,  D37DF000], seq_succ_PC: 0x40016C, pred_PC: 0x40016C, adrp_val: 0x0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x7, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7



Pipeline state at end of cycle 410:
F: ADD   [PC, insn_bits] = [0040016C,  910003E5], seq_succ_PC: 0x400170, pred_PC: 0x400170, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x7, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 411:
F: ADDS  [PC, insn_bits] = [00400170,  AB050000], seq_succ_PC: 0x400174, pred_PC: 0x400174, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x38, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x38, 0x7, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 412:
F: LDUR  [PC, insn_bits] = [00400174,  F8400000], seq_succ_PC: 0x400178, pred_PC: 0x400178, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x38, 0x7FFFFFEF8, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x38, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LSL   [val_ex, val_b, val_mem] = [0x38, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 413:
F: LSL   [PC, insn_bits] = [00400178,  D37DF065], seq_succ_PC: 0x40017C, pred_PC: 0x40017C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF30, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFF30, 0x38, 0x7FFFFFEF8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x38, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x38, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x38



Pipeline state at end of cycle 414:
F: ADDS  [PC, insn_bits] = [0040017C,  AB0200A5], seq_succ_PC: 0x400180, pred_PC: 0x400180, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF30, 0x7FFFFFF30, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFF30, 0x7FFFFFEF8, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 415:
F: LDUR  [PC, insn_bits] = [00400180,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF30, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF30, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff30



Pipeline state at end of cycle 416:
F: LDUR  [PC, insn_bits] = [00400184,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF30, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 417:
F: ADDS  [PC, insn_bits] = [00400184,  AB050000], seq_succ_PC: 0x400188, pred_PC: 0x400188, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410250, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410250, 0x0, 0x410250, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF30, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x0



Pipeline state at end of cycle 418:
F: ADD   [PC, insn_bits] = [00400188,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410250, 0x410250, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410250, 0x410250, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X5, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 419:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410250, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x410250, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410250



Pipeline state at end of cycle 420:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x3, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410250, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 421:
F: LSL   [PC, insn_bits] = [0040018C,  D37DF086], seq_succ_PC: 0x400190, pred_PC: 0x400190, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x3, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x3, 0x0, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x3], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X5, 0x410250, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x3



Pipeline state at end of cycle 422:
F: ADDS  [PC, insn_bits] = [00400190,  AB0600A5], seq_succ_PC: 0x400194, pred_PC: 0x400194, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x11, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x3, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x3], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 423:
F: LDUR  [PC, insn_bits] = [00400194,  F84000A6], seq_succ_PC: 0x400198, pred_PC: 0x400198, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x7FFFFFEF8, 0x88, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x88, 0x11, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x3, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3



Pipeline state at end of cycle 424:
F: CMP   [PC, insn_bits] = [00400198,  EB06001F], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF80, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFF80, 0x7FFFFFEF8, 0x88, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x88, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 425:
F: CSEL  [PC, insn_bits] = [0040019C,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x7FFFFFF80, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF80, 0x7FFFFFF80, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFF80, 0x88, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X6, 0x88, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x88



Pipeline state at end of cycle 426:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF80, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFF80, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff80



Pipeline state at end of cycle 427:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF80, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 428:
F: STUR  [PC, insn_bits] = [004001A0,  F80000A0], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: CSEL  [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: CSEL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CMP   [val_ex, a, b, imm, hw] = [0x3, 0x3, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X6, 0x7FFFFFF80, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x0



Pipeline state at end of cycle 429:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF80, 0x3, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CSEL  [val_ex, a, b, imm, hw] = [0x3, 0x3, 0x0, 0x0, 0x0], alu_op: CSEL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: CMP   [val_ex, val_b, val_mem] = [0x3, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 430:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x11, 0x0, 0x0], alu_op: CBNZ, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF80, 0x7FFFFFF80, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CSEL  [val_ex, val_b, val_mem] = [0x3, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0x3, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x3



Pipeline state at end of cycle 431:
F: LSL   [PC, insn_bits] = [00400154,  D37DF060], seq_succ_PC: 0x400158, pred_PC: 0x400158, adrp_val: 0x0, status: AOK
D: SUB   [val_a, val_b, imm] = [0x11, 0x3, 0x1], alu_op: MINUS_OP, cond: GT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CBNZ  [val_ex, a, b, imm, hw] = [0xFEEDFACEDEADBEEF, 0x11, 0x0, 0x0, 0x0], alu_op: CBNZ, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF80, 0x3, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: CSEL  [dst, val_ex, val_mem] = [X0, 0x3, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3



Pipeline state at end of cycle 432:
F: ADDS  [PC, insn_bits] = [00400158,  AB010000], seq_succ_PC: 0x40015C, pred_PC: 0x40015C, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: SUB   [val_ex, a, b, imm, hw] = [0x10, 0x11, 0x3, 0x1, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CBNZ  [val_ex, val_b, val_mem] = [0xFEEDFACEDEADBEEF, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF80, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff80



Pipeline state at end of cycle 433:
F: LDUR  [PC, insn_bits] = [0040015C,  F8400000], seq_succ_PC: 0x400160, pred_PC: 0x400160, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410200, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUB   [val_ex, val_b, val_mem] = [0x10, 0x3, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CBNZ  [dst, val_ex, val_mem] = [X0, 0xFEEDFACEDEADBEEF, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfeedfacedeadbeef



Pipeline state at end of cycle 434:
F: SUBS  [PC, insn_bits] = [00400160,  EB000080], seq_succ_PC: 0x400164, pred_PC: 0x400164, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410200, 0x0, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410200, 0x0, 0x410200, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUB   [dst, val_ex, val_mem] = [X4, 0x10, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x10



Pipeline state at end of cycle 435:
F: B.cond [PC, insn_bits] = [00400164,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x10, 0x410200, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410200, 0x410200, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410200, 0x410200, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 436:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x10, 0x0, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x410200, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410200



Pipeline state at end of cycle 437:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x10, 0xA, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 438:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x6, 0x10, 0xA, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x410200, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xa



Pipeline state at end of cycle 439:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x10, 0x0, 0x0], alu_op: CBNZ, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x6, 0xA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 440:
F: LSL   [PC, insn_bits] = [00400154,  D37DF000], seq_succ_PC: 0x40016C, pred_PC: 0x40016C, adrp_val: 0x0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x6, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x6



Pipeline state at end of cycle 441:
F: ADD   [PC, insn_bits] = [0040016C,  910003E5], seq_succ_PC: 0x400170, pred_PC: 0x400170, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x6, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 442:
F: ADDS  [PC, insn_bits] = [00400170,  AB050000], seq_succ_PC: 0x400174, pred_PC: 0x400174, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x30, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x30, 0x6, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 443:
F: LDUR  [PC, insn_bits] = [00400174,  F8400000], seq_succ_PC: 0x400178, pred_PC: 0x400178, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x30, 0x7FFFFFEF8, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x30, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LSL   [val_ex, val_b, val_mem] = [0x30, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 444:
F: LSL   [PC, insn_bits] = [00400178,  D37DF065], seq_succ_PC: 0x40017C, pred_PC: 0x40017C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF28, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFF28, 0x30, 0x7FFFFFEF8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x30, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x30, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x30



Pipeline state at end of cycle 445:
F: ADDS  [PC, insn_bits] = [0040017C,  AB0200A5], seq_succ_PC: 0x400180, pred_PC: 0x400180, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF28, 0x7FFFFFF28, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFF28, 0x7FFFFFEF8, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 446:
F: LDUR  [PC, insn_bits] = [00400180,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF28, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF28, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff28



Pipeline state at end of cycle 447:
F: LDUR  [PC, insn_bits] = [00400184,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF28, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 448:
F: ADDS  [PC, insn_bits] = [00400184,  AB050000], seq_succ_PC: 0x400188, pred_PC: 0x400188, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410250, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410250, 0x0, 0x410250, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF28, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x0



Pipeline state at end of cycle 449:
F: ADD   [PC, insn_bits] = [00400188,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410250, 0x410250, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410250, 0x410250, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X5, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 450:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410250, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x410250, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410250



Pipeline state at end of cycle 451:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x3, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410250, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 452:
F: LSL   [PC, insn_bits] = [0040018C,  D37DF086], seq_succ_PC: 0x400190, pred_PC: 0x400190, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x3, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x3, 0x0, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x3], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X5, 0x410250, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x3



Pipeline state at end of cycle 453:
F: ADDS  [PC, insn_bits] = [00400190,  AB0600A5], seq_succ_PC: 0x400194, pred_PC: 0x400194, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x10, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x3, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x3], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 454:
F: LDUR  [PC, insn_bits] = [00400194,  F84000A6], seq_succ_PC: 0x400198, pred_PC: 0x400198, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x7FFFFFEF8, 0x80, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x80, 0x10, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x3, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3



Pipeline state at end of cycle 455:
F: CMP   [PC, insn_bits] = [00400198,  EB06001F], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF78, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFF78, 0x7FFFFFEF8, 0x80, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x80, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 456:
F: CSEL  [PC, insn_bits] = [0040019C,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x7FFFFFF78, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF78, 0x7FFFFFF78, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFF78, 0x80, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X6, 0x80, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x80



Pipeline state at end of cycle 457:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF78, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFF78, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff78



Pipeline state at end of cycle 458:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF78, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 459:
F: STUR  [PC, insn_bits] = [004001A0,  F80000A0], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: CSEL  [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: CSEL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CMP   [val_ex, a, b, imm, hw] = [0x3, 0x3, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X6, 0x7FFFFFF78, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x0



Pipeline state at end of cycle 460:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF78, 0x3, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CSEL  [val_ex, a, b, imm, hw] = [0x3, 0x3, 0x0, 0x0, 0x0], alu_op: CSEL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: CMP   [val_ex, val_b, val_mem] = [0x3, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 461:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x10, 0x0, 0x0], alu_op: CBNZ, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF78, 0x7FFFFFF78, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CSEL  [val_ex, val_b, val_mem] = [0x3, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0x3, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x3



Pipeline state at end of cycle 462:
F: LSL   [PC, insn_bits] = [00400154,  D37DF060], seq_succ_PC: 0x400158, pred_PC: 0x400158, adrp_val: 0x0, status: AOK
D: SUB   [val_a, val_b, imm] = [0x10, 0x3, 0x1], alu_op: MINUS_OP, cond: GT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CBNZ  [val_ex, a, b, imm, hw] = [0xFEEDFACEDEADBEEF, 0x10, 0x0, 0x0, 0x0], alu_op: CBNZ, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF78, 0x3, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: CSEL  [dst, val_ex, val_mem] = [X0, 0x3, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3



Pipeline state at end of cycle 463:
F: ADDS  [PC, insn_bits] = [00400158,  AB010000], seq_succ_PC: 0x40015C, pred_PC: 0x40015C, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: SUB   [val_ex, a, b, imm, hw] = [0xF, 0x10, 0x3, 0x1, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CBNZ  [val_ex, val_b, val_mem] = [0xFEEDFACEDEADBEEF, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF78, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff78



Pipeline state at end of cycle 464:
F: LDUR  [PC, insn_bits] = [0040015C,  F8400000], seq_succ_PC: 0x400160, pred_PC: 0x400160, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410200, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUB   [val_ex, val_b, val_mem] = [0xF, 0x3, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CBNZ  [dst, val_ex, val_mem] = [X0, 0xFEEDFACEDEADBEEF, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfeedfacedeadbeef



Pipeline state at end of cycle 465:
F: SUBS  [PC, insn_bits] = [00400160,  EB000080], seq_succ_PC: 0x400164, pred_PC: 0x400164, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410200, 0x0, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410200, 0x0, 0x410200, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUB   [dst, val_ex, val_mem] = [X4, 0xF, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xf



Pipeline state at end of cycle 466:
F: B.cond [PC, insn_bits] = [00400164,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0xF, 0x410200, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410200, 0x410200, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410200, 0x410200, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 467:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0xF, 0x0, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x410200, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410200



Pipeline state at end of cycle 468:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0xF, 0xA, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 469:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x5, 0xF, 0xA, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x410200, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xa



Pipeline state at end of cycle 470:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0xF, 0x0, 0x0], alu_op: CBNZ, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x5, 0xA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 471:
F: LSL   [PC, insn_bits] = [00400154,  D37DF000], seq_succ_PC: 0x40016C, pred_PC: 0x40016C, adrp_val: 0x0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x5, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x5



Pipeline state at end of cycle 472:
F: ADD   [PC, insn_bits] = [0040016C,  910003E5], seq_succ_PC: 0x400170, pred_PC: 0x400170, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x5, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 473:
F: ADDS  [PC, insn_bits] = [00400170,  AB050000], seq_succ_PC: 0x400174, pred_PC: 0x400174, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x28, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x28, 0x5, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 474:
F: LDUR  [PC, insn_bits] = [00400174,  F8400000], seq_succ_PC: 0x400178, pred_PC: 0x400178, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x28, 0x7FFFFFEF8, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x28, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LSL   [val_ex, val_b, val_mem] = [0x28, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 475:
F: LSL   [PC, insn_bits] = [00400178,  D37DF065], seq_succ_PC: 0x40017C, pred_PC: 0x40017C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF20, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFF20, 0x28, 0x7FFFFFEF8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x28, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x28, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x28



Pipeline state at end of cycle 476:
F: ADDS  [PC, insn_bits] = [0040017C,  AB0200A5], seq_succ_PC: 0x400180, pred_PC: 0x400180, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF20, 0x7FFFFFF20, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFF20, 0x7FFFFFEF8, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 477:
F: LDUR  [PC, insn_bits] = [00400180,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF20, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF20, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff20



Pipeline state at end of cycle 478:
F: LDUR  [PC, insn_bits] = [00400184,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF20, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 479:
F: ADDS  [PC, insn_bits] = [00400184,  AB050000], seq_succ_PC: 0x400188, pred_PC: 0x400188, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410250, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410250, 0x0, 0x410250, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF20, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x0



Pipeline state at end of cycle 480:
F: ADD   [PC, insn_bits] = [00400188,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410250, 0x410250, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410250, 0x410250, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X5, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 481:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410250, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x410250, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410250



Pipeline state at end of cycle 482:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x3, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410250, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 483:
F: LSL   [PC, insn_bits] = [0040018C,  D37DF086], seq_succ_PC: 0x400190, pred_PC: 0x400190, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x3, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x3, 0x0, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x3], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X5, 0x410250, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x3



Pipeline state at end of cycle 484:
F: ADDS  [PC, insn_bits] = [00400190,  AB0600A5], seq_succ_PC: 0x400194, pred_PC: 0x400194, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0xF, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x3, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x3], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 485:
F: LDUR  [PC, insn_bits] = [00400194,  F84000A6], seq_succ_PC: 0x400198, pred_PC: 0x400198, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x7FFFFFEF8, 0x78, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x78, 0xF, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x3, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3



Pipeline state at end of cycle 486:
F: CMP   [PC, insn_bits] = [00400198,  EB06001F], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF70, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFF70, 0x7FFFFFEF8, 0x78, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x78, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 487:
F: CSEL  [PC, insn_bits] = [0040019C,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x7FFFFFF70, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF70, 0x7FFFFFF70, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFF70, 0x78, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X6, 0x78, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x78



Pipeline state at end of cycle 488:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF70, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFF70, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff70



Pipeline state at end of cycle 489:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF70, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 490:
F: STUR  [PC, insn_bits] = [004001A0,  F80000A0], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: CSEL  [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: CSEL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CMP   [val_ex, a, b, imm, hw] = [0x3, 0x3, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X6, 0x7FFFFFF70, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x0



Pipeline state at end of cycle 491:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF70, 0x3, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CSEL  [val_ex, a, b, imm, hw] = [0x3, 0x3, 0x0, 0x0, 0x0], alu_op: CSEL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: CMP   [val_ex, val_b, val_mem] = [0x3, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 492:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0xF, 0x0, 0x0], alu_op: CBNZ, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF70, 0x7FFFFFF70, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CSEL  [val_ex, val_b, val_mem] = [0x3, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0x3, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x3



Pipeline state at end of cycle 493:
F: LSL   [PC, insn_bits] = [00400154,  D37DF060], seq_succ_PC: 0x400158, pred_PC: 0x400158, adrp_val: 0x0, status: AOK
D: SUB   [val_a, val_b, imm] = [0xF, 0x3, 0x1], alu_op: MINUS_OP, cond: GT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CBNZ  [val_ex, a, b, imm, hw] = [0xFEEDFACEDEADBEEF, 0xF, 0x0, 0x0, 0x0], alu_op: CBNZ, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF70, 0x3, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: CSEL  [dst, val_ex, val_mem] = [X0, 0x3, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3



Pipeline state at end of cycle 494:
F: ADDS  [PC, insn_bits] = [00400158,  AB010000], seq_succ_PC: 0x40015C, pred_PC: 0x40015C, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: SUB   [val_ex, a, b, imm, hw] = [0xE, 0xF, 0x3, 0x1, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CBNZ  [val_ex, val_b, val_mem] = [0xFEEDFACEDEADBEEF, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF70, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff70



Pipeline state at end of cycle 495:
F: LDUR  [PC, insn_bits] = [0040015C,  F8400000], seq_succ_PC: 0x400160, pred_PC: 0x400160, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410200, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUB   [val_ex, val_b, val_mem] = [0xE, 0x3, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CBNZ  [dst, val_ex, val_mem] = [X0, 0xFEEDFACEDEADBEEF, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfeedfacedeadbeef



Pipeline state at end of cycle 496:
F: SUBS  [PC, insn_bits] = [00400160,  EB000080], seq_succ_PC: 0x400164, pred_PC: 0x400164, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410200, 0x0, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410200, 0x0, 0x410200, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUB   [dst, val_ex, val_mem] = [X4, 0xE, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xe



Pipeline state at end of cycle 497:
F: B.cond [PC, insn_bits] = [00400164,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0xE, 0x410200, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410200, 0x410200, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410200, 0x410200, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 498:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0xE, 0x0, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x410200, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410200



Pipeline state at end of cycle 499:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0xE, 0xA, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 500:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x4, 0xE, 0xA, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x410200, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xa



Pipeline state at end of cycle 501:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0xE, 0x0, 0x0], alu_op: CBNZ, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x4, 0xA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 502:
F: LSL   [PC, insn_bits] = [00400154,  D37DF000], seq_succ_PC: 0x40016C, pred_PC: 0x40016C, adrp_val: 0x0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x4, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x4



Pipeline state at end of cycle 503:
F: ADD   [PC, insn_bits] = [0040016C,  910003E5], seq_succ_PC: 0x400170, pred_PC: 0x400170, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x4, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 504:
F: ADDS  [PC, insn_bits] = [00400170,  AB050000], seq_succ_PC: 0x400174, pred_PC: 0x400174, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x20, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x20, 0x4, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 505:
F: LDUR  [PC, insn_bits] = [00400174,  F8400000], seq_succ_PC: 0x400178, pred_PC: 0x400178, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x20, 0x7FFFFFEF8, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x20, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LSL   [val_ex, val_b, val_mem] = [0x20, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 506:
F: LSL   [PC, insn_bits] = [00400178,  D37DF065], seq_succ_PC: 0x40017C, pred_PC: 0x40017C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF18, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFF18, 0x20, 0x7FFFFFEF8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x20, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x20, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x20



Pipeline state at end of cycle 507:
F: ADDS  [PC, insn_bits] = [0040017C,  AB0200A5], seq_succ_PC: 0x400180, pred_PC: 0x400180, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF18, 0x7FFFFFF18, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFF18, 0x7FFFFFEF8, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 508:
F: LDUR  [PC, insn_bits] = [00400180,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF18, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF18, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff18



Pipeline state at end of cycle 509:
F: LDUR  [PC, insn_bits] = [00400184,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF18, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 510:
F: ADDS  [PC, insn_bits] = [00400184,  AB050000], seq_succ_PC: 0x400188, pred_PC: 0x400188, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410250, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410250, 0x0, 0x410250, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF18, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x0



Pipeline state at end of cycle 511:
F: ADD   [PC, insn_bits] = [00400188,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410250, 0x410250, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410250, 0x410250, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X5, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 512:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410250, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x410250, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410250



Pipeline state at end of cycle 513:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x3, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410250, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 514:
F: LSL   [PC, insn_bits] = [0040018C,  D37DF086], seq_succ_PC: 0x400190, pred_PC: 0x400190, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x3, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x3, 0x0, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x3], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X5, 0x410250, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x3



Pipeline state at end of cycle 515:
F: ADDS  [PC, insn_bits] = [00400190,  AB0600A5], seq_succ_PC: 0x400194, pred_PC: 0x400194, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0xE, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x3, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x3], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 516:
F: LDUR  [PC, insn_bits] = [00400194,  F84000A6], seq_succ_PC: 0x400198, pred_PC: 0x400198, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x7FFFFFEF8, 0x70, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x70, 0xE, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x3, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3



Pipeline state at end of cycle 517:
F: CMP   [PC, insn_bits] = [00400198,  EB06001F], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF68, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFF68, 0x7FFFFFEF8, 0x70, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x70, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 518:
F: CSEL  [PC, insn_bits] = [0040019C,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x7FFFFFF68, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF68, 0x7FFFFFF68, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFF68, 0x70, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X6, 0x70, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x70



Pipeline state at end of cycle 519:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF68, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFF68, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff68



Pipeline state at end of cycle 520:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF68, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 521:
F: STUR  [PC, insn_bits] = [004001A0,  F80000A0], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: CSEL  [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: CSEL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CMP   [val_ex, a, b, imm, hw] = [0x3, 0x3, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X6, 0x7FFFFFF68, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x0



Pipeline state at end of cycle 522:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF68, 0x3, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CSEL  [val_ex, a, b, imm, hw] = [0x3, 0x3, 0x0, 0x0, 0x0], alu_op: CSEL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: CMP   [val_ex, val_b, val_mem] = [0x3, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 523:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0xE, 0x0, 0x0], alu_op: CBNZ, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF68, 0x7FFFFFF68, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CSEL  [val_ex, val_b, val_mem] = [0x3, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0x3, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x3



Pipeline state at end of cycle 524:
F: LSL   [PC, insn_bits] = [00400154,  D37DF060], seq_succ_PC: 0x400158, pred_PC: 0x400158, adrp_val: 0x0, status: AOK
D: SUB   [val_a, val_b, imm] = [0xE, 0x3, 0x1], alu_op: MINUS_OP, cond: GT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CBNZ  [val_ex, a, b, imm, hw] = [0xFEEDFACEDEADBEEF, 0xE, 0x0, 0x0, 0x0], alu_op: CBNZ, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF68, 0x3, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: CSEL  [dst, val_ex, val_mem] = [X0, 0x3, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3



Pipeline state at end of cycle 525:
F: ADDS  [PC, insn_bits] = [00400158,  AB010000], seq_succ_PC: 0x40015C, pred_PC: 0x40015C, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: SUB   [val_ex, a, b, imm, hw] = [0xD, 0xE, 0x3, 0x1, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CBNZ  [val_ex, val_b, val_mem] = [0xFEEDFACEDEADBEEF, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF68, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff68



Pipeline state at end of cycle 526:
F: LDUR  [PC, insn_bits] = [0040015C,  F8400000], seq_succ_PC: 0x400160, pred_PC: 0x400160, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410200, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUB   [val_ex, val_b, val_mem] = [0xD, 0x3, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CBNZ  [dst, val_ex, val_mem] = [X0, 0xFEEDFACEDEADBEEF, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfeedfacedeadbeef



Pipeline state at end of cycle 527:
F: SUBS  [PC, insn_bits] = [00400160,  EB000080], seq_succ_PC: 0x400164, pred_PC: 0x400164, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410200, 0x0, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410200, 0x0, 0x410200, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUB   [dst, val_ex, val_mem] = [X4, 0xD, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xd



Pipeline state at end of cycle 528:
F: B.cond [PC, insn_bits] = [00400164,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0xD, 0x410200, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410200, 0x410200, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410200, 0x410200, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 529:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0xD, 0x0, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x410200, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410200



Pipeline state at end of cycle 530:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0xD, 0xA, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 531:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x3, 0xD, 0xA, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x410200, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xa



Pipeline state at end of cycle 532:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0xD, 0x0, 0x0], alu_op: CBNZ, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x3, 0xA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 533:
F: LSL   [PC, insn_bits] = [00400154,  D37DF000], seq_succ_PC: 0x40016C, pred_PC: 0x40016C, adrp_val: 0x0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x3, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3



Pipeline state at end of cycle 534:
F: ADD   [PC, insn_bits] = [0040016C,  910003E5], seq_succ_PC: 0x400170, pred_PC: 0x400170, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x3, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 535:
F: ADDS  [PC, insn_bits] = [00400170,  AB050000], seq_succ_PC: 0x400174, pred_PC: 0x400174, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x18, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x18, 0x3, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 536:
F: LDUR  [PC, insn_bits] = [00400174,  F8400000], seq_succ_PC: 0x400178, pred_PC: 0x400178, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x18, 0x7FFFFFEF8, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x18, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LSL   [val_ex, val_b, val_mem] = [0x18, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 537:
F: LSL   [PC, insn_bits] = [00400178,  D37DF065], seq_succ_PC: 0x40017C, pred_PC: 0x40017C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF10, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFF10, 0x18, 0x7FFFFFEF8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x18, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x18, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x18



Pipeline state at end of cycle 538:
F: ADDS  [PC, insn_bits] = [0040017C,  AB0200A5], seq_succ_PC: 0x400180, pred_PC: 0x400180, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF10, 0x7FFFFFF10, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFF10, 0x7FFFFFEF8, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 539:
F: LDUR  [PC, insn_bits] = [00400180,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF10, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF10, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff10



Pipeline state at end of cycle 540:
F: LDUR  [PC, insn_bits] = [00400184,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF10, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 541:
F: ADDS  [PC, insn_bits] = [00400184,  AB050000], seq_succ_PC: 0x400188, pred_PC: 0x400188, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410250, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410250, 0x0, 0x410250, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF10, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x0



Pipeline state at end of cycle 542:
F: ADD   [PC, insn_bits] = [00400188,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410250, 0x410250, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410250, 0x410250, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X5, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 543:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410250, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x410250, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410250



Pipeline state at end of cycle 544:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x3, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410250, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 545:
F: LSL   [PC, insn_bits] = [0040018C,  D37DF086], seq_succ_PC: 0x400190, pred_PC: 0x400190, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x3, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x3, 0x0, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x3], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X5, 0x410250, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x3



Pipeline state at end of cycle 546:
F: ADDS  [PC, insn_bits] = [00400190,  AB0600A5], seq_succ_PC: 0x400194, pred_PC: 0x400194, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0xD, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x3, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x3], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 547:
F: LDUR  [PC, insn_bits] = [00400194,  F84000A6], seq_succ_PC: 0x400198, pred_PC: 0x400198, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x7FFFFFEF8, 0x68, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x68, 0xD, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x3, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3



Pipeline state at end of cycle 548:
F: CMP   [PC, insn_bits] = [00400198,  EB06001F], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF60, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFF60, 0x7FFFFFEF8, 0x68, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x68, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 549:
F: CSEL  [PC, insn_bits] = [0040019C,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x7FFFFFF60, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF60, 0x7FFFFFF60, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFF60, 0x68, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X6, 0x68, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x68



Pipeline state at end of cycle 550:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF60, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFF60, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff60



Pipeline state at end of cycle 551:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF60, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 552:
F: STUR  [PC, insn_bits] = [004001A0,  F80000A0], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: CSEL  [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: CSEL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CMP   [val_ex, a, b, imm, hw] = [0x3, 0x3, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X6, 0x7FFFFFF60, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x0



Pipeline state at end of cycle 553:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF60, 0x3, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CSEL  [val_ex, a, b, imm, hw] = [0x3, 0x3, 0x0, 0x0, 0x0], alu_op: CSEL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: CMP   [val_ex, val_b, val_mem] = [0x3, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 554:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0xD, 0x0, 0x0], alu_op: CBNZ, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF60, 0x7FFFFFF60, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CSEL  [val_ex, val_b, val_mem] = [0x3, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0x3, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x3



Pipeline state at end of cycle 555:
F: LSL   [PC, insn_bits] = [00400154,  D37DF060], seq_succ_PC: 0x400158, pred_PC: 0x400158, adrp_val: 0x0, status: AOK
D: SUB   [val_a, val_b, imm] = [0xD, 0x3, 0x1], alu_op: MINUS_OP, cond: GT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CBNZ  [val_ex, a, b, imm, hw] = [0xFEEDFACEDEADBEEF, 0xD, 0x0, 0x0, 0x0], alu_op: CBNZ, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF60, 0x3, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: CSEL  [dst, val_ex, val_mem] = [X0, 0x3, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3



Pipeline state at end of cycle 556:
F: ADDS  [PC, insn_bits] = [00400158,  AB010000], seq_succ_PC: 0x40015C, pred_PC: 0x40015C, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: SUB   [val_ex, a, b, imm, hw] = [0xC, 0xD, 0x3, 0x1, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CBNZ  [val_ex, val_b, val_mem] = [0xFEEDFACEDEADBEEF, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF60, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff60



Pipeline state at end of cycle 557:
F: LDUR  [PC, insn_bits] = [0040015C,  F8400000], seq_succ_PC: 0x400160, pred_PC: 0x400160, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410200, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUB   [val_ex, val_b, val_mem] = [0xC, 0x3, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CBNZ  [dst, val_ex, val_mem] = [X0, 0xFEEDFACEDEADBEEF, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfeedfacedeadbeef



Pipeline state at end of cycle 558:
F: SUBS  [PC, insn_bits] = [00400160,  EB000080], seq_succ_PC: 0x400164, pred_PC: 0x400164, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410200, 0x0, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410200, 0x0, 0x410200, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUB   [dst, val_ex, val_mem] = [X4, 0xC, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xc



Pipeline state at end of cycle 559:
F: B.cond [PC, insn_bits] = [00400164,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0xC, 0x410200, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410200, 0x410200, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410200, 0x410200, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 560:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0xC, 0x0, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x410200, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410200



Pipeline state at end of cycle 561:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0xC, 0xA, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 562:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x2, 0xC, 0xA, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x410200, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xa



Pipeline state at end of cycle 563:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0xC, 0x0, 0x0], alu_op: CBNZ, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x2, 0xA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 564:
F: LSL   [PC, insn_bits] = [00400154,  D37DF000], seq_succ_PC: 0x40016C, pred_PC: 0x40016C, adrp_val: 0x0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x2, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x2



Pipeline state at end of cycle 565:
F: ADD   [PC, insn_bits] = [0040016C,  910003E5], seq_succ_PC: 0x400170, pred_PC: 0x400170, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x2, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 566:
F: ADDS  [PC, insn_bits] = [00400170,  AB050000], seq_succ_PC: 0x400174, pred_PC: 0x400174, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x10, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x10, 0x2, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 567:
F: LDUR  [PC, insn_bits] = [00400174,  F8400000], seq_succ_PC: 0x400178, pred_PC: 0x400178, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x10, 0x7FFFFFEF8, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x10, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LSL   [val_ex, val_b, val_mem] = [0x10, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 568:
F: LSL   [PC, insn_bits] = [00400178,  D37DF065], seq_succ_PC: 0x40017C, pred_PC: 0x40017C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF08, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFF08, 0x10, 0x7FFFFFEF8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x10, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x10, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x10



Pipeline state at end of cycle 569:
F: ADDS  [PC, insn_bits] = [0040017C,  AB0200A5], seq_succ_PC: 0x400180, pred_PC: 0x400180, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF08, 0x7FFFFFF08, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFF08, 0x7FFFFFEF8, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 570:
F: LDUR  [PC, insn_bits] = [00400180,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF08, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF08, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff08



Pipeline state at end of cycle 571:
F: LDUR  [PC, insn_bits] = [00400184,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF08, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 572:
F: ADDS  [PC, insn_bits] = [00400184,  AB050000], seq_succ_PC: 0x400188, pred_PC: 0x400188, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410250, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410250, 0x0, 0x410250, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF08, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x0



Pipeline state at end of cycle 573:
F: ADD   [PC, insn_bits] = [00400188,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410250, 0x410250, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410250, 0x410250, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X5, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 574:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410250, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x410250, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410250



Pipeline state at end of cycle 575:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x3, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410250, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 576:
F: LSL   [PC, insn_bits] = [0040018C,  D37DF086], seq_succ_PC: 0x400190, pred_PC: 0x400190, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x3, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x3, 0x0, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x3], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X5, 0x410250, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x3



Pipeline state at end of cycle 577:
F: ADDS  [PC, insn_bits] = [00400190,  AB0600A5], seq_succ_PC: 0x400194, pred_PC: 0x400194, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0xC, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x3, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x3], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 578:
F: LDUR  [PC, insn_bits] = [00400194,  F84000A6], seq_succ_PC: 0x400198, pred_PC: 0x400198, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x7FFFFFEF8, 0x60, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x60, 0xC, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x3, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3



Pipeline state at end of cycle 579:
F: CMP   [PC, insn_bits] = [00400198,  EB06001F], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF58, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFF58, 0x7FFFFFEF8, 0x60, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x60, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 580:
F: CSEL  [PC, insn_bits] = [0040019C,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x7FFFFFF58, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF58, 0x7FFFFFF58, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFF58, 0x60, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X6, 0x60, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x60



Pipeline state at end of cycle 581:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF58, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFF58, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff58



Pipeline state at end of cycle 582:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF58, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 583:
F: STUR  [PC, insn_bits] = [004001A0,  F80000A0], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: CSEL  [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: CSEL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CMP   [val_ex, a, b, imm, hw] = [0x3, 0x3, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X6, 0x7FFFFFF58, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x0



Pipeline state at end of cycle 584:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF58, 0x3, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CSEL  [val_ex, a, b, imm, hw] = [0x3, 0x3, 0x0, 0x0, 0x0], alu_op: CSEL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: CMP   [val_ex, val_b, val_mem] = [0x3, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 585:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0xC, 0x0, 0x0], alu_op: CBNZ, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF58, 0x7FFFFFF58, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CSEL  [val_ex, val_b, val_mem] = [0x3, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0x3, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x3



Pipeline state at end of cycle 586:
F: LSL   [PC, insn_bits] = [00400154,  D37DF060], seq_succ_PC: 0x400158, pred_PC: 0x400158, adrp_val: 0x0, status: AOK
D: SUB   [val_a, val_b, imm] = [0xC, 0x3, 0x1], alu_op: MINUS_OP, cond: GT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CBNZ  [val_ex, a, b, imm, hw] = [0xFEEDFACEDEADBEEF, 0xC, 0x0, 0x0, 0x0], alu_op: CBNZ, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF58, 0x3, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: CSEL  [dst, val_ex, val_mem] = [X0, 0x3, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3



Pipeline state at end of cycle 587:
F: ADDS  [PC, insn_bits] = [00400158,  AB010000], seq_succ_PC: 0x40015C, pred_PC: 0x40015C, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: SUB   [val_ex, a, b, imm, hw] = [0xB, 0xC, 0x3, 0x1, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CBNZ  [val_ex, val_b, val_mem] = [0xFEEDFACEDEADBEEF, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF58, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff58



Pipeline state at end of cycle 588:
F: LDUR  [PC, insn_bits] = [0040015C,  F8400000], seq_succ_PC: 0x400160, pred_PC: 0x400160, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410200, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUB   [val_ex, val_b, val_mem] = [0xB, 0x3, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CBNZ  [dst, val_ex, val_mem] = [X0, 0xFEEDFACEDEADBEEF, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfeedfacedeadbeef



Pipeline state at end of cycle 589:
F: SUBS  [PC, insn_bits] = [00400160,  EB000080], seq_succ_PC: 0x400164, pred_PC: 0x400164, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410200, 0x0, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410200, 0x0, 0x410200, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUB   [dst, val_ex, val_mem] = [X4, 0xB, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xb



Pipeline state at end of cycle 590:
F: B.cond [PC, insn_bits] = [00400164,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0xB, 0x410200, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410200, 0x410200, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410200, 0x410200, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 591:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0xB, 0x0, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x410200, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410200



Pipeline state at end of cycle 592:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0xB, 0xA, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 593:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x1, 0xB, 0xA, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x410200, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xa



Pipeline state at end of cycle 594:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0xB, 0x0, 0x0], alu_op: CBNZ, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x1, 0xA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 595:
F: LSL   [PC, insn_bits] = [00400154,  D37DF000], seq_succ_PC: 0x40016C, pred_PC: 0x40016C, adrp_val: 0x0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x1, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1



Pipeline state at end of cycle 596:
F: ADD   [PC, insn_bits] = [0040016C,  910003E5], seq_succ_PC: 0x400170, pred_PC: 0x400170, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x1, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 597:
F: ADDS  [PC, insn_bits] = [00400170,  AB050000], seq_succ_PC: 0x400174, pred_PC: 0x400174, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x8, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x8, 0x1, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 598:
F: LDUR  [PC, insn_bits] = [00400174,  F8400000], seq_succ_PC: 0x400178, pred_PC: 0x400178, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x8, 0x7FFFFFEF8, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LSL   [val_ex, val_b, val_mem] = [0x8, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 599:
F: LSL   [PC, insn_bits] = [00400178,  D37DF065], seq_succ_PC: 0x40017C, pred_PC: 0x40017C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF00, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFF00, 0x8, 0x7FFFFFEF8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x8, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x8, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x8



Pipeline state at end of cycle 600:
F: ADDS  [PC, insn_bits] = [0040017C,  AB0200A5], seq_succ_PC: 0x400180, pred_PC: 0x400180, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF00, 0x7FFFFFF00, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFF00, 0x7FFFFFEF8, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 601:
F: LDUR  [PC, insn_bits] = [00400180,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF00, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF00, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff00



Pipeline state at end of cycle 602:
F: LDUR  [PC, insn_bits] = [00400184,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF00, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 603:
F: ADDS  [PC, insn_bits] = [00400184,  AB050000], seq_succ_PC: 0x400188, pred_PC: 0x400188, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410250, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410250, 0x0, 0x410250, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF00, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x0



Pipeline state at end of cycle 604:
F: ADD   [PC, insn_bits] = [00400188,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410250, 0x410250, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410250, 0x410250, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X5, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 605:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410250, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x410250, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410250



Pipeline state at end of cycle 606:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x3, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410250, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 607:
F: LSL   [PC, insn_bits] = [0040018C,  D37DF086], seq_succ_PC: 0x400190, pred_PC: 0x400190, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x3, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x3, 0x0, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x3], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X5, 0x410250, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x3



Pipeline state at end of cycle 608:
F: ADDS  [PC, insn_bits] = [00400190,  AB0600A5], seq_succ_PC: 0x400194, pred_PC: 0x400194, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0xB, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x3, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x3], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 609:
F: LDUR  [PC, insn_bits] = [00400194,  F84000A6], seq_succ_PC: 0x400198, pred_PC: 0x400198, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x7FFFFFEF8, 0x58, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x58, 0xB, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x3, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3



Pipeline state at end of cycle 610:
F: CMP   [PC, insn_bits] = [00400198,  EB06001F], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF50, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFF50, 0x7FFFFFEF8, 0x58, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x58, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 611:
F: CSEL  [PC, insn_bits] = [0040019C,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x7FFFFFF50, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF50, 0x7FFFFFF50, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFF50, 0x58, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X6, 0x58, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x58



Pipeline state at end of cycle 612:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF50, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFF50, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff50



Pipeline state at end of cycle 613:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF50, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 614:
F: STUR  [PC, insn_bits] = [004001A0,  F80000A0], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: CSEL  [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: CSEL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CMP   [val_ex, a, b, imm, hw] = [0x3, 0x3, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X6, 0x7FFFFFF50, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x0



Pipeline state at end of cycle 615:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF50, 0x3, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CSEL  [val_ex, a, b, imm, hw] = [0x3, 0x3, 0x0, 0x0, 0x0], alu_op: CSEL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: CMP   [val_ex, val_b, val_mem] = [0x3, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 616:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0xB, 0x0, 0x0], alu_op: CBNZ, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF50, 0x7FFFFFF50, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CSEL  [val_ex, val_b, val_mem] = [0x3, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0x3, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x3



Pipeline state at end of cycle 617:
F: LSL   [PC, insn_bits] = [00400154,  D37DF060], seq_succ_PC: 0x400158, pred_PC: 0x400158, adrp_val: 0x0, status: AOK
D: SUB   [val_a, val_b, imm] = [0xB, 0x3, 0x1], alu_op: MINUS_OP, cond: GT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CBNZ  [val_ex, a, b, imm, hw] = [0xFEEDFACEDEADBEEF, 0xB, 0x0, 0x0, 0x0], alu_op: CBNZ, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF50, 0x3, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: CSEL  [dst, val_ex, val_mem] = [X0, 0x3, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3



Pipeline state at end of cycle 618:
F: ADDS  [PC, insn_bits] = [00400158,  AB010000], seq_succ_PC: 0x40015C, pred_PC: 0x40015C, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: SUB   [val_ex, a, b, imm, hw] = [0xA, 0xB, 0x3, 0x1, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CBNZ  [val_ex, val_b, val_mem] = [0xFEEDFACEDEADBEEF, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF50, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff50



Pipeline state at end of cycle 619:
F: LDUR  [PC, insn_bits] = [0040015C,  F8400000], seq_succ_PC: 0x400160, pred_PC: 0x400160, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410200, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUB   [val_ex, val_b, val_mem] = [0xA, 0x3, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CBNZ  [dst, val_ex, val_mem] = [X0, 0xFEEDFACEDEADBEEF, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfeedfacedeadbeef



Pipeline state at end of cycle 620:
F: SUBS  [PC, insn_bits] = [00400160,  EB000080], seq_succ_PC: 0x400164, pred_PC: 0x400164, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410200, 0x0, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410200, 0x0, 0x410200, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUB   [dst, val_ex, val_mem] = [X4, 0xA, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xa



Pipeline state at end of cycle 621:
F: B.cond [PC, insn_bits] = [00400164,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0xA, 0x410200, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410200, 0x410200, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410200, 0x410200, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 622:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0xA, 0x0, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x410200, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410200



Pipeline state at end of cycle 623:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0xA, 0xA, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 624:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x0, 0xA, 0xA, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x410200, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xa



Pipeline state at end of cycle 625:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0xA, 0x0, 0x0], alu_op: CBNZ, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x0, 0xA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 626:
F: LSL   [PC, insn_bits] = [00400154,  D37DF000], seq_succ_PC: 0x40016C, pred_PC: 0x40016C, adrp_val: 0x0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 627:
F: ADD   [PC, insn_bits] = [0040016C,  910003E5], seq_succ_PC: 0x400170, pred_PC: 0x400170, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 628:
F: ADDS  [PC, insn_bits] = [00400170,  AB050000], seq_succ_PC: 0x400174, pred_PC: 0x400174, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 629:
F: LDUR  [PC, insn_bits] = [00400174,  F8400000], seq_succ_PC: 0x400178, pred_PC: 0x400178, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x7FFFFFEF8, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 630:
F: LSL   [PC, insn_bits] = [00400178,  D37DF065], seq_succ_PC: 0x40017C, pred_PC: 0x40017C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFEF8, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x0, 0x7FFFFFEF8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 631:
F: ADDS  [PC, insn_bits] = [0040017C,  AB0200A5], seq_succ_PC: 0x400180, pred_PC: 0x400180, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 632:
F: LDUR  [PC, insn_bits] = [00400180,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x7FFFFFEF8, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 633:
F: LDUR  [PC, insn_bits] = [00400184,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 634:
F: ADDS  [PC, insn_bits] = [00400184,  AB050000], seq_succ_PC: 0x400188, pred_PC: 0x400188, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410250, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410250, 0x0, 0x410250, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFEF8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x0



Pipeline state at end of cycle 635:
F: ADD   [PC, insn_bits] = [00400188,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410250, 0x410250, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410250, 0x410250, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X5, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 636:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410250, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x410250, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410250



Pipeline state at end of cycle 637:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x3, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410250, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 638:
F: LSL   [PC, insn_bits] = [0040018C,  D37DF086], seq_succ_PC: 0x400190, pred_PC: 0x400190, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x3, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x3, 0x0, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x3], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X5, 0x410250, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x3



Pipeline state at end of cycle 639:
F: ADDS  [PC, insn_bits] = [00400190,  AB0600A5], seq_succ_PC: 0x400194, pred_PC: 0x400194, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0xA, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x3, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x3], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 640:
F: LDUR  [PC, insn_bits] = [00400194,  F84000A6], seq_succ_PC: 0x400198, pred_PC: 0x400198, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x7FFFFFEF8, 0x50, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x50, 0xA, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x3, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3



Pipeline state at end of cycle 641:
F: CMP   [PC, insn_bits] = [00400198,  EB06001F], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF48, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFF48, 0x7FFFFFEF8, 0x50, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x50, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 642:
F: CSEL  [PC, insn_bits] = [0040019C,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x7FFFFFF48, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF48, 0x7FFFFFF48, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFF48, 0x50, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X6, 0x50, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x50



Pipeline state at end of cycle 643:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF48, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFF48, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff48



Pipeline state at end of cycle 644:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF48, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 645:
F: STUR  [PC, insn_bits] = [004001A0,  F80000A0], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: CSEL  [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: CSEL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CMP   [val_ex, a, b, imm, hw] = [0x3, 0x3, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X6, 0x7FFFFFF48, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x0



Pipeline state at end of cycle 646:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF48, 0x3, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CSEL  [val_ex, a, b, imm, hw] = [0x3, 0x3, 0x0, 0x0, 0x0], alu_op: CSEL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: CMP   [val_ex, val_b, val_mem] = [0x3, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 647:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0xA, 0x0, 0x0], alu_op: CBNZ, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF48, 0x7FFFFFF48, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CSEL  [val_ex, val_b, val_mem] = [0x3, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0x3, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x3



Pipeline state at end of cycle 648:
F: LSL   [PC, insn_bits] = [00400154,  D37DF060], seq_succ_PC: 0x400158, pred_PC: 0x400158, adrp_val: 0x0, status: AOK
D: SUB   [val_a, val_b, imm] = [0xA, 0x3, 0x1], alu_op: MINUS_OP, cond: GT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CBNZ  [val_ex, a, b, imm, hw] = [0xFEEDFACEDEADBEEF, 0xA, 0x0, 0x0, 0x0], alu_op: CBNZ, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF48, 0x3, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: CSEL  [dst, val_ex, val_mem] = [X0, 0x3, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3



Pipeline state at end of cycle 649:
F: ADDS  [PC, insn_bits] = [00400158,  AB010000], seq_succ_PC: 0x40015C, pred_PC: 0x40015C, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: SUB   [val_ex, a, b, imm, hw] = [0x9, 0xA, 0x3, 0x1, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CBNZ  [val_ex, val_b, val_mem] = [0xFEEDFACEDEADBEEF, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF48, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff48



Pipeline state at end of cycle 650:
F: LDUR  [PC, insn_bits] = [0040015C,  F8400000], seq_succ_PC: 0x400160, pred_PC: 0x400160, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410200, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUB   [val_ex, val_b, val_mem] = [0x9, 0x3, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CBNZ  [dst, val_ex, val_mem] = [X0, 0xFEEDFACEDEADBEEF, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfeedfacedeadbeef



Pipeline state at end of cycle 651:
F: SUBS  [PC, insn_bits] = [00400160,  EB000080], seq_succ_PC: 0x400164, pred_PC: 0x400164, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410200, 0x0, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410200, 0x0, 0x410200, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUB   [dst, val_ex, val_mem] = [X4, 0x9, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x9



Pipeline state at end of cycle 652:
F: B.cond [PC, insn_bits] = [00400164,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x9, 0x410200, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410200, 0x410200, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410200, 0x410200, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 653:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x9, 0x0, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x410200, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410200



Pipeline state at end of cycle 654:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x9, 0xA, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 655:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFFF, 0x9, 0xA, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x410200, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xa



Pipeline state at end of cycle 656:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x9, 0x0, 0x0], alu_op: CBNZ, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFFF, 0xA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 657:
F: LSL   [PC, insn_bits] = [00400154,  D37DF060], seq_succ_PC: 0x400158, pred_PC: 0x400158, adrp_val: 0x0, status: AOK
D: SUB   [val_a, val_b, imm] = [0x9, 0xFFFFFFFFFFFFFFFF, 0x1], alu_op: MINUS_OP, cond: LT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CBNZ  [val_ex, a, b, imm, hw] = [0xFEEDFACEDEADBEEF, 0x9, 0x0, 0x0, 0x0], alu_op: CBNZ, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0xFFFFFFFFFFFFFFFF, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xffffffffffffffff



Pipeline state at end of cycle 658:
F: ADDS  [PC, insn_bits] = [00400158,  AB010000], seq_succ_PC: 0x40015C, pred_PC: 0x40015C, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: SUB   [val_ex, a, b, imm, hw] = [0x8, 0x9, 0xFFFFFFFFFFFFFFFF, 0x1, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CBNZ  [val_ex, val_b, val_mem] = [0xFEEDFACEDEADBEEF, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 659:
F: LDUR  [PC, insn_bits] = [0040015C,  F8400000], seq_succ_PC: 0x400160, pred_PC: 0x400160, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410200, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUB   [val_ex, val_b, val_mem] = [0x8, 0xFFFFFFFFFFFFFFFF, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CBNZ  [dst, val_ex, val_mem] = [X0, 0xFEEDFACEDEADBEEF, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfeedfacedeadbeef



Pipeline state at end of cycle 660:
F: SUBS  [PC, insn_bits] = [00400160,  EB000080], seq_succ_PC: 0x400164, pred_PC: 0x400164, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410200, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410200, 0x0, 0x410200, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUB   [dst, val_ex, val_mem] = [X4, 0x8, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x8



Pipeline state at end of cycle 661:
F: B.cond [PC, insn_bits] = [00400164,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x8, 0x410200, 0x0], alu_op: MINUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410200, 0x410200, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410200, 0x410200, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 662:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x8, 0xA, 0x0], alu_op: MINUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x410200, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410200



Pipeline state at end of cycle 663:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFFE, 0x8, 0xA, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x410200, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xa



Pipeline state at end of cycle 664:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x8, 0x0, 0x0], alu_op: CBNZ, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFFE, 0xA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 665:
F: LSL   [PC, insn_bits] = [00400154,  D37DF060], seq_succ_PC: 0x400158, pred_PC: 0x400158, adrp_val: 0x0, status: AOK
D: SUB   [val_a, val_b, imm] = [0x8, 0xFFFFFFFFFFFFFFFE, 0x1], alu_op: MINUS_OP, cond: LT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CBNZ  [val_ex, a, b, imm, hw] = [0xFEEDFACEDEADBEEF, 0x8, 0x0, 0x0, 0x0], alu_op: CBNZ, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0xFFFFFFFFFFFFFFFE, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xfffffffffffffffe



Pipeline state at end of cycle 666:
F: ADDS  [PC, insn_bits] = [00400158,  AB010000], seq_succ_PC: 0x40015C, pred_PC: 0x40015C, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: SUB   [val_ex, a, b, imm, hw] = [0x7, 0x8, 0xFFFFFFFFFFFFFFFE, 0x1, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CBNZ  [val_ex, val_b, val_mem] = [0xFEEDFACEDEADBEEF, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 667:
F: LDUR  [PC, insn_bits] = [0040015C,  F8400000], seq_succ_PC: 0x400160, pred_PC: 0x400160, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410200, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUB   [val_ex, val_b, val_mem] = [0x7, 0xFFFFFFFFFFFFFFFE, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CBNZ  [dst, val_ex, val_mem] = [X0, 0xFEEDFACEDEADBEEF, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfeedfacedeadbeef



Pipeline state at end of cycle 668:
F: SUBS  [PC, insn_bits] = [00400160,  EB000080], seq_succ_PC: 0x400164, pred_PC: 0x400164, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410200, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410200, 0x0, 0x410200, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUB   [dst, val_ex, val_mem] = [X4, 0x7, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7



Pipeline state at end of cycle 669:
F: B.cond [PC, insn_bits] = [00400164,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7, 0x410200, 0x0], alu_op: MINUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410200, 0x410200, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410200, 0x410200, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 670:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7, 0xA, 0x0], alu_op: MINUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x410200, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410200



Pipeline state at end of cycle 671:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFFD, 0x7, 0xA, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x410200, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xa



Pipeline state at end of cycle 672:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x7, 0x0, 0x0], alu_op: CBNZ, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFFD, 0xA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 673:
F: LSL   [PC, insn_bits] = [00400154,  D37DF060], seq_succ_PC: 0x400158, pred_PC: 0x400158, adrp_val: 0x0, status: AOK
D: SUB   [val_a, val_b, imm] = [0x7, 0xFFFFFFFFFFFFFFFD, 0x1], alu_op: MINUS_OP, cond: LT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CBNZ  [val_ex, a, b, imm, hw] = [0xFEEDFACEDEADBEEF, 0x7, 0x0, 0x0, 0x0], alu_op: CBNZ, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0xFFFFFFFFFFFFFFFD, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xfffffffffffffffd



Pipeline state at end of cycle 674:
F: ADDS  [PC, insn_bits] = [00400158,  AB010000], seq_succ_PC: 0x40015C, pred_PC: 0x40015C, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: SUB   [val_ex, a, b, imm, hw] = [0x6, 0x7, 0xFFFFFFFFFFFFFFFD, 0x1, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CBNZ  [val_ex, val_b, val_mem] = [0xFEEDFACEDEADBEEF, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 675:
F: LDUR  [PC, insn_bits] = [0040015C,  F8400000], seq_succ_PC: 0x400160, pred_PC: 0x400160, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410200, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUB   [val_ex, val_b, val_mem] = [0x6, 0xFFFFFFFFFFFFFFFD, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CBNZ  [dst, val_ex, val_mem] = [X0, 0xFEEDFACEDEADBEEF, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfeedfacedeadbeef



Pipeline state at end of cycle 676:
F: SUBS  [PC, insn_bits] = [00400160,  EB000080], seq_succ_PC: 0x400164, pred_PC: 0x400164, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410200, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410200, 0x0, 0x410200, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUB   [dst, val_ex, val_mem] = [X4, 0x6, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x6



Pipeline state at end of cycle 677:
F: B.cond [PC, insn_bits] = [00400164,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x6, 0x410200, 0x0], alu_op: MINUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410200, 0x410200, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410200, 0x410200, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 678:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x6, 0xA, 0x0], alu_op: MINUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x410200, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410200



Pipeline state at end of cycle 679:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFFC, 0x6, 0xA, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x410200, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xa



Pipeline state at end of cycle 680:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x6, 0x0, 0x0], alu_op: CBNZ, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFFC, 0xA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 681:
F: LSL   [PC, insn_bits] = [00400154,  D37DF060], seq_succ_PC: 0x400158, pred_PC: 0x400158, adrp_val: 0x0, status: AOK
D: SUB   [val_a, val_b, imm] = [0x6, 0xFFFFFFFFFFFFFFFC, 0x1], alu_op: MINUS_OP, cond: LT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CBNZ  [val_ex, a, b, imm, hw] = [0xFEEDFACEDEADBEEF, 0x6, 0x0, 0x0, 0x0], alu_op: CBNZ, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0xFFFFFFFFFFFFFFFC, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xfffffffffffffffc



Pipeline state at end of cycle 682:
F: ADDS  [PC, insn_bits] = [00400158,  AB010000], seq_succ_PC: 0x40015C, pred_PC: 0x40015C, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: SUB   [val_ex, a, b, imm, hw] = [0x5, 0x6, 0xFFFFFFFFFFFFFFFC, 0x1, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CBNZ  [val_ex, val_b, val_mem] = [0xFEEDFACEDEADBEEF, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 683:
F: LDUR  [PC, insn_bits] = [0040015C,  F8400000], seq_succ_PC: 0x400160, pred_PC: 0x400160, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410200, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUB   [val_ex, val_b, val_mem] = [0x5, 0xFFFFFFFFFFFFFFFC, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CBNZ  [dst, val_ex, val_mem] = [X0, 0xFEEDFACEDEADBEEF, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfeedfacedeadbeef



Pipeline state at end of cycle 684:
F: SUBS  [PC, insn_bits] = [00400160,  EB000080], seq_succ_PC: 0x400164, pred_PC: 0x400164, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410200, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410200, 0x0, 0x410200, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUB   [dst, val_ex, val_mem] = [X4, 0x5, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x5



Pipeline state at end of cycle 685:
F: B.cond [PC, insn_bits] = [00400164,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x5, 0x410200, 0x0], alu_op: MINUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410200, 0x410200, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410200, 0x410200, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 686:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x5, 0xA, 0x0], alu_op: MINUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x410200, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410200



Pipeline state at end of cycle 687:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFFB, 0x5, 0xA, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x410200, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xa



Pipeline state at end of cycle 688:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x5, 0x0, 0x0], alu_op: CBNZ, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFFB, 0xA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 689:
F: LSL   [PC, insn_bits] = [00400154,  D37DF060], seq_succ_PC: 0x400158, pred_PC: 0x400158, adrp_val: 0x0, status: AOK
D: SUB   [val_a, val_b, imm] = [0x5, 0xFFFFFFFFFFFFFFFB, 0x1], alu_op: MINUS_OP, cond: LT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CBNZ  [val_ex, a, b, imm, hw] = [0xFEEDFACEDEADBEEF, 0x5, 0x0, 0x0, 0x0], alu_op: CBNZ, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0xFFFFFFFFFFFFFFFB, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xfffffffffffffffb



Pipeline state at end of cycle 690:
F: ADDS  [PC, insn_bits] = [00400158,  AB010000], seq_succ_PC: 0x40015C, pred_PC: 0x40015C, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: SUB   [val_ex, a, b, imm, hw] = [0x4, 0x5, 0xFFFFFFFFFFFFFFFB, 0x1, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CBNZ  [val_ex, val_b, val_mem] = [0xFEEDFACEDEADBEEF, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 691:
F: LDUR  [PC, insn_bits] = [0040015C,  F8400000], seq_succ_PC: 0x400160, pred_PC: 0x400160, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410200, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUB   [val_ex, val_b, val_mem] = [0x4, 0xFFFFFFFFFFFFFFFB, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CBNZ  [dst, val_ex, val_mem] = [X0, 0xFEEDFACEDEADBEEF, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfeedfacedeadbeef



Pipeline state at end of cycle 692:
F: SUBS  [PC, insn_bits] = [00400160,  EB000080], seq_succ_PC: 0x400164, pred_PC: 0x400164, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410200, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410200, 0x0, 0x410200, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUB   [dst, val_ex, val_mem] = [X4, 0x4, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x4



Pipeline state at end of cycle 693:
F: B.cond [PC, insn_bits] = [00400164,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x4, 0x410200, 0x0], alu_op: MINUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410200, 0x410200, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410200, 0x410200, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 694:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x4, 0xA, 0x0], alu_op: MINUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x410200, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410200



Pipeline state at end of cycle 695:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFFA, 0x4, 0xA, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x410200, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xa



Pipeline state at end of cycle 696:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x4, 0x0, 0x0], alu_op: CBNZ, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFFA, 0xA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 697:
F: LSL   [PC, insn_bits] = [00400154,  D37DF060], seq_succ_PC: 0x400158, pred_PC: 0x400158, adrp_val: 0x0, status: AOK
D: SUB   [val_a, val_b, imm] = [0x4, 0xFFFFFFFFFFFFFFFA, 0x1], alu_op: MINUS_OP, cond: LT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CBNZ  [val_ex, a, b, imm, hw] = [0xFEEDFACEDEADBEEF, 0x4, 0x0, 0x0, 0x0], alu_op: CBNZ, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0xFFFFFFFFFFFFFFFA, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xfffffffffffffffa



Pipeline state at end of cycle 698:
F: ADDS  [PC, insn_bits] = [00400158,  AB010000], seq_succ_PC: 0x40015C, pred_PC: 0x40015C, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: SUB   [val_ex, a, b, imm, hw] = [0x3, 0x4, 0xFFFFFFFFFFFFFFFA, 0x1, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CBNZ  [val_ex, val_b, val_mem] = [0xFEEDFACEDEADBEEF, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 699:
F: LDUR  [PC, insn_bits] = [0040015C,  F8400000], seq_succ_PC: 0x400160, pred_PC: 0x400160, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410200, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUB   [val_ex, val_b, val_mem] = [0x3, 0xFFFFFFFFFFFFFFFA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CBNZ  [dst, val_ex, val_mem] = [X0, 0xFEEDFACEDEADBEEF, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfeedfacedeadbeef



Pipeline state at end of cycle 700:
F: SUBS  [PC, insn_bits] = [00400160,  EB000080], seq_succ_PC: 0x400164, pred_PC: 0x400164, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410200, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410200, 0x0, 0x410200, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUB   [dst, val_ex, val_mem] = [X4, 0x3, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3



Pipeline state at end of cycle 701:
F: B.cond [PC, insn_bits] = [00400164,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x3, 0x410200, 0x0], alu_op: MINUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410200, 0x410200, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410200, 0x410200, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 702:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x3, 0xA, 0x0], alu_op: MINUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x410200, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410200



Pipeline state at end of cycle 703:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFF9, 0x3, 0xA, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x410200, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xa



Pipeline state at end of cycle 704:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: CBNZ, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFF9, 0xA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 705:
F: LSL   [PC, insn_bits] = [00400154,  D37DF060], seq_succ_PC: 0x400158, pred_PC: 0x400158, adrp_val: 0x0, status: AOK
D: SUB   [val_a, val_b, imm] = [0x3, 0xFFFFFFFFFFFFFFF9, 0x1], alu_op: MINUS_OP, cond: LT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CBNZ  [val_ex, a, b, imm, hw] = [0xFEEDFACEDEADBEEF, 0x3, 0x0, 0x0, 0x0], alu_op: CBNZ, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0xFFFFFFFFFFFFFFF9, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xfffffffffffffff9



Pipeline state at end of cycle 706:
F: ADDS  [PC, insn_bits] = [00400158,  AB010000], seq_succ_PC: 0x40015C, pred_PC: 0x40015C, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: SUB   [val_ex, a, b, imm, hw] = [0x2, 0x3, 0xFFFFFFFFFFFFFFF9, 0x1, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CBNZ  [val_ex, val_b, val_mem] = [0xFEEDFACEDEADBEEF, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 707:
F: LDUR  [PC, insn_bits] = [0040015C,  F8400000], seq_succ_PC: 0x400160, pred_PC: 0x400160, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410200, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUB   [val_ex, val_b, val_mem] = [0x2, 0xFFFFFFFFFFFFFFF9, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CBNZ  [dst, val_ex, val_mem] = [X0, 0xFEEDFACEDEADBEEF, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfeedfacedeadbeef



Pipeline state at end of cycle 708:
F: SUBS  [PC, insn_bits] = [00400160,  EB000080], seq_succ_PC: 0x400164, pred_PC: 0x400164, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410200, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410200, 0x0, 0x410200, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUB   [dst, val_ex, val_mem] = [X4, 0x2, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x2



Pipeline state at end of cycle 709:
F: B.cond [PC, insn_bits] = [00400164,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x2, 0x410200, 0x0], alu_op: MINUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410200, 0x410200, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410200, 0x410200, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 710:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x2, 0xA, 0x0], alu_op: MINUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x410200, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410200



Pipeline state at end of cycle 711:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFF8, 0x2, 0xA, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x410200, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xa



Pipeline state at end of cycle 712:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x2, 0x0, 0x0], alu_op: CBNZ, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFF8, 0xA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 713:
F: LSL   [PC, insn_bits] = [00400154,  D37DF060], seq_succ_PC: 0x400158, pred_PC: 0x400158, adrp_val: 0x0, status: AOK
D: SUB   [val_a, val_b, imm] = [0x2, 0xFFFFFFFFFFFFFFF8, 0x1], alu_op: MINUS_OP, cond: LT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CBNZ  [val_ex, a, b, imm, hw] = [0xFEEDFACEDEADBEEF, 0x2, 0x0, 0x0, 0x0], alu_op: CBNZ, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0xFFFFFFFFFFFFFFF8, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xfffffffffffffff8



Pipeline state at end of cycle 714:
F: ADDS  [PC, insn_bits] = [00400158,  AB010000], seq_succ_PC: 0x40015C, pred_PC: 0x40015C, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: SUB   [val_ex, a, b, imm, hw] = [0x1, 0x2, 0xFFFFFFFFFFFFFFF8, 0x1, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CBNZ  [val_ex, val_b, val_mem] = [0xFEEDFACEDEADBEEF, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 715:
F: LDUR  [PC, insn_bits] = [0040015C,  F8400000], seq_succ_PC: 0x400160, pred_PC: 0x400160, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410200, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUB   [val_ex, val_b, val_mem] = [0x1, 0xFFFFFFFFFFFFFFF8, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CBNZ  [dst, val_ex, val_mem] = [X0, 0xFEEDFACEDEADBEEF, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfeedfacedeadbeef



Pipeline state at end of cycle 716:
F: SUBS  [PC, insn_bits] = [00400160,  EB000080], seq_succ_PC: 0x400164, pred_PC: 0x400164, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410200, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410200, 0x0, 0x410200, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUB   [dst, val_ex, val_mem] = [X4, 0x1, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1



Pipeline state at end of cycle 717:
F: B.cond [PC, insn_bits] = [00400164,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x1, 0x410200, 0x0], alu_op: MINUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410200, 0x410200, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410200, 0x410200, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 718:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x1, 0xA, 0x0], alu_op: MINUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x410200, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410200



Pipeline state at end of cycle 719:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFF7, 0x1, 0xA, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x410200, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xa



Pipeline state at end of cycle 720:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x1, 0x0, 0x0], alu_op: CBNZ, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFF7, 0xA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 721:
F: LSL   [PC, insn_bits] = [00400154,  D37DF060], seq_succ_PC: 0x400158, pred_PC: 0x400158, adrp_val: 0x0, status: AOK
D: SUB   [val_a, val_b, imm] = [0x1, 0xFFFFFFFFFFFFFFF7, 0x1], alu_op: MINUS_OP, cond: LT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CBNZ  [val_ex, a, b, imm, hw] = [0xFEEDFACEDEADBEEF, 0x1, 0x0, 0x0, 0x0], alu_op: CBNZ, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0xFFFFFFFFFFFFFFF7, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xfffffffffffffff7



Pipeline state at end of cycle 722:
F: ADDS  [PC, insn_bits] = [00400158,  AB010000], seq_succ_PC: 0x40015C, pred_PC: 0x40015C, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x0, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: SUB   [val_ex, a, b, imm, hw] = [0x0, 0x1, 0xFFFFFFFFFFFFFFF7, 0x1, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CBNZ  [val_ex, val_b, val_mem] = [0xFEEDFACEDEADBEEF, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 723:
F: LDUR  [PC, insn_bits] = [0040015C,  F8400000], seq_succ_PC: 0x400160, pred_PC: 0x400160, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x410200, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUB   [val_ex, val_b, val_mem] = [0x0, 0xFFFFFFFFFFFFFFF7, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CBNZ  [dst, val_ex, val_mem] = [X0, 0xFEEDFACEDEADBEEF, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfeedfacedeadbeef



Pipeline state at end of cycle 724:
F: SUBS  [PC, insn_bits] = [00400160,  EB000080], seq_succ_PC: 0x400164, pred_PC: 0x400164, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410200, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410200, 0x0, 0x410200, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUB   [dst, val_ex, val_mem] = [X4, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 725:
F: B.cond [PC, insn_bits] = [00400164,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x0, 0x410200, 0x0], alu_op: MINUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410200, 0x410200, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410200, 0x410200, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 726:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x0, 0xA, 0x0], alu_op: MINUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410200, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x410200, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410200



Pipeline state at end of cycle 727:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFF6, 0x0, 0xA, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x410200, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xa



Pipeline state at end of cycle 728:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: CBNZ, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFF6, 0xA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 729:
F: LSL   [PC, insn_bits] = [00400154,  D37DF060], seq_succ_PC: 0x400158, pred_PC: 0x400158, adrp_val: 0x0, status: AOK
D: SUB   [val_a, val_b, imm] = [0x0, 0xFFFFFFFFFFFFFFF6, 0x1], alu_op: MINUS_OP, cond: LT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CBNZ  [val_ex, a, b, imm, hw] = [0xFEEDFACEDEADBEEF, 0x0, 0x0, 0x0, 0x0], alu_op: CBNZ, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0xFFFFFFFFFFFFFFF6, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xfffffffffffffff6



Pipeline state at end of cycle 730:
F: ADD   [PC, insn_bits] = [00400158,  91000463], seq_succ_PC: 0x4001AC, pred_PC: 0x4001AC, adrp_val: 0x0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X4, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CBNZ  [val_ex, val_b, val_mem] = [0xFEEDFACEDEADBEEF, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 731:
F: MOVZ  [PC, insn_bits] = [004001AC,  D2800149], seq_succ_PC: 0x4001B0, pred_PC: 0x4001B0, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x0, 0xFFFFFFFFFFFFFFF6, 0x1], alu_op: PLUS_OP, cond: LT, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CBNZ  [dst, val_ex, val_mem] = [X0, 0xFEEDFACEDEADBEEF, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfeedfacedeadbeef



Pipeline state at end of cycle 732:
F: CMP   [PC, insn_bits] = [004001B0,  EB09007F], seq_succ_PC: 0x4001B4, pred_PC: 0x4001B4, adrp_val: 0x0, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0xA], alu_op: MOV_OP, cond: LT, dst: X9, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x1, 0x0, 0xFFFFFFFFFFFFFFF6, 0x1, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 733:
F: B.cond [PC, insn_bits] = [004001B4,  54FFFCAB], seq_succ_PC: 0x4001B8, pred_PC: 0x400148, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0x1, 0xA, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: MOVZ  [val_ex, a, b, imm, hw] = [0xA, 0x0, 0x0, 0xA, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x1, 0xFFFFFFFFFFFFFFF6, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X4, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 734:
F: MOVZ  [PC, insn_bits] = [00400148,  D2800344], seq_succ_PC: 0x40014C, pred_PC: 0x40014C, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CMP   [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFF7, 0x1, 0xA, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0xA, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X3, 0x1, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1



Pipeline state at end of cycle 735:
F: B     [PC, insn_bits] = [0040014C,  14000016], seq_succ_PC: 0x400150, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x1A], alu_op: MOV_OP, cond: LT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CMP   [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFF7, 0xA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X9, 0xA, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xa



Pipeline state at end of cycle 736:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x1A, 0x0, 0x0, 0x1A, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0xFFFFFFFFFFFFFFF7, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfffffffffffffff7



Pipeline state at end of cycle 737:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x1A, 0x0, 0x0], alu_op: CBNZ, cond: LT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: MOVZ  [val_ex, val_b, val_mem] = [0x1A, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X32, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 738:
F: LSL   [PC, insn_bits] = [00400154,  D37DF060], seq_succ_PC: 0x400158, pred_PC: 0x400158, adrp_val: 0x0, status: AOK
D: SUB   [val_a, val_b, imm] = [0x1A, 0xFFFFFFFFFFFFFFF6, 0x1], alu_op: MINUS_OP, cond: LT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CBNZ  [val_ex, a, b, imm, hw] = [0xFEEDFACEDEADBEEF, 0x1A, 0x0, 0x0, 0x0], alu_op: CBNZ, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X4, 0x1A, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1a



Pipeline state at end of cycle 739:
F: ADDS  [PC, insn_bits] = [00400158,  AB010000], seq_succ_PC: 0x40015C, pred_PC: 0x40015C, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x1, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: SUB   [val_ex, a, b, imm, hw] = [0x19, 0x1A, 0xFFFFFFFFFFFFFFF6, 0x1, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CBNZ  [val_ex, val_b, val_mem] = [0xFEEDFACEDEADBEEF, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X4, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 740:
F: LDUR  [PC, insn_bits] = [0040015C,  F8400000], seq_succ_PC: 0x400160, pred_PC: 0x400160, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x8, 0x410200, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x8, 0x1, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUB   [val_ex, val_b, val_mem] = [0x19, 0xFFFFFFFFFFFFFFF6, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CBNZ  [dst, val_ex, val_mem] = [X4, 0xFEEDFACEDEADBEEF, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfeedfacedeadbeef



Pipeline state at end of cycle 741:
F: SUBS  [PC, insn_bits] = [00400160,  EB000080], seq_succ_PC: 0x400164, pred_PC: 0x400164, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410208, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410208, 0x8, 0x410200, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x8, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUB   [dst, val_ex, val_mem] = [X4, 0x19, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x19



Pipeline state at end of cycle 742:
F: B.cond [PC, insn_bits] = [00400164,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x19, 0x410208, 0x0], alu_op: MINUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410208, 0x410208, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410208, 0x410200, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x8, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x8



Pipeline state at end of cycle 743:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x19, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410208, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x410208, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410208



Pipeline state at end of cycle 744:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x19, 0x2, 0x0], alu_op: MINUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410208, 0x0, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 745:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x17, 0x19, 0x2, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x410208, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x2



Pipeline state at end of cycle 746:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x19, 0x0, 0x0], alu_op: CBNZ, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x17, 0x2, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 747:
F: LSL   [PC, insn_bits] = [00400154,  D37DF000], seq_succ_PC: 0x40016C, pred_PC: 0x40016C, adrp_val: 0x0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x17, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x17



Pipeline state at end of cycle 748:
F: ADD   [PC, insn_bits] = [0040016C,  910003E5], seq_succ_PC: 0x400170, pred_PC: 0x400170, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x17, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 749:
F: ADDS  [PC, insn_bits] = [00400170,  AB050000], seq_succ_PC: 0x400174, pred_PC: 0x400174, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0xB8, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0xB8, 0x17, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 750:
F: LDUR  [PC, insn_bits] = [00400174,  F8400000], seq_succ_PC: 0x400178, pred_PC: 0x400178, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0xB8, 0x7FFFFFEF8, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0xB8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LSL   [val_ex, val_b, val_mem] = [0xB8, 0x0, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 751:
F: LSL   [PC, insn_bits] = [00400178,  D37DF065], seq_succ_PC: 0x40017C, pred_PC: 0x40017C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFFB0, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFFB0, 0xB8, 0x7FFFFFEF8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0xB8, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0xB8, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xb8



Pipeline state at end of cycle 752:
F: ADDS  [PC, insn_bits] = [0040017C,  AB0200A5], seq_succ_PC: 0x400180, pred_PC: 0x400180, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x1, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFB0, 0x7FFFFFFB0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFFB0, 0x7FFFFFEF8, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 753:
F: LDUR  [PC, insn_bits] = [00400180,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x8, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x8, 0x1, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFFB0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x7FFFFFFB0, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffffb0



Pipeline state at end of cycle 754:
F: LDUR  [PC, insn_bits] = [00400184,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x8, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x8, 0x1, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFFB0, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 755:
F: ADDS  [PC, insn_bits] = [00400184,  AB050000], seq_succ_PC: 0x400188, pred_PC: 0x400188, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410258, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410258, 0x8, 0x410250, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x8, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFFB0, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x3



Pipeline state at end of cycle 756:
F: ADD   [PC, insn_bits] = [00400188,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x3, 0x410258, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410258, 0x410258, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410258, 0x410250, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X5, 0x8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x8



Pipeline state at end of cycle 757:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410258, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x410258, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410258



Pipeline state at end of cycle 758:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x3, 0xA, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410258, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 759:
F: LSL   [PC, insn_bits] = [0040018C,  D37DF086], seq_succ_PC: 0x400190, pred_PC: 0x400190, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0xD, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0xD, 0x3, 0xA, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X5, 0x410258, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xa



Pipeline state at end of cycle 760:
F: ADDS  [PC, insn_bits] = [00400190,  AB0600A5], seq_succ_PC: 0x400194, pred_PC: 0x400194, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x19, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0xD, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0xD, 0xA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 761:
F: LDUR  [PC, insn_bits] = [00400194,  F84000A6], seq_succ_PC: 0x400198, pred_PC: 0x400198, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x7FFFFFEF8, 0xC8, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0xC8, 0x19, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0xD, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0xD, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xd



Pipeline state at end of cycle 762:
F: CMP   [PC, insn_bits] = [00400198,  EB06001F], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFFC0, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFFC0, 0x7FFFFFEF8, 0xC8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0xC8, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 763:
F: CSEL  [PC, insn_bits] = [0040019C,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0xD, 0x7FFFFFFC0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFC0, 0x7FFFFFFC0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFFC0, 0xC8, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X6, 0xC8, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xc8



Pipeline state at end of cycle 764:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0xD, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFFC0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFFC0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffffc0



Pipeline state at end of cycle 765:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0xD, 0x3, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFFC0, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 766:
F: STUR  [PC, insn_bits] = [004001A0,  F80000A0], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: CSEL  [val_a, val_b, imm] = [0xD, 0x3, 0x0], alu_op: CSEL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CMP   [val_ex, a, b, imm, hw] = [0xA, 0xD, 0x3, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x3], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X6, 0x7FFFFFFC0, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x3



Pipeline state at end of cycle 767:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFFC0, 0xD, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CSEL  [val_ex, a, b, imm, hw] = [0xD, 0xD, 0x3, 0x0, 0x0], alu_op: CSEL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: CMP   [val_ex, val_b, val_mem] = [0xA, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x3], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 768:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x19, 0x0, 0x0], alu_op: CBNZ, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFC0, 0x7FFFFFFC0, 0xD, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CSEL  [val_ex, val_b, val_mem] = [0xD, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0xA, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xa



Pipeline state at end of cycle 769:
F: LSL   [PC, insn_bits] = [00400154,  D37DF060], seq_succ_PC: 0x400158, pred_PC: 0x400158, adrp_val: 0x0, status: AOK
D: SUB   [val_a, val_b, imm] = [0x19, 0xD, 0x1], alu_op: MINUS_OP, cond: GT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CBNZ  [val_ex, a, b, imm, hw] = [0xFEEDFACEDEADBEEF, 0x19, 0x0, 0x0, 0x0], alu_op: CBNZ, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFFC0, 0xD, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: CSEL  [dst, val_ex, val_mem] = [X0, 0xD, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xd



Pipeline state at end of cycle 770:
F: ADDS  [PC, insn_bits] = [00400158,  AB010000], seq_succ_PC: 0x40015C, pred_PC: 0x40015C, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x1, 0x0, 0x3], alu_op: LSL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: SUB   [val_ex, a, b, imm, hw] = [0x18, 0x19, 0xD, 0x1, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CBNZ  [val_ex, val_b, val_mem] = [0xFEEDFACEDEADBEEF, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFFC0, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffffc0



Pipeline state at end of cycle 771:
F: LDUR  [PC, insn_bits] = [0040015C,  F8400000], seq_succ_PC: 0x400160, pred_PC: 0x400160, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x8, 0x410200, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x8, 0x1, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUB   [val_ex, val_b, val_mem] = [0x18, 0xD, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CBNZ  [dst, val_ex, val_mem] = [X0, 0xFEEDFACEDEADBEEF, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfeedfacedeadbeef



Pipeline state at end of cycle 772:
F: SUBS  [PC, insn_bits] = [00400160,  EB000080], seq_succ_PC: 0x400164, pred_PC: 0x400164, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410208, 0x0, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410208, 0x8, 0x410200, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x8, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUB   [dst, val_ex, val_mem] = [X4, 0x18, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x18



Pipeline state at end of cycle 773:
F: B.cond [PC, insn_bits] = [00400164,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x18, 0x410208, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410208, 0x410208, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410208, 0x410200, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x8



Pipeline state at end of cycle 774:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x18, 0x0, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410208, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x410208, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410208



Pipeline state at end of cycle 775:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x18, 0x2, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410208, 0x0, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 776:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x16, 0x18, 0x2, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x410208, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x2



Pipeline state at end of cycle 777:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x18, 0x0, 0x0], alu_op: CBNZ, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x16, 0x2, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 778:
F: LSL   [PC, insn_bits] = [00400154,  D37DF000], seq_succ_PC: 0x40016C, pred_PC: 0x40016C, adrp_val: 0x0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x16, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x16



Pipeline state at end of cycle 779:
F: ADD   [PC, insn_bits] = [0040016C,  910003E5], seq_succ_PC: 0x400170, pred_PC: 0x400170, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x16, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 780:
F: ADDS  [PC, insn_bits] = [00400170,  AB050000], seq_succ_PC: 0x400174, pred_PC: 0x400174, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0xB0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0xB0, 0x16, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 781:
F: LDUR  [PC, insn_bits] = [00400174,  F8400000], seq_succ_PC: 0x400178, pred_PC: 0x400178, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0xB0, 0x7FFFFFEF8, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0xB0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LSL   [val_ex, val_b, val_mem] = [0xB0, 0x0, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 782:
F: LSL   [PC, insn_bits] = [00400178,  D37DF065], seq_succ_PC: 0x40017C, pred_PC: 0x40017C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFFA8, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFFA8, 0xB0, 0x7FFFFFEF8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0xB0, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0xB0, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xb0



Pipeline state at end of cycle 783:
F: ADDS  [PC, insn_bits] = [0040017C,  AB0200A5], seq_succ_PC: 0x400180, pred_PC: 0x400180, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x1, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFA8, 0x7FFFFFFA8, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFFA8, 0x7FFFFFEF8, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 784:
F: LDUR  [PC, insn_bits] = [00400180,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x8, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x8, 0x1, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFFA8, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x7FFFFFFA8, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffffa8



Pipeline state at end of cycle 785:
F: LDUR  [PC, insn_bits] = [00400184,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x8, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x8, 0x1, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFFA8, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 786:
F: ADDS  [PC, insn_bits] = [00400184,  AB050000], seq_succ_PC: 0x400188, pred_PC: 0x400188, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410258, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410258, 0x8, 0x410250, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x8, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFFA8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x3



Pipeline state at end of cycle 787:
F: ADD   [PC, insn_bits] = [00400188,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x3, 0x410258, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410258, 0x410258, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410258, 0x410250, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X5, 0x8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x8



Pipeline state at end of cycle 788:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410258, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x410258, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410258



Pipeline state at end of cycle 789:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x3, 0xA, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410258, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 790:
F: LSL   [PC, insn_bits] = [0040018C,  D37DF086], seq_succ_PC: 0x400190, pred_PC: 0x400190, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0xD, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0xD, 0x3, 0xA, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X5, 0x410258, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xa



Pipeline state at end of cycle 791:
F: ADDS  [PC, insn_bits] = [00400190,  AB0600A5], seq_succ_PC: 0x400194, pred_PC: 0x400194, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x18, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0xD, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0xD, 0xA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 792:
F: LDUR  [PC, insn_bits] = [00400194,  F84000A6], seq_succ_PC: 0x400198, pred_PC: 0x400198, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x7FFFFFEF8, 0xC0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0xC0, 0x18, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0xD, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0xD, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xd



Pipeline state at end of cycle 793:
F: CMP   [PC, insn_bits] = [00400198,  EB06001F], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFFB8, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFFB8, 0x7FFFFFEF8, 0xC0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0xC0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 794:
F: CSEL  [PC, insn_bits] = [0040019C,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0xD, 0x7FFFFFFB8, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFB8, 0x7FFFFFFB8, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFFB8, 0xC0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X6, 0xC0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xc0



Pipeline state at end of cycle 795:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0xD, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFFB8, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFFB8, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffffb8



Pipeline state at end of cycle 796:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0xD, 0x3, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFFB8, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 797:
F: STUR  [PC, insn_bits] = [004001A0,  F80000A0], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: CSEL  [val_a, val_b, imm] = [0xD, 0x3, 0x0], alu_op: CSEL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CMP   [val_ex, a, b, imm, hw] = [0xA, 0xD, 0x3, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x3], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X6, 0x7FFFFFFB8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x3



Pipeline state at end of cycle 798:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFFB8, 0xD, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CSEL  [val_ex, a, b, imm, hw] = [0xD, 0xD, 0x3, 0x0, 0x0], alu_op: CSEL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: CMP   [val_ex, val_b, val_mem] = [0xA, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x3], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 799:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x18, 0x0, 0x0], alu_op: CBNZ, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFB8, 0x7FFFFFFB8, 0xD, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CSEL  [val_ex, val_b, val_mem] = [0xD, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0xA, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xa



Pipeline state at end of cycle 800:
F: LSL   [PC, insn_bits] = [00400154,  D37DF060], seq_succ_PC: 0x400158, pred_PC: 0x400158, adrp_val: 0x0, status: AOK
D: SUB   [val_a, val_b, imm] = [0x18, 0xD, 0x1], alu_op: MINUS_OP, cond: GT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CBNZ  [val_ex, a, b, imm, hw] = [0xFEEDFACEDEADBEEF, 0x18, 0x0, 0x0, 0x0], alu_op: CBNZ, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFFB8, 0xD, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: CSEL  [dst, val_ex, val_mem] = [X0, 0xD, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xd



Pipeline state at end of cycle 801:
F: ADDS  [PC, insn_bits] = [00400158,  AB010000], seq_succ_PC: 0x40015C, pred_PC: 0x40015C, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x1, 0x0, 0x3], alu_op: LSL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: SUB   [val_ex, a, b, imm, hw] = [0x17, 0x18, 0xD, 0x1, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CBNZ  [val_ex, val_b, val_mem] = [0xFEEDFACEDEADBEEF, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFFB8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffffb8



Pipeline state at end of cycle 802:
F: LDUR  [PC, insn_bits] = [0040015C,  F8400000], seq_succ_PC: 0x400160, pred_PC: 0x400160, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x8, 0x410200, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x8, 0x1, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUB   [val_ex, val_b, val_mem] = [0x17, 0xD, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CBNZ  [dst, val_ex, val_mem] = [X0, 0xFEEDFACEDEADBEEF, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfeedfacedeadbeef



Pipeline state at end of cycle 803:
F: SUBS  [PC, insn_bits] = [00400160,  EB000080], seq_succ_PC: 0x400164, pred_PC: 0x400164, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410208, 0x0, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410208, 0x8, 0x410200, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x8, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUB   [dst, val_ex, val_mem] = [X4, 0x17, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x17



Pipeline state at end of cycle 804:
F: B.cond [PC, insn_bits] = [00400164,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x17, 0x410208, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410208, 0x410208, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410208, 0x410200, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x8



Pipeline state at end of cycle 805:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x17, 0x0, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410208, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x410208, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410208



Pipeline state at end of cycle 806:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x17, 0x2, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410208, 0x0, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 807:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x15, 0x17, 0x2, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x410208, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x2



Pipeline state at end of cycle 808:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x17, 0x0, 0x0], alu_op: CBNZ, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x15, 0x2, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 809:
F: LSL   [PC, insn_bits] = [00400154,  D37DF000], seq_succ_PC: 0x40016C, pred_PC: 0x40016C, adrp_val: 0x0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x15, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x15



Pipeline state at end of cycle 810:
F: ADD   [PC, insn_bits] = [0040016C,  910003E5], seq_succ_PC: 0x400170, pred_PC: 0x400170, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x15, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 811:
F: ADDS  [PC, insn_bits] = [00400170,  AB050000], seq_succ_PC: 0x400174, pred_PC: 0x400174, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0xA8, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0xA8, 0x15, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 812:
F: LDUR  [PC, insn_bits] = [00400174,  F8400000], seq_succ_PC: 0x400178, pred_PC: 0x400178, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0xA8, 0x7FFFFFEF8, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0xA8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LSL   [val_ex, val_b, val_mem] = [0xA8, 0x0, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 813:
F: LSL   [PC, insn_bits] = [00400178,  D37DF065], seq_succ_PC: 0x40017C, pred_PC: 0x40017C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFFA0, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFFA0, 0xA8, 0x7FFFFFEF8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0xA8, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0xA8, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xa8



Pipeline state at end of cycle 814:
F: ADDS  [PC, insn_bits] = [0040017C,  AB0200A5], seq_succ_PC: 0x400180, pred_PC: 0x400180, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x1, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFA0, 0x7FFFFFFA0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFFA0, 0x7FFFFFEF8, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 815:
F: LDUR  [PC, insn_bits] = [00400180,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x8, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x8, 0x1, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFFA0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x7FFFFFFA0, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffffa0



Pipeline state at end of cycle 816:
F: LDUR  [PC, insn_bits] = [00400184,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x8, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x8, 0x1, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFFA0, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 817:
F: ADDS  [PC, insn_bits] = [00400184,  AB050000], seq_succ_PC: 0x400188, pred_PC: 0x400188, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410258, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410258, 0x8, 0x410250, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x8, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFFA0, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x3



Pipeline state at end of cycle 818:
F: ADD   [PC, insn_bits] = [00400188,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x3, 0x410258, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410258, 0x410258, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410258, 0x410250, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X5, 0x8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x8



Pipeline state at end of cycle 819:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410258, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x410258, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410258



Pipeline state at end of cycle 820:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x3, 0xA, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410258, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 821:
F: LSL   [PC, insn_bits] = [0040018C,  D37DF086], seq_succ_PC: 0x400190, pred_PC: 0x400190, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0xD, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0xD, 0x3, 0xA, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X5, 0x410258, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xa



Pipeline state at end of cycle 822:
F: ADDS  [PC, insn_bits] = [00400190,  AB0600A5], seq_succ_PC: 0x400194, pred_PC: 0x400194, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x17, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0xD, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0xD, 0xA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 823:
F: LDUR  [PC, insn_bits] = [00400194,  F84000A6], seq_succ_PC: 0x400198, pred_PC: 0x400198, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x7FFFFFEF8, 0xB8, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0xB8, 0x17, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0xD, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0xD, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xd



Pipeline state at end of cycle 824:
F: CMP   [PC, insn_bits] = [00400198,  EB06001F], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFFB0, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFFB0, 0x7FFFFFEF8, 0xB8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0xB8, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 825:
F: CSEL  [PC, insn_bits] = [0040019C,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0xD, 0x7FFFFFFB0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFB0, 0x7FFFFFFB0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFFB0, 0xB8, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X6, 0xB8, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xb8



Pipeline state at end of cycle 826:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0xD, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFFB0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFFB0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffffb0



Pipeline state at end of cycle 827:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0xD, 0x3, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFFB0, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 828:
F: STUR  [PC, insn_bits] = [004001A0,  F80000A0], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: CSEL  [val_a, val_b, imm] = [0xD, 0x3, 0x0], alu_op: CSEL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CMP   [val_ex, a, b, imm, hw] = [0xA, 0xD, 0x3, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x3], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X6, 0x7FFFFFFB0, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x3



Pipeline state at end of cycle 829:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFFB0, 0xD, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CSEL  [val_ex, a, b, imm, hw] = [0xD, 0xD, 0x3, 0x0, 0x0], alu_op: CSEL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: CMP   [val_ex, val_b, val_mem] = [0xA, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x3], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 830:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x17, 0x0, 0x0], alu_op: CBNZ, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFB0, 0x7FFFFFFB0, 0xD, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CSEL  [val_ex, val_b, val_mem] = [0xD, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0xA, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xa



Pipeline state at end of cycle 831:
F: LSL   [PC, insn_bits] = [00400154,  D37DF060], seq_succ_PC: 0x400158, pred_PC: 0x400158, adrp_val: 0x0, status: AOK
D: SUB   [val_a, val_b, imm] = [0x17, 0xD, 0x1], alu_op: MINUS_OP, cond: GT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CBNZ  [val_ex, a, b, imm, hw] = [0xFEEDFACEDEADBEEF, 0x17, 0x0, 0x0, 0x0], alu_op: CBNZ, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFFB0, 0xD, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: CSEL  [dst, val_ex, val_mem] = [X0, 0xD, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xd



Pipeline state at end of cycle 832:
F: ADDS  [PC, insn_bits] = [00400158,  AB010000], seq_succ_PC: 0x40015C, pred_PC: 0x40015C, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x1, 0x0, 0x3], alu_op: LSL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: SUB   [val_ex, a, b, imm, hw] = [0x16, 0x17, 0xD, 0x1, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CBNZ  [val_ex, val_b, val_mem] = [0xFEEDFACEDEADBEEF, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFFB0, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffffb0



Pipeline state at end of cycle 833:
F: LDUR  [PC, insn_bits] = [0040015C,  F8400000], seq_succ_PC: 0x400160, pred_PC: 0x400160, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x8, 0x410200, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x8, 0x1, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUB   [val_ex, val_b, val_mem] = [0x16, 0xD, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CBNZ  [dst, val_ex, val_mem] = [X0, 0xFEEDFACEDEADBEEF, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfeedfacedeadbeef



Pipeline state at end of cycle 834:
F: SUBS  [PC, insn_bits] = [00400160,  EB000080], seq_succ_PC: 0x400164, pred_PC: 0x400164, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410208, 0x0, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410208, 0x8, 0x410200, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x8, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUB   [dst, val_ex, val_mem] = [X4, 0x16, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x16



Pipeline state at end of cycle 835:
F: B.cond [PC, insn_bits] = [00400164,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x16, 0x410208, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410208, 0x410208, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410208, 0x410200, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x8



Pipeline state at end of cycle 836:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x16, 0x0, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410208, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x410208, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410208



Pipeline state at end of cycle 837:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x16, 0x2, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410208, 0x0, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 838:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x14, 0x16, 0x2, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x410208, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x2



Pipeline state at end of cycle 839:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x16, 0x0, 0x0], alu_op: CBNZ, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x14, 0x2, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 840:
F: LSL   [PC, insn_bits] = [00400154,  D37DF000], seq_succ_PC: 0x40016C, pred_PC: 0x40016C, adrp_val: 0x0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x14, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x14



Pipeline state at end of cycle 841:
F: ADD   [PC, insn_bits] = [0040016C,  910003E5], seq_succ_PC: 0x400170, pred_PC: 0x400170, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x14, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 842:
F: ADDS  [PC, insn_bits] = [00400170,  AB050000], seq_succ_PC: 0x400174, pred_PC: 0x400174, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0xA0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0xA0, 0x14, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 843:
F: LDUR  [PC, insn_bits] = [00400174,  F8400000], seq_succ_PC: 0x400178, pred_PC: 0x400178, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0xA0, 0x7FFFFFEF8, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0xA0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LSL   [val_ex, val_b, val_mem] = [0xA0, 0x0, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 844:
F: LSL   [PC, insn_bits] = [00400178,  D37DF065], seq_succ_PC: 0x40017C, pred_PC: 0x40017C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF98, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFF98, 0xA0, 0x7FFFFFEF8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0xA0, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0xA0, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xa0



Pipeline state at end of cycle 845:
F: ADDS  [PC, insn_bits] = [0040017C,  AB0200A5], seq_succ_PC: 0x400180, pred_PC: 0x400180, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x1, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF98, 0x7FFFFFF98, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFF98, 0x7FFFFFEF8, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 846:
F: LDUR  [PC, insn_bits] = [00400180,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x8, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x8, 0x1, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF98, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF98, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff98



Pipeline state at end of cycle 847:
F: LDUR  [PC, insn_bits] = [00400184,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x8, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x8, 0x1, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF98, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 848:
F: ADDS  [PC, insn_bits] = [00400184,  AB050000], seq_succ_PC: 0x400188, pred_PC: 0x400188, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410258, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410258, 0x8, 0x410250, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x8, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF98, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x3



Pipeline state at end of cycle 849:
F: ADD   [PC, insn_bits] = [00400188,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x3, 0x410258, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410258, 0x410258, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410258, 0x410250, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X5, 0x8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x8



Pipeline state at end of cycle 850:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410258, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x410258, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410258



Pipeline state at end of cycle 851:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x3, 0xA, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410258, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 852:
F: LSL   [PC, insn_bits] = [0040018C,  D37DF086], seq_succ_PC: 0x400190, pred_PC: 0x400190, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0xD, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0xD, 0x3, 0xA, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X5, 0x410258, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xa



Pipeline state at end of cycle 853:
F: ADDS  [PC, insn_bits] = [00400190,  AB0600A5], seq_succ_PC: 0x400194, pred_PC: 0x400194, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x16, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0xD, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0xD, 0xA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 854:
F: LDUR  [PC, insn_bits] = [00400194,  F84000A6], seq_succ_PC: 0x400198, pred_PC: 0x400198, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x7FFFFFEF8, 0xB0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0xB0, 0x16, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0xD, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0xD, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xd



Pipeline state at end of cycle 855:
F: CMP   [PC, insn_bits] = [00400198,  EB06001F], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFFA8, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFFA8, 0x7FFFFFEF8, 0xB0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0xB0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 856:
F: CSEL  [PC, insn_bits] = [0040019C,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0xD, 0x7FFFFFFA8, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFA8, 0x7FFFFFFA8, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFFA8, 0xB0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X6, 0xB0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xb0



Pipeline state at end of cycle 857:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0xD, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFFA8, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFFA8, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffffa8



Pipeline state at end of cycle 858:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0xD, 0x3, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFFA8, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 859:
F: STUR  [PC, insn_bits] = [004001A0,  F80000A0], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: CSEL  [val_a, val_b, imm] = [0xD, 0x3, 0x0], alu_op: CSEL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CMP   [val_ex, a, b, imm, hw] = [0xA, 0xD, 0x3, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x3], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X6, 0x7FFFFFFA8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x3



Pipeline state at end of cycle 860:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFFA8, 0xD, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CSEL  [val_ex, a, b, imm, hw] = [0xD, 0xD, 0x3, 0x0, 0x0], alu_op: CSEL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: CMP   [val_ex, val_b, val_mem] = [0xA, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x3], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 861:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x16, 0x0, 0x0], alu_op: CBNZ, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFA8, 0x7FFFFFFA8, 0xD, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CSEL  [val_ex, val_b, val_mem] = [0xD, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0xA, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xa



Pipeline state at end of cycle 862:
F: LSL   [PC, insn_bits] = [00400154,  D37DF060], seq_succ_PC: 0x400158, pred_PC: 0x400158, adrp_val: 0x0, status: AOK
D: SUB   [val_a, val_b, imm] = [0x16, 0xD, 0x1], alu_op: MINUS_OP, cond: GT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CBNZ  [val_ex, a, b, imm, hw] = [0xFEEDFACEDEADBEEF, 0x16, 0x0, 0x0, 0x0], alu_op: CBNZ, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFFA8, 0xD, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: CSEL  [dst, val_ex, val_mem] = [X0, 0xD, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xd



Pipeline state at end of cycle 863:
F: ADDS  [PC, insn_bits] = [00400158,  AB010000], seq_succ_PC: 0x40015C, pred_PC: 0x40015C, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x1, 0x0, 0x3], alu_op: LSL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: SUB   [val_ex, a, b, imm, hw] = [0x15, 0x16, 0xD, 0x1, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CBNZ  [val_ex, val_b, val_mem] = [0xFEEDFACEDEADBEEF, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFFA8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffffa8



Pipeline state at end of cycle 864:
F: LDUR  [PC, insn_bits] = [0040015C,  F8400000], seq_succ_PC: 0x400160, pred_PC: 0x400160, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x8, 0x410200, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x8, 0x1, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUB   [val_ex, val_b, val_mem] = [0x15, 0xD, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CBNZ  [dst, val_ex, val_mem] = [X0, 0xFEEDFACEDEADBEEF, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfeedfacedeadbeef



Pipeline state at end of cycle 865:
F: SUBS  [PC, insn_bits] = [00400160,  EB000080], seq_succ_PC: 0x400164, pred_PC: 0x400164, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410208, 0x0, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410208, 0x8, 0x410200, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x8, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUB   [dst, val_ex, val_mem] = [X4, 0x15, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x15



Pipeline state at end of cycle 866:
F: B.cond [PC, insn_bits] = [00400164,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x15, 0x410208, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410208, 0x410208, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410208, 0x410200, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x8



Pipeline state at end of cycle 867:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x15, 0x0, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410208, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x410208, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410208



Pipeline state at end of cycle 868:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x15, 0x2, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410208, 0x0, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 869:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x13, 0x15, 0x2, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x410208, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x2



Pipeline state at end of cycle 870:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x15, 0x0, 0x0], alu_op: CBNZ, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x13, 0x2, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 871:
F: LSL   [PC, insn_bits] = [00400154,  D37DF000], seq_succ_PC: 0x40016C, pred_PC: 0x40016C, adrp_val: 0x0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x13, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x13



Pipeline state at end of cycle 872:
F: ADD   [PC, insn_bits] = [0040016C,  910003E5], seq_succ_PC: 0x400170, pred_PC: 0x400170, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x13, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 873:
F: ADDS  [PC, insn_bits] = [00400170,  AB050000], seq_succ_PC: 0x400174, pred_PC: 0x400174, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x98, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x98, 0x13, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 874:
F: LDUR  [PC, insn_bits] = [00400174,  F8400000], seq_succ_PC: 0x400178, pred_PC: 0x400178, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x98, 0x7FFFFFEF8, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x98, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LSL   [val_ex, val_b, val_mem] = [0x98, 0x0, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 875:
F: LSL   [PC, insn_bits] = [00400178,  D37DF065], seq_succ_PC: 0x40017C, pred_PC: 0x40017C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF90, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFF90, 0x98, 0x7FFFFFEF8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x98, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x98, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x98



Pipeline state at end of cycle 876:
F: ADDS  [PC, insn_bits] = [0040017C,  AB0200A5], seq_succ_PC: 0x400180, pred_PC: 0x400180, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x1, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF90, 0x7FFFFFF90, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFF90, 0x7FFFFFEF8, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 877:
F: LDUR  [PC, insn_bits] = [00400180,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x8, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x8, 0x1, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF90, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF90, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff90



Pipeline state at end of cycle 878:
F: LDUR  [PC, insn_bits] = [00400184,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x8, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x8, 0x1, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF90, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 879:
F: ADDS  [PC, insn_bits] = [00400184,  AB050000], seq_succ_PC: 0x400188, pred_PC: 0x400188, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410258, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410258, 0x8, 0x410250, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x8, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF90, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x3



Pipeline state at end of cycle 880:
F: ADD   [PC, insn_bits] = [00400188,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x3, 0x410258, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410258, 0x410258, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410258, 0x410250, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X5, 0x8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x8



Pipeline state at end of cycle 881:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410258, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x410258, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410258



Pipeline state at end of cycle 882:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x3, 0xA, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410258, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 883:
F: LSL   [PC, insn_bits] = [0040018C,  D37DF086], seq_succ_PC: 0x400190, pred_PC: 0x400190, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0xD, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0xD, 0x3, 0xA, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X5, 0x410258, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xa



Pipeline state at end of cycle 884:
F: ADDS  [PC, insn_bits] = [00400190,  AB0600A5], seq_succ_PC: 0x400194, pred_PC: 0x400194, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x15, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0xD, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0xD, 0xA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 885:
F: LDUR  [PC, insn_bits] = [00400194,  F84000A6], seq_succ_PC: 0x400198, pred_PC: 0x400198, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x7FFFFFEF8, 0xA8, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0xA8, 0x15, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0xD, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0xD, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xd



Pipeline state at end of cycle 886:
F: CMP   [PC, insn_bits] = [00400198,  EB06001F], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFFA0, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFFA0, 0x7FFFFFEF8, 0xA8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0xA8, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 887:
F: CSEL  [PC, insn_bits] = [0040019C,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0xD, 0x7FFFFFFA0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFA0, 0x7FFFFFFA0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFFA0, 0xA8, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X6, 0xA8, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xa8



Pipeline state at end of cycle 888:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0xD, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFFA0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFFA0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffffa0



Pipeline state at end of cycle 889:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0xD, 0x3, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFFA0, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 890:
F: STUR  [PC, insn_bits] = [004001A0,  F80000A0], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: CSEL  [val_a, val_b, imm] = [0xD, 0x3, 0x0], alu_op: CSEL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CMP   [val_ex, a, b, imm, hw] = [0xA, 0xD, 0x3, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x3], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X6, 0x7FFFFFFA0, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x3



Pipeline state at end of cycle 891:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFFA0, 0xD, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CSEL  [val_ex, a, b, imm, hw] = [0xD, 0xD, 0x3, 0x0, 0x0], alu_op: CSEL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: CMP   [val_ex, val_b, val_mem] = [0xA, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x3], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 892:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x15, 0x0, 0x0], alu_op: CBNZ, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFA0, 0x7FFFFFFA0, 0xD, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CSEL  [val_ex, val_b, val_mem] = [0xD, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0xA, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xa



Pipeline state at end of cycle 893:
F: LSL   [PC, insn_bits] = [00400154,  D37DF060], seq_succ_PC: 0x400158, pred_PC: 0x400158, adrp_val: 0x0, status: AOK
D: SUB   [val_a, val_b, imm] = [0x15, 0xD, 0x1], alu_op: MINUS_OP, cond: GT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CBNZ  [val_ex, a, b, imm, hw] = [0xFEEDFACEDEADBEEF, 0x15, 0x0, 0x0, 0x0], alu_op: CBNZ, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFFA0, 0xD, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: CSEL  [dst, val_ex, val_mem] = [X0, 0xD, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xd



Pipeline state at end of cycle 894:
F: ADDS  [PC, insn_bits] = [00400158,  AB010000], seq_succ_PC: 0x40015C, pred_PC: 0x40015C, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x1, 0x0, 0x3], alu_op: LSL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: SUB   [val_ex, a, b, imm, hw] = [0x14, 0x15, 0xD, 0x1, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CBNZ  [val_ex, val_b, val_mem] = [0xFEEDFACEDEADBEEF, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFFA0, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffffa0



Pipeline state at end of cycle 895:
F: LDUR  [PC, insn_bits] = [0040015C,  F8400000], seq_succ_PC: 0x400160, pred_PC: 0x400160, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x8, 0x410200, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x8, 0x1, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUB   [val_ex, val_b, val_mem] = [0x14, 0xD, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CBNZ  [dst, val_ex, val_mem] = [X0, 0xFEEDFACEDEADBEEF, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfeedfacedeadbeef



Pipeline state at end of cycle 896:
F: SUBS  [PC, insn_bits] = [00400160,  EB000080], seq_succ_PC: 0x400164, pred_PC: 0x400164, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410208, 0x0, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410208, 0x8, 0x410200, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x8, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUB   [dst, val_ex, val_mem] = [X4, 0x14, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x14



Pipeline state at end of cycle 897:
F: B.cond [PC, insn_bits] = [00400164,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x14, 0x410208, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410208, 0x410208, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410208, 0x410200, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x8



Pipeline state at end of cycle 898:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x14, 0x0, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410208, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x410208, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410208



Pipeline state at end of cycle 899:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x14, 0x2, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410208, 0x0, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 900:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x12, 0x14, 0x2, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x410208, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x2



Pipeline state at end of cycle 901:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x14, 0x0, 0x0], alu_op: CBNZ, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x12, 0x2, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 902:
F: LSL   [PC, insn_bits] = [00400154,  D37DF000], seq_succ_PC: 0x40016C, pred_PC: 0x40016C, adrp_val: 0x0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x12, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x12



Pipeline state at end of cycle 903:
F: ADD   [PC, insn_bits] = [0040016C,  910003E5], seq_succ_PC: 0x400170, pred_PC: 0x400170, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x12, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 904:
F: ADDS  [PC, insn_bits] = [00400170,  AB050000], seq_succ_PC: 0x400174, pred_PC: 0x400174, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x90, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x90, 0x12, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 905:
F: LDUR  [PC, insn_bits] = [00400174,  F8400000], seq_succ_PC: 0x400178, pred_PC: 0x400178, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x90, 0x7FFFFFEF8, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x90, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LSL   [val_ex, val_b, val_mem] = [0x90, 0x0, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 906:
F: LSL   [PC, insn_bits] = [00400178,  D37DF065], seq_succ_PC: 0x40017C, pred_PC: 0x40017C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF88, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFF88, 0x90, 0x7FFFFFEF8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x90, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x90, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x90



Pipeline state at end of cycle 907:
F: ADDS  [PC, insn_bits] = [0040017C,  AB0200A5], seq_succ_PC: 0x400180, pred_PC: 0x400180, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x1, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF88, 0x7FFFFFF88, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFF88, 0x7FFFFFEF8, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 908:
F: LDUR  [PC, insn_bits] = [00400180,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x8, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x8, 0x1, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF88, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF88, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff88



Pipeline state at end of cycle 909:
F: LDUR  [PC, insn_bits] = [00400184,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x8, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x8, 0x1, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF88, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 910:
F: ADDS  [PC, insn_bits] = [00400184,  AB050000], seq_succ_PC: 0x400188, pred_PC: 0x400188, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410258, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410258, 0x8, 0x410250, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x8, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF88, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x3



Pipeline state at end of cycle 911:
F: ADD   [PC, insn_bits] = [00400188,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x3, 0x410258, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410258, 0x410258, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410258, 0x410250, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X5, 0x8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x8



Pipeline state at end of cycle 912:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410258, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x410258, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410258



Pipeline state at end of cycle 913:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x3, 0xA, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410258, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 914:
F: LSL   [PC, insn_bits] = [0040018C,  D37DF086], seq_succ_PC: 0x400190, pred_PC: 0x400190, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0xD, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0xD, 0x3, 0xA, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X5, 0x410258, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xa



Pipeline state at end of cycle 915:
F: ADDS  [PC, insn_bits] = [00400190,  AB0600A5], seq_succ_PC: 0x400194, pred_PC: 0x400194, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x14, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0xD, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0xD, 0xA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 916:
F: LDUR  [PC, insn_bits] = [00400194,  F84000A6], seq_succ_PC: 0x400198, pred_PC: 0x400198, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x7FFFFFEF8, 0xA0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0xA0, 0x14, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0xD, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0xD, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xd



Pipeline state at end of cycle 917:
F: CMP   [PC, insn_bits] = [00400198,  EB06001F], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF98, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFF98, 0x7FFFFFEF8, 0xA0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0xA0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 918:
F: CSEL  [PC, insn_bits] = [0040019C,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0xD, 0x7FFFFFF98, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF98, 0x7FFFFFF98, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFF98, 0xA0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X6, 0xA0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xa0



Pipeline state at end of cycle 919:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0xD, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF98, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFF98, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff98



Pipeline state at end of cycle 920:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0xD, 0x3, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF98, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 921:
F: STUR  [PC, insn_bits] = [004001A0,  F80000A0], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: CSEL  [val_a, val_b, imm] = [0xD, 0x3, 0x0], alu_op: CSEL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CMP   [val_ex, a, b, imm, hw] = [0xA, 0xD, 0x3, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x3], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X6, 0x7FFFFFF98, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x3



Pipeline state at end of cycle 922:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF98, 0xD, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CSEL  [val_ex, a, b, imm, hw] = [0xD, 0xD, 0x3, 0x0, 0x0], alu_op: CSEL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: CMP   [val_ex, val_b, val_mem] = [0xA, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x3], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 923:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x14, 0x0, 0x0], alu_op: CBNZ, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF98, 0x7FFFFFF98, 0xD, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CSEL  [val_ex, val_b, val_mem] = [0xD, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0xA, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xa



Pipeline state at end of cycle 924:
F: LSL   [PC, insn_bits] = [00400154,  D37DF060], seq_succ_PC: 0x400158, pred_PC: 0x400158, adrp_val: 0x0, status: AOK
D: SUB   [val_a, val_b, imm] = [0x14, 0xD, 0x1], alu_op: MINUS_OP, cond: GT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CBNZ  [val_ex, a, b, imm, hw] = [0xFEEDFACEDEADBEEF, 0x14, 0x0, 0x0, 0x0], alu_op: CBNZ, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF98, 0xD, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: CSEL  [dst, val_ex, val_mem] = [X0, 0xD, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xd



Pipeline state at end of cycle 925:
F: ADDS  [PC, insn_bits] = [00400158,  AB010000], seq_succ_PC: 0x40015C, pred_PC: 0x40015C, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x1, 0x0, 0x3], alu_op: LSL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: SUB   [val_ex, a, b, imm, hw] = [0x13, 0x14, 0xD, 0x1, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CBNZ  [val_ex, val_b, val_mem] = [0xFEEDFACEDEADBEEF, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF98, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff98



Pipeline state at end of cycle 926:
F: LDUR  [PC, insn_bits] = [0040015C,  F8400000], seq_succ_PC: 0x400160, pred_PC: 0x400160, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x8, 0x410200, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x8, 0x1, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUB   [val_ex, val_b, val_mem] = [0x13, 0xD, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CBNZ  [dst, val_ex, val_mem] = [X0, 0xFEEDFACEDEADBEEF, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfeedfacedeadbeef



Pipeline state at end of cycle 927:
F: SUBS  [PC, insn_bits] = [00400160,  EB000080], seq_succ_PC: 0x400164, pred_PC: 0x400164, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410208, 0x0, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410208, 0x8, 0x410200, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x8, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUB   [dst, val_ex, val_mem] = [X4, 0x13, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x13



Pipeline state at end of cycle 928:
F: B.cond [PC, insn_bits] = [00400164,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x13, 0x410208, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410208, 0x410208, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410208, 0x410200, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x8



Pipeline state at end of cycle 929:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x13, 0x0, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410208, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x410208, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410208



Pipeline state at end of cycle 930:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x13, 0x2, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410208, 0x0, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 931:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x11, 0x13, 0x2, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x410208, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x2



Pipeline state at end of cycle 932:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x13, 0x0, 0x0], alu_op: CBNZ, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x11, 0x2, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 933:
F: LSL   [PC, insn_bits] = [00400154,  D37DF000], seq_succ_PC: 0x40016C, pred_PC: 0x40016C, adrp_val: 0x0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x11, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x11



Pipeline state at end of cycle 934:
F: ADD   [PC, insn_bits] = [0040016C,  910003E5], seq_succ_PC: 0x400170, pred_PC: 0x400170, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x11, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 935:
F: ADDS  [PC, insn_bits] = [00400170,  AB050000], seq_succ_PC: 0x400174, pred_PC: 0x400174, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x88, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x88, 0x11, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 936:
F: LDUR  [PC, insn_bits] = [00400174,  F8400000], seq_succ_PC: 0x400178, pred_PC: 0x400178, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x88, 0x7FFFFFEF8, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x88, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LSL   [val_ex, val_b, val_mem] = [0x88, 0x0, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 937:
F: LSL   [PC, insn_bits] = [00400178,  D37DF065], seq_succ_PC: 0x40017C, pred_PC: 0x40017C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF80, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFF80, 0x88, 0x7FFFFFEF8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x88, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x88, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x88



Pipeline state at end of cycle 938:
F: ADDS  [PC, insn_bits] = [0040017C,  AB0200A5], seq_succ_PC: 0x400180, pred_PC: 0x400180, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x1, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF80, 0x7FFFFFF80, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFF80, 0x7FFFFFEF8, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 939:
F: LDUR  [PC, insn_bits] = [00400180,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x8, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x8, 0x1, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF80, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF80, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff80



Pipeline state at end of cycle 940:
F: LDUR  [PC, insn_bits] = [00400184,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x8, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x8, 0x1, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF80, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 941:
F: ADDS  [PC, insn_bits] = [00400184,  AB050000], seq_succ_PC: 0x400188, pred_PC: 0x400188, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410258, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410258, 0x8, 0x410250, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x8, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF80, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x3



Pipeline state at end of cycle 942:
F: ADD   [PC, insn_bits] = [00400188,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x3, 0x410258, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410258, 0x410258, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410258, 0x410250, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X5, 0x8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x8



Pipeline state at end of cycle 943:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410258, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x410258, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410258



Pipeline state at end of cycle 944:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x3, 0xA, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410258, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 945:
F: LSL   [PC, insn_bits] = [0040018C,  D37DF086], seq_succ_PC: 0x400190, pred_PC: 0x400190, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0xD, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0xD, 0x3, 0xA, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X5, 0x410258, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xa



Pipeline state at end of cycle 946:
F: ADDS  [PC, insn_bits] = [00400190,  AB0600A5], seq_succ_PC: 0x400194, pred_PC: 0x400194, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x13, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0xD, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0xD, 0xA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 947:
F: LDUR  [PC, insn_bits] = [00400194,  F84000A6], seq_succ_PC: 0x400198, pred_PC: 0x400198, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x7FFFFFEF8, 0x98, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x98, 0x13, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0xD, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0xD, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xd



Pipeline state at end of cycle 948:
F: CMP   [PC, insn_bits] = [00400198,  EB06001F], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF90, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFF90, 0x7FFFFFEF8, 0x98, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x98, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 949:
F: CSEL  [PC, insn_bits] = [0040019C,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0xD, 0x7FFFFFF90, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF90, 0x7FFFFFF90, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFF90, 0x98, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X6, 0x98, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x98



Pipeline state at end of cycle 950:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0xD, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF90, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFF90, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff90



Pipeline state at end of cycle 951:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0xD, 0x3, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF90, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 952:
F: STUR  [PC, insn_bits] = [004001A0,  F80000A0], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: CSEL  [val_a, val_b, imm] = [0xD, 0x3, 0x0], alu_op: CSEL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CMP   [val_ex, a, b, imm, hw] = [0xA, 0xD, 0x3, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x3], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X6, 0x7FFFFFF90, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x3



Pipeline state at end of cycle 953:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF90, 0xD, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CSEL  [val_ex, a, b, imm, hw] = [0xD, 0xD, 0x3, 0x0, 0x0], alu_op: CSEL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: CMP   [val_ex, val_b, val_mem] = [0xA, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x3], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 954:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x13, 0x0, 0x0], alu_op: CBNZ, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF90, 0x7FFFFFF90, 0xD, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CSEL  [val_ex, val_b, val_mem] = [0xD, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0xA, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xa



Pipeline state at end of cycle 955:
F: LSL   [PC, insn_bits] = [00400154,  D37DF060], seq_succ_PC: 0x400158, pred_PC: 0x400158, adrp_val: 0x0, status: AOK
D: SUB   [val_a, val_b, imm] = [0x13, 0xD, 0x1], alu_op: MINUS_OP, cond: GT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CBNZ  [val_ex, a, b, imm, hw] = [0xFEEDFACEDEADBEEF, 0x13, 0x0, 0x0, 0x0], alu_op: CBNZ, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF90, 0xD, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: CSEL  [dst, val_ex, val_mem] = [X0, 0xD, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xd



Pipeline state at end of cycle 956:
F: ADDS  [PC, insn_bits] = [00400158,  AB010000], seq_succ_PC: 0x40015C, pred_PC: 0x40015C, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x1, 0x0, 0x3], alu_op: LSL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: SUB   [val_ex, a, b, imm, hw] = [0x12, 0x13, 0xD, 0x1, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CBNZ  [val_ex, val_b, val_mem] = [0xFEEDFACEDEADBEEF, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF90, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff90



Pipeline state at end of cycle 957:
F: LDUR  [PC, insn_bits] = [0040015C,  F8400000], seq_succ_PC: 0x400160, pred_PC: 0x400160, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x8, 0x410200, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x8, 0x1, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUB   [val_ex, val_b, val_mem] = [0x12, 0xD, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CBNZ  [dst, val_ex, val_mem] = [X0, 0xFEEDFACEDEADBEEF, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfeedfacedeadbeef



Pipeline state at end of cycle 958:
F: SUBS  [PC, insn_bits] = [00400160,  EB000080], seq_succ_PC: 0x400164, pred_PC: 0x400164, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410208, 0x0, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410208, 0x8, 0x410200, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x8, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUB   [dst, val_ex, val_mem] = [X4, 0x12, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x12



Pipeline state at end of cycle 959:
F: B.cond [PC, insn_bits] = [00400164,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x12, 0x410208, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410208, 0x410208, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410208, 0x410200, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x8



Pipeline state at end of cycle 960:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x12, 0x0, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410208, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x410208, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410208



Pipeline state at end of cycle 961:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x12, 0x2, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410208, 0x0, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 962:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x10, 0x12, 0x2, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x410208, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x2



Pipeline state at end of cycle 963:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x12, 0x0, 0x0], alu_op: CBNZ, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x10, 0x2, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 964:
F: LSL   [PC, insn_bits] = [00400154,  D37DF000], seq_succ_PC: 0x40016C, pred_PC: 0x40016C, adrp_val: 0x0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x10, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x10



Pipeline state at end of cycle 965:
F: ADD   [PC, insn_bits] = [0040016C,  910003E5], seq_succ_PC: 0x400170, pred_PC: 0x400170, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x10, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 966:
F: ADDS  [PC, insn_bits] = [00400170,  AB050000], seq_succ_PC: 0x400174, pred_PC: 0x400174, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x80, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x80, 0x10, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 967:
F: LDUR  [PC, insn_bits] = [00400174,  F8400000], seq_succ_PC: 0x400178, pred_PC: 0x400178, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x80, 0x7FFFFFEF8, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x80, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LSL   [val_ex, val_b, val_mem] = [0x80, 0x0, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 968:
F: LSL   [PC, insn_bits] = [00400178,  D37DF065], seq_succ_PC: 0x40017C, pred_PC: 0x40017C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF78, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFF78, 0x80, 0x7FFFFFEF8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x80, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x80, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x80



Pipeline state at end of cycle 969:
F: ADDS  [PC, insn_bits] = [0040017C,  AB0200A5], seq_succ_PC: 0x400180, pred_PC: 0x400180, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x1, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF78, 0x7FFFFFF78, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFF78, 0x7FFFFFEF8, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 970:
F: LDUR  [PC, insn_bits] = [00400180,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x8, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x8, 0x1, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF78, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF78, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff78



Pipeline state at end of cycle 971:
F: LDUR  [PC, insn_bits] = [00400184,  F84000A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x8, 0x410250, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x8, 0x1, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF78, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 972:
F: ADDS  [PC, insn_bits] = [00400184,  AB050000], seq_succ_PC: 0x400188, pred_PC: 0x400188, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410258, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410258, 0x8, 0x410250, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x8, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF78, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x3



Pipeline state at end of cycle 973:
F: ADD   [PC, insn_bits] = [00400188,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x3, 0x410258, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410258, 0x410258, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410258, 0x410250, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X5, 0x8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x8



Pipeline state at end of cycle 974:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410258, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x410258, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410258



Pipeline state at end of cycle 975:
F: ADD   [PC, insn_bits] = [0040018C,  910003E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x3, 0xA, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410258, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 976:
F: LSL   [PC, insn_bits] = [0040018C,  D37DF086], seq_succ_PC: 0x400190, pred_PC: 0x400190, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0xD, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0xD, 0x3, 0xA, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X5, 0x410258, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xa



Pipeline state at end of cycle 977:
F: ADDS  [PC, insn_bits] = [00400190,  AB0600A5], seq_succ_PC: 0x400194, pred_PC: 0x400194, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x12, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0xD, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0xD, 0xA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 978:
F: LDUR  [PC, insn_bits] = [00400194,  F84000A6], seq_succ_PC: 0x400198, pred_PC: 0x400198, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x7FFFFFEF8, 0x90, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x90, 0x12, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0xD, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0xD, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xd



Pipeline state at end of cycle 979:
F: CMP   [PC, insn_bits] = [00400198,  EB06001F], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF88, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFF88, 0x7FFFFFEF8, 0x90, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x90, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFEF8, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 980:
F: CSEL  [PC, insn_bits] = [0040019C,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0xD, 0x7FFFFFF88, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF88, 0x7FFFFFF88, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFF88, 0x90, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X6, 0x90, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x90



Pipeline state at end of cycle 981:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0xD, 0x0, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF88, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFF88, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff88



Pipeline state at end of cycle 982:
F: CSEL  [PC, insn_bits] = [004001A0,  9A86C000], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, adrp_val: 0x0, status: AOK
D: CMP   [val_a, val_b, imm] = [0xD, 0x3, 0x0], alu_op: MINUS_OP, cond: LT, dst: X32, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF88, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 983:
F: STUR  [PC, insn_bits] = [004001A0,  F80000A0], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: CSEL  [val_a, val_b, imm] = [0xD, 0x3, 0x0], alu_op: CSEL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CMP   [val_ex, a, b, imm, hw] = [0xA, 0xD, 0x3, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x3], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X6, 0x7FFFFFF88, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x3



Pipeline state at end of cycle 984:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF88, 0xD, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: CSEL  [val_ex, a, b, imm, hw] = [0xD, 0xD, 0x3, 0x0, 0x0], alu_op: CSEL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: CMP   [val_ex, val_b, val_mem] = [0xA, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x3], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 985:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x12, 0x0, 0x0], alu_op: CBNZ, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF88, 0x7FFFFFF88, 0xD, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CSEL  [val_ex, val_b, val_mem] = [0xD, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CMP   [dst, val_ex, val_mem] = [X32, 0xA, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xa



Pipeline state at end of cycle 986:
F: LSL   [PC, insn_bits] = [00400154,  D37DF060], seq_succ_PC: 0x400158, pred_PC: 0x400158, adrp_val: 0x0, status: AOK
D: SUB   [val_a, val_b, imm] = [0x12, 0xD, 0x1], alu_op: MINUS_OP, cond: GT, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: CBNZ  [val_ex, a, b, imm, hw] = [0xFEEDFACEDEADBEEF, 0x12, 0x0, 0x0, 0x0], alu_op: CBNZ, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF88, 0xD, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: CSEL  [dst, val_ex, val_mem] = [X0, 0xD, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xd



Pipeline state at end of cycle 987:
F: ADDS  [PC, insn_bits] = [00400158,  AB010000], seq_succ_PC: 0x40015C, pred_PC: 0x40015C, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0x1, 0x0, 0x3], alu_op: LSL_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: SUB   [val_ex, a, b, imm, hw] = [0x11, 0x12, 0xD, 0x1, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: CBNZ  [val_ex, val_b, val_mem] = [0xFEEDFACEDEADBEEF, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X0, 0x7FFFFFF88, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff88



Pipeline state at end of cycle 988:
F: LDUR  [PC, insn_bits] = [0040015C,  F8400000], seq_succ_PC: 0x400160, pred_PC: 0x400160, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x8, 0x410200, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x8, 0x1, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUB   [val_ex, val_b, val_mem] = [0x11, 0xD, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: CBNZ  [dst, val_ex, val_mem] = [X0, 0xFEEDFACEDEADBEEF, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xfeedfacedeadbeef



Pipeline state at end of cycle 989:
F: SUBS  [PC, insn_bits] = [00400160,  EB000080], seq_succ_PC: 0x400164, pred_PC: 0x400164, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x410208, 0x0, 0x0], alu_op: PLUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x410208, 0x8, 0x410200, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: LSL   [val_ex, val_b, val_mem] = [0x8, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUB   [dst, val_ex, val_mem] = [X4, 0x11, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x11



Pipeline state at end of cycle 990:
F: B.cond [PC, insn_bits] = [00400164,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x11, 0x410208, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x410208, 0x410208, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x410208, 0x410200, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x8



Pipeline state at end of cycle 991:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x11, 0x0, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410208, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x410208, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x410208



Pipeline state at end of cycle 992:
F: B.cond [PC, insn_bits] = [004001A4,  5400020B], seq_succ_PC: 0x400168, pred_PC: 0x4001A4, adrp_val: 0x0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x11, 0x2, 0x0], alu_op: MINUS_OP, cond: GT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x410208, 0x0, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 993:
F: CBNZ  [PC, insn_bits] = [004001A4,  B5FFFD64], seq_succ_PC: 0x4001A8, pred_PC: 0x400150, adrp_val: 0x0, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xF, 0x11, 0x2, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X0, 0x410208, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x2



Pipeline state at end of cycle 994:
F: SUB   [PC, insn_bits] = [00400150,  D1000484], seq_succ_PC: 0x400154, pred_PC: 0x400154, adrp_val: 0x0, status: AOK
D: CBNZ  [val_a, val_b, imm] = [0x11, 0x0, 0x0], alu_op: CBNZ, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xF, 0x2, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 995:
F: LSL   [PC, insn_bits] = [00400154,  D37DF000], seq_succ_PC: 0x40016C, pred_PC: 0x40016C, adrp_val: 0x0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: LT, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0xF, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xf



Pipeline state at end of cycle 996:
F: ADD   [PC, insn_bits] = [0040016C,  910003E5], seq_succ_PC: 0x400170, pred_PC: 0x400170, adrp_val: 0x0, status: AOK
D: LSL   [val_a, val_b, imm] = [0xF, 0x0, 0x3], alu_op: LSL_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 997:
F: ADDS  [PC, insn_bits] = [00400170,  AB050000], seq_succ_PC: 0x400174, pred_PC: 0x400174, adrp_val: 0x0, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0x78, 0x0], alu_op: PLUS_OP, cond: LT, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LSL   [val_ex, a, b, imm, hw] = [0x78, 0xF, 0x0, 0x3, 0x0], alu_op: LSL_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 998:
F: LDUR  [PC, insn_bits] = [00400174,  F8400000], seq_succ_PC: 0x400178, pred_PC: 0x400178, adrp_val: 0x0, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x78, 0x7FFFFFEF8, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x78, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LSL   [val_ex, val_b, val_mem] = [0x78, 0x0, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 999:
F: LSL   [PC, insn_bits] = [00400178,  D37DF065], seq_succ_PC: 0x40017C, pred_PC: 0x40017C, adrp_val: 0x0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF70, 0x0, 0x0], alu_op: PLUS_OP, cond: LT, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFF70, 0x78, 0x7FFFFFEF8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x78, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LSL   [dst, val_ex, val_mem] = [X0, 0x78, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x78


Run ended at Thu Apr 25 02:21:37 2024

[1mGoodbye!

[0m