<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="383" />
   <irq preferredWidth="34" />
   <name preferredWidth="234" />
   <description preferredWidth="310" />
   <export preferredWidth="214" />
   <inputclock preferredWidth="150" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="1930" height="1173" x="-5" y="20" />
 <generation synthesis="VHDL" block_symbol_file="0" />
</preferences>
