# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1779 \
    name qk_0_val25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_0_val25 \
    op interface \
    ports { qk_0_val25 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1780 \
    name qk_1_val49 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_1_val49 \
    op interface \
    ports { qk_1_val49 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1781 \
    name qk_2_val73 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_2_val73 \
    op interface \
    ports { qk_2_val73 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1782 \
    name qk_3_val97 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_3_val97 \
    op interface \
    ports { qk_3_val97 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1783 \
    name qk_4_val121 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_4_val121 \
    op interface \
    ports { qk_4_val121 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1784 \
    name qk_5_val145 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_5_val145 \
    op interface \
    ports { qk_5_val145 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1785 \
    name qk_6_val170 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_6_val170 \
    op interface \
    ports { qk_6_val170 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1786 \
    name qk_7_val194 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_7_val194 \
    op interface \
    ports { qk_7_val194 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1787 \
    name qk_8_val218 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_8_val218 \
    op interface \
    ports { qk_8_val218 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1788 \
    name qk_9_val242 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_9_val242 \
    op interface \
    ports { qk_9_val242 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1789 \
    name qk_10_val266 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_10_val266 \
    op interface \
    ports { qk_10_val266 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1790 \
    name qk_11_val290 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_11_val290 \
    op interface \
    ports { qk_11_val290 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1791 \
    name qk_12_val314 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_12_val314 \
    op interface \
    ports { qk_12_val314 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1792 \
    name qk_13_val339 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_13_val339 \
    op interface \
    ports { qk_13_val339 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1793 \
    name qk_14_val363 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_14_val363 \
    op interface \
    ports { qk_14_val363 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1794 \
    name qk_15_val387 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_15_val387 \
    op interface \
    ports { qk_15_val387 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1795 \
    name qk_16_val411 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_16_val411 \
    op interface \
    ports { qk_16_val411 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1796 \
    name qk_17_val435 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_17_val435 \
    op interface \
    ports { qk_17_val435 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1797 \
    name qk_18_val459 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_18_val459 \
    op interface \
    ports { qk_18_val459 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1798 \
    name qk_19_val483 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_19_val483 \
    op interface \
    ports { qk_19_val483 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1799 \
    name qk_20_val508 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_20_val508 \
    op interface \
    ports { qk_20_val508 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1800 \
    name qk_21_val532 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_21_val532 \
    op interface \
    ports { qk_21_val532 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1801 \
    name qk_22_val556 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_22_val556 \
    op interface \
    ports { qk_22_val556 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1802 \
    name qk_23_val580 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_23_val580 \
    op interface \
    ports { qk_23_val580 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1803 \
    name qk_24_val604 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_24_val604 \
    op interface \
    ports { qk_24_val604 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1804 \
    name qk_25_val628 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_25_val628 \
    op interface \
    ports { qk_25_val628 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1805 \
    name qk_26_val652 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_26_val652 \
    op interface \
    ports { qk_26_val652 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1806 \
    name qk_27_val677 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_27_val677 \
    op interface \
    ports { qk_27_val677 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1807 \
    name qk_28_val701 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_28_val701 \
    op interface \
    ports { qk_28_val701 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1808 \
    name qk_29_val725 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_29_val725 \
    op interface \
    ports { qk_29_val725 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1809 \
    name qk_30_val749 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_30_val749 \
    op interface \
    ports { qk_30_val749 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1810 \
    name qk_31_val773 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_31_val773 \
    op interface \
    ports { qk_31_val773 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1811 \
    name qk_32_val797 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_32_val797 \
    op interface \
    ports { qk_32_val797 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1812 \
    name qk_33_val821 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_33_val821 \
    op interface \
    ports { qk_33_val821 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1813 \
    name qk_34_val846 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_34_val846 \
    op interface \
    ports { qk_34_val846 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1814 \
    name qk_35_val870 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_35_val870 \
    op interface \
    ports { qk_35_val870 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1815 \
    name qk_36_val894 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_36_val894 \
    op interface \
    ports { qk_36_val894 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1816 \
    name qk_37_val918 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_37_val918 \
    op interface \
    ports { qk_37_val918 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1817 \
    name qk_38_val942 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_38_val942 \
    op interface \
    ports { qk_38_val942 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1818 \
    name qk_39_val966 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_39_val966 \
    op interface \
    ports { qk_39_val966 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1819 \
    name qk_40_val991 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_40_val991 \
    op interface \
    ports { qk_40_val991 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1820 \
    name qk_41_val1015 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_41_val1015 \
    op interface \
    ports { qk_41_val1015 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1821 \
    name qk_42_val1039 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_42_val1039 \
    op interface \
    ports { qk_42_val1039 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1822 \
    name qk_43_val1063 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_43_val1063 \
    op interface \
    ports { qk_43_val1063 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1823 \
    name qk_44_val1087 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_44_val1087 \
    op interface \
    ports { qk_44_val1087 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1824 \
    name qk_45_val1111 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_45_val1111 \
    op interface \
    ports { qk_45_val1111 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1825 \
    name qk_46_val1135 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_46_val1135 \
    op interface \
    ports { qk_46_val1135 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1826 \
    name qk_47_val1160 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_47_val1160 \
    op interface \
    ports { qk_47_val1160 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1827 \
    name qk_48_val1184 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_48_val1184 \
    op interface \
    ports { qk_48_val1184 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1828 \
    name qk_49_val1208 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_49_val1208 \
    op interface \
    ports { qk_49_val1208 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1829 \
    name qk_50_val1232 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_50_val1232 \
    op interface \
    ports { qk_50_val1232 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1830 \
    name qk_51_val1256 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_51_val1256 \
    op interface \
    ports { qk_51_val1256 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1831 \
    name qk_52_val1280 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_52_val1280 \
    op interface \
    ports { qk_52_val1280 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1832 \
    name qk_53_val1304 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_53_val1304 \
    op interface \
    ports { qk_53_val1304 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1833 \
    name qk_54_val1329 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_54_val1329 \
    op interface \
    ports { qk_54_val1329 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1834 \
    name qk_55_val1353 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_55_val1353 \
    op interface \
    ports { qk_55_val1353 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1835 \
    name qk_56_val1377 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_56_val1377 \
    op interface \
    ports { qk_56_val1377 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1836 \
    name qk_57_val1401 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_57_val1401 \
    op interface \
    ports { qk_57_val1401 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1837 \
    name qk_58_val1425 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_58_val1425 \
    op interface \
    ports { qk_58_val1425 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1838 \
    name qk_59_val1449 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_59_val1449 \
    op interface \
    ports { qk_59_val1449 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1839 \
    name qk_60_val1473 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_60_val1473 \
    op interface \
    ports { qk_60_val1473 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1840 \
    name qk_61_val1497 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_61_val1497 \
    op interface \
    ports { qk_61_val1497 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1841 \
    name qk_62_val1521 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_62_val1521 \
    op interface \
    ports { qk_62_val1521 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1842 \
    name qk_63_val1545 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_63_val1545 \
    op interface \
    ports { qk_63_val1545 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1843 \
    name qk_64_val1569 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_64_val1569 \
    op interface \
    ports { qk_64_val1569 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1844 \
    name qk_65_val1593 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_65_val1593 \
    op interface \
    ports { qk_65_val1593 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1845 \
    name qk_66_val1617 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_66_val1617 \
    op interface \
    ports { qk_66_val1617 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1846 \
    name qk_67_val1641 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_67_val1641 \
    op interface \
    ports { qk_67_val1641 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1847 \
    name qk_68_val1665 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_68_val1665 \
    op interface \
    ports { qk_68_val1665 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1848 \
    name qk_69_val1689 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_69_val1689 \
    op interface \
    ports { qk_69_val1689 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1849 \
    name qk_70_val1713 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_70_val1713 \
    op interface \
    ports { qk_70_val1713 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1850 \
    name qk_71_val1737 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_71_val1737 \
    op interface \
    ports { qk_71_val1737 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1851 \
    name qk_72_val1761 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_72_val1761 \
    op interface \
    ports { qk_72_val1761 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1852 \
    name qk_73_val1785 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_73_val1785 \
    op interface \
    ports { qk_73_val1785 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1853 \
    name qk_74_val1809 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_74_val1809 \
    op interface \
    ports { qk_74_val1809 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1854 \
    name qk_75_val1833 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_75_val1833 \
    op interface \
    ports { qk_75_val1833 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1855 \
    name qk_76_val1857 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_76_val1857 \
    op interface \
    ports { qk_76_val1857 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1856 \
    name qk_77_val1881 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_77_val1881 \
    op interface \
    ports { qk_77_val1881 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1857 \
    name qk_78_val1905 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_78_val1905 \
    op interface \
    ports { qk_78_val1905 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1858 \
    name qk_79_val1929 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_79_val1929 \
    op interface \
    ports { qk_79_val1929 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1859 \
    name qk_80_val1953 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_80_val1953 \
    op interface \
    ports { qk_80_val1953 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1860 \
    name qk_81_val1978 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_81_val1978 \
    op interface \
    ports { qk_81_val1978 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1861 \
    name qk_82_val2002 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_82_val2002 \
    op interface \
    ports { qk_82_val2002 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1862 \
    name qk_83_val2026 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_83_val2026 \
    op interface \
    ports { qk_83_val2026 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1863 \
    name qk_84_val2050 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_84_val2050 \
    op interface \
    ports { qk_84_val2050 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1864 \
    name qk_85_val2074 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_85_val2074 \
    op interface \
    ports { qk_85_val2074 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1865 \
    name qk_86_val2098 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_86_val2098 \
    op interface \
    ports { qk_86_val2098 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1866 \
    name qk_87_val2122 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_87_val2122 \
    op interface \
    ports { qk_87_val2122 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1867 \
    name qk_88_val2146 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_88_val2146 \
    op interface \
    ports { qk_88_val2146 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1868 \
    name qk_89_val2170 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_89_val2170 \
    op interface \
    ports { qk_89_val2170 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1869 \
    name qk_90_val2194 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_90_val2194 \
    op interface \
    ports { qk_90_val2194 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1870 \
    name qk_91_val2218 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_91_val2218 \
    op interface \
    ports { qk_91_val2218 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1871 \
    name qk_92_val2242 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_92_val2242 \
    op interface \
    ports { qk_92_val2242 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1872 \
    name qk_93_val2266 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_93_val2266 \
    op interface \
    ports { qk_93_val2266 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1873 \
    name qk_94_val2290 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_94_val2290 \
    op interface \
    ports { qk_94_val2290 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1874 \
    name qk_95_val2314 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_95_val2314 \
    op interface \
    ports { qk_95_val2314 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1875 \
    name qk_96_val2338 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_96_val2338 \
    op interface \
    ports { qk_96_val2338 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1876 \
    name qk_97_val2362 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_97_val2362 \
    op interface \
    ports { qk_97_val2362 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1877 \
    name qk_98_val2386 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_98_val2386 \
    op interface \
    ports { qk_98_val2386 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1878 \
    name qk_99_val2410 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_99_val2410 \
    op interface \
    ports { qk_99_val2410 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1879 \
    name qk_100_val2434 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_100_val2434 \
    op interface \
    ports { qk_100_val2434 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1880 \
    name qk_101_val2458 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_101_val2458 \
    op interface \
    ports { qk_101_val2458 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1881 \
    name qk_102_val2482 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_102_val2482 \
    op interface \
    ports { qk_102_val2482 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1882 \
    name qk_103_val2506 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_103_val2506 \
    op interface \
    ports { qk_103_val2506 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1883 \
    name qk_104_val2530 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_104_val2530 \
    op interface \
    ports { qk_104_val2530 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1884 \
    name qk_105_val2554 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_105_val2554 \
    op interface \
    ports { qk_105_val2554 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1885 \
    name qk_106_val2578 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_106_val2578 \
    op interface \
    ports { qk_106_val2578 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1886 \
    name qk_107_val2602 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_107_val2602 \
    op interface \
    ports { qk_107_val2602 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1887 \
    name qk_108_val2626 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_108_val2626 \
    op interface \
    ports { qk_108_val2626 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1888 \
    name qk_109_val2650 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_109_val2650 \
    op interface \
    ports { qk_109_val2650 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1889 \
    name qk_110_val2674 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_110_val2674 \
    op interface \
    ports { qk_110_val2674 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1890 \
    name qk_111_val2698 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_111_val2698 \
    op interface \
    ports { qk_111_val2698 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1891 \
    name qk_112_val2722 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_112_val2722 \
    op interface \
    ports { qk_112_val2722 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1892 \
    name qk_113_val2746 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_113_val2746 \
    op interface \
    ports { qk_113_val2746 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1893 \
    name qk_114_val2770 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_114_val2770 \
    op interface \
    ports { qk_114_val2770 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1894 \
    name qk_115_val2794 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_115_val2794 \
    op interface \
    ports { qk_115_val2794 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1895 \
    name qk_116_val2818 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_116_val2818 \
    op interface \
    ports { qk_116_val2818 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1896 \
    name qk_117_val2842 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_117_val2842 \
    op interface \
    ports { qk_117_val2842 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1897 \
    name qk_118_val2866 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_118_val2866 \
    op interface \
    ports { qk_118_val2866 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1898 \
    name qk_119_val2890 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_119_val2890 \
    op interface \
    ports { qk_119_val2890 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1899 \
    name qk_120_val2914 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_120_val2914 \
    op interface \
    ports { qk_120_val2914 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1900 \
    name qk_121_val2938 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_121_val2938 \
    op interface \
    ports { qk_121_val2938 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1901 \
    name qk_122_val2962 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_122_val2962 \
    op interface \
    ports { qk_122_val2962 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1902 \
    name qk_123_val2986 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_123_val2986 \
    op interface \
    ports { qk_123_val2986 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1903 \
    name qk_124_val3010 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_124_val3010 \
    op interface \
    ports { qk_124_val3010 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1904 \
    name qk_125_val3034 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_125_val3034 \
    op interface \
    ports { qk_125_val3034 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1905 \
    name qk_126_val3058 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_126_val3058 \
    op interface \
    ports { qk_126_val3058 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1906 \
    name qk_127_val3082 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_127_val3082 \
    op interface \
    ports { qk_127_val3082 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1907 \
    name qk_128_val3106 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_128_val3106 \
    op interface \
    ports { qk_128_val3106 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1908 \
    name qk_129_val3130 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_129_val3130 \
    op interface \
    ports { qk_129_val3130 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1909 \
    name qk_130_val3154 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_130_val3154 \
    op interface \
    ports { qk_130_val3154 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1910 \
    name qk_131_val3178 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_131_val3178 \
    op interface \
    ports { qk_131_val3178 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1911 \
    name qk_132_val3202 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_132_val3202 \
    op interface \
    ports { qk_132_val3202 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1912 \
    name qk_133_val3226 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_133_val3226 \
    op interface \
    ports { qk_133_val3226 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1913 \
    name qk_134_val3250 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_134_val3250 \
    op interface \
    ports { qk_134_val3250 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1914 \
    name qk_135_val3274 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_135_val3274 \
    op interface \
    ports { qk_135_val3274 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1915 \
    name qk_136_val3298 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_136_val3298 \
    op interface \
    ports { qk_136_val3298 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1916 \
    name qk_137_val3322 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_137_val3322 \
    op interface \
    ports { qk_137_val3322 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1917 \
    name qk_138_val3346 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_138_val3346 \
    op interface \
    ports { qk_138_val3346 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1918 \
    name qk_139_val3370 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_139_val3370 \
    op interface \
    ports { qk_139_val3370 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1919 \
    name qk_140_val3394 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_140_val3394 \
    op interface \
    ports { qk_140_val3394 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1920 \
    name qk_141_val3418 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_141_val3418 \
    op interface \
    ports { qk_141_val3418 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1921 \
    name qk_142_val3442 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_142_val3442 \
    op interface \
    ports { qk_142_val3442 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1922 \
    name qk_143_val3466 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_143_val3466 \
    op interface \
    ports { qk_143_val3466 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1923 \
    name value_0_val3472 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_0_val3472 \
    op interface \
    ports { value_0_val3472 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1924 \
    name value_1_val3478 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_1_val3478 \
    op interface \
    ports { value_1_val3478 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1925 \
    name value_2_val3484 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_2_val3484 \
    op interface \
    ports { value_2_val3484 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1926 \
    name value_3_val3490 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_3_val3490 \
    op interface \
    ports { value_3_val3490 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1927 \
    name value_4_val3496 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_4_val3496 \
    op interface \
    ports { value_4_val3496 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1928 \
    name value_5_val3502 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_5_val3502 \
    op interface \
    ports { value_5_val3502 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1929 \
    name value_6_val3508 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_6_val3508 \
    op interface \
    ports { value_6_val3508 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1930 \
    name value_7_val3514 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_7_val3514 \
    op interface \
    ports { value_7_val3514 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1931 \
    name value_8_val3520 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_8_val3520 \
    op interface \
    ports { value_8_val3520 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1932 \
    name value_9_val3526 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_9_val3526 \
    op interface \
    ports { value_9_val3526 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1933 \
    name value_10_val3532 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_10_val3532 \
    op interface \
    ports { value_10_val3532 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1934 \
    name value_11_val3538 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_11_val3538 \
    op interface \
    ports { value_11_val3538 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1935 \
    name value_12_val3544 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_12_val3544 \
    op interface \
    ports { value_12_val3544 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1936 \
    name value_13_val3550 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_13_val3550 \
    op interface \
    ports { value_13_val3550 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1937 \
    name value_14_val3556 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_14_val3556 \
    op interface \
    ports { value_14_val3556 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1938 \
    name value_15_val3562 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_15_val3562 \
    op interface \
    ports { value_15_val3562 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1939 \
    name value_16_val3568 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_16_val3568 \
    op interface \
    ports { value_16_val3568 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1940 \
    name value_17_val3574 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_17_val3574 \
    op interface \
    ports { value_17_val3574 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1941 \
    name value_18_val3580 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_18_val3580 \
    op interface \
    ports { value_18_val3580 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1942 \
    name value_19_val3586 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_19_val3586 \
    op interface \
    ports { value_19_val3586 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1943 \
    name value_20_val3592 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_20_val3592 \
    op interface \
    ports { value_20_val3592 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1944 \
    name value_21_val3598 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_21_val3598 \
    op interface \
    ports { value_21_val3598 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1945 \
    name value_22_val3604 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_22_val3604 \
    op interface \
    ports { value_22_val3604 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1946 \
    name value_23_val3610 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_23_val3610 \
    op interface \
    ports { value_23_val3610 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1947 \
    name value_24_val3616 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_24_val3616 \
    op interface \
    ports { value_24_val3616 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1948 \
    name value_25_val3622 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_25_val3622 \
    op interface \
    ports { value_25_val3622 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1949 \
    name value_26_val3628 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_26_val3628 \
    op interface \
    ports { value_26_val3628 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1950 \
    name value_27_val3634 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_27_val3634 \
    op interface \
    ports { value_27_val3634 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1951 \
    name value_28_val3640 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_28_val3640 \
    op interface \
    ports { value_28_val3640 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1952 \
    name value_29_val3646 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_29_val3646 \
    op interface \
    ports { value_29_val3646 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1953 \
    name value_30_val3652 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_30_val3652 \
    op interface \
    ports { value_30_val3652 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1954 \
    name value_31_val3658 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_31_val3658 \
    op interface \
    ports { value_31_val3658 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1955 \
    name value_32_val3664 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_32_val3664 \
    op interface \
    ports { value_32_val3664 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1956 \
    name value_33_val3670 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_33_val3670 \
    op interface \
    ports { value_33_val3670 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1957 \
    name value_34_val3676 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_34_val3676 \
    op interface \
    ports { value_34_val3676 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1958 \
    name value_35_val3682 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_35_val3682 \
    op interface \
    ports { value_35_val3682 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1959 \
    name value_36_val3688 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_36_val3688 \
    op interface \
    ports { value_36_val3688 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1960 \
    name value_37_val3694 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_37_val3694 \
    op interface \
    ports { value_37_val3694 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1961 \
    name value_38_val3700 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_38_val3700 \
    op interface \
    ports { value_38_val3700 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1962 \
    name value_39_val3706 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_39_val3706 \
    op interface \
    ports { value_39_val3706 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1963 \
    name value_40_val3712 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_40_val3712 \
    op interface \
    ports { value_40_val3712 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1964 \
    name value_41_val3718 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_41_val3718 \
    op interface \
    ports { value_41_val3718 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1965 \
    name value_42_val3724 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_42_val3724 \
    op interface \
    ports { value_42_val3724 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1966 \
    name value_43_val3730 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_43_val3730 \
    op interface \
    ports { value_43_val3730 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1967 \
    name value_44_val3736 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_44_val3736 \
    op interface \
    ports { value_44_val3736 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1968 \
    name value_45_val3742 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_45_val3742 \
    op interface \
    ports { value_45_val3742 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1969 \
    name value_46_val3748 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_46_val3748 \
    op interface \
    ports { value_46_val3748 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1970 \
    name value_47_val3754 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_47_val3754 \
    op interface \
    ports { value_47_val3754 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_ce
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_ce] == "cg_default_interface_gen_ce"} {
eval "cg_default_interface_gen_ce { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_ce \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


