// Seed: 3807419750
module module_0 (
    input wand id_0,
    input supply0 id_1,
    input wand id_2,
    input wor id_3,
    output wire id_4,
    input wire id_5,
    input tri0 id_6,
    input supply1 id_7,
    input tri id_8,
    output tri1 id_9
);
  assign id_4 = id_6;
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1
    , id_10,
    output supply1 id_2,
    input wor id_3,
    input tri id_4,
    inout tri0 id_5,
    input uwire id_6,
    output wire id_7,
    output supply1 id_8
);
  assign id_2 = id_4;
  always #1 begin
    id_10 <= 1;
  end
  module_0(
      id_6, id_5, id_4, id_1, id_8, id_5, id_6, id_1, id_1, id_8
  );
endmodule
