#! /usr/local/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3-19-gfc7d604e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5559573a1b70 .scope module, "tb" "tb" 2 3;
 .timescale -9 -10;
P_0x555957350b80 .param/l "testCase" 0 2 12, +C4<00000000000000000000000000000000>;
v0x5559573ccd90_0 .var "clock", 0 0;
v0x5559573ccea0_0 .var "counter", 7 0;
v0x5559573ccf80_0 .net "testHEX0", 7 0, v0x5559573500a0_0;  1 drivers
v0x5559573cd020_0 .var "testKEY", 1 0;
v0x5559573cd0e0_0 .net "testLED", 9 0, v0x5559573cc3c0_0;  1 drivers
v0x5559573cd1d0_0 .var "testSW", 9 0;
S_0x5559573a1cf0 .scope module, "DUT" "top" 2 15, 3 1 0, S_0x5559573a1b70;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "ADC_CLK_10"
    .port_info 1 /INPUT 10 "SW"
    .port_info 2 /INPUT 2 "KEY"
    .port_info 3 /OUTPUT 10 "LEDR"
    .port_info 4 /OUTPUT 8 "HEX0"
v0x5559573cc150_0 .net "ADC_CLK_10", 0 0, v0x5559573ccd90_0;  1 drivers
v0x5559573cc210_0 .net "HEX0", 7 0, v0x5559573500a0_0;  alias, 1 drivers
v0x5559573cc300_0 .net "KEY", 1 0, v0x5559573cd020_0;  1 drivers
v0x5559573cc3c0_0 .var "LEDR", 9 0;
v0x5559573cc4a0_0 .net "SW", 9 0, v0x5559573cd1d0_0;  1 drivers
v0x5559573cc5d0_0 .net *"_s15", 7 0, L_0x5559573dd5c0;  1 drivers
v0x5559573cc6b0_0 .net *"_s18", 0 0, L_0x5559573dd6c0;  1 drivers
v0x5559573cc790_0 .net *"_s21", 0 0, L_0x5559573dd820;  1 drivers
v0x5559573cc870_0 .net "clock", 0 0, v0x5559573cbe20_0;  1 drivers
v0x5559573cc910_0 .net "l_LEDS", 2 0, v0x5559573cb5c0_0;  1 drivers
v0x5559573cc9d0_0 .var "left_LEDs", 2 0;
v0x5559573cca90_0 .net "r_LEDS", 2 0, v0x5559573cb820_0;  1 drivers
v0x5559573ccb50_0 .var "reset", 0 0;
v0x5559573ccc20_0 .var "right_LEDs", 2 0;
E_0x55595739c200/0 .event edge, v0x5559573cb370_0, v0x5559573cb760_0, L_0x5559573dd820, L_0x5559573dd6c0;
E_0x55595739c200/1 .event edge, L_0x5559573dd5c0;
E_0x55595739c200 .event/or E_0x55595739c200/0, E_0x55595739c200/1;
E_0x55595739c490 .event edge, v0x5559573cbd60_0;
E_0x55595739bed0 .event edge, v0x5559573cb820_0, v0x5559573cb5c0_0;
L_0x5559573cd2a0 .part v0x5559573cd020_0, 0, 1;
L_0x5559573dd400 .part v0x5559573cd1d0_0, 0, 1;
L_0x5559573dd520 .part v0x5559573cd020_0, 1, 1;
L_0x5559573dd5c0 .part v0x5559573cd1d0_0, 0, 8;
L_0x5559573dd6c0 .part v0x5559573cd020_0, 1, 1;
L_0x5559573dd820 .part v0x5559573cd020_0, 0, 1;
S_0x5559573a4e80 .scope module, "B0" "blink" 3 40, 4 1 0, S_0x5559573a1cf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "hazards"
    .port_info 2 /INPUT 1 "reset_n"
    .port_info 3 /INPUT 1 "turnChange"
    .port_info 4 /OUTPUT 3 "rightLEDs"
    .port_info 5 /OUTPUT 3 "leftLEDs"
    .port_info 6 /OUTPUT 8 "hex"
v0x5559573cb1d0_0 .var "blink", 1 0;
v0x5559573cb2b0_0 .var "blinkState", 1 0;
v0x5559573cb370_0 .net "clock", 0 0, v0x5559573cbe20_0;  alias, 1 drivers
v0x5559573cb410_0 .net "hazards", 0 0, L_0x5559573dd400;  1 drivers
v0x5559573cb4b0_0 .net "hex", 7 0, v0x5559573500a0_0;  alias, 1 drivers
v0x5559573cb5c0_0 .var "leftLEDs", 2 0;
v0x5559573cb680_0 .var "next", 1 0;
v0x5559573cb760_0 .net "reset_n", 0 0, v0x5559573ccb50_0;  1 drivers
v0x5559573cb820_0 .var "rightLEDs", 0 2;
v0x5559573cb900_0 .net "turnChange", 0 0, L_0x5559573dd520;  1 drivers
E_0x5559573aace0/0 .event negedge, v0x5559573cb760_0;
E_0x5559573aace0/1 .event posedge, v0x5559573cb370_0;
E_0x5559573aace0 .event/or E_0x5559573aace0/0, E_0x5559573aace0/1;
E_0x5559573ab2f0 .event edge, v0x5559573cb900_0, v0x5559573cb090_0;
S_0x5559573a5100 .scope module, "H0" "sevenSeg" 4 14, 5 1 0, S_0x5559573a4e80;
 .timescale -9 -10;
    .port_info 0 /INPUT 2 "val"
    .port_info 1 /OUTPUT 8 "seg"
v0x5559573500a0_0 .var "seg", 7 0;
v0x5559573cb090_0 .net "val", 1 0, v0x5559573cb2b0_0;  1 drivers
E_0x55595738dce0 .event edge, v0x5559573cb090_0;
S_0x5559573cbaa0 .scope module, "C0" "clockDivider" 3 38, 6 1 0, S_0x5559573a1cf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock_in"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 32 "divide_by"
    .port_info 3 /OUTPUT 1 "clock_out"
v0x5559573cbc60_0 .var "clock_divider", 22 0;
v0x5559573cbd60_0 .net "clock_in", 0 0, v0x5559573ccd90_0;  alias, 1 drivers
v0x5559573cbe20_0 .var "clock_out", 0 0;
L_0x7f1f7a407018 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5559573cbf20_0 .net "divide_by", 31 0, L_0x7f1f7a407018;  1 drivers
v0x5559573cbfc0_0 .net "reset_n", 0 0, L_0x5559573cd2a0;  1 drivers
E_0x55595739bd00/0 .event negedge, v0x5559573cbfc0_0;
E_0x55595739bd00/1 .event posedge, v0x5559573cbd60_0;
E_0x55595739bd00 .event/or E_0x55595739bd00/0, E_0x55595739bd00/1;
    .scope S_0x5559573cbaa0;
T_0 ;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x5559573cbc60_0, 0, 23;
    %end;
    .thread T_0;
    .scope S_0x5559573cbaa0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5559573cbe20_0, 0, 1;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x5559573cbc60_0, 0, 23;
    %end;
    .thread T_1;
    .scope S_0x5559573cbaa0;
T_2 ;
    %wait E_0x55595739bd00;
    %load/vec4 v0x5559573cbfc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5559573cbe20_0, 0, 1;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x5559573cbc60_0, 0, 23;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5559573cbc60_0;
    %pad/u 32;
    %load/vec4 v0x5559573cbf20_0;
    %subi 1, 0, 32;
    %cmp/ne;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x5559573cbc60_0;
    %addi 1, 0, 23;
    %assign/vec4 v0x5559573cbc60_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x5559573cbc60_0, 0;
    %load/vec4 v0x5559573cbe20_0;
    %inv;
    %assign/vec4 v0x5559573cbe20_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5559573a5100;
T_3 ;
    %wait E_0x55595738dce0;
    %load/vec4 v0x5559573cb090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5559573500a0_0, 0, 8;
    %jmp T_3.5;
T_3.0 ;
    %pushi/vec4 192, 0, 8;
    %store/vec4 v0x5559573500a0_0, 0, 8;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 249, 0, 8;
    %store/vec4 v0x5559573500a0_0, 0, 8;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 164, 0, 8;
    %store/vec4 v0x5559573500a0_0, 0, 8;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 176, 0, 8;
    %store/vec4 v0x5559573500a0_0, 0, 8;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5559573a4e80;
T_4 ;
    %wait E_0x5559573ab2f0;
    %load/vec4 v0x5559573cb1d0_0;
    %load/vec4 v0x5559573cb2b0_0;
    %cmp/e;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x5559573cb410_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5559573cb680_0, 0;
T_4.2 ;
T_4.0 ;
    %load/vec4 v0x5559573cb2b0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5559573cb680_0, 0;
    %load/vec4 v0x5559573cb2b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5559573cb5c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5559573cb820_0, 0;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5559573cb5c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5559573cb820_0, 0;
    %jmp T_4.9;
T_4.5 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5559573cb5c0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5559573cb820_0, 0;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5559573cb5c0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5559573cb820_0, 0;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x5559573cb5c0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x5559573cb820_0, 0;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %load/vec4 v0x5559573cb2b0_0;
    %assign/vec4 v0x5559573cb1d0_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5559573a4e80;
T_5 ;
    %wait E_0x5559573aace0;
    %load/vec4 v0x5559573cb760_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5559573cb2b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5559573cb680_0;
    %assign/vec4 v0x5559573cb2b0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5559573a1cf0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5559573ccb50_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x5559573a1cf0;
T_7 ;
    %wait E_0x55595739bed0;
    %load/vec4 v0x5559573cc910_0;
    %assign/vec4 v0x5559573cc9d0_0, 0;
    %load/vec4 v0x5559573cca90_0;
    %assign/vec4 v0x5559573ccc20_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5559573a1cf0;
T_8 ;
    %wait E_0x55595739c490;
    %load/vec4 v0x5559573cc4a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v0x5559573cc4a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x5559573cc4a0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5559573cc300_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5559573ccb50_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5559573cc4a0_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0x5559573cc4a0_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
    %load/vec4 v0x5559573cc4a0_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5559573ccb50_0, 0, 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5559573a1cf0;
T_9 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5559573cc3c0_0, 0, 10;
    %end;
    .thread T_9;
    .scope S_0x5559573a1cf0;
T_10 ;
    %wait E_0x55595739c200;
    %load/vec4 v0x5559573ccb50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5559573cc3c0_0, 0, 10;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5559573cc4a0_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0x5559573cc4a0_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
    %load/vec4 v0x5559573cc4a0_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %load/vec4 v0x5559573cc300_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5559573cc3c0_0, 4, 5;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5559573cc3c0_0, 4, 5;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x5559573cc4a0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x5559573cc300_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x5559573cc4a0_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
    %load/vec4 v0x5559573cc4a0_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %load/vec4 v0x5559573cc300_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x5559573cc9d0_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5559573cc3c0_0, 4, 5;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5559573cc3c0_0, 4, 5;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x5559573cc4a0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x5559573cc300_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
    %load/vec4 v0x5559573cc4a0_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
    %load/vec4 v0x5559573cc4a0_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %load/vec4 v0x5559573cc300_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5559573cc3c0_0, 4, 5;
    %load/vec4 v0x5559573ccc20_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5559573cc3c0_0, 4, 5;
    %load/vec4 v0x5559573ccc20_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5559573cc3c0_0, 4, 5;
    %load/vec4 v0x5559573ccc20_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5559573cc3c0_0, 4, 5;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x5559573cc4a0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x5559573cc300_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x5559573cc4a0_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
    %load/vec4 v0x5559573cc4a0_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0x5559573cc300_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %load/vec4 v0x5559573cc9d0_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5559573cc3c0_0, 4, 5;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5559573cc3c0_0, 4, 5;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v0x5559573cc4a0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x5559573cc300_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
    %load/vec4 v0x5559573cc4a0_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
    %load/vec4 v0x5559573cc4a0_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0x5559573cc300_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5559573cc3c0_0, 4, 5;
    %load/vec4 v0x5559573ccc20_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5559573cc3c0_0, 4, 5;
    %load/vec4 v0x5559573ccc20_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5559573cc3c0_0, 4, 5;
    %load/vec4 v0x5559573ccc20_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5559573cc3c0_0, 4, 5;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v0x5559573cc4a0_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0x5559573cc4a0_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0x5559573cc300_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x5559573cc4a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5559573cc4a0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x5559573cc4a0_0;
    %parti/s 1, 2, 3;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5559573cc3c0_0, 4, 5;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5559573cc3c0_0, 4, 5;
    %jmp T_10.13;
T_10.12 ;
    %load/vec4 v0x5559573cc4a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5559573cc4a0_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %load/vec4 v0x5559573cc300_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %load/vec4 v0x5559573cc9d0_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5559573cc3c0_0, 4, 5;
    %load/vec4 v0x5559573ccc20_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5559573cc3c0_0, 4, 5;
    %load/vec4 v0x5559573ccc20_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5559573cc3c0_0, 4, 5;
    %load/vec4 v0x5559573ccc20_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5559573cc3c0_0, 4, 5;
    %jmp T_10.15;
T_10.14 ;
    %pushi/vec4 1023, 0, 10;
    %store/vec4 v0x5559573cc3c0_0, 0, 10;
T_10.15 ;
T_10.13 ;
T_10.11 ;
T_10.9 ;
T_10.7 ;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5559573a1b70;
T_11 ;
    %vpi_call 2 19 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars" {0 0 0};
    %vpi_call 2 21 "$display", $time, "Starting simulation" {0 0 0};
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5559573cd1d0_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5559573cd020_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5559573ccd90_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5559573ccea0_0, 0, 8;
T_11.0 ;
    %load/vec4 v0x5559573ccea0_0;
    %cmpi/u 32, 0, 8;
    %jmp/0xz T_11.1, 5;
    %delay 100, 0;
    %load/vec4 v0x5559573ccd90_0;
    %inv;
    %store/vec4 v0x5559573ccd90_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %load/vec4 v0x5559573ccea0_0;
    %cmp/u;
    %jmp/0xz  T_11.2, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5559573cd020_0, 4, 1;
T_11.2 ;
    %pushi/vec4 0, 0, 32;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.4 ;
    %pushi/vec4 4, 0, 8;
    %load/vec4 v0x5559573ccea0_0;
    %cmp/u;
    %jmp/0xz  T_11.9, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5559573cd1d0_0, 4, 1;
T_11.9 ;
    %jmp T_11.8;
T_11.5 ;
    %pushi/vec4 4, 0, 8;
    %load/vec4 v0x5559573ccea0_0;
    %cmp/u;
    %jmp/0xz  T_11.11, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5559573cd1d0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5559573cd020_0, 4, 1;
T_11.11 ;
    %jmp T_11.8;
T_11.6 ;
    %pushi/vec4 4, 0, 8;
    %load/vec4 v0x5559573ccea0_0;
    %cmp/u;
    %jmp/0xz  T_11.13, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5559573cd1d0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5559573cd020_0, 4, 1;
T_11.13 ;
    %jmp T_11.8;
T_11.7 ;
    %pushi/vec4 4, 0, 8;
    %load/vec4 v0x5559573ccea0_0;
    %cmp/u;
    %jmp/0xz  T_11.15, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5559573cd1d0_0, 4, 1;
T_11.15 ;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
    %load/vec4 v0x5559573ccea0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5559573ccea0_0, 0, 8;
    %jmp T_11.0;
T_11.1 ;
    %delay 100, 0;
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x5559573a1b70;
T_12 ;
    %vpi_call 2 83 "$monitor", $time, "testSW = %b, testKEY = %b, clock = %b, testLED = %b, testHEX0 = %b,", v0x5559573cd1d0_0, v0x5559573cd020_0, v0x5559573cd0e0_0, v0x5559573ccd90_0, v0x5559573ccf80_0 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "tb.v";
    "top.v";
    "blink.v";
    "sevenSeg.v";
    "clockDivider.v";
