$date
	Wed Nov 26 05:07:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module imm_tb $end
$var wire 32 ! imm_out [31:0] $end
$var reg 32 " instruction [31:0] $end
$scope module dut $end
$var wire 32 # instruction [31:0] $end
$var wire 7 $ opcode [6:0] $end
$var reg 32 % imm_out [31:0] $end
$upscope $end
$scope task run_case $end
$var reg 32 & exp_imm [31:0] $end
$var reg 32 ' instr_in [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111111111100001000000100010011 '
b11111111111 &
b11111111111 %
b10011 $
b1111111111100001000000100010011 #
b1111111111100001000000100010011 "
b11111111111 !
$end
#1
b11111111111111111111111111111000 %
b11111111111111111111111111111000 !
b11 $
b11111111100000010010000110000011 "
b11111111100000010010000110000011 #
b11111111111111111111111111111000 &
b11111111100000010010000110000011 '
#2
b11111111111111111111111100101010 %
b11111111111111111111111100101010 !
b100011 $
b11110010001000001000010100100011 "
b11110010001000001000010100100011 #
b11111111111111111111111100101010 &
b11110010001000001000010100100011 '
#3
b11111111111111111111111111111100 %
b11111111111111111111111111111100 !
b1100011 $
b11111110001000001000111011100011 "
b11111110001000001000111011100011 #
b11111111111111111111111111111100 &
b11111110001000001000111011100011 '
#4
b10101011110011011110000000000000 %
b10101011110011011110000000000000 !
b110111 $
b10101011110011011110000010110111 "
b10101011110011011110000010110111 #
b10101011110011011110000000000000 &
b10101011110011011110000010110111 '
#5
b1010101111000 %
b1010101111000 !
b1101111 $
b1010111100000000001000011101111 "
b1010111100000000001000011101111 #
b1010101111000 &
b1010111100000000001000011101111 '
#6
b0 %
b0 !
b0 $
b0 "
b0 #
b0 &
b0 '
#12
