Analysis & Synthesis report for rzfpga_pc
Wed Aug  3 23:58:01 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |rzfpga_pc|ram_manager:ram_manager_inst|buffer_reader_state
 11. State Machine - |rzfpga_pc|ram_manager:ram_manager_inst|sdram:sdram_inst|state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated
 18. Source assignments for ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_uh31:auto_generated|a_dpfifo_5o31:dpfifo|altsyncram_akm1:FIFOram
 19. Parameter Settings for User Entity Instance: seven_seg_controller:seven_seg_controller_inst|clk_7seg:clk_7seg_inst|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: hack_cpu:cpu|n2tmux8way:n2tmux8way_inst|lpm_mux:LPM_MUX_component
 22. Parameter Settings for User Entity Instance: hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component
 23. Parameter Settings for User Entity Instance: ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component
 24. Parameter Settings for User Entity Instance: ram_manager:ram_manager_inst|sdram_clkgen:sdram_clkgen_inst|altpll:altpll_component
 25. altpll Parameter Settings by Entity Instance
 26. altsyncram Parameter Settings by Entity Instance
 27. scfifo Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "hvsync_generator:hvsync_generator_inst"
 29. Port Connectivity Checks: "ram_manager:ram_manager_inst|sdram:sdram_inst"
 30. Port Connectivity Checks: "ram_manager:ram_manager_inst"
 31. Port Connectivity Checks: "hack_cpu:cpu|cpu_pc:cpu_pc_inst"
 32. Port Connectivity Checks: "hack_cpu:cpu|n2tmux8way:n2tmux8way_inst"
 33. Port Connectivity Checks: "hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_p"
 34. Port Connectivity Checks: "hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_a"
 35. Port Connectivity Checks: "rom_quartus_ip:rom_quartus_ip_inst"
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Aug  3 23:58:01 2022       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; rzfpga_pc                                   ;
; Top-level Entity Name              ; rzfpga_pc                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 520                                         ;
;     Total combinational functions  ; 414                                         ;
;     Dedicated logic registers      ; 349                                         ;
; Total registers                    ; 349                                         ;
; Total pins                         ; 76                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 66,720                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; rzfpga_pc          ; rzfpga_pc          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                               ;
+----------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                               ; Library ;
+----------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------+---------+
; 01/n2tmux.v                                        ; yes             ; User Verilog HDL File                  ; C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n2tmux.v                                        ;         ;
; 01/n2tmux16.v                                      ; yes             ; User Verilog HDL File                  ; C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n2tmux16.v                                      ;         ;
; VGA/hvsync_generator.v                             ; yes             ; User Verilog HDL File                  ; C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/VGA/hvsync_generator.v                             ;         ;
; 02/HalfAdder.v                                     ; yes             ; User Verilog HDL File                  ; C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/HalfAdder.v                                     ;         ;
; 02/FullAdder.v                                     ; yes             ; User Verilog HDL File                  ; C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/FullAdder.v                                     ;         ;
; 02/Add16.v                                         ; yes             ; User Verilog HDL File                  ; C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/Add16.v                                         ;         ;
; 02/ALUn2t.v                                        ; yes             ; User Verilog HDL File                  ; C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/ALUn2t.v                                        ;         ;
; rzfpga_pc.v                                        ; yes             ; User Verilog HDL File                  ; C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v                                        ;         ;
; 05/hack_cpu.v                                      ; yes             ; User Verilog HDL File                  ; C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/05/hack_cpu.v                                      ;         ;
; 01/n2tmux8way.v                                    ; yes             ; User Wizard-Generated File             ; C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n2tmux8way.v                                    ;         ;
; 04/rom_quartus_ip.v                                ; yes             ; User Wizard-Generated File             ; C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/04/rom_quartus_ip.v                                ;         ;
; 05/cpu_pc.v                                        ; yes             ; User Wizard-Generated File             ; C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/05/cpu_pc.v                                        ;         ;
; 7 Seg Display/num_to_seg.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/7 Seg Display/num_to_seg.v                         ;         ;
; 7 Seg Display/7 Seg Clock Gen IP/clk_7seg.v        ; yes             ; User Wizard-Generated File             ; C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/7 Seg Display/7 Seg Clock Gen IP/clk_7seg.v        ;         ;
; 7 Seg Display/seven_seg_controller.v               ; yes             ; User Verilog HDL File                  ; C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/7 Seg Display/seven_seg_controller.v               ;         ;
; 03/SDRAM/ram_manager.v                             ; yes             ; User Verilog HDL File                  ; C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/SDRAM/ram_manager.v                             ;         ;
; 03/SDRAM/sdram.v                                   ; yes             ; User Verilog HDL File                  ; C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/SDRAM/sdram.v                                   ;         ;
; 03/SDRAM/FIFO On Chip IP/sdram_buffer.v            ; yes             ; User Wizard-Generated File             ; C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/SDRAM/FIFO On Chip IP/sdram_buffer.v            ;         ;
; 03/SDRAM/ALTPLL 100MHz Clock Gen IP/sdram_clkgen.v ; yes             ; User Wizard-Generated File             ; C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/SDRAM/ALTPLL 100MHz Clock Gen IP/sdram_clkgen.v ;         ;
; altpll.tdf                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf                                          ;         ;
; aglobal211.inc                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                      ;         ;
; stratix_pll.inc                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_pll.inc                                     ;         ;
; stratixii_pll.inc                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratixii_pll.inc                                   ;         ;
; cycloneii_pll.inc                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                   ;         ;
; db/clk_7seg_altpll.v                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/clk_7seg_altpll.v                               ;         ;
; altsyncram.tdf                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                                      ;         ;
; stratix_ram_block.inc                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                               ;         ;
; lpm_mux.inc                                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                         ;         ;
; lpm_decode.inc                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                                      ;         ;
; a_rdenreg.inc                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                                       ;         ;
; altrom.inc                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc                                          ;         ;
; altram.inc                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc                                          ;         ;
; altdpram.inc                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                                        ;         ;
; db/altsyncram_31a1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/altsyncram_31a1.tdf                             ;         ;
; ./04/rom.mif                                       ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/04/rom.mif                                         ;         ;
; lpm_mux.tdf                                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.tdf                                         ;         ;
; muxlut.inc                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/muxlut.inc                                          ;         ;
; bypassff.inc                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/bypassff.inc                                        ;         ;
; altshift.inc                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift.inc                                        ;         ;
; db/mux_frc.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/mux_frc.tdf                                     ;         ;
; lpm_counter.tdf                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.tdf                                     ;         ;
; lpm_constant.inc                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_constant.inc                                    ;         ;
; lpm_add_sub.inc                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                     ;         ;
; cmpconst.inc                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cmpconst.inc                                        ;         ;
; lpm_compare.inc                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_compare.inc                                     ;         ;
; lpm_counter.inc                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.inc                                     ;         ;
; dffeea.inc                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dffeea.inc                                          ;         ;
; alt_counter_stratix.inc                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                             ;         ;
; db/cntr_ltj.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/cntr_ltj.tdf                                    ;         ;
; scfifo.tdf                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf                                          ;         ;
; a_regfifo.inc                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_regfifo.inc                                       ;         ;
; a_dpfifo.inc                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_dpfifo.inc                                        ;         ;
; a_i2fifo.inc                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_i2fifo.inc                                        ;         ;
; a_fffifo.inc                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_fffifo.inc                                        ;         ;
; a_f2fifo.inc                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_f2fifo.inc                                        ;         ;
; db/scfifo_uh31.tdf                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/scfifo_uh31.tdf                                 ;         ;
; db/a_dpfifo_5o31.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/a_dpfifo_5o31.tdf                               ;         ;
; db/a_fefifo_66e.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/a_fefifo_66e.tdf                                ;         ;
; db/cntr_co7.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/cntr_co7.tdf                                    ;         ;
; db/altsyncram_akm1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/altsyncram_akm1.tdf                             ;         ;
; db/cntr_0ob.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/cntr_0ob.tdf                                    ;         ;
; db/sdram_clkgen_altpll.v                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/sdram_clkgen_altpll.v                           ;         ;
+----------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                           ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                   ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 520                                                                                                                                     ;
;                                             ;                                                                                                                                         ;
; Total combinational functions               ; 414                                                                                                                                     ;
; Logic element usage by number of LUT inputs ;                                                                                                                                         ;
;     -- 4 input functions                    ; 173                                                                                                                                     ;
;     -- 3 input functions                    ; 53                                                                                                                                      ;
;     -- <=2 input functions                  ; 188                                                                                                                                     ;
;                                             ;                                                                                                                                         ;
; Logic elements by mode                      ;                                                                                                                                         ;
;     -- normal mode                          ; 313                                                                                                                                     ;
;     -- arithmetic mode                      ; 101                                                                                                                                     ;
;                                             ;                                                                                                                                         ;
; Total registers                             ; 349                                                                                                                                     ;
;     -- Dedicated logic registers            ; 349                                                                                                                                     ;
;     -- I/O registers                        ; 0                                                                                                                                       ;
;                                             ;                                                                                                                                         ;
; I/O pins                                    ; 76                                                                                                                                      ;
; Total memory bits                           ; 66720                                                                                                                                   ;
;                                             ;                                                                                                                                         ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                                                       ;
;                                             ;                                                                                                                                         ;
; Total PLLs                                  ; 2                                                                                                                                       ;
;     -- PLLs                                 ; 2                                                                                                                                       ;
;                                             ;                                                                                                                                         ;
; Maximum fan-out node                        ; ram_manager:ram_manager_inst|sdram_clkgen:sdram_clkgen_inst|altpll:altpll_component|sdram_clkgen_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 174                                                                                                                                     ;
; Total fan-out                               ; 2970                                                                                                                                    ;
; Average fan-out                             ; 2.99                                                                                                                                    ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                          ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                         ; Entity Name          ; Library Name ;
+-----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |rzfpga_pc                                          ; 414 (37)            ; 349 (52)                  ; 66720       ; 0            ; 0       ; 0         ; 76   ; 0            ; |rzfpga_pc                                                                                                                                                                                  ; rzfpga_pc            ; work         ;
;    |hack_cpu:cpu|                                   ; 147 (11)            ; 44 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu                                                                                                                                                                     ; hack_cpu             ; work         ;
;       |ALUn2t:alu_inst_a|                           ; 94 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a                                                                                                                                                   ; ALUn2t               ; work         ;
;          |Add16:add16_alu_a|                        ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a                                                                                                                                 ; Add16                ; work         ;
;             |FullAdder:full_adder_inst_a|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_a                                                                                                     ; FullAdder            ; work         ;
;                |HalfAdder:half_adder_inst_a|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_a|HalfAdder:half_adder_inst_a                                                                         ; HalfAdder            ; work         ;
;             |FullAdder:full_adder_inst_b|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_b                                                                                                     ; FullAdder            ; work         ;
;             |FullAdder:full_adder_inst_c|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_c                                                                                                     ; FullAdder            ; work         ;
;             |FullAdder:full_adder_inst_d|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_d                                                                                                     ; FullAdder            ; work         ;
;             |FullAdder:full_adder_inst_e|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_e                                                                                                     ; FullAdder            ; work         ;
;             |FullAdder:full_adder_inst_f|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_f                                                                                                     ; FullAdder            ; work         ;
;             |FullAdder:full_adder_inst_g|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_g                                                                                                     ; FullAdder            ; work         ;
;             |FullAdder:full_adder_inst_h|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_h                                                                                                     ; FullAdder            ; work         ;
;             |FullAdder:full_adder_inst_i|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_i                                                                                                     ; FullAdder            ; work         ;
;             |FullAdder:full_adder_inst_j|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_j                                                                                                     ; FullAdder            ; work         ;
;             |FullAdder:full_adder_inst_k|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_k                                                                                                     ; FullAdder            ; work         ;
;             |FullAdder:full_adder_inst_l|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_l                                                                                                     ; FullAdder            ; work         ;
;             |FullAdder:full_adder_inst_m|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_m                                                                                                     ; FullAdder            ; work         ;
;             |FullAdder:full_adder_inst_n|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_n                                                                                                     ; FullAdder            ; work         ;
;             |FullAdder:full_adder_inst_o|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_o                                                                                                     ; FullAdder            ; work         ;
;          |n2tmux16:mux16_alu_a|                     ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|n2tmux16:mux16_alu_a                                                                                                                              ; n2tmux16             ; work         ;
;             |n2tmux:mux_b|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|n2tmux16:mux16_alu_a|n2tmux:mux_b                                                                                                                 ; n2tmux               ; work         ;
;             |n2tmux:mux_c|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|n2tmux16:mux16_alu_a|n2tmux:mux_c                                                                                                                 ; n2tmux               ; work         ;
;             |n2tmux:mux_d|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|n2tmux16:mux16_alu_a|n2tmux:mux_d                                                                                                                 ; n2tmux               ; work         ;
;             |n2tmux:mux_f|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|n2tmux16:mux16_alu_a|n2tmux:mux_f                                                                                                                 ; n2tmux               ; work         ;
;             |n2tmux:mux_g|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|n2tmux16:mux16_alu_a|n2tmux:mux_g                                                                                                                 ; n2tmux               ; work         ;
;             |n2tmux:mux_h|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|n2tmux16:mux16_alu_a|n2tmux:mux_h                                                                                                                 ; n2tmux               ; work         ;
;             |n2tmux:mux_i|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|n2tmux16:mux16_alu_a|n2tmux:mux_i                                                                                                                 ; n2tmux               ; work         ;
;             |n2tmux:mux_j|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|n2tmux16:mux16_alu_a|n2tmux:mux_j                                                                                                                 ; n2tmux               ; work         ;
;             |n2tmux:mux_k|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|n2tmux16:mux16_alu_a|n2tmux:mux_k                                                                                                                 ; n2tmux               ; work         ;
;             |n2tmux:mux_l|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|n2tmux16:mux16_alu_a|n2tmux:mux_l                                                                                                                 ; n2tmux               ; work         ;
;             |n2tmux:mux_m|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|n2tmux16:mux16_alu_a|n2tmux:mux_m                                                                                                                 ; n2tmux               ; work         ;
;             |n2tmux:mux_n|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|n2tmux16:mux16_alu_a|n2tmux:mux_n                                                                                                                 ; n2tmux               ; work         ;
;             |n2tmux:mux_o|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|n2tmux16:mux16_alu_a|n2tmux:mux_o                                                                                                                 ; n2tmux               ; work         ;
;             |n2tmux:mux_p|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|n2tmux16:mux16_alu_a|n2tmux:mux_p                                                                                                                 ; n2tmux               ; work         ;
;       |cpu_pc:cpu_pc_inst|                          ; 26 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|cpu_pc:cpu_pc_inst                                                                                                                                                  ; cpu_pc               ; work         ;
;          |lpm_counter:LPM_COUNTER_component|        ; 26 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component                                                                                                                ; lpm_counter          ; work         ;
;             |cntr_ltj:auto_generated|               ; 26 (26)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated                                                                                        ; cntr_ltj             ; work         ;
;       |n2tmux16:Mux16_aluOut_instruction|           ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aluOut_instruction                                                                                                                                   ; n2tmux16             ; work         ;
;          |n2tmux:mux_a|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aluOut_instruction|n2tmux:mux_a                                                                                                                      ; n2tmux               ; work         ;
;          |n2tmux:mux_b|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aluOut_instruction|n2tmux:mux_b                                                                                                                      ; n2tmux               ; work         ;
;          |n2tmux:mux_c|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aluOut_instruction|n2tmux:mux_c                                                                                                                      ; n2tmux               ; work         ;
;          |n2tmux:mux_d|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aluOut_instruction|n2tmux:mux_d                                                                                                                      ; n2tmux               ; work         ;
;          |n2tmux:mux_e|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aluOut_instruction|n2tmux:mux_e                                                                                                                      ; n2tmux               ; work         ;
;          |n2tmux:mux_f|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aluOut_instruction|n2tmux:mux_f                                                                                                                      ; n2tmux               ; work         ;
;          |n2tmux:mux_g|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aluOut_instruction|n2tmux:mux_g                                                                                                                      ; n2tmux               ; work         ;
;          |n2tmux:mux_h|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aluOut_instruction|n2tmux:mux_h                                                                                                                      ; n2tmux               ; work         ;
;          |n2tmux:mux_i|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aluOut_instruction|n2tmux:mux_i                                                                                                                      ; n2tmux               ; work         ;
;          |n2tmux:mux_j|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aluOut_instruction|n2tmux:mux_j                                                                                                                      ; n2tmux               ; work         ;
;          |n2tmux:mux_k|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aluOut_instruction|n2tmux:mux_k                                                                                                                      ; n2tmux               ; work         ;
;          |n2tmux:mux_l|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aluOut_instruction|n2tmux:mux_l                                                                                                                      ; n2tmux               ; work         ;
;          |n2tmux:mux_m|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aluOut_instruction|n2tmux:mux_m                                                                                                                      ; n2tmux               ; work         ;
;          |n2tmux:mux_n|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aluOut_instruction|n2tmux:mux_n                                                                                                                      ; n2tmux               ; work         ;
;          |n2tmux:mux_o|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aluOut_instruction|n2tmux:mux_o                                                                                                                      ; n2tmux               ; work         ;
;          |n2tmux:mux_p|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aluOut_instruction|n2tmux:mux_p                                                                                                                      ; n2tmux               ; work         ;
;    |hvsync_generator:hvsync_generator_inst|         ; 105 (105)           ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|hvsync_generator:hvsync_generator_inst                                                                                                                                           ; hvsync_generator     ; work         ;
;    |ram_manager:ram_manager_inst|                   ; 76 (19)             ; 135 (24)                  ; 1184        ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|ram_manager:ram_manager_inst                                                                                                                                                     ; ram_manager          ; work         ;
;       |sdram:sdram_inst|                            ; 33 (33)             ; 94 (94)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|ram_manager:ram_manager_inst|sdram:sdram_inst                                                                                                                                    ; sdram                ; work         ;
;       |sdram_buffer:sdram_buffer_inst|              ; 24 (0)              ; 17 (0)                    ; 1184        ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst                                                                                                                      ; sdram_buffer         ; work         ;
;          |scfifo:scfifo_component|                  ; 24 (0)              ; 17 (0)                    ; 1184        ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component                                                                                              ; scfifo               ; work         ;
;             |scfifo_uh31:auto_generated|            ; 24 (0)              ; 17 (0)                    ; 1184        ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_uh31:auto_generated                                                                   ; scfifo_uh31          ; work         ;
;                |a_dpfifo_5o31:dpfifo|               ; 24 (2)              ; 17 (0)                    ; 1184        ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_uh31:auto_generated|a_dpfifo_5o31:dpfifo                                              ; a_dpfifo_5o31        ; work         ;
;                   |a_fefifo_66e:fifo_state|         ; 12 (7)              ; 7 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_uh31:auto_generated|a_dpfifo_5o31:dpfifo|a_fefifo_66e:fifo_state                      ; a_fefifo_66e         ; work         ;
;                      |cntr_co7:count_usedw|         ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_uh31:auto_generated|a_dpfifo_5o31:dpfifo|a_fefifo_66e:fifo_state|cntr_co7:count_usedw ; cntr_co7             ; work         ;
;                   |altsyncram_akm1:FIFOram|         ; 0 (0)               ; 0 (0)                     ; 1184        ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_uh31:auto_generated|a_dpfifo_5o31:dpfifo|altsyncram_akm1:FIFOram                      ; altsyncram_akm1      ; work         ;
;                   |cntr_0ob:rd_ptr_count|           ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_uh31:auto_generated|a_dpfifo_5o31:dpfifo|cntr_0ob:rd_ptr_count                        ; cntr_0ob             ; work         ;
;                   |cntr_0ob:wr_ptr|                 ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_uh31:auto_generated|a_dpfifo_5o31:dpfifo|cntr_0ob:wr_ptr                              ; cntr_0ob             ; work         ;
;       |sdram_clkgen:sdram_clkgen_inst|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|ram_manager:ram_manager_inst|sdram_clkgen:sdram_clkgen_inst                                                                                                                      ; sdram_clkgen         ; work         ;
;          |altpll:altpll_component|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|ram_manager:ram_manager_inst|sdram_clkgen:sdram_clkgen_inst|altpll:altpll_component                                                                                              ; altpll               ; work         ;
;             |sdram_clkgen_altpll:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|ram_manager:ram_manager_inst|sdram_clkgen:sdram_clkgen_inst|altpll:altpll_component|sdram_clkgen_altpll:auto_generated                                                           ; sdram_clkgen_altpll  ; work         ;
;    |rom_quartus_ip:rom_quartus_ip_inst|             ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|rom_quartus_ip:rom_quartus_ip_inst                                                                                                                                               ; rom_quartus_ip       ; work         ;
;       |altsyncram:altsyncram_component|             ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component                                                                                                               ; altsyncram           ; work         ;
;          |altsyncram_31a1:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated                                                                                ; altsyncram_31a1      ; work         ;
;    |seven_seg_controller:seven_seg_controller_inst| ; 49 (21)             ; 42 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|seven_seg_controller:seven_seg_controller_inst                                                                                                                                   ; seven_seg_controller ; work         ;
;       |clk_7seg:clk_7seg_inst|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|seven_seg_controller:seven_seg_controller_inst|clk_7seg:clk_7seg_inst                                                                                                            ; clk_7seg             ; work         ;
;          |altpll:altpll_component|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|seven_seg_controller:seven_seg_controller_inst|clk_7seg:clk_7seg_inst|altpll:altpll_component                                                                                    ; altpll               ; work         ;
;             |clk_7seg_altpll:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|seven_seg_controller:seven_seg_controller_inst|clk_7seg:clk_7seg_inst|altpll:altpll_component|clk_7seg_altpll:auto_generated                                                     ; clk_7seg_altpll      ; work         ;
;       |num_to_seg:num_to_seg_a|                     ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a                                                                                                           ; num_to_seg           ; work         ;
;       |num_to_seg:num_to_seg_b|                     ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b                                                                                                           ; num_to_seg           ; work         ;
;       |num_to_seg:num_to_seg_c|                     ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c                                                                                                           ; num_to_seg           ; work         ;
;       |num_to_seg:num_to_seg_d|                     ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rzfpga_pc|seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d                                                                                                           ; num_to_seg           ; work         ;
+-----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------+
; Name                                                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------+
; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_uh31:auto_generated|a_dpfifo_5o31:dpfifo|altsyncram_akm1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 37           ; 32           ; 37           ; 1184  ; None         ;
; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ALTSYNCRAM                                                           ; AUTO ; ROM              ; 4096         ; 16           ; --           ; --           ; 65536 ; ./04/rom.mif ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------+----------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                  ; IP Include File                                    ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------+----------------------------------------------------+
; Altera ; LPM_COUNTER  ; 21.1    ; N/A          ; N/A          ; |rzfpga_pc|hack_cpu:cpu|cpu_pc:cpu_pc_inst                                       ; 05/cpu_pc.v                                        ;
; Altera ; LPM_MUX      ; 21.1    ; N/A          ; N/A          ; |rzfpga_pc|hack_cpu:cpu|n2tmux8way:n2tmux8way_inst                               ; 01/n2tmux8way.v                                    ;
; Altera ; FIFO         ; 21.1    ; N/A          ; N/A          ; |rzfpga_pc|ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst           ; 03/SDRAM/FIFO On Chip IP/sdram_buffer.v            ;
; Altera ; ALTPLL       ; 21.1    ; N/A          ; N/A          ; |rzfpga_pc|ram_manager:ram_manager_inst|sdram_clkgen:sdram_clkgen_inst           ; 03/SDRAM/ALTPLL 100MHz Clock Gen IP/sdram_clkgen.v ;
; Altera ; ROM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |rzfpga_pc|rom_quartus_ip:rom_quartus_ip_inst                                    ; 04/rom_quartus_ip.v                                ;
; Altera ; ALTPLL       ; 21.1    ; N/A          ; N/A          ; |rzfpga_pc|seven_seg_controller:seven_seg_controller_inst|clk_7seg:clk_7seg_inst ; 7 Seg Display/7 Seg Clock Gen IP/clk_7seg.v        ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------+----------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |rzfpga_pc|ram_manager:ram_manager_inst|buffer_reader_state                                                ;
+------------------------+------------------------+------------------------+------------------------+------------------------+
; Name                   ; buffer_reader_state.11 ; buffer_reader_state.10 ; buffer_reader_state.01 ; buffer_reader_state.00 ;
+------------------------+------------------------+------------------------+------------------------+------------------------+
; buffer_reader_state.00 ; 0                      ; 0                      ; 0                      ; 0                      ;
; buffer_reader_state.01 ; 0                      ; 0                      ; 1                      ; 1                      ;
; buffer_reader_state.10 ; 0                      ; 1                      ; 0                      ; 1                      ;
; buffer_reader_state.11 ; 1                      ; 0                      ; 0                      ; 1                      ;
+------------------------+------------------------+------------------------+------------------------+------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |rzfpga_pc|ram_manager:ram_manager_inst|sdram:sdram_inst|state ;
+----------+----------+----------+----------+------------------------------------+
; Name     ; state.11 ; state.10 ; state.01 ; state.00                           ;
+----------+----------+----------+----------+------------------------------------+
; state.00 ; 0        ; 0        ; 0        ; 0                                  ;
; state.01 ; 0        ; 0        ; 1        ; 1                                  ;
; state.10 ; 0        ; 1        ; 0        ; 1                                  ;
; state.11 ; 1        ; 0        ; 0        ; 1                                  ;
+----------+----------+----------+----------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                     ; Reason for Removal                     ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[12..15] ; Lost fanout                            ;
; sdram_buffer_wrreq                                                                                                ; Merged with req_state                  ;
; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[7]                                     ; Stuck at VCC due to stuck port data_in ;
; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[7]                                     ; Stuck at VCC due to stuck port data_in ;
; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[7]                                     ; Stuck at VCC due to stuck port data_in ;
; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[7]                                     ; Stuck at VCC due to stuck port data_in ;
; seven_seg_controller:seven_seg_controller_inst|seg[7]                                                             ; Stuck at VCC due to stuck port data_in ;
; ram_manager:ram_manager_inst|buffer_reader_state~6                                                                ; Lost fanout                            ;
; ram_manager:ram_manager_inst|buffer_reader_state~7                                                                ; Lost fanout                            ;
; ram_manager:ram_manager_inst|sdram:sdram_inst|state~2                                                             ; Lost fanout                            ;
; ram_manager:ram_manager_inst|sdram:sdram_inst|state~3                                                             ; Lost fanout                            ;
; ram_manager:ram_manager_inst|sdram:sdram_inst|state.11                                                            ; Stuck at GND due to stuck port data_in ;
; counter[12..24]                                                                                                   ; Lost fanout                            ;
; Total Number of Removed Registers = 28                                                                            ;                                        ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                       ;
+-------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------+
; Register name                                                                 ; Reason for Removal        ; Registers Removed due to This Register                ;
+-------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------+
; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[7] ; Stuck at VCC              ; seven_seg_controller:seven_seg_controller_inst|seg[7] ;
;                                                                               ; due to stuck port data_in ;                                                       ;
+-------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 349   ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 12    ;
; Number of registers using Asynchronous Clear ; 17    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 102   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------+
; Inverted Register Statistics                                         ;
+------------------------------------------------------------+---------+
; Inverted Register                                          ; Fan out ;
+------------------------------------------------------------+---------+
; ram_manager:ram_manager_inst|sdram:sdram_inst|SDRAM_CMD[2] ; 1       ;
; ram_manager:ram_manager_inst|sdram:sdram_inst|SDRAM_CMD[1] ; 1       ;
; ram_manager:ram_manager_inst|sdram:sdram_inst|SDRAM_CMD[0] ; 1       ;
; Total number of inverted registers = 3                     ;         ;
+------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |rzfpga_pc|ram_manager:ram_manager_inst|sdram:sdram_inst|SDRAM_A[9] ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |rzfpga_pc|seven_seg_controller:seven_seg_controller_inst|seg[6]    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |rzfpga_pc|ram_manager:ram_manager_inst|Selector4                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |rzfpga_pc|ram_manager:ram_manager_inst|Selector2                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_uh31:auto_generated|a_dpfifo_5o31:dpfifo|altsyncram_akm1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_seg_controller:seven_seg_controller_inst|clk_7seg:clk_7seg_inst|altpll:altpll_component ;
+-------------------------------+----------------------------+-------------------------------------------------------------------------------+
; Parameter Name                ; Value                      ; Type                                                                          ;
+-------------------------------+----------------------------+-------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                                                                       ;
; PLL_TYPE                      ; AUTO                       ; Untyped                                                                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clk_7seg ; Untyped                                                                       ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                                                                       ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                                                                       ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                                                                       ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                                                                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer                                                                ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                                                                       ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                                                                       ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                                                                       ;
; LOCK_HIGH                     ; 1                          ; Untyped                                                                       ;
; LOCK_LOW                      ; 1                          ; Untyped                                                                       ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                                                                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                                                                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                                                                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                                                                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                                                                       ;
; SKIP_VCO                      ; OFF                        ; Untyped                                                                       ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                                                                       ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                                                                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                                                                       ;
; BANDWIDTH                     ; 0                          ; Untyped                                                                       ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                                                                       ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                                                                       ;
; DOWN_SPREAD                   ; 0                          ; Untyped                                                                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                                                                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                                                                       ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                                                                       ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                                                                       ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                                                                       ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                                                                       ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                                                                       ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                                                                       ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                                                                       ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                                                                       ;
; CLK1_MULTIPLY_BY              ; 1                          ; Untyped                                                                       ;
; CLK0_MULTIPLY_BY              ; 1                          ; Signed Integer                                                                ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                                                                       ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                                                                       ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                                                                       ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                                                                       ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                                                                       ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                                                                       ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                                                                       ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                                                                       ;
; CLK1_DIVIDE_BY                ; 1                          ; Untyped                                                                       ;
; CLK0_DIVIDE_BY                ; 500                        ; Signed Integer                                                                ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                                                                       ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                                                                       ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                                                                       ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                                                                       ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                                                                       ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                                                                       ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                                                                       ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                                                                       ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                                                                       ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                                                                       ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                                                                       ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                                                                       ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                                                                       ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                                                                       ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                                                                       ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                                                                       ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                                                                       ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                                                                       ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                                                                       ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                                                                       ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                                                                       ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                                                                       ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                                                                       ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                                                                       ;
; CLK1_DUTY_CYCLE               ; 50                         ; Untyped                                                                       ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer                                                                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                                                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                                                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                                                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                                                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                                                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                                                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                                                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                                                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                                                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                                                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                                                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                                                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                                                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                                                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                                                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                                                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                                                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                                                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                                                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                                                       ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                                                                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                                                                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                                                                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                                                                       ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                                                                       ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                                                                       ;
; DPA_DIVIDER                   ; 0                          ; Untyped                                                                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                                                                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                                                                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                                                                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                                                                       ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                                                                       ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                                                                       ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                                                                       ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                                                                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                                                                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                                                                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                                                                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                                                                       ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                                                                       ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                                                                       ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                                                                       ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                                                                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                                                                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                                                                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                                                                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                                                                       ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                                                                       ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                                                                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                                                                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                                                                       ;
; VCO_MIN                       ; 0                          ; Untyped                                                                       ;
; VCO_MAX                       ; 0                          ; Untyped                                                                       ;
; VCO_CENTER                    ; 0                          ; Untyped                                                                       ;
; PFD_MIN                       ; 0                          ; Untyped                                                                       ;
; PFD_MAX                       ; 0                          ; Untyped                                                                       ;
; M_INITIAL                     ; 0                          ; Untyped                                                                       ;
; M                             ; 0                          ; Untyped                                                                       ;
; N                             ; 1                          ; Untyped                                                                       ;
; M2                            ; 1                          ; Untyped                                                                       ;
; N2                            ; 1                          ; Untyped                                                                       ;
; SS                            ; 1                          ; Untyped                                                                       ;
; C0_HIGH                       ; 0                          ; Untyped                                                                       ;
; C1_HIGH                       ; 0                          ; Untyped                                                                       ;
; C2_HIGH                       ; 0                          ; Untyped                                                                       ;
; C3_HIGH                       ; 0                          ; Untyped                                                                       ;
; C4_HIGH                       ; 0                          ; Untyped                                                                       ;
; C5_HIGH                       ; 0                          ; Untyped                                                                       ;
; C6_HIGH                       ; 0                          ; Untyped                                                                       ;
; C7_HIGH                       ; 0                          ; Untyped                                                                       ;
; C8_HIGH                       ; 0                          ; Untyped                                                                       ;
; C9_HIGH                       ; 0                          ; Untyped                                                                       ;
; C0_LOW                        ; 0                          ; Untyped                                                                       ;
; C1_LOW                        ; 0                          ; Untyped                                                                       ;
; C2_LOW                        ; 0                          ; Untyped                                                                       ;
; C3_LOW                        ; 0                          ; Untyped                                                                       ;
; C4_LOW                        ; 0                          ; Untyped                                                                       ;
; C5_LOW                        ; 0                          ; Untyped                                                                       ;
; C6_LOW                        ; 0                          ; Untyped                                                                       ;
; C7_LOW                        ; 0                          ; Untyped                                                                       ;
; C8_LOW                        ; 0                          ; Untyped                                                                       ;
; C9_LOW                        ; 0                          ; Untyped                                                                       ;
; C0_INITIAL                    ; 0                          ; Untyped                                                                       ;
; C1_INITIAL                    ; 0                          ; Untyped                                                                       ;
; C2_INITIAL                    ; 0                          ; Untyped                                                                       ;
; C3_INITIAL                    ; 0                          ; Untyped                                                                       ;
; C4_INITIAL                    ; 0                          ; Untyped                                                                       ;
; C5_INITIAL                    ; 0                          ; Untyped                                                                       ;
; C6_INITIAL                    ; 0                          ; Untyped                                                                       ;
; C7_INITIAL                    ; 0                          ; Untyped                                                                       ;
; C8_INITIAL                    ; 0                          ; Untyped                                                                       ;
; C9_INITIAL                    ; 0                          ; Untyped                                                                       ;
; C0_MODE                       ; BYPASS                     ; Untyped                                                                       ;
; C1_MODE                       ; BYPASS                     ; Untyped                                                                       ;
; C2_MODE                       ; BYPASS                     ; Untyped                                                                       ;
; C3_MODE                       ; BYPASS                     ; Untyped                                                                       ;
; C4_MODE                       ; BYPASS                     ; Untyped                                                                       ;
; C5_MODE                       ; BYPASS                     ; Untyped                                                                       ;
; C6_MODE                       ; BYPASS                     ; Untyped                                                                       ;
; C7_MODE                       ; BYPASS                     ; Untyped                                                                       ;
; C8_MODE                       ; BYPASS                     ; Untyped                                                                       ;
; C9_MODE                       ; BYPASS                     ; Untyped                                                                       ;
; C0_PH                         ; 0                          ; Untyped                                                                       ;
; C1_PH                         ; 0                          ; Untyped                                                                       ;
; C2_PH                         ; 0                          ; Untyped                                                                       ;
; C3_PH                         ; 0                          ; Untyped                                                                       ;
; C4_PH                         ; 0                          ; Untyped                                                                       ;
; C5_PH                         ; 0                          ; Untyped                                                                       ;
; C6_PH                         ; 0                          ; Untyped                                                                       ;
; C7_PH                         ; 0                          ; Untyped                                                                       ;
; C8_PH                         ; 0                          ; Untyped                                                                       ;
; C9_PH                         ; 0                          ; Untyped                                                                       ;
; L0_HIGH                       ; 1                          ; Untyped                                                                       ;
; L1_HIGH                       ; 1                          ; Untyped                                                                       ;
; G0_HIGH                       ; 1                          ; Untyped                                                                       ;
; G1_HIGH                       ; 1                          ; Untyped                                                                       ;
; G2_HIGH                       ; 1                          ; Untyped                                                                       ;
; G3_HIGH                       ; 1                          ; Untyped                                                                       ;
; E0_HIGH                       ; 1                          ; Untyped                                                                       ;
; E1_HIGH                       ; 1                          ; Untyped                                                                       ;
; E2_HIGH                       ; 1                          ; Untyped                                                                       ;
; E3_HIGH                       ; 1                          ; Untyped                                                                       ;
; L0_LOW                        ; 1                          ; Untyped                                                                       ;
; L1_LOW                        ; 1                          ; Untyped                                                                       ;
; G0_LOW                        ; 1                          ; Untyped                                                                       ;
; G1_LOW                        ; 1                          ; Untyped                                                                       ;
; G2_LOW                        ; 1                          ; Untyped                                                                       ;
; G3_LOW                        ; 1                          ; Untyped                                                                       ;
; E0_LOW                        ; 1                          ; Untyped                                                                       ;
; E1_LOW                        ; 1                          ; Untyped                                                                       ;
; E2_LOW                        ; 1                          ; Untyped                                                                       ;
; E3_LOW                        ; 1                          ; Untyped                                                                       ;
; L0_INITIAL                    ; 1                          ; Untyped                                                                       ;
; L1_INITIAL                    ; 1                          ; Untyped                                                                       ;
; G0_INITIAL                    ; 1                          ; Untyped                                                                       ;
; G1_INITIAL                    ; 1                          ; Untyped                                                                       ;
; G2_INITIAL                    ; 1                          ; Untyped                                                                       ;
; G3_INITIAL                    ; 1                          ; Untyped                                                                       ;
; E0_INITIAL                    ; 1                          ; Untyped                                                                       ;
; E1_INITIAL                    ; 1                          ; Untyped                                                                       ;
; E2_INITIAL                    ; 1                          ; Untyped                                                                       ;
; E3_INITIAL                    ; 1                          ; Untyped                                                                       ;
; L0_MODE                       ; BYPASS                     ; Untyped                                                                       ;
; L1_MODE                       ; BYPASS                     ; Untyped                                                                       ;
; G0_MODE                       ; BYPASS                     ; Untyped                                                                       ;
; G1_MODE                       ; BYPASS                     ; Untyped                                                                       ;
; G2_MODE                       ; BYPASS                     ; Untyped                                                                       ;
; G3_MODE                       ; BYPASS                     ; Untyped                                                                       ;
; E0_MODE                       ; BYPASS                     ; Untyped                                                                       ;
; E1_MODE                       ; BYPASS                     ; Untyped                                                                       ;
; E2_MODE                       ; BYPASS                     ; Untyped                                                                       ;
; E3_MODE                       ; BYPASS                     ; Untyped                                                                       ;
; L0_PH                         ; 0                          ; Untyped                                                                       ;
; L1_PH                         ; 0                          ; Untyped                                                                       ;
; G0_PH                         ; 0                          ; Untyped                                                                       ;
; G1_PH                         ; 0                          ; Untyped                                                                       ;
; G2_PH                         ; 0                          ; Untyped                                                                       ;
; G3_PH                         ; 0                          ; Untyped                                                                       ;
; E0_PH                         ; 0                          ; Untyped                                                                       ;
; E1_PH                         ; 0                          ; Untyped                                                                       ;
; E2_PH                         ; 0                          ; Untyped                                                                       ;
; E3_PH                         ; 0                          ; Untyped                                                                       ;
; M_PH                          ; 0                          ; Untyped                                                                       ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                                                                       ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                                                                       ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                                                                       ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                                                                       ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                                                                       ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                                                                       ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                                                                       ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                                                                       ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                                                                       ;
; CLK0_COUNTER                  ; G0                         ; Untyped                                                                       ;
; CLK1_COUNTER                  ; G0                         ; Untyped                                                                       ;
; CLK2_COUNTER                  ; G0                         ; Untyped                                                                       ;
; CLK3_COUNTER                  ; G0                         ; Untyped                                                                       ;
; CLK4_COUNTER                  ; G0                         ; Untyped                                                                       ;
; CLK5_COUNTER                  ; G0                         ; Untyped                                                                       ;
; CLK6_COUNTER                  ; E0                         ; Untyped                                                                       ;
; CLK7_COUNTER                  ; E1                         ; Untyped                                                                       ;
; CLK8_COUNTER                  ; E2                         ; Untyped                                                                       ;
; CLK9_COUNTER                  ; E3                         ; Untyped                                                                       ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                                                                       ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                                                                       ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                                                                       ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                                                                       ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                                                                       ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                                                                       ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                                                                       ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                                                                       ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                                                                       ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                                                                       ;
; M_TIME_DELAY                  ; 0                          ; Untyped                                                                       ;
; N_TIME_DELAY                  ; 0                          ; Untyped                                                                       ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                                                                       ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                                                                       ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                                                                       ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                                                                       ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                                                                       ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                                                                       ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                                                                       ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                                                                       ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                                                                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                                                                       ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                                                                       ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                                                                       ;
; VCO_POST_SCALE                ; 0                          ; Untyped                                                                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                                                                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                                                                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                                                                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped                                                                       ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                                                                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                                                                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                                                                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                                                                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                                                                       ;
; PORT_CLK1                     ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                                                                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                                                                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                                                                       ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_ARESET                   ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                                                                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                                                                       ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                                                                       ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                                                                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                                                                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                                                                       ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                                                                       ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                                                                       ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                                                                       ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                                                                       ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                                                                       ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                                                                       ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                                                                       ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                                                                       ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                                                                       ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                                                                       ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                                                                       ;
; CBXI_PARAMETER                ; clk_7seg_altpll            ; Untyped                                                                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                                                                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                                                                       ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer                                                                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                                                                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                                                                       ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped                                                                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                                                                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE                                                                ;
+-------------------------------+----------------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; ./04/rom.mif         ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_31a1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hack_cpu:cpu|n2tmux8way:n2tmux8way_inst|lpm_mux:LPM_MUX_component ;
+------------------------+--------------+------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                   ;
+------------------------+--------------+------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                         ;
; LPM_WIDTH              ; 1            ; Signed Integer                                                         ;
; LPM_SIZE               ; 8            ; Signed Integer                                                         ;
; LPM_WIDTHS             ; 3            ; Signed Integer                                                         ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                ;
; CBXI_PARAMETER         ; mux_frc      ; Untyped                                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                ;
+------------------------+--------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component ;
+------------------------+--------------+------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                   ;
+------------------------+--------------+------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                         ;
; LPM_WIDTH              ; 16           ; Signed Integer                                                         ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                ;
; LPM_MODULUS            ; 0            ; Untyped                                                                ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                     ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                     ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                ;
; CBXI_PARAMETER         ; cntr_ltj     ; Untyped                                                                ;
+------------------------+--------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                    ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                          ;
; lpm_width               ; 37           ; Signed Integer                                                                          ;
; LPM_NUMWORDS            ; 32           ; Signed Integer                                                                          ;
; LPM_WIDTHU              ; 5            ; Signed Integer                                                                          ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                 ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                 ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                 ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                 ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                 ;
; CBXI_PARAMETER          ; scfifo_uh31  ; Untyped                                                                                 ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_manager:ram_manager_inst|sdram_clkgen:sdram_clkgen_inst|altpll:altpll_component ;
+-------------------------------+--------------------------------+-----------------------------------------------------------------+
; Parameter Name                ; Value                          ; Type                                                            ;
+-------------------------------+--------------------------------+-----------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                         ; Untyped                                                         ;
; PLL_TYPE                      ; AUTO                           ; Untyped                                                         ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sdram_clkgen ; Untyped                                                         ;
; QUALIFY_CONF_DONE             ; OFF                            ; Untyped                                                         ;
; COMPENSATE_CLOCK              ; CLK0                           ; Untyped                                                         ;
; SCAN_CHAIN                    ; LONG                           ; Untyped                                                         ;
; PRIMARY_CLOCK                 ; INCLK0                         ; Untyped                                                         ;
; INCLK0_INPUT_FREQUENCY        ; 20000                          ; Signed Integer                                                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                              ; Untyped                                                         ;
; GATE_LOCK_SIGNAL              ; NO                             ; Untyped                                                         ;
; GATE_LOCK_COUNTER             ; 0                              ; Untyped                                                         ;
; LOCK_HIGH                     ; 1                              ; Untyped                                                         ;
; LOCK_LOW                      ; 1                              ; Untyped                                                         ;
; VALID_LOCK_MULTIPLIER         ; 1                              ; Untyped                                                         ;
; INVALID_LOCK_MULTIPLIER       ; 5                              ; Untyped                                                         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                            ; Untyped                                                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                            ; Untyped                                                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                            ; Untyped                                                         ;
; SKIP_VCO                      ; OFF                            ; Untyped                                                         ;
; SWITCH_OVER_COUNTER           ; 0                              ; Untyped                                                         ;
; SWITCH_OVER_TYPE              ; AUTO                           ; Untyped                                                         ;
; FEEDBACK_SOURCE               ; EXTCLK0                        ; Untyped                                                         ;
; BANDWIDTH                     ; 0                              ; Untyped                                                         ;
; BANDWIDTH_TYPE                ; AUTO                           ; Untyped                                                         ;
; SPREAD_FREQUENCY              ; 0                              ; Untyped                                                         ;
; DOWN_SPREAD                   ; 0                              ; Untyped                                                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                            ; Untyped                                                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                            ; Untyped                                                         ;
; CLK9_MULTIPLY_BY              ; 0                              ; Untyped                                                         ;
; CLK8_MULTIPLY_BY              ; 0                              ; Untyped                                                         ;
; CLK7_MULTIPLY_BY              ; 0                              ; Untyped                                                         ;
; CLK6_MULTIPLY_BY              ; 0                              ; Untyped                                                         ;
; CLK5_MULTIPLY_BY              ; 1                              ; Untyped                                                         ;
; CLK4_MULTIPLY_BY              ; 1                              ; Untyped                                                         ;
; CLK3_MULTIPLY_BY              ; 1                              ; Untyped                                                         ;
; CLK2_MULTIPLY_BY              ; 1                              ; Untyped                                                         ;
; CLK1_MULTIPLY_BY              ; 1                              ; Untyped                                                         ;
; CLK0_MULTIPLY_BY              ; 2                              ; Signed Integer                                                  ;
; CLK9_DIVIDE_BY                ; 0                              ; Untyped                                                         ;
; CLK8_DIVIDE_BY                ; 0                              ; Untyped                                                         ;
; CLK7_DIVIDE_BY                ; 0                              ; Untyped                                                         ;
; CLK6_DIVIDE_BY                ; 0                              ; Untyped                                                         ;
; CLK5_DIVIDE_BY                ; 1                              ; Untyped                                                         ;
; CLK4_DIVIDE_BY                ; 1                              ; Untyped                                                         ;
; CLK3_DIVIDE_BY                ; 1                              ; Untyped                                                         ;
; CLK2_DIVIDE_BY                ; 1                              ; Untyped                                                         ;
; CLK1_DIVIDE_BY                ; 1                              ; Untyped                                                         ;
; CLK0_DIVIDE_BY                ; 1                              ; Signed Integer                                                  ;
; CLK9_PHASE_SHIFT              ; 0                              ; Untyped                                                         ;
; CLK8_PHASE_SHIFT              ; 0                              ; Untyped                                                         ;
; CLK7_PHASE_SHIFT              ; 0                              ; Untyped                                                         ;
; CLK6_PHASE_SHIFT              ; 0                              ; Untyped                                                         ;
; CLK5_PHASE_SHIFT              ; 0                              ; Untyped                                                         ;
; CLK4_PHASE_SHIFT              ; 0                              ; Untyped                                                         ;
; CLK3_PHASE_SHIFT              ; 0                              ; Untyped                                                         ;
; CLK2_PHASE_SHIFT              ; 0                              ; Untyped                                                         ;
; CLK1_PHASE_SHIFT              ; 0                              ; Untyped                                                         ;
; CLK0_PHASE_SHIFT              ; 0                              ; Untyped                                                         ;
; CLK5_TIME_DELAY               ; 0                              ; Untyped                                                         ;
; CLK4_TIME_DELAY               ; 0                              ; Untyped                                                         ;
; CLK3_TIME_DELAY               ; 0                              ; Untyped                                                         ;
; CLK2_TIME_DELAY               ; 0                              ; Untyped                                                         ;
; CLK1_TIME_DELAY               ; 0                              ; Untyped                                                         ;
; CLK0_TIME_DELAY               ; 0                              ; Untyped                                                         ;
; CLK9_DUTY_CYCLE               ; 50                             ; Untyped                                                         ;
; CLK8_DUTY_CYCLE               ; 50                             ; Untyped                                                         ;
; CLK7_DUTY_CYCLE               ; 50                             ; Untyped                                                         ;
; CLK6_DUTY_CYCLE               ; 50                             ; Untyped                                                         ;
; CLK5_DUTY_CYCLE               ; 50                             ; Untyped                                                         ;
; CLK4_DUTY_CYCLE               ; 50                             ; Untyped                                                         ;
; CLK3_DUTY_CYCLE               ; 50                             ; Untyped                                                         ;
; CLK2_DUTY_CYCLE               ; 50                             ; Untyped                                                         ;
; CLK1_DUTY_CYCLE               ; 50                             ; Untyped                                                         ;
; CLK0_DUTY_CYCLE               ; 50                             ; Signed Integer                                                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                                         ;
; LOCK_WINDOW_UI                ;  0.05                          ; Untyped                                                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                         ; Untyped                                                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                         ; Untyped                                                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                         ; Untyped                                                         ;
; DPA_MULTIPLY_BY               ; 0                              ; Untyped                                                         ;
; DPA_DIVIDE_BY                 ; 1                              ; Untyped                                                         ;
; DPA_DIVIDER                   ; 0                              ; Untyped                                                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                              ; Untyped                                                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                              ; Untyped                                                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                              ; Untyped                                                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                              ; Untyped                                                         ;
; EXTCLK3_DIVIDE_BY             ; 1                              ; Untyped                                                         ;
; EXTCLK2_DIVIDE_BY             ; 1                              ; Untyped                                                         ;
; EXTCLK1_DIVIDE_BY             ; 1                              ; Untyped                                                         ;
; EXTCLK0_DIVIDE_BY             ; 1                              ; Untyped                                                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                              ; Untyped                                                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                              ; Untyped                                                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                              ; Untyped                                                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                              ; Untyped                                                         ;
; EXTCLK3_TIME_DELAY            ; 0                              ; Untyped                                                         ;
; EXTCLK2_TIME_DELAY            ; 0                              ; Untyped                                                         ;
; EXTCLK1_TIME_DELAY            ; 0                              ; Untyped                                                         ;
; EXTCLK0_TIME_DELAY            ; 0                              ; Untyped                                                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                             ; Untyped                                                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                             ; Untyped                                                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                             ; Untyped                                                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                             ; Untyped                                                         ;
; VCO_MULTIPLY_BY               ; 0                              ; Untyped                                                         ;
; VCO_DIVIDE_BY                 ; 0                              ; Untyped                                                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                              ; Untyped                                                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                              ; Untyped                                                         ;
; VCO_MIN                       ; 0                              ; Untyped                                                         ;
; VCO_MAX                       ; 0                              ; Untyped                                                         ;
; VCO_CENTER                    ; 0                              ; Untyped                                                         ;
; PFD_MIN                       ; 0                              ; Untyped                                                         ;
; PFD_MAX                       ; 0                              ; Untyped                                                         ;
; M_INITIAL                     ; 0                              ; Untyped                                                         ;
; M                             ; 0                              ; Untyped                                                         ;
; N                             ; 1                              ; Untyped                                                         ;
; M2                            ; 1                              ; Untyped                                                         ;
; N2                            ; 1                              ; Untyped                                                         ;
; SS                            ; 1                              ; Untyped                                                         ;
; C0_HIGH                       ; 0                              ; Untyped                                                         ;
; C1_HIGH                       ; 0                              ; Untyped                                                         ;
; C2_HIGH                       ; 0                              ; Untyped                                                         ;
; C3_HIGH                       ; 0                              ; Untyped                                                         ;
; C4_HIGH                       ; 0                              ; Untyped                                                         ;
; C5_HIGH                       ; 0                              ; Untyped                                                         ;
; C6_HIGH                       ; 0                              ; Untyped                                                         ;
; C7_HIGH                       ; 0                              ; Untyped                                                         ;
; C8_HIGH                       ; 0                              ; Untyped                                                         ;
; C9_HIGH                       ; 0                              ; Untyped                                                         ;
; C0_LOW                        ; 0                              ; Untyped                                                         ;
; C1_LOW                        ; 0                              ; Untyped                                                         ;
; C2_LOW                        ; 0                              ; Untyped                                                         ;
; C3_LOW                        ; 0                              ; Untyped                                                         ;
; C4_LOW                        ; 0                              ; Untyped                                                         ;
; C5_LOW                        ; 0                              ; Untyped                                                         ;
; C6_LOW                        ; 0                              ; Untyped                                                         ;
; C7_LOW                        ; 0                              ; Untyped                                                         ;
; C8_LOW                        ; 0                              ; Untyped                                                         ;
; C9_LOW                        ; 0                              ; Untyped                                                         ;
; C0_INITIAL                    ; 0                              ; Untyped                                                         ;
; C1_INITIAL                    ; 0                              ; Untyped                                                         ;
; C2_INITIAL                    ; 0                              ; Untyped                                                         ;
; C3_INITIAL                    ; 0                              ; Untyped                                                         ;
; C4_INITIAL                    ; 0                              ; Untyped                                                         ;
; C5_INITIAL                    ; 0                              ; Untyped                                                         ;
; C6_INITIAL                    ; 0                              ; Untyped                                                         ;
; C7_INITIAL                    ; 0                              ; Untyped                                                         ;
; C8_INITIAL                    ; 0                              ; Untyped                                                         ;
; C9_INITIAL                    ; 0                              ; Untyped                                                         ;
; C0_MODE                       ; BYPASS                         ; Untyped                                                         ;
; C1_MODE                       ; BYPASS                         ; Untyped                                                         ;
; C2_MODE                       ; BYPASS                         ; Untyped                                                         ;
; C3_MODE                       ; BYPASS                         ; Untyped                                                         ;
; C4_MODE                       ; BYPASS                         ; Untyped                                                         ;
; C5_MODE                       ; BYPASS                         ; Untyped                                                         ;
; C6_MODE                       ; BYPASS                         ; Untyped                                                         ;
; C7_MODE                       ; BYPASS                         ; Untyped                                                         ;
; C8_MODE                       ; BYPASS                         ; Untyped                                                         ;
; C9_MODE                       ; BYPASS                         ; Untyped                                                         ;
; C0_PH                         ; 0                              ; Untyped                                                         ;
; C1_PH                         ; 0                              ; Untyped                                                         ;
; C2_PH                         ; 0                              ; Untyped                                                         ;
; C3_PH                         ; 0                              ; Untyped                                                         ;
; C4_PH                         ; 0                              ; Untyped                                                         ;
; C5_PH                         ; 0                              ; Untyped                                                         ;
; C6_PH                         ; 0                              ; Untyped                                                         ;
; C7_PH                         ; 0                              ; Untyped                                                         ;
; C8_PH                         ; 0                              ; Untyped                                                         ;
; C9_PH                         ; 0                              ; Untyped                                                         ;
; L0_HIGH                       ; 1                              ; Untyped                                                         ;
; L1_HIGH                       ; 1                              ; Untyped                                                         ;
; G0_HIGH                       ; 1                              ; Untyped                                                         ;
; G1_HIGH                       ; 1                              ; Untyped                                                         ;
; G2_HIGH                       ; 1                              ; Untyped                                                         ;
; G3_HIGH                       ; 1                              ; Untyped                                                         ;
; E0_HIGH                       ; 1                              ; Untyped                                                         ;
; E1_HIGH                       ; 1                              ; Untyped                                                         ;
; E2_HIGH                       ; 1                              ; Untyped                                                         ;
; E3_HIGH                       ; 1                              ; Untyped                                                         ;
; L0_LOW                        ; 1                              ; Untyped                                                         ;
; L1_LOW                        ; 1                              ; Untyped                                                         ;
; G0_LOW                        ; 1                              ; Untyped                                                         ;
; G1_LOW                        ; 1                              ; Untyped                                                         ;
; G2_LOW                        ; 1                              ; Untyped                                                         ;
; G3_LOW                        ; 1                              ; Untyped                                                         ;
; E0_LOW                        ; 1                              ; Untyped                                                         ;
; E1_LOW                        ; 1                              ; Untyped                                                         ;
; E2_LOW                        ; 1                              ; Untyped                                                         ;
; E3_LOW                        ; 1                              ; Untyped                                                         ;
; L0_INITIAL                    ; 1                              ; Untyped                                                         ;
; L1_INITIAL                    ; 1                              ; Untyped                                                         ;
; G0_INITIAL                    ; 1                              ; Untyped                                                         ;
; G1_INITIAL                    ; 1                              ; Untyped                                                         ;
; G2_INITIAL                    ; 1                              ; Untyped                                                         ;
; G3_INITIAL                    ; 1                              ; Untyped                                                         ;
; E0_INITIAL                    ; 1                              ; Untyped                                                         ;
; E1_INITIAL                    ; 1                              ; Untyped                                                         ;
; E2_INITIAL                    ; 1                              ; Untyped                                                         ;
; E3_INITIAL                    ; 1                              ; Untyped                                                         ;
; L0_MODE                       ; BYPASS                         ; Untyped                                                         ;
; L1_MODE                       ; BYPASS                         ; Untyped                                                         ;
; G0_MODE                       ; BYPASS                         ; Untyped                                                         ;
; G1_MODE                       ; BYPASS                         ; Untyped                                                         ;
; G2_MODE                       ; BYPASS                         ; Untyped                                                         ;
; G3_MODE                       ; BYPASS                         ; Untyped                                                         ;
; E0_MODE                       ; BYPASS                         ; Untyped                                                         ;
; E1_MODE                       ; BYPASS                         ; Untyped                                                         ;
; E2_MODE                       ; BYPASS                         ; Untyped                                                         ;
; E3_MODE                       ; BYPASS                         ; Untyped                                                         ;
; L0_PH                         ; 0                              ; Untyped                                                         ;
; L1_PH                         ; 0                              ; Untyped                                                         ;
; G0_PH                         ; 0                              ; Untyped                                                         ;
; G1_PH                         ; 0                              ; Untyped                                                         ;
; G2_PH                         ; 0                              ; Untyped                                                         ;
; G3_PH                         ; 0                              ; Untyped                                                         ;
; E0_PH                         ; 0                              ; Untyped                                                         ;
; E1_PH                         ; 0                              ; Untyped                                                         ;
; E2_PH                         ; 0                              ; Untyped                                                         ;
; E3_PH                         ; 0                              ; Untyped                                                         ;
; M_PH                          ; 0                              ; Untyped                                                         ;
; C1_USE_CASC_IN                ; OFF                            ; Untyped                                                         ;
; C2_USE_CASC_IN                ; OFF                            ; Untyped                                                         ;
; C3_USE_CASC_IN                ; OFF                            ; Untyped                                                         ;
; C4_USE_CASC_IN                ; OFF                            ; Untyped                                                         ;
; C5_USE_CASC_IN                ; OFF                            ; Untyped                                                         ;
; C6_USE_CASC_IN                ; OFF                            ; Untyped                                                         ;
; C7_USE_CASC_IN                ; OFF                            ; Untyped                                                         ;
; C8_USE_CASC_IN                ; OFF                            ; Untyped                                                         ;
; C9_USE_CASC_IN                ; OFF                            ; Untyped                                                         ;
; CLK0_COUNTER                  ; G0                             ; Untyped                                                         ;
; CLK1_COUNTER                  ; G0                             ; Untyped                                                         ;
; CLK2_COUNTER                  ; G0                             ; Untyped                                                         ;
; CLK3_COUNTER                  ; G0                             ; Untyped                                                         ;
; CLK4_COUNTER                  ; G0                             ; Untyped                                                         ;
; CLK5_COUNTER                  ; G0                             ; Untyped                                                         ;
; CLK6_COUNTER                  ; E0                             ; Untyped                                                         ;
; CLK7_COUNTER                  ; E1                             ; Untyped                                                         ;
; CLK8_COUNTER                  ; E2                             ; Untyped                                                         ;
; CLK9_COUNTER                  ; E3                             ; Untyped                                                         ;
; L0_TIME_DELAY                 ; 0                              ; Untyped                                                         ;
; L1_TIME_DELAY                 ; 0                              ; Untyped                                                         ;
; G0_TIME_DELAY                 ; 0                              ; Untyped                                                         ;
; G1_TIME_DELAY                 ; 0                              ; Untyped                                                         ;
; G2_TIME_DELAY                 ; 0                              ; Untyped                                                         ;
; G3_TIME_DELAY                 ; 0                              ; Untyped                                                         ;
; E0_TIME_DELAY                 ; 0                              ; Untyped                                                         ;
; E1_TIME_DELAY                 ; 0                              ; Untyped                                                         ;
; E2_TIME_DELAY                 ; 0                              ; Untyped                                                         ;
; E3_TIME_DELAY                 ; 0                              ; Untyped                                                         ;
; M_TIME_DELAY                  ; 0                              ; Untyped                                                         ;
; N_TIME_DELAY                  ; 0                              ; Untyped                                                         ;
; EXTCLK3_COUNTER               ; E3                             ; Untyped                                                         ;
; EXTCLK2_COUNTER               ; E2                             ; Untyped                                                         ;
; EXTCLK1_COUNTER               ; E1                             ; Untyped                                                         ;
; EXTCLK0_COUNTER               ; E0                             ; Untyped                                                         ;
; ENABLE0_COUNTER               ; L0                             ; Untyped                                                         ;
; ENABLE1_COUNTER               ; L0                             ; Untyped                                                         ;
; CHARGE_PUMP_CURRENT           ; 2                              ; Untyped                                                         ;
; LOOP_FILTER_R                 ;  1.000000                      ; Untyped                                                         ;
; LOOP_FILTER_C                 ; 5                              ; Untyped                                                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                           ; Untyped                                                         ;
; LOOP_FILTER_R_BITS            ; 9999                           ; Untyped                                                         ;
; LOOP_FILTER_C_BITS            ; 9999                           ; Untyped                                                         ;
; VCO_POST_SCALE                ; 0                              ; Untyped                                                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                              ; Untyped                                                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                              ; Untyped                                                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                              ; Untyped                                                         ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                   ; Untyped                                                         ;
; PORT_CLKENA0                  ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_CLKENA1                  ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_CLKENA2                  ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_CLKENA3                  ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_CLKENA4                  ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_CLKENA5                  ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY              ; Untyped                                                         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY              ; Untyped                                                         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY              ; Untyped                                                         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY              ; Untyped                                                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_CLKBAD0                  ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_CLKBAD1                  ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_CLK0                     ; PORT_USED                      ; Untyped                                                         ;
; PORT_CLK1                     ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_CLK2                     ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_CLK3                     ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_CLK4                     ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_CLK5                     ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_CLK6                     ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_CLK7                     ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_CLK8                     ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_CLK9                     ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_SCANDATA                 ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_SCANDONE                 ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY              ; Untyped                                                         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY              ; Untyped                                                         ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_INCLK1                   ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_INCLK0                   ; PORT_USED                      ; Untyped                                                         ;
; PORT_FBIN                     ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_PLLENA                   ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_CLKSWITCH                ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_ARESET                   ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_PFDENA                   ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_SCANCLK                  ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_SCANACLR                 ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_SCANREAD                 ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_SCANWRITE                ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY              ; Untyped                                                         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY              ; Untyped                                                         ;
; PORT_LOCKED                   ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY              ; Untyped                                                         ;
; PORT_PHASEDONE                ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_PHASESTEP                ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_SCANCLKENA               ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                    ; Untyped                                                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY              ; Untyped                                                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY              ; Untyped                                                         ;
; M_TEST_SOURCE                 ; 5                              ; Untyped                                                         ;
; C0_TEST_SOURCE                ; 5                              ; Untyped                                                         ;
; C1_TEST_SOURCE                ; 5                              ; Untyped                                                         ;
; C2_TEST_SOURCE                ; 5                              ; Untyped                                                         ;
; C3_TEST_SOURCE                ; 5                              ; Untyped                                                         ;
; C4_TEST_SOURCE                ; 5                              ; Untyped                                                         ;
; C5_TEST_SOURCE                ; 5                              ; Untyped                                                         ;
; C6_TEST_SOURCE                ; 5                              ; Untyped                                                         ;
; C7_TEST_SOURCE                ; 5                              ; Untyped                                                         ;
; C8_TEST_SOURCE                ; 5                              ; Untyped                                                         ;
; C9_TEST_SOURCE                ; 5                              ; Untyped                                                         ;
; CBXI_PARAMETER                ; sdram_clkgen_altpll            ; Untyped                                                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO                           ; Untyped                                                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                              ; Untyped                                                         ;
; WIDTH_CLOCK                   ; 5                              ; Signed Integer                                                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                              ; Untyped                                                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF                            ; Untyped                                                         ;
; DEVICE_FAMILY                 ; Cyclone IV E                   ; Untyped                                                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                         ; Untyped                                                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                            ; Untyped                                                         ;
; AUTO_CARRY_CHAINS             ; ON                             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS          ; OFF                            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS           ; ON                             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF                            ; IGNORE_CASCADE                                                  ;
+-------------------------------+--------------------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                  ;
+-------------------------------+-----------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                         ;
+-------------------------------+-----------------------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                             ;
; Entity Instance               ; seven_seg_controller:seven_seg_controller_inst|clk_7seg:clk_7seg_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                        ;
;     -- PLL_TYPE               ; AUTO                                                                                          ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                        ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                         ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                             ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                             ;
; Entity Instance               ; ram_manager:ram_manager_inst|sdram_clkgen:sdram_clkgen_inst|altpll:altpll_component           ;
;     -- OPERATION_MODE         ; NORMAL                                                                                        ;
;     -- PLL_TYPE               ; AUTO                                                                                          ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                        ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                         ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                             ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                             ;
+-------------------------------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                               ;
+-------------------------------------------+--------------------------------------------------------------------+
; Name                                      ; Value                                                              ;
+-------------------------------------------+--------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                  ;
; Entity Instance                           ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 16                                                                 ;
;     -- NUMWORDS_A                         ; 4096                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
+-------------------------------------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                     ;
+----------------------------+-------------------------------------------------------------------------------------+
; Name                       ; Value                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                   ;
; Entity Instance            ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                        ;
;     -- lpm_width           ; 37                                                                                  ;
;     -- LPM_NUMWORDS        ; 32                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                 ;
;     -- USE_EAB             ; ON                                                                                  ;
+----------------------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hvsync_generator:hvsync_generator_inst"                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; CounterX ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; CounterY ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_manager:ram_manager_inst|sdram:sdram_inst"                                                                                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDRAM_A  ; Output ; Warning  ; Output or bidir port (11 bits) is smaller than the port expression (12 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; SDRAM_BA ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.   ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_manager:ram_manager_inst"                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; current_address   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdram_buffer_full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hack_cpu:cpu|cpu_pc:cpu_pc_inst"                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; q[15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "hack_cpu:cpu|n2tmux8way:n2tmux8way_inst" ;
+-------+-------+----------+------------------------------------------+
; Port  ; Type  ; Severity ; Details                                  ;
+-------+-------+----------+------------------------------------------+
; data0 ; Input ; Info     ; Stuck at GND                             ;
; data7 ; Input ; Info     ; Stuck at VCC                             ;
+-------+-------+----------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_p"        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; carry ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_a"                                                                                                      ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; c     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; c[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rom_quartus_ip:rom_quartus_ip_inst"                                                                                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 76                          ;
; cycloneiii_ff         ; 349                         ;
;     CLR               ; 2                           ;
;     ENA               ; 75                          ;
;     ENA CLR           ; 15                          ;
;     ENA SLD           ; 12                          ;
;     SCLR              ; 20                          ;
;     plain             ; 225                         ;
; cycloneiii_io_obuf    ; 24                          ;
; cycloneiii_lcell_comb ; 422                         ;
;     arith             ; 101                         ;
;         2 data inputs ; 96                          ;
;         3 data inputs ; 5                           ;
;     normal            ; 321                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 19                          ;
;         2 data inputs ; 79                          ;
;         3 data inputs ; 48                          ;
;         4 data inputs ; 173                         ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 53                          ;
;                       ;                             ;
; Max LUT depth         ; 21.00                       ;
; Average LUT depth     ; 4.02                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Wed Aug  3 23:57:53 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rzfpga_pc -c rzfpga_pc
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file 01/n2tmux.v
    Info (12023): Found entity 1: n2tmux File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n2tmux.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file 01/n2tmux16.v
    Info (12023): Found entity 1: n2tmux16 File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n2tmux16.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file vga/hvsync_generator.v
    Info (12023): Found entity 1: hvsync_generator File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/VGA/hvsync_generator.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file 02/halfadder.v
    Info (12023): Found entity 1: HalfAdder File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/HalfAdder.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file 02/fulladder.v
    Info (12023): Found entity 1: FullAdder File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/FullAdder.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file 02/add16.v
    Info (12023): Found entity 1: Add16 File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/Add16.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file 02/alun2t.v
    Info (12023): Found entity 1: ALUn2t File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/ALUn2t.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file rzfpga_pc.v
    Info (12023): Found entity 1: rzfpga_pc File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file 01/n8waymux16.v
    Info (12023): Found entity 1: n8WayMux16 File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n8WayMux16.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file 01/dmux_8_way.v
    Info (12023): Found entity 1: dmux_8_way File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/dmux_8_way.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file 01/dmux_4_way.v
    Info (12023): Found entity 1: dmux_4_way File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/dmux_4_way.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file 01/dmux.v
    Info (12023): Found entity 1: dmux File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/dmux.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file 05/hack_cpu.v
    Info (12023): Found entity 1: hack_cpu File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/05/hack_cpu.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file 04/rom_simulator.v
    Info (12023): Found entity 1: rom_simulator File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/04/rom_simulator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file 01/n2tmux8way.v
    Info (12023): Found entity 1: n2tmux8way File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n2tmux8way.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file 04/rom_quartus_ip.v
    Info (12023): Found entity 1: rom_quartus_ip File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/04/rom_quartus_ip.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file 05/cpu_pc.v
    Info (12023): Found entity 1: cpu_pc File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/05/cpu_pc.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file 7 seg display/num_to_seg.v
    Info (12023): Found entity 1: num_to_seg File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/7 Seg Display/num_to_seg.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file 7 seg display/7 seg clock gen ip/clk_7seg.v
    Info (12023): Found entity 1: clk_7seg File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/7 Seg Display/7 Seg Clock Gen IP/clk_7seg.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file 7 seg display/seven_seg_controller.v
    Info (12023): Found entity 1: seven_seg_controller File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/7 Seg Display/seven_seg_controller.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file 03/sdram/ram_manager.v
    Info (12023): Found entity 1: ram_manager File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/SDRAM/ram_manager.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file 03/sdram/sdram.v
    Info (12023): Found entity 1: sdram File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/SDRAM/sdram.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file 03/sdram/fifo on chip ip/sdram_buffer.v
    Info (12023): Found entity 1: sdram_buffer File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/SDRAM/FIFO On Chip IP/sdram_buffer.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file 03/sdram/altpll 100mhz clock gen ip/sdram_clkgen.v
    Info (12023): Found entity 1: sdram_clkgen File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/SDRAM/ALTPLL 100MHz Clock Gen IP/sdram_clkgen.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at ram_manager.v(41): created implicit net for "direct_rd_gnt" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/SDRAM/ram_manager.v Line: 41
Warning (10236): Verilog HDL Implicit Net warning at ram_manager.v(42): created implicit net for "ram_clk" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/SDRAM/ram_manager.v Line: 42
Warning (10236): Verilog HDL Implicit Net warning at ram_manager.v(146): created implicit net for "RdGnt" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/SDRAM/ram_manager.v Line: 146
Info (12127): Elaborating entity "rzfpga_pc" for the top level hierarchy
Warning (10858): Verilog HDL warning at rzfpga_pc.v(51): object inv_led used but never assigned File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v Line: 51
Warning (10230): Verilog HDL assignment warning at rzfpga_pc.v(64): truncated value with size 32 to match size of target (25) File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v Line: 64
Warning (10230): Verilog HDL assignment warning at rzfpga_pc.v(189): truncated value with size 16 to match size of target (3) File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v Line: 189
Warning (10030): Net "inv_led" at rzfpga_pc.v(51) has no driver or initial value, using a default initial value '0' File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v Line: 51
Warning (10034): Output port "lcd_rs" at rzfpga_pc.v(41) has no driver File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v Line: 41
Warning (10034): Output port "lcd_rw" at rzfpga_pc.v(42) has no driver File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v Line: 42
Warning (10034): Output port "lcd_e" at rzfpga_pc.v(43) has no driver File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v Line: 43
Info (12128): Elaborating entity "seven_seg_controller" for hierarchy "seven_seg_controller:seven_seg_controller_inst" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v Line: 74
Warning (10230): Verilog HDL assignment warning at seven_seg_controller.v(93): truncated value with size 32 to match size of target (3) File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/7 Seg Display/seven_seg_controller.v Line: 93
Info (12128): Elaborating entity "clk_7seg" for hierarchy "seven_seg_controller:seven_seg_controller_inst|clk_7seg:clk_7seg_inst" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/7 Seg Display/seven_seg_controller.v Line: 28
Info (12128): Elaborating entity "altpll" for hierarchy "seven_seg_controller:seven_seg_controller_inst|clk_7seg:clk_7seg_inst|altpll:altpll_component" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/7 Seg Display/7 Seg Clock Gen IP/clk_7seg.v Line: 91
Info (12130): Elaborated megafunction instantiation "seven_seg_controller:seven_seg_controller_inst|clk_7seg:clk_7seg_inst|altpll:altpll_component" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/7 Seg Display/7 Seg Clock Gen IP/clk_7seg.v Line: 91
Info (12133): Instantiated megafunction "seven_seg_controller:seven_seg_controller_inst|clk_7seg:clk_7seg_inst|altpll:altpll_component" with the following parameter: File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/7 Seg Display/7 Seg Clock Gen IP/clk_7seg.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "500"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clk_7seg"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk_7seg_altpll.v
    Info (12023): Found entity 1: clk_7seg_altpll File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/clk_7seg_altpll.v Line: 30
Info (12128): Elaborating entity "clk_7seg_altpll" for hierarchy "seven_seg_controller:seven_seg_controller_inst|clk_7seg:clk_7seg_inst|altpll:altpll_component|clk_7seg_altpll:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "num_to_seg" for hierarchy "seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/7 Seg Display/seven_seg_controller.v Line: 47
Info (12128): Elaborating entity "rom_quartus_ip" for hierarchy "rom_quartus_ip:rom_quartus_ip_inst" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v Line: 89
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/04/rom_quartus_ip.v Line: 82
Info (12130): Elaborated megafunction instantiation "rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/04/rom_quartus_ip.v Line: 82
Info (12133): Instantiated megafunction "rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/04/rom_quartus_ip.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./04/rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_31a1.tdf
    Info (12023): Found entity 1: altsyncram_31a1 File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/altsyncram_31a1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_31a1" for hierarchy "rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113028): 120 out of 128 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/04/rom.mif Line: 1
    Warning (113027): Addresses ranging from 8 to 127 are not initialized File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/04/rom.mif Line: 1
Critical Warning (127005): Memory depth (4096) in the design file differs from memory depth (128) in the Memory Initialization File "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/04/rom.mif" -- setting initial value for remaining addresses to 0 File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/04/rom_quartus_ip.v Line: 82
Info (12128): Elaborating entity "hack_cpu" for hierarchy "hack_cpu:cpu" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v Line: 105
Info (12128): Elaborating entity "n2tmux16" for hierarchy "hack_cpu:cpu|n2tmux16:Mux16_aluOut_instruction" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/05/hack_cpu.v Line: 53
Info (12128): Elaborating entity "n2tmux" for hierarchy "hack_cpu:cpu|n2tmux16:Mux16_aluOut_instruction|n2tmux:mux_a" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n2tmux16.v Line: 24
Info (12128): Elaborating entity "ALUn2t" for hierarchy "hack_cpu:cpu|ALUn2t:alu_inst_a" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/05/hack_cpu.v Line: 89
Info (12128): Elaborating entity "Add16" for hierarchy "hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/ALUn2t.v Line: 70
Info (12128): Elaborating entity "FullAdder" for hierarchy "hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_a" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/Add16.v Line: 41
Info (12128): Elaborating entity "HalfAdder" for hierarchy "hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_a|HalfAdder:half_adder_inst_a" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/FullAdder.v Line: 46
Info (12128): Elaborating entity "n2tmux8way" for hierarchy "hack_cpu:cpu|n2tmux8way:n2tmux8way_inst" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/05/hack_cpu.v Line: 109
Info (12128): Elaborating entity "lpm_mux" for hierarchy "hack_cpu:cpu|n2tmux8way:n2tmux8way_inst|lpm_mux:LPM_MUX_component" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n2tmux8way.v Line: 86
Info (12130): Elaborated megafunction instantiation "hack_cpu:cpu|n2tmux8way:n2tmux8way_inst|lpm_mux:LPM_MUX_component" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n2tmux8way.v Line: 86
Info (12133): Instantiated megafunction "hack_cpu:cpu|n2tmux8way:n2tmux8way_inst|lpm_mux:LPM_MUX_component" with the following parameter: File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n2tmux8way.v Line: 86
    Info (12134): Parameter "lpm_size" = "8"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widths" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_frc.tdf
    Info (12023): Found entity 1: mux_frc File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/mux_frc.tdf Line: 23
Info (12128): Elaborating entity "mux_frc" for hierarchy "hack_cpu:cpu|n2tmux8way:n2tmux8way_inst|lpm_mux:LPM_MUX_component|mux_frc:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "cpu_pc" for hierarchy "hack_cpu:cpu|cpu_pc:cpu_pc_inst" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/05/hack_cpu.v Line: 124
Info (12128): Elaborating entity "lpm_counter" for hierarchy "hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/05/cpu_pc.v Line: 73
Info (12130): Elaborated megafunction instantiation "hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/05/cpu_pc.v Line: 73
Info (12133): Instantiated megafunction "hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component" with the following parameter: File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/05/cpu_pc.v Line: 73
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ltj.tdf
    Info (12023): Found entity 1: cntr_ltj File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/cntr_ltj.tdf Line: 26
Info (12128): Elaborating entity "cntr_ltj" for hierarchy "hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "ram_manager" for hierarchy "ram_manager:ram_manager_inst" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v Line: 166
Warning (10036): Verilog HDL or VHDL warning at ram_manager.v(41): object "direct_rd_gnt" assigned a value but never read File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/SDRAM/ram_manager.v Line: 41
Warning (10036): Verilog HDL or VHDL warning at ram_manager.v(42): object "ram_clk" assigned a value but never read File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/SDRAM/ram_manager.v Line: 42
Warning (10034): Output port "sd_cs" at ram_manager.v(27) has no driver File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/SDRAM/ram_manager.v Line: 27
Info (12128): Elaborating entity "sdram_buffer" for hierarchy "ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/SDRAM/ram_manager.v Line: 57
Info (12128): Elaborating entity "scfifo" for hierarchy "ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/SDRAM/FIFO On Chip IP/sdram_buffer.v Line: 79
Info (12130): Elaborated megafunction instantiation "ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/SDRAM/FIFO On Chip IP/sdram_buffer.v Line: 79
Info (12133): Instantiated megafunction "ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component" with the following parameter: File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/SDRAM/FIFO On Chip IP/sdram_buffer.v Line: 79
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "37"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_uh31.tdf
    Info (12023): Found entity 1: scfifo_uh31 File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/scfifo_uh31.tdf Line: 25
Info (12128): Elaborating entity "scfifo_uh31" for hierarchy "ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_uh31:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5o31.tdf
    Info (12023): Found entity 1: a_dpfifo_5o31 File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/a_dpfifo_5o31.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_5o31" for hierarchy "ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_uh31:auto_generated|a_dpfifo_5o31:dpfifo" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/scfifo_uh31.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_66e.tdf
    Info (12023): Found entity 1: a_fefifo_66e File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/a_fefifo_66e.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_66e" for hierarchy "ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_uh31:auto_generated|a_dpfifo_5o31:dpfifo|a_fefifo_66e:fifo_state" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/a_dpfifo_5o31.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_co7.tdf
    Info (12023): Found entity 1: cntr_co7 File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/cntr_co7.tdf Line: 26
Info (12128): Elaborating entity "cntr_co7" for hierarchy "ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_uh31:auto_generated|a_dpfifo_5o31:dpfifo|a_fefifo_66e:fifo_state|cntr_co7:count_usedw" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/a_fefifo_66e.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_akm1.tdf
    Info (12023): Found entity 1: altsyncram_akm1 File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/altsyncram_akm1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_akm1" for hierarchy "ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_uh31:auto_generated|a_dpfifo_5o31:dpfifo|altsyncram_akm1:FIFOram" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/a_dpfifo_5o31.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ob.tdf
    Info (12023): Found entity 1: cntr_0ob File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/cntr_0ob.tdf Line: 26
Info (12128): Elaborating entity "cntr_0ob" for hierarchy "ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_uh31:auto_generated|a_dpfifo_5o31:dpfifo|cntr_0ob:rd_ptr_count" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/a_dpfifo_5o31.tdf Line: 44
Info (12128): Elaborating entity "sdram_clkgen" for hierarchy "ram_manager:ram_manager_inst|sdram_clkgen:sdram_clkgen_inst" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/SDRAM/ram_manager.v Line: 76
Info (12128): Elaborating entity "altpll" for hierarchy "ram_manager:ram_manager_inst|sdram_clkgen:sdram_clkgen_inst|altpll:altpll_component" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/SDRAM/ALTPLL 100MHz Clock Gen IP/sdram_clkgen.v Line: 91
Info (12130): Elaborated megafunction instantiation "ram_manager:ram_manager_inst|sdram_clkgen:sdram_clkgen_inst|altpll:altpll_component" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/SDRAM/ALTPLL 100MHz Clock Gen IP/sdram_clkgen.v Line: 91
Info (12133): Instantiated megafunction "ram_manager:ram_manager_inst|sdram_clkgen:sdram_clkgen_inst|altpll:altpll_component" with the following parameter: File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/SDRAM/ALTPLL 100MHz Clock Gen IP/sdram_clkgen.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sdram_clkgen"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sdram_clkgen_altpll.v
    Info (12023): Found entity 1: sdram_clkgen_altpll File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/sdram_clkgen_altpll.v Line: 30
Info (12128): Elaborating entity "sdram_clkgen_altpll" for hierarchy "ram_manager:ram_manager_inst|sdram_clkgen:sdram_clkgen_inst|altpll:altpll_component|sdram_clkgen_altpll:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "sdram" for hierarchy "ram_manager:ram_manager_inst|sdram:sdram_inst" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/SDRAM/ram_manager.v Line: 164
Info (12128): Elaborating entity "hvsync_generator" for hierarchy "hvsync_generator:hvsync_generator_inst" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v Line: 182
Warning (10230): Verilog HDL assignment warning at hvsync_generator.v(51): truncated value with size 32 to match size of target (10) File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/VGA/hvsync_generator.v Line: 51
Warning (10230): Verilog HDL assignment warning at hvsync_generator.v(57): truncated value with size 32 to match size of target (10) File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/VGA/hvsync_generator.v Line: 57
Warning (10230): Verilog HDL assignment warning at hvsync_generator.v(77): truncated value with size 32 to match size of target (20) File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/VGA/hvsync_generator.v Line: 77
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "lcd_d[0]" has no driver File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v Line: 44
    Warning (13040): bidirectional pin "lcd_d[1]" has no driver File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v Line: 44
    Warning (13040): bidirectional pin "lcd_d[2]" has no driver File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v Line: 44
    Warning (13040): bidirectional pin "lcd_d[3]" has no driver File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v Line: 44
    Warning (13040): bidirectional pin "lcd_d[4]" has no driver File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v Line: 44
    Warning (13040): bidirectional pin "lcd_d[5]" has no driver File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v Line: 44
    Warning (13040): bidirectional pin "lcd_d[6]" has no driver File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v Line: 44
    Warning (13040): bidirectional pin "lcd_d[7]" has no driver File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v Line: 44
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led[0]" is stuck at VCC File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v Line: 22
    Warning (13410): Pin "led[1]" is stuck at VCC File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v Line: 22
    Warning (13410): Pin "led[2]" is stuck at VCC File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v Line: 22
    Warning (13410): Pin "led[3]" is stuck at VCC File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v Line: 22
    Warning (13410): Pin "sd_a[11]" is stuck at GND File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v Line: 30
    Warning (13410): Pin "sd_bs[1]" is stuck at GND File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v Line: 31
    Warning (13410): Pin "sd_cke" is stuck at VCC File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v Line: 33
    Warning (13410): Pin "sd_cs" is stuck at GND File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v Line: 35
    Warning (13410): Pin "lcd_rs" is stuck at GND File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v Line: 41
    Warning (13410): Pin "lcd_rw" is stuck at GND File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v Line: 42
    Warning (13410): Pin "lcd_e" is stuck at GND File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v Line: 43
    Warning (13410): Pin "seg[7]" is stuck at VCC File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v Line: 50
Info (286030): Timing-Driven Synthesis is running
Info (17049): 21 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key[0]" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v Line: 21
    Warning (15610): No output dependent on input pin "key[1]" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v Line: 21
    Warning (15610): No output dependent on input pin "key[2]" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v Line: 21
    Warning (15610): No output dependent on input pin "key[3]" File: C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v Line: 21
Info (21057): Implemented 669 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 46 output pins
    Info (21060): Implemented 24 bidirectional pins
    Info (21061): Implemented 538 logic cells
    Info (21064): Implemented 53 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings
    Info: Peak virtual memory: 4801 megabytes
    Info: Processing ended: Wed Aug  3 23:58:01 2022
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:17


