{
  "Top": "process_images",
  "RtlTop": "process_images",
  "RtlPrefix": "",
  "RtlSubPrefix": "process_images_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "input_r",
          "name": "input_r",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "output_r",
          "name": "output_r",
          "usage": "data",
          "direction": "out"
        }]
    },
    "width": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "width",
          "name": "width",
          "usage": "data",
          "direction": "in"
        }]
    },
    "height": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "height",
          "name": "height",
          "usage": "data",
          "direction": "in"
        }]
    },
    "channels": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "channels",
          "name": "channels",
          "usage": "data",
          "direction": "in"
        }]
    },
    "kernel": {
      "index": "5",
      "direction": "in",
      "srcType": "int const *",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "kernel",
          "name": "kernel",
          "usage": "data",
          "direction": "in"
        }]
    },
    "kernel_size": {
      "index": "6",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "kernel_size",
          "name": "kernel_size",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "process_images"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "8",
    "Uncertainty": "2.16",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 8.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "process_images",
    "Version": "1.0",
    "DisplayName": "Process_images",
    "Revision": "2114082022",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_process_images_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/hls_process_images.h",
      "..\/hls_process_images.c"
    ],
    "TestBench": ["..\/hls_process_images_tb.c"],
    "Vhdl": [
      "impl\/vhdl\/process_images_mul_32s_8ns_32_3_1.vhd",
      "impl\/vhdl\/process_images_mul_32s_32s_32_3_1.vhd",
      "impl\/vhdl\/process_images.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/process_images_mul_32s_8ns_32_3_1.v",
      "impl\/verilog\/process_images_mul_32s_32s_32_3_1.v",
      "impl\/verilog\/process_images.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/process_images.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "input_r": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"input_r": "DATA"},
      "ports": ["input_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "output_r": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"output_r": "DATA"},
      "ports": ["output_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "output"
        }]
    },
    "width": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"width": "DATA"},
      "ports": ["width"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "width"
        }]
    },
    "height": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"height": "DATA"},
      "ports": ["height"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "height"
        }]
    },
    "channels": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"channels": "DATA"},
      "ports": ["channels"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "channels"
        }]
    },
    "kernel": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"kernel": "DATA"},
      "ports": ["kernel"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "kernel"
        }]
    },
    "kernel_size": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"kernel_size": "DATA"},
      "ports": ["kernel_size"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "kernel_size"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "input_r": {
      "dir": "in",
      "width": "8"
    },
    "output_r": {
      "dir": "out",
      "width": "8"
    },
    "width": {
      "dir": "in",
      "width": "32"
    },
    "height": {
      "dir": "in",
      "width": "32"
    },
    "channels": {
      "dir": "in",
      "width": "32"
    },
    "kernel": {
      "dir": "in",
      "width": "32"
    },
    "kernel_size": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "process_images",
      "BindInstances": "sub_ln7_fu_153_p2 sub_ln7_1_fu_169_p2 half_k_fu_185_p3 sub_fu_201_p2 cmp68_fu_253_p2 add_ln8_fu_207_p2 empty_fu_213_p2 smax_fu_217_p3 empty_12_fu_223_p2 mul_32s_32s_32_3_1_U3 mul_32s_8ns_32_3_1_U1 mul_32s_32s_32_3_1_U2 select_ln28_fu_259_p3 icmp_ln29_fu_275_p2 select_ln31_fu_285_p3 icmp_ln8_fu_300_p2 add_ln8_1_fu_305_p2 icmp_ln9_fu_315_p2 add_ln9_fu_320_p2"
    },
    "Info": {"process_images": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"process_images": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "5.808"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_8_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "VITIS_LOOP_9_2",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "1"
              }]
          }],
        "Area": {
          "DSP": "8",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "3",
          "FF": "931",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "788",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-05-13 23:22:58 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
