#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Apr  3 16:17:13 2024
# Process ID: 20420
# Current directory: C:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.runs/guitar_effects_design_guitar_effects_0_21_synth_1
# Command line: vivado.exe -log guitar_effects_design_guitar_effects_0_21.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source guitar_effects_design_guitar_effects_0_21.tcl
# Log file: C:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.runs/guitar_effects_design_guitar_effects_0_21_synth_1/guitar_effects_design_guitar_effects_0_21.vds
# Journal file: C:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.runs/guitar_effects_design_guitar_effects_0_21_synth_1\vivado.jou
# Running On: WFXB07B250A366D, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 8, Host memory: 16881 MB
#-----------------------------------------------------------
source guitar_effects_design_guitar_effects_0_21.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/du.kad/Desktop/EECE4632FinalProject/guitar_effects_cpp'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.cache/ip 
Command: synth_design -top guitar_effects_design_guitar_effects_0_21 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14552
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1637.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_design_guitar_effects_0_21' [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ip/guitar_effects_design_guitar_effects_0_21/synth/guitar_effects_design_guitar_effects_0_21.v:53]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects' [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects.v:10]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_compression_buffer_RAM_AUTO_1R1W' [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_compression_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_compression_buffer_RAM_AUTO_1R1W' (0#1) [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_compression_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_lpf_coefficients_V_RAM_AUTO_1R1W' [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_lpf_coefficients_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_lpf_coefficients_V_RAM_AUTO_1R1W' (0#1) [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_lpf_coefficients_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_delay_buffer_RAM_AUTO_1R1W' [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_delay_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_delay_buffer_RAM_AUTO_1R1W' (0#1) [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_delay_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_guitar_effects_Pipeline_1' [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_guitar_effects_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_flow_control_loop_pipe_sequential_init' [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_flow_control_loop_pipe_sequential_init' (0#1) [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_guitar_effects_Pipeline_1' (0#1) [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_guitar_effects_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_guitar_effects_Pipeline_2' [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_guitar_effects_Pipeline_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_guitar_effects_Pipeline_2' (0#1) [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_guitar_effects_Pipeline_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_guitar_effects_Pipeline_LPF_Loop' [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_guitar_effects_Pipeline_LPF_Loop.v:10]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_guitar_effects_Pipeline_LPF_Loop' (0#1) [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_guitar_effects_Pipeline_LPF_Loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_control_r_s_axi' [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_control_r_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_control_r_s_axi.v:225]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_control_r_s_axi' (0#1) [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_control_r_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_mul_32s_10s_42_2_1' [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_mul_32s_10s_42_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_mul_32s_10s_42_2_1' (0#1) [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_mul_32s_10s_42_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_sdiv_17s_32ns_32_21_seq_1' [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_sdiv_17s_32ns_32_21_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_sdiv_17s_32ns_32_21_seq_1_divseq' [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_sdiv_17s_32ns_32_21_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_sdiv_17s_32ns_32_21_seq_1_divseq' (0#1) [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_sdiv_17s_32ns_32_21_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_sdiv_17s_32ns_32_21_seq_1' (0#1) [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_sdiv_17s_32ns_32_21_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_mul_32s_32s_48_2_1' [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_mul_32s_32s_48_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_mul_32s_32s_48_2_1' (0#1) [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_mul_32s_32s_48_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_srem_32ns_17ns_16_36_seq_1' [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_srem_32ns_17ns_16_36_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq' [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_srem_32ns_17ns_16_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq' (0#1) [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_srem_32ns_17ns_16_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_srem_32ns_17ns_16_36_seq_1' (0#1) [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_srem_32ns_17ns_16_36_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_srem_32ns_17ns_32_36_seq_1' [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_srem_32ns_17ns_32_36_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq' [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_srem_32ns_17ns_32_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq' (0#1) [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_srem_32ns_17ns_32_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_srem_32ns_17ns_32_36_seq_1' (0#1) [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_srem_32ns_17ns_32_36_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_regslice_both' [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_regslice_both' (0#1) [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_regslice_both__parameterized0' [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_regslice_both__parameterized0' (0#1) [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_regslice_both__parameterized1' [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_regslice_both__parameterized1' (0#1) [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_regslice_both__parameterized2' [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_regslice_both__parameterized2' (0#1) [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_regslice_both__parameterized3' [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_regslice_both__parameterized3' (0#1) [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_regslice_both__parameterized4' [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_regslice_both__parameterized4' (0#1) [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects' (0#1) [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects.v:10]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_design_guitar_effects_0_21' (0#1) [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ip/guitar_effects_design_guitar_effects_0_21/synth/guitar_effects_design_guitar_effects_0_21.v:53]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_sdiv_17s_32ns_32_21_seq_1.v:172]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_srem_32ns_17ns_16_36_seq_1.v:162]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_srem_32ns_17ns_32_36_seq_1.v:162]
WARNING: [Synth 8-7129] Port reset in module guitar_effects_mul_32s_10s_42_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module guitar_effects_mul_32s_32s_48_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module guitar_effects_delay_buffer_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module guitar_effects_lpf_coefficients_V_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module guitar_effects_compression_buffer_RAM_AUTO_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1686.371 ; gain = 48.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1686.371 ; gain = 48.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1686.371 ; gain = 48.816
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1686.371 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ip/guitar_effects_design_guitar_effects_0_21/constraints/guitar_effects_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ip/guitar_effects_design_guitar_effects_0_21/constraints/guitar_effects_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.runs/guitar_effects_design_guitar_effects_0_21_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.runs/guitar_effects_design_guitar_effects_0_21_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1749.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1752.867 ; gain = 3.383
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1752.867 ; gain = 115.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1752.867 ; gain = 115.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.runs/guitar_effects_design_guitar_effects_0_21_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1752.867 ; gain = 115.313
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'guitar_effects_control_r_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'guitar_effects_control_r_s_axi'
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '32' to '31' bits. [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_srem_32ns_17ns_16_36_seq_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'delay_buffer_index_load_reg_1351_reg' and it is trimmed from '32' to '16' bits. [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects.v:1213]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv_i_i64_i_reg_1172_reg' and it is trimmed from '28' to '13' bits. [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects.v:1199]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv_i_i190_i_reg_1167_reg' and it is trimmed from '28' to '13' bits. [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects.v:1198]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'guitar_effects_control_r_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'guitar_effects_control_r_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1752.867 ; gain = 115.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   34 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 14    
	   3 Input   32 Bit       Adders := 4     
	   2 Input   27 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               98 Bit    Registers := 1     
	               48 Bit    Registers := 4     
	               42 Bit    Registers := 7     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 54    
	               31 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 12    
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 13    
	                2 Bit    Registers := 23    
	                1 Bit    Registers := 75    
+---Multipliers : 
	              32x32  Multipliers := 2     
	              10x32  Multipliers := 3     
+---RAMs : 
	            1378K Bit	(44100 X 32 bit)          RAMs := 1     
	               6K Bit	(200 X 32 bit)          RAMs := 1     
	              200 Bit	(200 X 1 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   98 Bit        Muxes := 2     
	  99 Input   98 Bit        Muxes := 1     
	   2 Input   97 Bit        Muxes := 2     
	   2 Input   96 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 31    
	   2 Input   31 Bit        Muxes := 2     
	   3 Input   27 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 8     
	   2 Input   16 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 5     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 8     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 16    
	   4 Input    2 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 54    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'guitar_effects_sdiv_17s_32ns_32_21_seq_1_divseq_u/remd_tmp_reg' and it is trimmed from '17' to '16' bits. [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_sdiv_17s_32ns_32_21_seq_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u/sign0_reg' and it is trimmed from '2' to '1' bits. [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_srem_32ns_17ns_16_36_seq_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u/sign0_reg' and it is trimmed from '2' to '1' bits. [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects_srem_32ns_17ns_32_36_seq_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_i_i310_reg_1162_reg' and it is trimmed from '12' to '10' bits. [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects.v:1196]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv7_i_i_i_reg_1156_reg' and it is trimmed from '42' to '10' bits. [c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/c316/hdl/verilog/guitar_effects.v:1197]
DSP Report: Generating DSP mul_32s_10s_42_2_1_U8/tmp_product, operation Mode is: A2*B2.
DSP Report: register conv7_i_i_i_reg_1156_reg is absorbed into DSP mul_32s_10s_42_2_1_U8/tmp_product.
DSP Report: register mul_32s_10s_42_2_1_U8/tmp_product is absorbed into DSP mul_32s_10s_42_2_1_U8/tmp_product.
DSP Report: operator mul_32s_10s_42_2_1_U8/tmp_product is absorbed into DSP mul_32s_10s_42_2_1_U8/tmp_product.
DSP Report: operator mul_32s_10s_42_2_1_U8/tmp_product is absorbed into DSP mul_32s_10s_42_2_1_U8/tmp_product.
DSP Report: Generating DSP mul_32s_10s_42_2_1_U8/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register conv7_i_i_i_reg_1156_reg is absorbed into DSP mul_32s_10s_42_2_1_U8/dout_reg.
DSP Report: register r_V_reg_1221_reg is absorbed into DSP mul_32s_10s_42_2_1_U8/dout_reg.
DSP Report: register mul_32s_10s_42_2_1_U8/dout_reg is absorbed into DSP mul_32s_10s_42_2_1_U8/dout_reg.
DSP Report: operator mul_32s_10s_42_2_1_U8/tmp_product is absorbed into DSP mul_32s_10s_42_2_1_U8/dout_reg.
DSP Report: operator mul_32s_10s_42_2_1_U8/tmp_product is absorbed into DSP mul_32s_10s_42_2_1_U8/dout_reg.
DSP Report: Generating DSP mul_32s_10s_42_2_1_U7/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_10s_42_2_1_U7/tmp_product is absorbed into DSP mul_32s_10s_42_2_1_U7/tmp_product.
DSP Report: register conv7_i_i_i_reg_1156_reg is absorbed into DSP mul_32s_10s_42_2_1_U7/tmp_product.
DSP Report: operator mul_32s_10s_42_2_1_U7/tmp_product is absorbed into DSP mul_32s_10s_42_2_1_U7/tmp_product.
DSP Report: operator mul_32s_10s_42_2_1_U7/tmp_product is absorbed into DSP mul_32s_10s_42_2_1_U7/tmp_product.
DSP Report: Generating DSP mul_32s_10s_42_2_1_U7/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register r_V_3_reg_1216_reg is absorbed into DSP mul_32s_10s_42_2_1_U7/dout_reg.
DSP Report: register conv7_i_i_i_reg_1156_reg is absorbed into DSP mul_32s_10s_42_2_1_U7/dout_reg.
DSP Report: register mul_32s_10s_42_2_1_U7/dout_reg is absorbed into DSP mul_32s_10s_42_2_1_U7/dout_reg.
DSP Report: operator mul_32s_10s_42_2_1_U7/tmp_product is absorbed into DSP mul_32s_10s_42_2_1_U7/dout_reg.
DSP Report: operator mul_32s_10s_42_2_1_U7/tmp_product is absorbed into DSP mul_32s_10s_42_2_1_U7/dout_reg.
DSP Report: Generating DSP mul_32s_32s_48_2_1_U14/tmp_product, operation Mode is: A2*B2.
DSP Report: register result_4_reg_1275_reg is absorbed into DSP mul_32s_32s_48_2_1_U14/tmp_product.
DSP Report: register mul_32s_32s_48_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U14/tmp_product.
DSP Report: operator mul_32s_32s_48_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U14/tmp_product.
DSP Report: operator mul_32s_32s_48_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U14/tmp_product.
DSP Report: Generating DSP mul_32s_32s_48_2_1_U14/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register result_4_reg_1275_reg is absorbed into DSP mul_32s_32s_48_2_1_U14/dout_reg.
DSP Report: register mul_32s_32s_48_2_1_U14/dout_reg is absorbed into DSP mul_32s_32s_48_2_1_U14/dout_reg.
DSP Report: operator mul_32s_32s_48_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U14/dout_reg.
DSP Report: operator mul_32s_32s_48_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U14/dout_reg.
DSP Report: Generating DSP mul_32s_32s_48_2_1_U14/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_48_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U14/tmp_product.
DSP Report: register mul_32s_32s_48_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U14/tmp_product.
DSP Report: operator mul_32s_32s_48_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U14/tmp_product.
DSP Report: operator mul_32s_32s_48_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U14/tmp_product.
DSP Report: Generating DSP mul_32s_32s_48_2_1_U14/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_48_2_1_U14/dout_reg is absorbed into DSP mul_32s_32s_48_2_1_U14/dout_reg.
DSP Report: register mul_32s_32s_48_2_1_U14/dout_reg is absorbed into DSP mul_32s_32s_48_2_1_U14/dout_reg.
DSP Report: operator mul_32s_32s_48_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U14/dout_reg.
DSP Report: operator mul_32s_32s_48_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U14/dout_reg.
DSP Report: Generating DSP mul_32s_32s_48_2_1_U11/tmp_product, operation Mode is: A2*B2.
DSP Report: register result_4_reg_1275_reg is absorbed into DSP mul_32s_32s_48_2_1_U11/tmp_product.
DSP Report: register mul_32s_32s_48_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U11/tmp_product.
DSP Report: operator mul_32s_32s_48_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U11/tmp_product.
DSP Report: operator mul_32s_32s_48_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U11/tmp_product.
DSP Report: Generating DSP mul_32s_32s_48_2_1_U11/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register result_4_reg_1275_reg is absorbed into DSP mul_32s_32s_48_2_1_U11/dout_reg.
DSP Report: register mul_32s_32s_48_2_1_U11/dout_reg is absorbed into DSP mul_32s_32s_48_2_1_U11/dout_reg.
DSP Report: operator mul_32s_32s_48_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U11/dout_reg.
DSP Report: operator mul_32s_32s_48_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U11/dout_reg.
DSP Report: Generating DSP mul_32s_32s_48_2_1_U11/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_48_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U11/tmp_product.
DSP Report: register mul_32s_32s_48_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U11/tmp_product.
DSP Report: operator mul_32s_32s_48_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U11/tmp_product.
DSP Report: operator mul_32s_32s_48_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U11/tmp_product.
DSP Report: Generating DSP mul_32s_32s_48_2_1_U11/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_48_2_1_U11/dout_reg is absorbed into DSP mul_32s_32s_48_2_1_U11/dout_reg.
DSP Report: register mul_32s_32s_48_2_1_U11/dout_reg is absorbed into DSP mul_32s_32s_48_2_1_U11/dout_reg.
DSP Report: operator mul_32s_32s_48_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U11/dout_reg.
DSP Report: operator mul_32s_32s_48_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U11/dout_reg.
DSP Report: Generating DSP mul_32s_10s_42_2_1_U15/tmp_product, operation Mode is: A2*B2.
DSP Report: register conv7_i_i_i310_reg_1162_reg is absorbed into DSP mul_32s_10s_42_2_1_U15/tmp_product.
DSP Report: register mul_32s_10s_42_2_1_U15/tmp_product is absorbed into DSP mul_32s_10s_42_2_1_U15/tmp_product.
DSP Report: operator mul_32s_10s_42_2_1_U15/tmp_product is absorbed into DSP mul_32s_10s_42_2_1_U15/tmp_product.
DSP Report: operator mul_32s_10s_42_2_1_U15/tmp_product is absorbed into DSP mul_32s_10s_42_2_1_U15/tmp_product.
DSP Report: Generating DSP mul_32s_10s_42_2_1_U15/dout_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register conv7_i_i_i310_reg_1162_reg is absorbed into DSP mul_32s_10s_42_2_1_U15/dout_reg.
DSP Report: register mul_32s_10s_42_2_1_U15/dout_reg is absorbed into DSP mul_32s_10s_42_2_1_U15/dout_reg.
DSP Report: operator mul_32s_10s_42_2_1_U15/tmp_product is absorbed into DSP mul_32s_10s_42_2_1_U15/dout_reg.
DSP Report: operator mul_32s_10s_42_2_1_U15/tmp_product is absorbed into DSP mul_32s_10s_42_2_1_U15/dout_reg.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module guitar_effects_control_r_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module guitar_effects_control_r_s_axi.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U8/dout_reg[47]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U8/dout_reg[46]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U8/dout_reg[45]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U8/dout_reg[44]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U8/dout_reg[43]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U8/dout_reg[42]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U8/dout_reg[41]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U8/dout_reg[40]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U8/dout_reg[39]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U8/dout_reg[38]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U8/dout_reg[37]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U8/dout_reg[36]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U8/dout_reg[35]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U8/dout_reg[34]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U8/dout_reg[33]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U8/dout_reg[32]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U8/dout_reg[31]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U8/dout_reg[30]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U8/dout_reg[29]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U8/dout_reg[28]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U8/dout_reg[27]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U8/dout_reg[26]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U8/dout_reg[25]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U8/dout_reg[24]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U8/dout_reg[23]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U8/dout_reg[22]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U8/dout_reg[21]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U8/dout_reg[20]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U8/dout_reg[19]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U8/dout_reg[18]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U8/dout_reg[17]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U7/dout_reg[47]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U7/dout_reg[46]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U7/dout_reg[45]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U7/dout_reg[44]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U7/dout_reg[43]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U7/dout_reg[42]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U7/dout_reg[41]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U7/dout_reg[40]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U7/dout_reg[39]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U7/dout_reg[38]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U7/dout_reg[37]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U7/dout_reg[36]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U7/dout_reg[35]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U7/dout_reg[34]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U7/dout_reg[33]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U7/dout_reg[32]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U7/dout_reg[31]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U7/dout_reg[30]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U7/dout_reg[29]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U7/dout_reg[28]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U7/dout_reg[27]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U7/dout_reg[26]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U7/dout_reg[25]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U7/dout_reg[24]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U7/dout_reg[23]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U7/dout_reg[22]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U7/dout_reg[21]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U7/dout_reg[20]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U7/dout_reg[19]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U7/dout_reg[18]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_10s_42_2_1_U7/dout_reg[17]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_48_2_1_U14/dout_reg[47]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_48_2_1_U14/dout_reg[46]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_48_2_1_U14/dout_reg[45]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_48_2_1_U14/dout_reg[44]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_48_2_1_U14/dout_reg[43]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_48_2_1_U14/dout_reg[42]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_48_2_1_U14/dout_reg[41]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_48_2_1_U14/dout_reg[40]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_48_2_1_U14/dout_reg[39]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_48_2_1_U14/dout_reg[38]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_48_2_1_U14/dout_reg[37]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_48_2_1_U14/dout_reg[36]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_48_2_1_U14/dout_reg[35]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_48_2_1_U14/dout_reg[34]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_48_2_1_U14/dout_reg[33]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_48_2_1_U14/dout_reg[32]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_48_2_1_U14/dout_reg[31]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_48_2_1_U14/dout_reg[30]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_48_2_1_U14/dout_reg[29]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_48_2_1_U14/dout_reg[28]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_48_2_1_U14/dout_reg[27]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_48_2_1_U14/dout_reg[26]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_48_2_1_U14/dout_reg[25]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_48_2_1_U14/dout_reg[24]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_48_2_1_U14/dout_reg[23]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_48_2_1_U14/dout_reg[22]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_48_2_1_U14/dout_reg[21]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_48_2_1_U14/dout_reg[20]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_48_2_1_U14/dout_reg[19]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_48_2_1_U14/dout_reg[18]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_48_2_1_U14/dout_reg[17]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_48_2_1_U14/dout_reg[47]__0) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_48_2_1_U14/dout_reg[46]__0) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_48_2_1_U14/dout_reg[45]__0) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_48_2_1_U14/dout_reg[44]__0) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_48_2_1_U14/dout_reg[43]__0) is unused and will be removed from module guitar_effects.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1752.867 ; gain = 115.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | compression_buffer_U/ram_reg | 200 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | delay_buffer_U/ram_reg       | 43 K x 32(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 64     | 
+------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+------------------------------+-----------+----------------------+------------------------------------------+
|Module Name | RTL Object                   | Inference | Size (Depth x Width) | Primitives                               | 
+------------+------------------------------+-----------+----------------------+------------------------------------------+
|inst        | lpf_coefficients_V_U/ram_reg | Implied   | 256 x 1              | RAM16X1S x 1 RAM64X1S x 1 RAM128X1S x 1  | 
+------------+------------------------------+-----------+----------------------+------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|guitar_effects | A2*B2            | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|guitar_effects | (PCIN>>17)+A2*B2 | 15     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|guitar_effects | A2*B2            | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|guitar_effects | (PCIN>>17)+A2*B2 | 15     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|guitar_effects | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|guitar_effects | (PCIN>>17)+A2*B  | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|guitar_effects | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|guitar_effects | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|guitar_effects | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|guitar_effects | (PCIN>>17)+A2*B  | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|guitar_effects | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|guitar_effects | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|guitar_effects | A2*B2            | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|guitar_effects | (PCIN>>17)+A*B2  | 15     | 10     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+---------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1752.867 ; gain = 115.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1814.746 ; gain = 177.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | compression_buffer_U/ram_reg | 200 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | delay_buffer_U/ram_reg       | 43 K x 32(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 64     | 
+------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+------------------------------+-----------+----------------------+------------------------------------------+
|Module Name | RTL Object                   | Inference | Size (Depth x Width) | Primitives                               | 
+------------+------------------------------+-----------+----------------------+------------------------------------------+
|inst        | lpf_coefficients_V_U/ram_reg | Implied   | 256 x 1              | RAM16X1S x 1 RAM64X1S x 1 RAM128X1S x 1  | 
+------------+------------------------------+-----------+----------------------+------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/compression_buffer_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compression_buffer_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1814.746 ; gain = 177.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1814.746 ; gain = 177.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1814.746 ; gain = 177.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1814.746 ; gain = 177.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1814.746 ; gain = 177.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1814.746 ; gain = 177.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1814.746 ; gain = 177.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+---------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+---------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|guitar_effects | sdiv_17s_32ns_32_21_seq_1_U9/guitar_effects_sdiv_17s_32ns_32_21_seq_1_divseq_u/r_stage_reg[17]    | 17     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|guitar_effects | sdiv_17s_32ns_32_21_seq_1_U10/guitar_effects_sdiv_17s_32ns_32_21_seq_1_divseq_u/r_stage_reg[17]   | 17     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|guitar_effects | srem_32ns_17ns_16_36_seq_1_U12/guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u/r_stage_reg[32] | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
+---------------+---------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|guitar_effects | A'*B'              | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|guitar_effects | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|guitar_effects | A'*B'              | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|guitar_effects | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|guitar_effects | A'*B'              | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|guitar_effects | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|guitar_effects | A''*B'             | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|guitar_effects | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|guitar_effects | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|guitar_effects | (PCIN>>17+A'*B'')' | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|guitar_effects | A''*B'             | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|guitar_effects | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|guitar_effects | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|guitar_effects | (PCIN>>17+A'*B'')' | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
+---------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   260|
|2     |DSP48E1  |    14|
|7     |LUT1     |   227|
|8     |LUT2     |   449|
|9     |LUT3     |   789|
|10    |LUT4     |   384|
|11    |LUT5     |   220|
|12    |LUT6     |   454|
|13    |RAMB18E1 |     1|
|14    |RAMB36E1 |    64|
|16    |SRL16E   |     2|
|17    |SRLC32E  |     1|
|18    |FDRE     |  2278|
|19    |FDSE     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1814.746 ; gain = 177.191
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 229 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 1814.746 ; gain = 110.695
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1814.746 ; gain = 177.191
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1818.879 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 339 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1829.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ba45d1f1
INFO: [Common 17-83] Releasing license: Synthesis
108 Infos, 120 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 1829.773 ; gain = 192.219
INFO: [Common 17-1381] The checkpoint 'C:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.runs/guitar_effects_design_guitar_effects_0_21_synth_1/guitar_effects_design_guitar_effects_0_21.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP guitar_effects_design_guitar_effects_0_21, cache-ID = 62c7fe26b7bd2a35
INFO: [Coretcl 2-1174] Renamed 38 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.runs/guitar_effects_design_guitar_effects_0_21_synth_1/guitar_effects_design_guitar_effects_0_21.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file guitar_effects_design_guitar_effects_0_21_utilization_synth.rpt -pb guitar_effects_design_guitar_effects_0_21_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr  3 16:18:14 2024...
