// Seed: 2205302908
macromodule module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  tri1 id_3, id_4;
  wire id_5;
  wire id_6;
  always begin
    id_2 = id_6;
  end
  id_7 :
  assert property (@(posedge id_7) (id_3))
  else begin
    $display(id_1);
  end
  wire id_8;
  assign id_4 = 1;
  wire id_9, id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_11;
  module_0(
      id_2, id_7
  );
  wire id_12;
endmodule
