
JogoLCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002698  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000178  080027a4  080027a4  000127a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800291c  0800291c  00020090  2**0
                  CONTENTS
  4 .ARM          00000000  0800291c  0800291c  00020090  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800291c  0800291c  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800291c  0800291c  0001291c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002920  08002920  00012920  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08002924  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000034  20000090  080029b4  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000c4  080029b4  000200c4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003941  00000000  00000000  000200b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000127d  00000000  00000000  000239fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000528  00000000  00000000  00024c78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000470  00000000  00000000  000251a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017022  00000000  00000000  00025610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005c06  00000000  00000000  0003c632  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007eeba  00000000  00000000  00042238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c10f2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001c08  00000000  00000000  000c1144  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000090 	.word	0x20000090
 8000128:	00000000 	.word	0x00000000
 800012c:	0800278c 	.word	0x0800278c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000094 	.word	0x20000094
 8000148:	0800278c 	.word	0x0800278c

0800014c <LCDCmd>:
/********************************************************************/

/*******************************FUNCOES******************************/
/****************ENVIA UM COMANDO PARA O DISPLAY*********************/
void LCDCmd (unsigned char cmd)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	71fb      	strb	r3, [r7, #7]
  LCD_RS_OFF;
 8000156:	2200      	movs	r2, #0
 8000158:	2140      	movs	r1, #64	; 0x40
 800015a:	480a      	ldr	r0, [pc, #40]	; (8000184 <LCDCmd+0x38>)
 800015c:	f000 fe78 	bl	8000e50 <HAL_GPIO_WritePin>
  sendnibble(cmd>>4);           //uso de 4 bits apenas
 8000160:	79fb      	ldrb	r3, [r7, #7]
 8000162:	091b      	lsrs	r3, r3, #4
 8000164:	b2db      	uxtb	r3, r3
 8000166:	4618      	mov	r0, r3
 8000168:	f000 f80e 	bl	8000188 <sendnibble>
  sendnibble(cmd&0x0F);         //escreve 4 bits
 800016c:	79fb      	ldrb	r3, [r7, #7]
 800016e:	f003 030f 	and.w	r3, r3, #15
 8000172:	b2db      	uxtb	r3, r3
 8000174:	4618      	mov	r0, r3
 8000176:	f000 f807 	bl	8000188 <sendnibble>
}
 800017a:	bf00      	nop
 800017c:	3708      	adds	r7, #8
 800017e:	46bd      	mov	sp, r7
 8000180:	bd80      	pop	{r7, pc}
 8000182:	bf00      	nop
 8000184:	40010c00 	.word	0x40010c00

08000188 <sendnibble>:
/********************************************************************/
/***********ROTINA PARA TRABALHAR COM 4 BITS NO DISPLAY**************/
void sendnibble(unsigned char dado)
{
 8000188:	b580      	push	{r7, lr}
 800018a:	b082      	sub	sp, #8
 800018c:	af00      	add	r7, sp, #0
 800018e:	4603      	mov	r3, r0
 8000190:	71fb      	strb	r3, [r7, #7]
  LCD_DATA_OFF;
 8000192:	2200      	movs	r2, #0
 8000194:	211b      	movs	r1, #27
 8000196:	481d      	ldr	r0, [pc, #116]	; (800020c <sendnibble+0x84>)
 8000198:	f000 fe5a 	bl	8000e50 <HAL_GPIO_WritePin>
  if ((dado&0x01)==0x01) LCD_D0_ON;   //atualiza valor de dado
 800019c:	79fb      	ldrb	r3, [r7, #7]
 800019e:	f003 0301 	and.w	r3, r3, #1
 80001a2:	2b00      	cmp	r3, #0
 80001a4:	d004      	beq.n	80001b0 <sendnibble+0x28>
 80001a6:	2201      	movs	r2, #1
 80001a8:	2110      	movs	r1, #16
 80001aa:	4818      	ldr	r0, [pc, #96]	; (800020c <sendnibble+0x84>)
 80001ac:	f000 fe50 	bl	8000e50 <HAL_GPIO_WritePin>
  if ((dado&0x02)==0x02) LCD_D1_ON;   //atualiza valor de dado
 80001b0:	79fb      	ldrb	r3, [r7, #7]
 80001b2:	f003 0302 	and.w	r3, r3, #2
 80001b6:	2b00      	cmp	r3, #0
 80001b8:	d004      	beq.n	80001c4 <sendnibble+0x3c>
 80001ba:	2201      	movs	r2, #1
 80001bc:	2108      	movs	r1, #8
 80001be:	4813      	ldr	r0, [pc, #76]	; (800020c <sendnibble+0x84>)
 80001c0:	f000 fe46 	bl	8000e50 <HAL_GPIO_WritePin>
  if ((dado&0x04)==0x04) LCD_D2_ON;   //atualiza valor de dado
 80001c4:	79fb      	ldrb	r3, [r7, #7]
 80001c6:	f003 0304 	and.w	r3, r3, #4
 80001ca:	2b00      	cmp	r3, #0
 80001cc:	d004      	beq.n	80001d8 <sendnibble+0x50>
 80001ce:	2201      	movs	r2, #1
 80001d0:	2102      	movs	r1, #2
 80001d2:	480e      	ldr	r0, [pc, #56]	; (800020c <sendnibble+0x84>)
 80001d4:	f000 fe3c 	bl	8000e50 <HAL_GPIO_WritePin>
  if ((dado&0x08)==0x08) LCD_D3_ON;   //atualiza valor de dado
 80001d8:	79fb      	ldrb	r3, [r7, #7]
 80001da:	f003 0308 	and.w	r3, r3, #8
 80001de:	2b00      	cmp	r3, #0
 80001e0:	d004      	beq.n	80001ec <sendnibble+0x64>
 80001e2:	2201      	movs	r2, #1
 80001e4:	2101      	movs	r1, #1
 80001e6:	4809      	ldr	r0, [pc, #36]	; (800020c <sendnibble+0x84>)
 80001e8:	f000 fe32 	bl	8000e50 <HAL_GPIO_WritePin>
  LCD_EN_ON;
 80001ec:	2201      	movs	r2, #1
 80001ee:	2120      	movs	r1, #32
 80001f0:	4806      	ldr	r0, [pc, #24]	; (800020c <sendnibble+0x84>)
 80001f2:	f000 fe2d 	bl	8000e50 <HAL_GPIO_WritePin>
  delayLCD();
 80001f6:	f000 f843 	bl	8000280 <delayLCD>
  LCD_EN_OFF;
 80001fa:	2200      	movs	r2, #0
 80001fc:	2120      	movs	r1, #32
 80001fe:	4803      	ldr	r0, [pc, #12]	; (800020c <sendnibble+0x84>)
 8000200:	f000 fe26 	bl	8000e50 <HAL_GPIO_WritePin>
}
 8000204:	bf00      	nop
 8000206:	3708      	adds	r7, #8
 8000208:	46bd      	mov	sp, r7
 800020a:	bd80      	pop	{r7, pc}
 800020c:	40010c00 	.word	0x40010c00

08000210 <InitLCD>:
/********************************************************************/
/******************INICIALIZA O DISPLAY******************************/
void InitLCD (void)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	af00      	add	r7, sp, #0
  LCD_EN_OFF;
 8000214:	2200      	movs	r2, #0
 8000216:	2120      	movs	r1, #32
 8000218:	4818      	ldr	r0, [pc, #96]	; (800027c <InitLCD+0x6c>)
 800021a:	f000 fe19 	bl	8000e50 <HAL_GPIO_WritePin>
  LCD_RS_OFF;
 800021e:	2200      	movs	r2, #0
 8000220:	2140      	movs	r1, #64	; 0x40
 8000222:	4816      	ldr	r0, [pc, #88]	; (800027c <InitLCD+0x6c>)
 8000224:	f000 fe14 	bl	8000e50 <HAL_GPIO_WritePin>
  sendnibble(0x30>>4);
 8000228:	2003      	movs	r0, #3
 800022a:	f7ff ffad 	bl	8000188 <sendnibble>
  delayLCD();
 800022e:	f000 f827 	bl	8000280 <delayLCD>
  sendnibble(0x30>>4);
 8000232:	2003      	movs	r0, #3
 8000234:	f7ff ffa8 	bl	8000188 <sendnibble>
  delayLCD();
 8000238:	f000 f822 	bl	8000280 <delayLCD>
  sendnibble(0x30>>4);
 800023c:	2003      	movs	r0, #3
 800023e:	f7ff ffa3 	bl	8000188 <sendnibble>
  delayLCD();
 8000242:	f000 f81d 	bl	8000280 <delayLCD>
  sendnibble(0x20>>4);
 8000246:	2002      	movs	r0, #2
 8000248:	f7ff ff9e 	bl	8000188 <sendnibble>
  delayLCD();
 800024c:	f000 f818 	bl	8000280 <delayLCD>
  LCDCmd(0x28);
 8000250:	2028      	movs	r0, #40	; 0x28
 8000252:	f7ff ff7b 	bl	800014c <LCDCmd>
  delayLCD();
 8000256:	f000 f813 	bl	8000280 <delayLCD>
  LCDCmd(0x08);
 800025a:	2008      	movs	r0, #8
 800025c:	f7ff ff76 	bl	800014c <LCDCmd>
  delayLCD();
 8000260:	f000 f80e 	bl	8000280 <delayLCD>
  LCDCmd(0x0C);
 8000264:	200c      	movs	r0, #12
 8000266:	f7ff ff71 	bl	800014c <LCDCmd>
  delayLCD();
 800026a:	f000 f809 	bl	8000280 <delayLCD>
  LCDCmd(0x01);
 800026e:	2001      	movs	r0, #1
 8000270:	f7ff ff6c 	bl	800014c <LCDCmd>
  delayLCD();
 8000274:	f000 f804 	bl	8000280 <delayLCD>
   //Transaction end
  //dispSend(0x48, command); //Same thing, but for 0x01
  //for(i=0; i<8; i++) dispSend(cact[i], write);
  //dispSend(0x80, command);
}
 8000278:	bf00      	nop
 800027a:	bd80      	pop	{r7, pc}
 800027c:	40010c00 	.word	0x40010c00

08000280 <delayLCD>:
/********************************************************************/
/*******************ATRASO PARA CONFIGURAR O DISPLAY*****************/
void delayLCD (void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	af00      	add	r7, sp, #0
	HAL_Delay(1);
 8000284:	2001      	movs	r0, #1
 8000286:	f000 fb5f 	bl	8000948 <HAL_Delay>
}
 800028a:	bf00      	nop
 800028c:	bd80      	pop	{r7, pc}

0800028e <LCDPrintStr>:
  LCDPrintStr(dado);
}
/********************************************************************/
/*******************ENVIA UMA MENSAGEM AO DISPLAY********************/
void LCDPrintStr (char *dado)
{
 800028e:	b580      	push	{r7, lr}
 8000290:	b082      	sub	sp, #8
 8000292:	af00      	add	r7, sp, #0
 8000294:	6078      	str	r0, [r7, #4]
	while (*dado != 0)
 8000296:	e007      	b.n	80002a8 <LCDPrintStr+0x1a>
	{
		LCDChar(*dado);
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	781b      	ldrb	r3, [r3, #0]
 800029c:	4618      	mov	r0, r3
 800029e:	f000 f80d 	bl	80002bc <LCDChar>
		dado++;
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	3301      	adds	r3, #1
 80002a6:	607b      	str	r3, [r7, #4]
	while (*dado != 0)
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	781b      	ldrb	r3, [r3, #0]
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d1f3      	bne.n	8000298 <LCDPrintStr+0xa>
	}
}
 80002b0:	bf00      	nop
 80002b2:	bf00      	nop
 80002b4:	3708      	adds	r7, #8
 80002b6:	46bd      	mov	sp, r7
 80002b8:	bd80      	pop	{r7, pc}
	...

080002bc <LCDChar>:
  LCDPrintVal(dado);
}

/**********************ENVIA UM DADO AO DISPLAY**********************/
void LCDChar (unsigned char dado)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	b082      	sub	sp, #8
 80002c0:	af00      	add	r7, sp, #0
 80002c2:	4603      	mov	r3, r0
 80002c4:	71fb      	strb	r3, [r7, #7]
  LCD_RS_ON;
 80002c6:	2201      	movs	r2, #1
 80002c8:	2140      	movs	r1, #64	; 0x40
 80002ca:	480a      	ldr	r0, [pc, #40]	; (80002f4 <LCDChar+0x38>)
 80002cc:	f000 fdc0 	bl	8000e50 <HAL_GPIO_WritePin>
  sendnibble(dado>>4);
 80002d0:	79fb      	ldrb	r3, [r7, #7]
 80002d2:	091b      	lsrs	r3, r3, #4
 80002d4:	b2db      	uxtb	r3, r3
 80002d6:	4618      	mov	r0, r3
 80002d8:	f7ff ff56 	bl	8000188 <sendnibble>
  sendnibble(dado&0x0F);
 80002dc:	79fb      	ldrb	r3, [r7, #7]
 80002de:	f003 030f 	and.w	r3, r3, #15
 80002e2:	b2db      	uxtb	r3, r3
 80002e4:	4618      	mov	r0, r3
 80002e6:	f7ff ff4f 	bl	8000188 <sendnibble>
}
 80002ea:	bf00      	nop
 80002ec:	3708      	adds	r7, #8
 80002ee:	46bd      	mov	sp, r7
 80002f0:	bd80      	pop	{r7, pc}
 80002f2:	bf00      	nop
 80002f4:	40010c00 	.word	0x40010c00

080002f8 <LCDCursorMode>:
  sendnibble(dado&0x0F);
}
/********************************************************************/
/**********************ESCOLHE MODO CURSOR **********************/
void LCDCursorMode (unsigned char modo)
{
 80002f8:	b580      	push	{r7, lr}
 80002fa:	b082      	sub	sp, #8
 80002fc:	af00      	add	r7, sp, #0
 80002fe:	4603      	mov	r3, r0
 8000300:	71fb      	strb	r3, [r7, #7]
  if(modo==0) LCDCmd(0x0c);   //apagado
 8000302:	79fb      	ldrb	r3, [r7, #7]
 8000304:	2b00      	cmp	r3, #0
 8000306:	d103      	bne.n	8000310 <LCDCursorMode+0x18>
 8000308:	200c      	movs	r0, #12
 800030a:	f7ff ff1f 	bl	800014c <LCDCmd>
  else if(modo==1) LCDCmd(0x0F);     //ligado
}
 800030e:	e005      	b.n	800031c <LCDCursorMode+0x24>
  else if(modo==1) LCDCmd(0x0F);     //ligado
 8000310:	79fb      	ldrb	r3, [r7, #7]
 8000312:	2b01      	cmp	r3, #1
 8000314:	d102      	bne.n	800031c <LCDCursorMode+0x24>
 8000316:	200f      	movs	r0, #15
 8000318:	f7ff ff18 	bl	800014c <LCDCmd>
}
 800031c:	bf00      	nop
 800031e:	3708      	adds	r7, #8
 8000320:	46bd      	mov	sp, r7
 8000322:	bd80      	pop	{r7, pc}

08000324 <LCDCursorPos>:
/********************************************************************/
/**********************ESCOLHE POSICAO CURSOR **********************/
void LCDCursorPos (unsigned char col,unsigned char row)
{
 8000324:	b580      	push	{r7, lr}
 8000326:	b084      	sub	sp, #16
 8000328:	af00      	add	r7, sp, #0
 800032a:	4603      	mov	r3, r0
 800032c:	460a      	mov	r2, r1
 800032e:	71fb      	strb	r3, [r7, #7]
 8000330:	4613      	mov	r3, r2
 8000332:	71bb      	strb	r3, [r7, #6]
  unsigned char pos;
  pos=col-1;
 8000334:	79fb      	ldrb	r3, [r7, #7]
 8000336:	3b01      	subs	r3, #1
 8000338:	73fb      	strb	r3, [r7, #15]
  if (row==1)
 800033a:	79bb      	ldrb	r3, [r7, #6]
 800033c:	2b01      	cmp	r3, #1
 800033e:	d107      	bne.n	8000350 <LCDCursorPos+0x2c>
  {
    pos=pos+0x80;
 8000340:	7bfb      	ldrb	r3, [r7, #15]
 8000342:	3b80      	subs	r3, #128	; 0x80
 8000344:	73fb      	strb	r3, [r7, #15]
    LCDCmd(pos);
 8000346:	7bfb      	ldrb	r3, [r7, #15]
 8000348:	4618      	mov	r0, r3
 800034a:	f7ff feff 	bl	800014c <LCDCmd>
  else
  {
    pos=pos+0xc0;
    LCDCmd(pos);
  }
}
 800034e:	e006      	b.n	800035e <LCDCursorPos+0x3a>
    pos=pos+0xc0;
 8000350:	7bfb      	ldrb	r3, [r7, #15]
 8000352:	3b40      	subs	r3, #64	; 0x40
 8000354:	73fb      	strb	r3, [r7, #15]
    LCDCmd(pos);
 8000356:	7bfb      	ldrb	r3, [r7, #15]
 8000358:	4618      	mov	r0, r3
 800035a:	f7ff fef7 	bl	800014c <LCDCmd>
}
 800035e:	bf00      	nop
 8000360:	3710      	adds	r7, #16
 8000362:	46bd      	mov	sp, r7
 8000364:	bd80      	pop	{r7, pc}

08000366 <createChar>:


// Allows us to fill the first 8 CGRAM locations
// with custom characters
void createChar(uint8_t location, unsigned char charmap[]) {
 8000366:	b580      	push	{r7, lr}
 8000368:	b084      	sub	sp, #16
 800036a:	af00      	add	r7, sp, #0
 800036c:	4603      	mov	r3, r0
 800036e:	6039      	str	r1, [r7, #0]
 8000370:	71fb      	strb	r3, [r7, #7]
  location &= 0x7; // we only have 8 locations 0-7
 8000372:	79fb      	ldrb	r3, [r7, #7]
 8000374:	f003 0307 	and.w	r3, r3, #7
 8000378:	71fb      	strb	r3, [r7, #7]
  LCDCmd(LCD_SETCGRAMADDR | (location << 3));
 800037a:	79fb      	ldrb	r3, [r7, #7]
 800037c:	00db      	lsls	r3, r3, #3
 800037e:	b25b      	sxtb	r3, r3
 8000380:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000384:	b25b      	sxtb	r3, r3
 8000386:	b2db      	uxtb	r3, r3
 8000388:	4618      	mov	r0, r3
 800038a:	f7ff fedf 	bl	800014c <LCDCmd>
  for (int i=0; i<8; i++) {
 800038e:	2300      	movs	r3, #0
 8000390:	60fb      	str	r3, [r7, #12]
 8000392:	e009      	b.n	80003a8 <createChar+0x42>
	 LCDChar(charmap[i]);
 8000394:	68fb      	ldr	r3, [r7, #12]
 8000396:	683a      	ldr	r2, [r7, #0]
 8000398:	4413      	add	r3, r2
 800039a:	781b      	ldrb	r3, [r3, #0]
 800039c:	4618      	mov	r0, r3
 800039e:	f7ff ff8d 	bl	80002bc <LCDChar>
  for (int i=0; i<8; i++) {
 80003a2:	68fb      	ldr	r3, [r7, #12]
 80003a4:	3301      	adds	r3, #1
 80003a6:	60fb      	str	r3, [r7, #12]
 80003a8:	68fb      	ldr	r3, [r7, #12]
 80003aa:	2b07      	cmp	r3, #7
 80003ac:	ddf2      	ble.n	8000394 <createChar+0x2e>
  }
}
 80003ae:	bf00      	nop
 80003b0:	bf00      	nop
 80003b2:	3710      	adds	r7, #16
 80003b4:	46bd      	mov	sp, r7
 80003b6:	bd80      	pop	{r7, pc}

080003b8 <RandChar>:

void RandChar(void){
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b082      	sub	sp, #8
 80003bc:	af00      	add	r7, sp, #0

	uint8_t lowerLimit = 3, upperLimit = 14;
 80003be:	2303      	movs	r3, #3
 80003c0:	71fb      	strb	r3, [r7, #7]
 80003c2:	230e      	movs	r3, #14
 80003c4:	71bb      	strb	r3, [r7, #6]
	uint8_t col = 0, ch = 0;
 80003c6:	2300      	movs	r3, #0
 80003c8:	717b      	strb	r3, [r7, #5]
 80003ca:	2300      	movs	r3, #0
 80003cc:	713b      	strb	r3, [r7, #4]

	srand(HAL_GetTick()); // Seed
 80003ce:	f000 fab1 	bl	8000934 <HAL_GetTick>
 80003d2:	4603      	mov	r3, r0
 80003d4:	4618      	mov	r0, r3
 80003d6:	f001 f96d 	bl	80016b4 <srand>

	col =  lowerLimit + rand() % (upperLimit - lowerLimit);
 80003da:	f001 f999 	bl	8001710 <rand>
 80003de:	4602      	mov	r2, r0
 80003e0:	79b9      	ldrb	r1, [r7, #6]
 80003e2:	79fb      	ldrb	r3, [r7, #7]
 80003e4:	1acb      	subs	r3, r1, r3
 80003e6:	fb92 f1f3 	sdiv	r1, r2, r3
 80003ea:	fb01 f303 	mul.w	r3, r1, r3
 80003ee:	1ad3      	subs	r3, r2, r3
 80003f0:	b2da      	uxtb	r2, r3
 80003f2:	79fb      	ldrb	r3, [r7, #7]
 80003f4:	4413      	add	r3, r2
 80003f6:	717b      	strb	r3, [r7, #5]
	LCDCursorPos(col, 2);
 80003f8:	797b      	ldrb	r3, [r7, #5]
 80003fa:	2102      	movs	r1, #2
 80003fc:	4618      	mov	r0, r3
 80003fe:	f7ff ff91 	bl	8000324 <LCDCursorPos>

	lowerLimit = 1;
 8000402:	2301      	movs	r3, #1
 8000404:	71fb      	strb	r3, [r7, #7]
	upperLimit = 4;
 8000406:	2304      	movs	r3, #4
 8000408:	71bb      	strb	r3, [r7, #6]

	ch =  lowerLimit + rand() % (upperLimit - lowerLimit);
 800040a:	f001 f981 	bl	8001710 <rand>
 800040e:	4602      	mov	r2, r0
 8000410:	79b9      	ldrb	r1, [r7, #6]
 8000412:	79fb      	ldrb	r3, [r7, #7]
 8000414:	1acb      	subs	r3, r1, r3
 8000416:	fb92 f1f3 	sdiv	r1, r2, r3
 800041a:	fb01 f303 	mul.w	r3, r1, r3
 800041e:	1ad3      	subs	r3, r2, r3
 8000420:	b2da      	uxtb	r2, r3
 8000422:	79fb      	ldrb	r3, [r7, #7]
 8000424:	4413      	add	r3, r2
 8000426:	713b      	strb	r3, [r7, #4]
	LCDChar(ch);
 8000428:	793b      	ldrb	r3, [r7, #4]
 800042a:	4618      	mov	r0, r3
 800042c:	f7ff ff46 	bl	80002bc <LCDChar>
}
 8000430:	bf00      	nop
 8000432:	3708      	adds	r7, #8
 8000434:	46bd      	mov	sp, r7
 8000436:	bd80      	pop	{r7, pc}

08000438 <DisplayStartScreen>:

void DisplayStartScreen(void) {
 8000438:	b590      	push	{r4, r7, lr}
 800043a:	b085      	sub	sp, #20
 800043c:	af00      	add	r7, sp, #0

	char InitMsg [] = "Dino Game...";
 800043e:	4b16      	ldr	r3, [pc, #88]	; (8000498 <DisplayStartScreen+0x60>)
 8000440:	463c      	mov	r4, r7
 8000442:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000444:	c407      	stmia	r4!, {r0, r1, r2}
 8000446:	7023      	strb	r3, [r4, #0]

	LCDCursorPos(1,1);
 8000448:	2101      	movs	r1, #1
 800044a:	2001      	movs	r0, #1
 800044c:	f7ff ff6a 	bl	8000324 <LCDCursorPos>
	LCDPrintStr(InitMsg);
 8000450:	463b      	mov	r3, r7
 8000452:	4618      	mov	r0, r3
 8000454:	f7ff ff1b 	bl	800028e <LCDPrintStr>

	LCDCursorPos(1, 2);
 8000458:	2102      	movs	r1, #2
 800045a:	2001      	movs	r0, #1
 800045c:	f7ff ff62 	bl	8000324 <LCDCursorPos>
	LCDChar(BLOCK);
 8000460:	2003      	movs	r0, #3
 8000462:	f7ff ff2b 	bl	80002bc <LCDChar>

	LCDCursorPos(15, 2);
 8000466:	2102      	movs	r1, #2
 8000468:	200f      	movs	r0, #15
 800046a:	f7ff ff5b 	bl	8000324 <LCDCursorPos>
	LCDChar(BLOCK);
 800046e:	2003      	movs	r0, #3
 8000470:	f7ff ff24 	bl	80002bc <LCDChar>

	LCDCursorPos(2, 2);
 8000474:	2102      	movs	r1, #2
 8000476:	2002      	movs	r0, #2
 8000478:	f7ff ff54 	bl	8000324 <LCDCursorPos>
	LCDChar(DINO);
 800047c:	2000      	movs	r0, #0
 800047e:	f7ff ff1d 	bl	80002bc <LCDChar>

	RandChar();
 8000482:	f7ff ff99 	bl	80003b8 <RandChar>
	RandChar();
 8000486:	f7ff ff97 	bl	80003b8 <RandChar>
	RandChar();
 800048a:	f7ff ff95 	bl	80003b8 <RandChar>
}
 800048e:	bf00      	nop
 8000490:	3714      	adds	r7, #20
 8000492:	46bd      	mov	sp, r7
 8000494:	bd90      	pop	{r4, r7, pc}
 8000496:	bf00      	nop
 8000498:	080027a4 	.word	0x080027a4

0800049c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004a0:	f000 f9f0 	bl	8000884 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004a4:	f000 f826 	bl	80004f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004a8:	f000 f860 	bl	800056c <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  InitLCD();
 80004ac:	f7ff feb0 	bl	8000210 <InitLCD>
  LCDCursorMode(0);
 80004b0:	2000      	movs	r0, #0
 80004b2:	f7ff ff21 	bl	80002f8 <LCDCursorMode>

  // create a new character
  createChar(DINO, dino); // create dino
 80004b6:	490b      	ldr	r1, [pc, #44]	; (80004e4 <main+0x48>)
 80004b8:	2000      	movs	r0, #0
 80004ba:	f7ff ff54 	bl	8000366 <createChar>
  createChar(CACTUS, cacti); // create cactus
 80004be:	490a      	ldr	r1, [pc, #40]	; (80004e8 <main+0x4c>)
 80004c0:	2001      	movs	r0, #1
 80004c2:	f7ff ff50 	bl	8000366 <createChar>
  createChar(BIRD, bird); // create cactus
 80004c6:	4909      	ldr	r1, [pc, #36]	; (80004ec <main+0x50>)
 80004c8:	2002      	movs	r0, #2
 80004ca:	f7ff ff4c 	bl	8000366 <createChar>
  createChar(BLOCK, block); // create cactus
 80004ce:	4908      	ldr	r1, [pc, #32]	; (80004f0 <main+0x54>)
 80004d0:	2003      	movs	r0, #3
 80004d2:	f7ff ff48 	bl	8000366 <createChar>

  DisplayStartScreen();
 80004d6:	f7ff ffaf 	bl	8000438 <DisplayStartScreen>
  HAL_Delay(1000);
 80004da:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80004de:	f000 fa33 	bl	8000948 <HAL_Delay>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80004e2:	e7fe      	b.n	80004e2 <main+0x46>
 80004e4:	20000000 	.word	0x20000000
 80004e8:	20000008 	.word	0x20000008
 80004ec:	20000010 	.word	0x20000010
 80004f0:	20000018 	.word	0x20000018

080004f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b090      	sub	sp, #64	; 0x40
 80004f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004fa:	f107 0318 	add.w	r3, r7, #24
 80004fe:	2228      	movs	r2, #40	; 0x28
 8000500:	2100      	movs	r1, #0
 8000502:	4618      	mov	r0, r3
 8000504:	f001 f8ce 	bl	80016a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000508:	1d3b      	adds	r3, r7, #4
 800050a:	2200      	movs	r2, #0
 800050c:	601a      	str	r2, [r3, #0]
 800050e:	605a      	str	r2, [r3, #4]
 8000510:	609a      	str	r2, [r3, #8]
 8000512:	60da      	str	r2, [r3, #12]
 8000514:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000516:	2302      	movs	r3, #2
 8000518:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800051a:	2301      	movs	r3, #1
 800051c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800051e:	2310      	movs	r3, #16
 8000520:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000522:	2300      	movs	r3, #0
 8000524:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000526:	f107 0318 	add.w	r3, r7, #24
 800052a:	4618      	mov	r0, r3
 800052c:	f000 fca8 	bl	8000e80 <HAL_RCC_OscConfig>
 8000530:	4603      	mov	r3, r0
 8000532:	2b00      	cmp	r3, #0
 8000534:	d001      	beq.n	800053a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000536:	f000 f859 	bl	80005ec <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800053a:	230f      	movs	r3, #15
 800053c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800053e:	2300      	movs	r3, #0
 8000540:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000542:	2300      	movs	r3, #0
 8000544:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000546:	2300      	movs	r3, #0
 8000548:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800054a:	2300      	movs	r3, #0
 800054c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800054e:	1d3b      	adds	r3, r7, #4
 8000550:	2100      	movs	r1, #0
 8000552:	4618      	mov	r0, r3
 8000554:	f000 ff16 	bl	8001384 <HAL_RCC_ClockConfig>
 8000558:	4603      	mov	r3, r0
 800055a:	2b00      	cmp	r3, #0
 800055c:	d001      	beq.n	8000562 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800055e:	f000 f845 	bl	80005ec <Error_Handler>
  }
}
 8000562:	bf00      	nop
 8000564:	3740      	adds	r7, #64	; 0x40
 8000566:	46bd      	mov	sp, r7
 8000568:	bd80      	pop	{r7, pc}
	...

0800056c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b086      	sub	sp, #24
 8000570:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000572:	f107 0308 	add.w	r3, r7, #8
 8000576:	2200      	movs	r2, #0
 8000578:	601a      	str	r2, [r3, #0]
 800057a:	605a      	str	r2, [r3, #4]
 800057c:	609a      	str	r2, [r3, #8]
 800057e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000580:	4b18      	ldr	r3, [pc, #96]	; (80005e4 <MX_GPIO_Init+0x78>)
 8000582:	699b      	ldr	r3, [r3, #24]
 8000584:	4a17      	ldr	r2, [pc, #92]	; (80005e4 <MX_GPIO_Init+0x78>)
 8000586:	f043 0304 	orr.w	r3, r3, #4
 800058a:	6193      	str	r3, [r2, #24]
 800058c:	4b15      	ldr	r3, [pc, #84]	; (80005e4 <MX_GPIO_Init+0x78>)
 800058e:	699b      	ldr	r3, [r3, #24]
 8000590:	f003 0304 	and.w	r3, r3, #4
 8000594:	607b      	str	r3, [r7, #4]
 8000596:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000598:	4b12      	ldr	r3, [pc, #72]	; (80005e4 <MX_GPIO_Init+0x78>)
 800059a:	699b      	ldr	r3, [r3, #24]
 800059c:	4a11      	ldr	r2, [pc, #68]	; (80005e4 <MX_GPIO_Init+0x78>)
 800059e:	f043 0308 	orr.w	r3, r3, #8
 80005a2:	6193      	str	r3, [r2, #24]
 80005a4:	4b0f      	ldr	r3, [pc, #60]	; (80005e4 <MX_GPIO_Init+0x78>)
 80005a6:	699b      	ldr	r3, [r3, #24]
 80005a8:	f003 0308 	and.w	r3, r3, #8
 80005ac:	603b      	str	r3, [r7, #0]
 80005ae:	683b      	ldr	r3, [r7, #0]

#if SIMULATE

  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_9, GPIO_PIN_RESET);
 80005b0:	2200      	movs	r2, #0
 80005b2:	f240 217b 	movw	r1, #635	; 0x27b
 80005b6:	480c      	ldr	r0, [pc, #48]	; (80005e8 <MX_GPIO_Init+0x7c>)
 80005b8:	f000 fc4a 	bl	8000e50 <HAL_GPIO_WritePin>

    /*Configure GPIO pins : PB3 PB4 PB5 PB6
                             PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_9;
 80005bc:	f240 237b 	movw	r3, #635	; 0x27b
 80005c0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;

#endif

  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005c2:	2301      	movs	r3, #1
 80005c4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c6:	2300      	movs	r3, #0
 80005c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005ca:	2302      	movs	r3, #2
 80005cc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005ce:	f107 0308 	add.w	r3, r7, #8
 80005d2:	4619      	mov	r1, r3
 80005d4:	4804      	ldr	r0, [pc, #16]	; (80005e8 <MX_GPIO_Init+0x7c>)
 80005d6:	f000 fabf 	bl	8000b58 <HAL_GPIO_Init>

}
 80005da:	bf00      	nop
 80005dc:	3718      	adds	r7, #24
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	40021000 	.word	0x40021000
 80005e8:	40010c00 	.word	0x40010c00

080005ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005f0:	b672      	cpsid	i
}
 80005f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005f4:	e7fe      	b.n	80005f4 <Error_Handler+0x8>
	...

080005f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005f8:	b480      	push	{r7}
 80005fa:	b085      	sub	sp, #20
 80005fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80005fe:	4b15      	ldr	r3, [pc, #84]	; (8000654 <HAL_MspInit+0x5c>)
 8000600:	699b      	ldr	r3, [r3, #24]
 8000602:	4a14      	ldr	r2, [pc, #80]	; (8000654 <HAL_MspInit+0x5c>)
 8000604:	f043 0301 	orr.w	r3, r3, #1
 8000608:	6193      	str	r3, [r2, #24]
 800060a:	4b12      	ldr	r3, [pc, #72]	; (8000654 <HAL_MspInit+0x5c>)
 800060c:	699b      	ldr	r3, [r3, #24]
 800060e:	f003 0301 	and.w	r3, r3, #1
 8000612:	60bb      	str	r3, [r7, #8]
 8000614:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000616:	4b0f      	ldr	r3, [pc, #60]	; (8000654 <HAL_MspInit+0x5c>)
 8000618:	69db      	ldr	r3, [r3, #28]
 800061a:	4a0e      	ldr	r2, [pc, #56]	; (8000654 <HAL_MspInit+0x5c>)
 800061c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000620:	61d3      	str	r3, [r2, #28]
 8000622:	4b0c      	ldr	r3, [pc, #48]	; (8000654 <HAL_MspInit+0x5c>)
 8000624:	69db      	ldr	r3, [r3, #28]
 8000626:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800062a:	607b      	str	r3, [r7, #4]
 800062c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800062e:	4b0a      	ldr	r3, [pc, #40]	; (8000658 <HAL_MspInit+0x60>)
 8000630:	685b      	ldr	r3, [r3, #4]
 8000632:	60fb      	str	r3, [r7, #12]
 8000634:	68fb      	ldr	r3, [r7, #12]
 8000636:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800063a:	60fb      	str	r3, [r7, #12]
 800063c:	68fb      	ldr	r3, [r7, #12]
 800063e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000642:	60fb      	str	r3, [r7, #12]
 8000644:	4a04      	ldr	r2, [pc, #16]	; (8000658 <HAL_MspInit+0x60>)
 8000646:	68fb      	ldr	r3, [r7, #12]
 8000648:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800064a:	bf00      	nop
 800064c:	3714      	adds	r7, #20
 800064e:	46bd      	mov	sp, r7
 8000650:	bc80      	pop	{r7}
 8000652:	4770      	bx	lr
 8000654:	40021000 	.word	0x40021000
 8000658:	40010000 	.word	0x40010000

0800065c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800065c:	b480      	push	{r7}
 800065e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000660:	e7fe      	b.n	8000660 <NMI_Handler+0x4>

08000662 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000662:	b480      	push	{r7}
 8000664:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000666:	e7fe      	b.n	8000666 <HardFault_Handler+0x4>

08000668 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000668:	b480      	push	{r7}
 800066a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800066c:	e7fe      	b.n	800066c <MemManage_Handler+0x4>

0800066e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800066e:	b480      	push	{r7}
 8000670:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000672:	e7fe      	b.n	8000672 <BusFault_Handler+0x4>

08000674 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000674:	b480      	push	{r7}
 8000676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000678:	e7fe      	b.n	8000678 <UsageFault_Handler+0x4>

0800067a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800067a:	b480      	push	{r7}
 800067c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800067e:	bf00      	nop
 8000680:	46bd      	mov	sp, r7
 8000682:	bc80      	pop	{r7}
 8000684:	4770      	bx	lr

08000686 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000686:	b480      	push	{r7}
 8000688:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800068a:	bf00      	nop
 800068c:	46bd      	mov	sp, r7
 800068e:	bc80      	pop	{r7}
 8000690:	4770      	bx	lr

08000692 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000692:	b480      	push	{r7}
 8000694:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000696:	bf00      	nop
 8000698:	46bd      	mov	sp, r7
 800069a:	bc80      	pop	{r7}
 800069c:	4770      	bx	lr

0800069e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800069e:	b580      	push	{r7, lr}
 80006a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006a2:	f000 f935 	bl	8000910 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006a6:	bf00      	nop
 80006a8:	bd80      	pop	{r7, pc}

080006aa <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80006aa:	b480      	push	{r7}
 80006ac:	af00      	add	r7, sp, #0
	return 1;
 80006ae:	2301      	movs	r3, #1
}
 80006b0:	4618      	mov	r0, r3
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bc80      	pop	{r7}
 80006b6:	4770      	bx	lr

080006b8 <_kill>:

int _kill(int pid, int sig)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
 80006c0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80006c2:	f000 ffc5 	bl	8001650 <__errno>
 80006c6:	4603      	mov	r3, r0
 80006c8:	2216      	movs	r2, #22
 80006ca:	601a      	str	r2, [r3, #0]
	return -1;
 80006cc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80006d0:	4618      	mov	r0, r3
 80006d2:	3708      	adds	r7, #8
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bd80      	pop	{r7, pc}

080006d8 <_exit>:

void _exit (int status)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80006e0:	f04f 31ff 	mov.w	r1, #4294967295
 80006e4:	6878      	ldr	r0, [r7, #4]
 80006e6:	f7ff ffe7 	bl	80006b8 <_kill>
	while (1) {}		/* Make sure we hang here */
 80006ea:	e7fe      	b.n	80006ea <_exit+0x12>

080006ec <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b086      	sub	sp, #24
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	60f8      	str	r0, [r7, #12]
 80006f4:	60b9      	str	r1, [r7, #8]
 80006f6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80006f8:	2300      	movs	r3, #0
 80006fa:	617b      	str	r3, [r7, #20]
 80006fc:	e00a      	b.n	8000714 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80006fe:	f3af 8000 	nop.w
 8000702:	4601      	mov	r1, r0
 8000704:	68bb      	ldr	r3, [r7, #8]
 8000706:	1c5a      	adds	r2, r3, #1
 8000708:	60ba      	str	r2, [r7, #8]
 800070a:	b2ca      	uxtb	r2, r1
 800070c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800070e:	697b      	ldr	r3, [r7, #20]
 8000710:	3301      	adds	r3, #1
 8000712:	617b      	str	r3, [r7, #20]
 8000714:	697a      	ldr	r2, [r7, #20]
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	429a      	cmp	r2, r3
 800071a:	dbf0      	blt.n	80006fe <_read+0x12>
	}

return len;
 800071c:	687b      	ldr	r3, [r7, #4]
}
 800071e:	4618      	mov	r0, r3
 8000720:	3718      	adds	r7, #24
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}

08000726 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000726:	b580      	push	{r7, lr}
 8000728:	b086      	sub	sp, #24
 800072a:	af00      	add	r7, sp, #0
 800072c:	60f8      	str	r0, [r7, #12]
 800072e:	60b9      	str	r1, [r7, #8]
 8000730:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000732:	2300      	movs	r3, #0
 8000734:	617b      	str	r3, [r7, #20]
 8000736:	e009      	b.n	800074c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000738:	68bb      	ldr	r3, [r7, #8]
 800073a:	1c5a      	adds	r2, r3, #1
 800073c:	60ba      	str	r2, [r7, #8]
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	4618      	mov	r0, r3
 8000742:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000746:	697b      	ldr	r3, [r7, #20]
 8000748:	3301      	adds	r3, #1
 800074a:	617b      	str	r3, [r7, #20]
 800074c:	697a      	ldr	r2, [r7, #20]
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	429a      	cmp	r2, r3
 8000752:	dbf1      	blt.n	8000738 <_write+0x12>
	}
	return len;
 8000754:	687b      	ldr	r3, [r7, #4]
}
 8000756:	4618      	mov	r0, r3
 8000758:	3718      	adds	r7, #24
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}

0800075e <_close>:

int _close(int file)
{
 800075e:	b480      	push	{r7}
 8000760:	b083      	sub	sp, #12
 8000762:	af00      	add	r7, sp, #0
 8000764:	6078      	str	r0, [r7, #4]
	return -1;
 8000766:	f04f 33ff 	mov.w	r3, #4294967295
}
 800076a:	4618      	mov	r0, r3
 800076c:	370c      	adds	r7, #12
 800076e:	46bd      	mov	sp, r7
 8000770:	bc80      	pop	{r7}
 8000772:	4770      	bx	lr

08000774 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000774:	b480      	push	{r7}
 8000776:	b083      	sub	sp, #12
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
 800077c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800077e:	683b      	ldr	r3, [r7, #0]
 8000780:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000784:	605a      	str	r2, [r3, #4]
	return 0;
 8000786:	2300      	movs	r3, #0
}
 8000788:	4618      	mov	r0, r3
 800078a:	370c      	adds	r7, #12
 800078c:	46bd      	mov	sp, r7
 800078e:	bc80      	pop	{r7}
 8000790:	4770      	bx	lr

08000792 <_isatty>:

int _isatty(int file)
{
 8000792:	b480      	push	{r7}
 8000794:	b083      	sub	sp, #12
 8000796:	af00      	add	r7, sp, #0
 8000798:	6078      	str	r0, [r7, #4]
	return 1;
 800079a:	2301      	movs	r3, #1
}
 800079c:	4618      	mov	r0, r3
 800079e:	370c      	adds	r7, #12
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bc80      	pop	{r7}
 80007a4:	4770      	bx	lr

080007a6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80007a6:	b480      	push	{r7}
 80007a8:	b085      	sub	sp, #20
 80007aa:	af00      	add	r7, sp, #0
 80007ac:	60f8      	str	r0, [r7, #12]
 80007ae:	60b9      	str	r1, [r7, #8]
 80007b0:	607a      	str	r2, [r7, #4]
	return 0;
 80007b2:	2300      	movs	r3, #0
}
 80007b4:	4618      	mov	r0, r3
 80007b6:	3714      	adds	r7, #20
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bc80      	pop	{r7}
 80007bc:	4770      	bx	lr
	...

080007c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b086      	sub	sp, #24
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80007c8:	4a14      	ldr	r2, [pc, #80]	; (800081c <_sbrk+0x5c>)
 80007ca:	4b15      	ldr	r3, [pc, #84]	; (8000820 <_sbrk+0x60>)
 80007cc:	1ad3      	subs	r3, r2, r3
 80007ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80007d0:	697b      	ldr	r3, [r7, #20]
 80007d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80007d4:	4b13      	ldr	r3, [pc, #76]	; (8000824 <_sbrk+0x64>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d102      	bne.n	80007e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80007dc:	4b11      	ldr	r3, [pc, #68]	; (8000824 <_sbrk+0x64>)
 80007de:	4a12      	ldr	r2, [pc, #72]	; (8000828 <_sbrk+0x68>)
 80007e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80007e2:	4b10      	ldr	r3, [pc, #64]	; (8000824 <_sbrk+0x64>)
 80007e4:	681a      	ldr	r2, [r3, #0]
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	4413      	add	r3, r2
 80007ea:	693a      	ldr	r2, [r7, #16]
 80007ec:	429a      	cmp	r2, r3
 80007ee:	d207      	bcs.n	8000800 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80007f0:	f000 ff2e 	bl	8001650 <__errno>
 80007f4:	4603      	mov	r3, r0
 80007f6:	220c      	movs	r2, #12
 80007f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80007fa:	f04f 33ff 	mov.w	r3, #4294967295
 80007fe:	e009      	b.n	8000814 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000800:	4b08      	ldr	r3, [pc, #32]	; (8000824 <_sbrk+0x64>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000806:	4b07      	ldr	r3, [pc, #28]	; (8000824 <_sbrk+0x64>)
 8000808:	681a      	ldr	r2, [r3, #0]
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	4413      	add	r3, r2
 800080e:	4a05      	ldr	r2, [pc, #20]	; (8000824 <_sbrk+0x64>)
 8000810:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000812:	68fb      	ldr	r3, [r7, #12]
}
 8000814:	4618      	mov	r0, r3
 8000816:	3718      	adds	r7, #24
 8000818:	46bd      	mov	sp, r7
 800081a:	bd80      	pop	{r7, pc}
 800081c:	20002800 	.word	0x20002800
 8000820:	00000400 	.word	0x00000400
 8000824:	200000ac 	.word	0x200000ac
 8000828:	200000c8 	.word	0x200000c8

0800082c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800082c:	b480      	push	{r7}
 800082e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000830:	bf00      	nop
 8000832:	46bd      	mov	sp, r7
 8000834:	bc80      	pop	{r7}
 8000836:	4770      	bx	lr

08000838 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000838:	480c      	ldr	r0, [pc, #48]	; (800086c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800083a:	490d      	ldr	r1, [pc, #52]	; (8000870 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800083c:	4a0d      	ldr	r2, [pc, #52]	; (8000874 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800083e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000840:	e002      	b.n	8000848 <LoopCopyDataInit>

08000842 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000842:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000844:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000846:	3304      	adds	r3, #4

08000848 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000848:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800084a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800084c:	d3f9      	bcc.n	8000842 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800084e:	4a0a      	ldr	r2, [pc, #40]	; (8000878 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000850:	4c0a      	ldr	r4, [pc, #40]	; (800087c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000852:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000854:	e001      	b.n	800085a <LoopFillZerobss>

08000856 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000856:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000858:	3204      	adds	r2, #4

0800085a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800085a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800085c:	d3fb      	bcc.n	8000856 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800085e:	f7ff ffe5 	bl	800082c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000862:	f000 fefb 	bl	800165c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000866:	f7ff fe19 	bl	800049c <main>
  bx lr
 800086a:	4770      	bx	lr
  ldr r0, =_sdata
 800086c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000870:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8000874:	08002924 	.word	0x08002924
  ldr r2, =_sbss
 8000878:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 800087c:	200000c4 	.word	0x200000c4

08000880 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000880:	e7fe      	b.n	8000880 <ADC1_2_IRQHandler>
	...

08000884 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000888:	4b08      	ldr	r3, [pc, #32]	; (80008ac <HAL_Init+0x28>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	4a07      	ldr	r2, [pc, #28]	; (80008ac <HAL_Init+0x28>)
 800088e:	f043 0310 	orr.w	r3, r3, #16
 8000892:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000894:	2003      	movs	r0, #3
 8000896:	f000 f92b 	bl	8000af0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800089a:	2000      	movs	r0, #0
 800089c:	f000 f808 	bl	80008b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80008a0:	f7ff feaa 	bl	80005f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80008a4:	2300      	movs	r3, #0
}
 80008a6:	4618      	mov	r0, r3
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	bf00      	nop
 80008ac:	40022000 	.word	0x40022000

080008b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b082      	sub	sp, #8
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80008b8:	4b12      	ldr	r3, [pc, #72]	; (8000904 <HAL_InitTick+0x54>)
 80008ba:	681a      	ldr	r2, [r3, #0]
 80008bc:	4b12      	ldr	r3, [pc, #72]	; (8000908 <HAL_InitTick+0x58>)
 80008be:	781b      	ldrb	r3, [r3, #0]
 80008c0:	4619      	mov	r1, r3
 80008c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80008ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80008ce:	4618      	mov	r0, r3
 80008d0:	f000 f935 	bl	8000b3e <HAL_SYSTICK_Config>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d001      	beq.n	80008de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80008da:	2301      	movs	r3, #1
 80008dc:	e00e      	b.n	80008fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	2b0f      	cmp	r3, #15
 80008e2:	d80a      	bhi.n	80008fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008e4:	2200      	movs	r2, #0
 80008e6:	6879      	ldr	r1, [r7, #4]
 80008e8:	f04f 30ff 	mov.w	r0, #4294967295
 80008ec:	f000 f90b 	bl	8000b06 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008f0:	4a06      	ldr	r2, [pc, #24]	; (800090c <HAL_InitTick+0x5c>)
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80008f6:	2300      	movs	r3, #0
 80008f8:	e000      	b.n	80008fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80008fa:	2301      	movs	r3, #1
}
 80008fc:	4618      	mov	r0, r3
 80008fe:	3708      	adds	r7, #8
 8000900:	46bd      	mov	sp, r7
 8000902:	bd80      	pop	{r7, pc}
 8000904:	20000020 	.word	0x20000020
 8000908:	20000028 	.word	0x20000028
 800090c:	20000024 	.word	0x20000024

08000910 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000914:	4b05      	ldr	r3, [pc, #20]	; (800092c <HAL_IncTick+0x1c>)
 8000916:	781b      	ldrb	r3, [r3, #0]
 8000918:	461a      	mov	r2, r3
 800091a:	4b05      	ldr	r3, [pc, #20]	; (8000930 <HAL_IncTick+0x20>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	4413      	add	r3, r2
 8000920:	4a03      	ldr	r2, [pc, #12]	; (8000930 <HAL_IncTick+0x20>)
 8000922:	6013      	str	r3, [r2, #0]
}
 8000924:	bf00      	nop
 8000926:	46bd      	mov	sp, r7
 8000928:	bc80      	pop	{r7}
 800092a:	4770      	bx	lr
 800092c:	20000028 	.word	0x20000028
 8000930:	200000b0 	.word	0x200000b0

08000934 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  return uwTick;
 8000938:	4b02      	ldr	r3, [pc, #8]	; (8000944 <HAL_GetTick+0x10>)
 800093a:	681b      	ldr	r3, [r3, #0]
}
 800093c:	4618      	mov	r0, r3
 800093e:	46bd      	mov	sp, r7
 8000940:	bc80      	pop	{r7}
 8000942:	4770      	bx	lr
 8000944:	200000b0 	.word	0x200000b0

08000948 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b084      	sub	sp, #16
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000950:	f7ff fff0 	bl	8000934 <HAL_GetTick>
 8000954:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000960:	d005      	beq.n	800096e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000962:	4b0a      	ldr	r3, [pc, #40]	; (800098c <HAL_Delay+0x44>)
 8000964:	781b      	ldrb	r3, [r3, #0]
 8000966:	461a      	mov	r2, r3
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	4413      	add	r3, r2
 800096c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800096e:	bf00      	nop
 8000970:	f7ff ffe0 	bl	8000934 <HAL_GetTick>
 8000974:	4602      	mov	r2, r0
 8000976:	68bb      	ldr	r3, [r7, #8]
 8000978:	1ad3      	subs	r3, r2, r3
 800097a:	68fa      	ldr	r2, [r7, #12]
 800097c:	429a      	cmp	r2, r3
 800097e:	d8f7      	bhi.n	8000970 <HAL_Delay+0x28>
  {
  }
}
 8000980:	bf00      	nop
 8000982:	bf00      	nop
 8000984:	3710      	adds	r7, #16
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	20000028 	.word	0x20000028

08000990 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000990:	b480      	push	{r7}
 8000992:	b085      	sub	sp, #20
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	f003 0307 	and.w	r3, r3, #7
 800099e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009a0:	4b0c      	ldr	r3, [pc, #48]	; (80009d4 <__NVIC_SetPriorityGrouping+0x44>)
 80009a2:	68db      	ldr	r3, [r3, #12]
 80009a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009a6:	68ba      	ldr	r2, [r7, #8]
 80009a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80009ac:	4013      	ands	r3, r2
 80009ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80009b0:	68fb      	ldr	r3, [r7, #12]
 80009b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80009b4:	68bb      	ldr	r3, [r7, #8]
 80009b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80009b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80009bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80009c2:	4a04      	ldr	r2, [pc, #16]	; (80009d4 <__NVIC_SetPriorityGrouping+0x44>)
 80009c4:	68bb      	ldr	r3, [r7, #8]
 80009c6:	60d3      	str	r3, [r2, #12]
}
 80009c8:	bf00      	nop
 80009ca:	3714      	adds	r7, #20
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bc80      	pop	{r7}
 80009d0:	4770      	bx	lr
 80009d2:	bf00      	nop
 80009d4:	e000ed00 	.word	0xe000ed00

080009d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80009dc:	4b04      	ldr	r3, [pc, #16]	; (80009f0 <__NVIC_GetPriorityGrouping+0x18>)
 80009de:	68db      	ldr	r3, [r3, #12]
 80009e0:	0a1b      	lsrs	r3, r3, #8
 80009e2:	f003 0307 	and.w	r3, r3, #7
}
 80009e6:	4618      	mov	r0, r3
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bc80      	pop	{r7}
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop
 80009f0:	e000ed00 	.word	0xe000ed00

080009f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009f4:	b480      	push	{r7}
 80009f6:	b083      	sub	sp, #12
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	4603      	mov	r3, r0
 80009fc:	6039      	str	r1, [r7, #0]
 80009fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	db0a      	blt.n	8000a1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a08:	683b      	ldr	r3, [r7, #0]
 8000a0a:	b2da      	uxtb	r2, r3
 8000a0c:	490c      	ldr	r1, [pc, #48]	; (8000a40 <__NVIC_SetPriority+0x4c>)
 8000a0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a12:	0112      	lsls	r2, r2, #4
 8000a14:	b2d2      	uxtb	r2, r2
 8000a16:	440b      	add	r3, r1
 8000a18:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a1c:	e00a      	b.n	8000a34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a1e:	683b      	ldr	r3, [r7, #0]
 8000a20:	b2da      	uxtb	r2, r3
 8000a22:	4908      	ldr	r1, [pc, #32]	; (8000a44 <__NVIC_SetPriority+0x50>)
 8000a24:	79fb      	ldrb	r3, [r7, #7]
 8000a26:	f003 030f 	and.w	r3, r3, #15
 8000a2a:	3b04      	subs	r3, #4
 8000a2c:	0112      	lsls	r2, r2, #4
 8000a2e:	b2d2      	uxtb	r2, r2
 8000a30:	440b      	add	r3, r1
 8000a32:	761a      	strb	r2, [r3, #24]
}
 8000a34:	bf00      	nop
 8000a36:	370c      	adds	r7, #12
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bc80      	pop	{r7}
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop
 8000a40:	e000e100 	.word	0xe000e100
 8000a44:	e000ed00 	.word	0xe000ed00

08000a48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	b089      	sub	sp, #36	; 0x24
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	60f8      	str	r0, [r7, #12]
 8000a50:	60b9      	str	r1, [r7, #8]
 8000a52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a54:	68fb      	ldr	r3, [r7, #12]
 8000a56:	f003 0307 	and.w	r3, r3, #7
 8000a5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a5c:	69fb      	ldr	r3, [r7, #28]
 8000a5e:	f1c3 0307 	rsb	r3, r3, #7
 8000a62:	2b04      	cmp	r3, #4
 8000a64:	bf28      	it	cs
 8000a66:	2304      	movcs	r3, #4
 8000a68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a6a:	69fb      	ldr	r3, [r7, #28]
 8000a6c:	3304      	adds	r3, #4
 8000a6e:	2b06      	cmp	r3, #6
 8000a70:	d902      	bls.n	8000a78 <NVIC_EncodePriority+0x30>
 8000a72:	69fb      	ldr	r3, [r7, #28]
 8000a74:	3b03      	subs	r3, #3
 8000a76:	e000      	b.n	8000a7a <NVIC_EncodePriority+0x32>
 8000a78:	2300      	movs	r3, #0
 8000a7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a7c:	f04f 32ff 	mov.w	r2, #4294967295
 8000a80:	69bb      	ldr	r3, [r7, #24]
 8000a82:	fa02 f303 	lsl.w	r3, r2, r3
 8000a86:	43da      	mvns	r2, r3
 8000a88:	68bb      	ldr	r3, [r7, #8]
 8000a8a:	401a      	ands	r2, r3
 8000a8c:	697b      	ldr	r3, [r7, #20]
 8000a8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a90:	f04f 31ff 	mov.w	r1, #4294967295
 8000a94:	697b      	ldr	r3, [r7, #20]
 8000a96:	fa01 f303 	lsl.w	r3, r1, r3
 8000a9a:	43d9      	mvns	r1, r3
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000aa0:	4313      	orrs	r3, r2
         );
}
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	3724      	adds	r7, #36	; 0x24
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bc80      	pop	{r7}
 8000aaa:	4770      	bx	lr

08000aac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	3b01      	subs	r3, #1
 8000ab8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000abc:	d301      	bcc.n	8000ac2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000abe:	2301      	movs	r3, #1
 8000ac0:	e00f      	b.n	8000ae2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ac2:	4a0a      	ldr	r2, [pc, #40]	; (8000aec <SysTick_Config+0x40>)
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	3b01      	subs	r3, #1
 8000ac8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000aca:	210f      	movs	r1, #15
 8000acc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad0:	f7ff ff90 	bl	80009f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ad4:	4b05      	ldr	r3, [pc, #20]	; (8000aec <SysTick_Config+0x40>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ada:	4b04      	ldr	r3, [pc, #16]	; (8000aec <SysTick_Config+0x40>)
 8000adc:	2207      	movs	r2, #7
 8000ade:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ae0:	2300      	movs	r3, #0
}
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	3708      	adds	r7, #8
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	e000e010 	.word	0xe000e010

08000af0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b082      	sub	sp, #8
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000af8:	6878      	ldr	r0, [r7, #4]
 8000afa:	f7ff ff49 	bl	8000990 <__NVIC_SetPriorityGrouping>
}
 8000afe:	bf00      	nop
 8000b00:	3708      	adds	r7, #8
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}

08000b06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b06:	b580      	push	{r7, lr}
 8000b08:	b086      	sub	sp, #24
 8000b0a:	af00      	add	r7, sp, #0
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	60b9      	str	r1, [r7, #8]
 8000b10:	607a      	str	r2, [r7, #4]
 8000b12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b14:	2300      	movs	r3, #0
 8000b16:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b18:	f7ff ff5e 	bl	80009d8 <__NVIC_GetPriorityGrouping>
 8000b1c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b1e:	687a      	ldr	r2, [r7, #4]
 8000b20:	68b9      	ldr	r1, [r7, #8]
 8000b22:	6978      	ldr	r0, [r7, #20]
 8000b24:	f7ff ff90 	bl	8000a48 <NVIC_EncodePriority>
 8000b28:	4602      	mov	r2, r0
 8000b2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b2e:	4611      	mov	r1, r2
 8000b30:	4618      	mov	r0, r3
 8000b32:	f7ff ff5f 	bl	80009f4 <__NVIC_SetPriority>
}
 8000b36:	bf00      	nop
 8000b38:	3718      	adds	r7, #24
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}

08000b3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b3e:	b580      	push	{r7, lr}
 8000b40:	b082      	sub	sp, #8
 8000b42:	af00      	add	r7, sp, #0
 8000b44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b46:	6878      	ldr	r0, [r7, #4]
 8000b48:	f7ff ffb0 	bl	8000aac <SysTick_Config>
 8000b4c:	4603      	mov	r3, r0
}
 8000b4e:	4618      	mov	r0, r3
 8000b50:	3708      	adds	r7, #8
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
	...

08000b58 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	b08b      	sub	sp, #44	; 0x2c
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
 8000b60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b62:	2300      	movs	r3, #0
 8000b64:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000b66:	2300      	movs	r3, #0
 8000b68:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b6a:	e161      	b.n	8000e30 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000b6c:	2201      	movs	r2, #1
 8000b6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b70:	fa02 f303 	lsl.w	r3, r2, r3
 8000b74:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000b76:	683b      	ldr	r3, [r7, #0]
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	69fa      	ldr	r2, [r7, #28]
 8000b7c:	4013      	ands	r3, r2
 8000b7e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000b80:	69ba      	ldr	r2, [r7, #24]
 8000b82:	69fb      	ldr	r3, [r7, #28]
 8000b84:	429a      	cmp	r2, r3
 8000b86:	f040 8150 	bne.w	8000e2a <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000b8a:	683b      	ldr	r3, [r7, #0]
 8000b8c:	685b      	ldr	r3, [r3, #4]
 8000b8e:	4a97      	ldr	r2, [pc, #604]	; (8000dec <HAL_GPIO_Init+0x294>)
 8000b90:	4293      	cmp	r3, r2
 8000b92:	d05e      	beq.n	8000c52 <HAL_GPIO_Init+0xfa>
 8000b94:	4a95      	ldr	r2, [pc, #596]	; (8000dec <HAL_GPIO_Init+0x294>)
 8000b96:	4293      	cmp	r3, r2
 8000b98:	d875      	bhi.n	8000c86 <HAL_GPIO_Init+0x12e>
 8000b9a:	4a95      	ldr	r2, [pc, #596]	; (8000df0 <HAL_GPIO_Init+0x298>)
 8000b9c:	4293      	cmp	r3, r2
 8000b9e:	d058      	beq.n	8000c52 <HAL_GPIO_Init+0xfa>
 8000ba0:	4a93      	ldr	r2, [pc, #588]	; (8000df0 <HAL_GPIO_Init+0x298>)
 8000ba2:	4293      	cmp	r3, r2
 8000ba4:	d86f      	bhi.n	8000c86 <HAL_GPIO_Init+0x12e>
 8000ba6:	4a93      	ldr	r2, [pc, #588]	; (8000df4 <HAL_GPIO_Init+0x29c>)
 8000ba8:	4293      	cmp	r3, r2
 8000baa:	d052      	beq.n	8000c52 <HAL_GPIO_Init+0xfa>
 8000bac:	4a91      	ldr	r2, [pc, #580]	; (8000df4 <HAL_GPIO_Init+0x29c>)
 8000bae:	4293      	cmp	r3, r2
 8000bb0:	d869      	bhi.n	8000c86 <HAL_GPIO_Init+0x12e>
 8000bb2:	4a91      	ldr	r2, [pc, #580]	; (8000df8 <HAL_GPIO_Init+0x2a0>)
 8000bb4:	4293      	cmp	r3, r2
 8000bb6:	d04c      	beq.n	8000c52 <HAL_GPIO_Init+0xfa>
 8000bb8:	4a8f      	ldr	r2, [pc, #572]	; (8000df8 <HAL_GPIO_Init+0x2a0>)
 8000bba:	4293      	cmp	r3, r2
 8000bbc:	d863      	bhi.n	8000c86 <HAL_GPIO_Init+0x12e>
 8000bbe:	4a8f      	ldr	r2, [pc, #572]	; (8000dfc <HAL_GPIO_Init+0x2a4>)
 8000bc0:	4293      	cmp	r3, r2
 8000bc2:	d046      	beq.n	8000c52 <HAL_GPIO_Init+0xfa>
 8000bc4:	4a8d      	ldr	r2, [pc, #564]	; (8000dfc <HAL_GPIO_Init+0x2a4>)
 8000bc6:	4293      	cmp	r3, r2
 8000bc8:	d85d      	bhi.n	8000c86 <HAL_GPIO_Init+0x12e>
 8000bca:	2b12      	cmp	r3, #18
 8000bcc:	d82a      	bhi.n	8000c24 <HAL_GPIO_Init+0xcc>
 8000bce:	2b12      	cmp	r3, #18
 8000bd0:	d859      	bhi.n	8000c86 <HAL_GPIO_Init+0x12e>
 8000bd2:	a201      	add	r2, pc, #4	; (adr r2, 8000bd8 <HAL_GPIO_Init+0x80>)
 8000bd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bd8:	08000c53 	.word	0x08000c53
 8000bdc:	08000c2d 	.word	0x08000c2d
 8000be0:	08000c3f 	.word	0x08000c3f
 8000be4:	08000c81 	.word	0x08000c81
 8000be8:	08000c87 	.word	0x08000c87
 8000bec:	08000c87 	.word	0x08000c87
 8000bf0:	08000c87 	.word	0x08000c87
 8000bf4:	08000c87 	.word	0x08000c87
 8000bf8:	08000c87 	.word	0x08000c87
 8000bfc:	08000c87 	.word	0x08000c87
 8000c00:	08000c87 	.word	0x08000c87
 8000c04:	08000c87 	.word	0x08000c87
 8000c08:	08000c87 	.word	0x08000c87
 8000c0c:	08000c87 	.word	0x08000c87
 8000c10:	08000c87 	.word	0x08000c87
 8000c14:	08000c87 	.word	0x08000c87
 8000c18:	08000c87 	.word	0x08000c87
 8000c1c:	08000c35 	.word	0x08000c35
 8000c20:	08000c49 	.word	0x08000c49
 8000c24:	4a76      	ldr	r2, [pc, #472]	; (8000e00 <HAL_GPIO_Init+0x2a8>)
 8000c26:	4293      	cmp	r3, r2
 8000c28:	d013      	beq.n	8000c52 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000c2a:	e02c      	b.n	8000c86 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000c2c:	683b      	ldr	r3, [r7, #0]
 8000c2e:	68db      	ldr	r3, [r3, #12]
 8000c30:	623b      	str	r3, [r7, #32]
          break;
 8000c32:	e029      	b.n	8000c88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	68db      	ldr	r3, [r3, #12]
 8000c38:	3304      	adds	r3, #4
 8000c3a:	623b      	str	r3, [r7, #32]
          break;
 8000c3c:	e024      	b.n	8000c88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000c3e:	683b      	ldr	r3, [r7, #0]
 8000c40:	68db      	ldr	r3, [r3, #12]
 8000c42:	3308      	adds	r3, #8
 8000c44:	623b      	str	r3, [r7, #32]
          break;
 8000c46:	e01f      	b.n	8000c88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	68db      	ldr	r3, [r3, #12]
 8000c4c:	330c      	adds	r3, #12
 8000c4e:	623b      	str	r3, [r7, #32]
          break;
 8000c50:	e01a      	b.n	8000c88 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	689b      	ldr	r3, [r3, #8]
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d102      	bne.n	8000c60 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000c5a:	2304      	movs	r3, #4
 8000c5c:	623b      	str	r3, [r7, #32]
          break;
 8000c5e:	e013      	b.n	8000c88 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	689b      	ldr	r3, [r3, #8]
 8000c64:	2b01      	cmp	r3, #1
 8000c66:	d105      	bne.n	8000c74 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c68:	2308      	movs	r3, #8
 8000c6a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	69fa      	ldr	r2, [r7, #28]
 8000c70:	611a      	str	r2, [r3, #16]
          break;
 8000c72:	e009      	b.n	8000c88 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c74:	2308      	movs	r3, #8
 8000c76:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	69fa      	ldr	r2, [r7, #28]
 8000c7c:	615a      	str	r2, [r3, #20]
          break;
 8000c7e:	e003      	b.n	8000c88 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000c80:	2300      	movs	r3, #0
 8000c82:	623b      	str	r3, [r7, #32]
          break;
 8000c84:	e000      	b.n	8000c88 <HAL_GPIO_Init+0x130>
          break;
 8000c86:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000c88:	69bb      	ldr	r3, [r7, #24]
 8000c8a:	2bff      	cmp	r3, #255	; 0xff
 8000c8c:	d801      	bhi.n	8000c92 <HAL_GPIO_Init+0x13a>
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	e001      	b.n	8000c96 <HAL_GPIO_Init+0x13e>
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	3304      	adds	r3, #4
 8000c96:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000c98:	69bb      	ldr	r3, [r7, #24]
 8000c9a:	2bff      	cmp	r3, #255	; 0xff
 8000c9c:	d802      	bhi.n	8000ca4 <HAL_GPIO_Init+0x14c>
 8000c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ca0:	009b      	lsls	r3, r3, #2
 8000ca2:	e002      	b.n	8000caa <HAL_GPIO_Init+0x152>
 8000ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ca6:	3b08      	subs	r3, #8
 8000ca8:	009b      	lsls	r3, r3, #2
 8000caa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000cac:	697b      	ldr	r3, [r7, #20]
 8000cae:	681a      	ldr	r2, [r3, #0]
 8000cb0:	210f      	movs	r1, #15
 8000cb2:	693b      	ldr	r3, [r7, #16]
 8000cb4:	fa01 f303 	lsl.w	r3, r1, r3
 8000cb8:	43db      	mvns	r3, r3
 8000cba:	401a      	ands	r2, r3
 8000cbc:	6a39      	ldr	r1, [r7, #32]
 8000cbe:	693b      	ldr	r3, [r7, #16]
 8000cc0:	fa01 f303 	lsl.w	r3, r1, r3
 8000cc4:	431a      	orrs	r2, r3
 8000cc6:	697b      	ldr	r3, [r7, #20]
 8000cc8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000cca:	683b      	ldr	r3, [r7, #0]
 8000ccc:	685b      	ldr	r3, [r3, #4]
 8000cce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	f000 80a9 	beq.w	8000e2a <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000cd8:	4b4a      	ldr	r3, [pc, #296]	; (8000e04 <HAL_GPIO_Init+0x2ac>)
 8000cda:	699b      	ldr	r3, [r3, #24]
 8000cdc:	4a49      	ldr	r2, [pc, #292]	; (8000e04 <HAL_GPIO_Init+0x2ac>)
 8000cde:	f043 0301 	orr.w	r3, r3, #1
 8000ce2:	6193      	str	r3, [r2, #24]
 8000ce4:	4b47      	ldr	r3, [pc, #284]	; (8000e04 <HAL_GPIO_Init+0x2ac>)
 8000ce6:	699b      	ldr	r3, [r3, #24]
 8000ce8:	f003 0301 	and.w	r3, r3, #1
 8000cec:	60bb      	str	r3, [r7, #8]
 8000cee:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000cf0:	4a45      	ldr	r2, [pc, #276]	; (8000e08 <HAL_GPIO_Init+0x2b0>)
 8000cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cf4:	089b      	lsrs	r3, r3, #2
 8000cf6:	3302      	adds	r3, #2
 8000cf8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cfc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d00:	f003 0303 	and.w	r3, r3, #3
 8000d04:	009b      	lsls	r3, r3, #2
 8000d06:	220f      	movs	r2, #15
 8000d08:	fa02 f303 	lsl.w	r3, r2, r3
 8000d0c:	43db      	mvns	r3, r3
 8000d0e:	68fa      	ldr	r2, [r7, #12]
 8000d10:	4013      	ands	r3, r2
 8000d12:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	4a3d      	ldr	r2, [pc, #244]	; (8000e0c <HAL_GPIO_Init+0x2b4>)
 8000d18:	4293      	cmp	r3, r2
 8000d1a:	d00d      	beq.n	8000d38 <HAL_GPIO_Init+0x1e0>
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	4a3c      	ldr	r2, [pc, #240]	; (8000e10 <HAL_GPIO_Init+0x2b8>)
 8000d20:	4293      	cmp	r3, r2
 8000d22:	d007      	beq.n	8000d34 <HAL_GPIO_Init+0x1dc>
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	4a3b      	ldr	r2, [pc, #236]	; (8000e14 <HAL_GPIO_Init+0x2bc>)
 8000d28:	4293      	cmp	r3, r2
 8000d2a:	d101      	bne.n	8000d30 <HAL_GPIO_Init+0x1d8>
 8000d2c:	2302      	movs	r3, #2
 8000d2e:	e004      	b.n	8000d3a <HAL_GPIO_Init+0x1e2>
 8000d30:	2303      	movs	r3, #3
 8000d32:	e002      	b.n	8000d3a <HAL_GPIO_Init+0x1e2>
 8000d34:	2301      	movs	r3, #1
 8000d36:	e000      	b.n	8000d3a <HAL_GPIO_Init+0x1e2>
 8000d38:	2300      	movs	r3, #0
 8000d3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000d3c:	f002 0203 	and.w	r2, r2, #3
 8000d40:	0092      	lsls	r2, r2, #2
 8000d42:	4093      	lsls	r3, r2
 8000d44:	68fa      	ldr	r2, [r7, #12]
 8000d46:	4313      	orrs	r3, r2
 8000d48:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000d4a:	492f      	ldr	r1, [pc, #188]	; (8000e08 <HAL_GPIO_Init+0x2b0>)
 8000d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d4e:	089b      	lsrs	r3, r3, #2
 8000d50:	3302      	adds	r3, #2
 8000d52:	68fa      	ldr	r2, [r7, #12]
 8000d54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d58:	683b      	ldr	r3, [r7, #0]
 8000d5a:	685b      	ldr	r3, [r3, #4]
 8000d5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d006      	beq.n	8000d72 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000d64:	4b2c      	ldr	r3, [pc, #176]	; (8000e18 <HAL_GPIO_Init+0x2c0>)
 8000d66:	681a      	ldr	r2, [r3, #0]
 8000d68:	492b      	ldr	r1, [pc, #172]	; (8000e18 <HAL_GPIO_Init+0x2c0>)
 8000d6a:	69bb      	ldr	r3, [r7, #24]
 8000d6c:	4313      	orrs	r3, r2
 8000d6e:	600b      	str	r3, [r1, #0]
 8000d70:	e006      	b.n	8000d80 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000d72:	4b29      	ldr	r3, [pc, #164]	; (8000e18 <HAL_GPIO_Init+0x2c0>)
 8000d74:	681a      	ldr	r2, [r3, #0]
 8000d76:	69bb      	ldr	r3, [r7, #24]
 8000d78:	43db      	mvns	r3, r3
 8000d7a:	4927      	ldr	r1, [pc, #156]	; (8000e18 <HAL_GPIO_Init+0x2c0>)
 8000d7c:	4013      	ands	r3, r2
 8000d7e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d80:	683b      	ldr	r3, [r7, #0]
 8000d82:	685b      	ldr	r3, [r3, #4]
 8000d84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d006      	beq.n	8000d9a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000d8c:	4b22      	ldr	r3, [pc, #136]	; (8000e18 <HAL_GPIO_Init+0x2c0>)
 8000d8e:	685a      	ldr	r2, [r3, #4]
 8000d90:	4921      	ldr	r1, [pc, #132]	; (8000e18 <HAL_GPIO_Init+0x2c0>)
 8000d92:	69bb      	ldr	r3, [r7, #24]
 8000d94:	4313      	orrs	r3, r2
 8000d96:	604b      	str	r3, [r1, #4]
 8000d98:	e006      	b.n	8000da8 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000d9a:	4b1f      	ldr	r3, [pc, #124]	; (8000e18 <HAL_GPIO_Init+0x2c0>)
 8000d9c:	685a      	ldr	r2, [r3, #4]
 8000d9e:	69bb      	ldr	r3, [r7, #24]
 8000da0:	43db      	mvns	r3, r3
 8000da2:	491d      	ldr	r1, [pc, #116]	; (8000e18 <HAL_GPIO_Init+0x2c0>)
 8000da4:	4013      	ands	r3, r2
 8000da6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d006      	beq.n	8000dc2 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000db4:	4b18      	ldr	r3, [pc, #96]	; (8000e18 <HAL_GPIO_Init+0x2c0>)
 8000db6:	689a      	ldr	r2, [r3, #8]
 8000db8:	4917      	ldr	r1, [pc, #92]	; (8000e18 <HAL_GPIO_Init+0x2c0>)
 8000dba:	69bb      	ldr	r3, [r7, #24]
 8000dbc:	4313      	orrs	r3, r2
 8000dbe:	608b      	str	r3, [r1, #8]
 8000dc0:	e006      	b.n	8000dd0 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000dc2:	4b15      	ldr	r3, [pc, #84]	; (8000e18 <HAL_GPIO_Init+0x2c0>)
 8000dc4:	689a      	ldr	r2, [r3, #8]
 8000dc6:	69bb      	ldr	r3, [r7, #24]
 8000dc8:	43db      	mvns	r3, r3
 8000dca:	4913      	ldr	r1, [pc, #76]	; (8000e18 <HAL_GPIO_Init+0x2c0>)
 8000dcc:	4013      	ands	r3, r2
 8000dce:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	685b      	ldr	r3, [r3, #4]
 8000dd4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d01f      	beq.n	8000e1c <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ddc:	4b0e      	ldr	r3, [pc, #56]	; (8000e18 <HAL_GPIO_Init+0x2c0>)
 8000dde:	68da      	ldr	r2, [r3, #12]
 8000de0:	490d      	ldr	r1, [pc, #52]	; (8000e18 <HAL_GPIO_Init+0x2c0>)
 8000de2:	69bb      	ldr	r3, [r7, #24]
 8000de4:	4313      	orrs	r3, r2
 8000de6:	60cb      	str	r3, [r1, #12]
 8000de8:	e01f      	b.n	8000e2a <HAL_GPIO_Init+0x2d2>
 8000dea:	bf00      	nop
 8000dec:	10320000 	.word	0x10320000
 8000df0:	10310000 	.word	0x10310000
 8000df4:	10220000 	.word	0x10220000
 8000df8:	10210000 	.word	0x10210000
 8000dfc:	10120000 	.word	0x10120000
 8000e00:	10110000 	.word	0x10110000
 8000e04:	40021000 	.word	0x40021000
 8000e08:	40010000 	.word	0x40010000
 8000e0c:	40010800 	.word	0x40010800
 8000e10:	40010c00 	.word	0x40010c00
 8000e14:	40011000 	.word	0x40011000
 8000e18:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000e1c:	4b0b      	ldr	r3, [pc, #44]	; (8000e4c <HAL_GPIO_Init+0x2f4>)
 8000e1e:	68da      	ldr	r2, [r3, #12]
 8000e20:	69bb      	ldr	r3, [r7, #24]
 8000e22:	43db      	mvns	r3, r3
 8000e24:	4909      	ldr	r1, [pc, #36]	; (8000e4c <HAL_GPIO_Init+0x2f4>)
 8000e26:	4013      	ands	r3, r2
 8000e28:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e2c:	3301      	adds	r3, #1
 8000e2e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	681a      	ldr	r2, [r3, #0]
 8000e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e36:	fa22 f303 	lsr.w	r3, r2, r3
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	f47f ae96 	bne.w	8000b6c <HAL_GPIO_Init+0x14>
  }
}
 8000e40:	bf00      	nop
 8000e42:	bf00      	nop
 8000e44:	372c      	adds	r7, #44	; 0x2c
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bc80      	pop	{r7}
 8000e4a:	4770      	bx	lr
 8000e4c:	40010400 	.word	0x40010400

08000e50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b083      	sub	sp, #12
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
 8000e58:	460b      	mov	r3, r1
 8000e5a:	807b      	strh	r3, [r7, #2]
 8000e5c:	4613      	mov	r3, r2
 8000e5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000e60:	787b      	ldrb	r3, [r7, #1]
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d003      	beq.n	8000e6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000e66:	887a      	ldrh	r2, [r7, #2]
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000e6c:	e003      	b.n	8000e76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000e6e:	887b      	ldrh	r3, [r7, #2]
 8000e70:	041a      	lsls	r2, r3, #16
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	611a      	str	r2, [r3, #16]
}
 8000e76:	bf00      	nop
 8000e78:	370c      	adds	r7, #12
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bc80      	pop	{r7}
 8000e7e:	4770      	bx	lr

08000e80 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b086      	sub	sp, #24
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d101      	bne.n	8000e92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e8e:	2301      	movs	r3, #1
 8000e90:	e272      	b.n	8001378 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	f003 0301 	and.w	r3, r3, #1
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	f000 8087 	beq.w	8000fae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000ea0:	4b92      	ldr	r3, [pc, #584]	; (80010ec <HAL_RCC_OscConfig+0x26c>)
 8000ea2:	685b      	ldr	r3, [r3, #4]
 8000ea4:	f003 030c 	and.w	r3, r3, #12
 8000ea8:	2b04      	cmp	r3, #4
 8000eaa:	d00c      	beq.n	8000ec6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000eac:	4b8f      	ldr	r3, [pc, #572]	; (80010ec <HAL_RCC_OscConfig+0x26c>)
 8000eae:	685b      	ldr	r3, [r3, #4]
 8000eb0:	f003 030c 	and.w	r3, r3, #12
 8000eb4:	2b08      	cmp	r3, #8
 8000eb6:	d112      	bne.n	8000ede <HAL_RCC_OscConfig+0x5e>
 8000eb8:	4b8c      	ldr	r3, [pc, #560]	; (80010ec <HAL_RCC_OscConfig+0x26c>)
 8000eba:	685b      	ldr	r3, [r3, #4]
 8000ebc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ec0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ec4:	d10b      	bne.n	8000ede <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ec6:	4b89      	ldr	r3, [pc, #548]	; (80010ec <HAL_RCC_OscConfig+0x26c>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d06c      	beq.n	8000fac <HAL_RCC_OscConfig+0x12c>
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	685b      	ldr	r3, [r3, #4]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d168      	bne.n	8000fac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000eda:	2301      	movs	r3, #1
 8000edc:	e24c      	b.n	8001378 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	685b      	ldr	r3, [r3, #4]
 8000ee2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ee6:	d106      	bne.n	8000ef6 <HAL_RCC_OscConfig+0x76>
 8000ee8:	4b80      	ldr	r3, [pc, #512]	; (80010ec <HAL_RCC_OscConfig+0x26c>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	4a7f      	ldr	r2, [pc, #508]	; (80010ec <HAL_RCC_OscConfig+0x26c>)
 8000eee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ef2:	6013      	str	r3, [r2, #0]
 8000ef4:	e02e      	b.n	8000f54 <HAL_RCC_OscConfig+0xd4>
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	685b      	ldr	r3, [r3, #4]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d10c      	bne.n	8000f18 <HAL_RCC_OscConfig+0x98>
 8000efe:	4b7b      	ldr	r3, [pc, #492]	; (80010ec <HAL_RCC_OscConfig+0x26c>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	4a7a      	ldr	r2, [pc, #488]	; (80010ec <HAL_RCC_OscConfig+0x26c>)
 8000f04:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f08:	6013      	str	r3, [r2, #0]
 8000f0a:	4b78      	ldr	r3, [pc, #480]	; (80010ec <HAL_RCC_OscConfig+0x26c>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	4a77      	ldr	r2, [pc, #476]	; (80010ec <HAL_RCC_OscConfig+0x26c>)
 8000f10:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f14:	6013      	str	r3, [r2, #0]
 8000f16:	e01d      	b.n	8000f54 <HAL_RCC_OscConfig+0xd4>
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000f20:	d10c      	bne.n	8000f3c <HAL_RCC_OscConfig+0xbc>
 8000f22:	4b72      	ldr	r3, [pc, #456]	; (80010ec <HAL_RCC_OscConfig+0x26c>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	4a71      	ldr	r2, [pc, #452]	; (80010ec <HAL_RCC_OscConfig+0x26c>)
 8000f28:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f2c:	6013      	str	r3, [r2, #0]
 8000f2e:	4b6f      	ldr	r3, [pc, #444]	; (80010ec <HAL_RCC_OscConfig+0x26c>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	4a6e      	ldr	r2, [pc, #440]	; (80010ec <HAL_RCC_OscConfig+0x26c>)
 8000f34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f38:	6013      	str	r3, [r2, #0]
 8000f3a:	e00b      	b.n	8000f54 <HAL_RCC_OscConfig+0xd4>
 8000f3c:	4b6b      	ldr	r3, [pc, #428]	; (80010ec <HAL_RCC_OscConfig+0x26c>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	4a6a      	ldr	r2, [pc, #424]	; (80010ec <HAL_RCC_OscConfig+0x26c>)
 8000f42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f46:	6013      	str	r3, [r2, #0]
 8000f48:	4b68      	ldr	r3, [pc, #416]	; (80010ec <HAL_RCC_OscConfig+0x26c>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4a67      	ldr	r2, [pc, #412]	; (80010ec <HAL_RCC_OscConfig+0x26c>)
 8000f4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f52:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	685b      	ldr	r3, [r3, #4]
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d013      	beq.n	8000f84 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f5c:	f7ff fcea 	bl	8000934 <HAL_GetTick>
 8000f60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f62:	e008      	b.n	8000f76 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f64:	f7ff fce6 	bl	8000934 <HAL_GetTick>
 8000f68:	4602      	mov	r2, r0
 8000f6a:	693b      	ldr	r3, [r7, #16]
 8000f6c:	1ad3      	subs	r3, r2, r3
 8000f6e:	2b64      	cmp	r3, #100	; 0x64
 8000f70:	d901      	bls.n	8000f76 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000f72:	2303      	movs	r3, #3
 8000f74:	e200      	b.n	8001378 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f76:	4b5d      	ldr	r3, [pc, #372]	; (80010ec <HAL_RCC_OscConfig+0x26c>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d0f0      	beq.n	8000f64 <HAL_RCC_OscConfig+0xe4>
 8000f82:	e014      	b.n	8000fae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f84:	f7ff fcd6 	bl	8000934 <HAL_GetTick>
 8000f88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f8a:	e008      	b.n	8000f9e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f8c:	f7ff fcd2 	bl	8000934 <HAL_GetTick>
 8000f90:	4602      	mov	r2, r0
 8000f92:	693b      	ldr	r3, [r7, #16]
 8000f94:	1ad3      	subs	r3, r2, r3
 8000f96:	2b64      	cmp	r3, #100	; 0x64
 8000f98:	d901      	bls.n	8000f9e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000f9a:	2303      	movs	r3, #3
 8000f9c:	e1ec      	b.n	8001378 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f9e:	4b53      	ldr	r3, [pc, #332]	; (80010ec <HAL_RCC_OscConfig+0x26c>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d1f0      	bne.n	8000f8c <HAL_RCC_OscConfig+0x10c>
 8000faa:	e000      	b.n	8000fae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	f003 0302 	and.w	r3, r3, #2
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d063      	beq.n	8001082 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000fba:	4b4c      	ldr	r3, [pc, #304]	; (80010ec <HAL_RCC_OscConfig+0x26c>)
 8000fbc:	685b      	ldr	r3, [r3, #4]
 8000fbe:	f003 030c 	and.w	r3, r3, #12
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d00b      	beq.n	8000fde <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000fc6:	4b49      	ldr	r3, [pc, #292]	; (80010ec <HAL_RCC_OscConfig+0x26c>)
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	f003 030c 	and.w	r3, r3, #12
 8000fce:	2b08      	cmp	r3, #8
 8000fd0:	d11c      	bne.n	800100c <HAL_RCC_OscConfig+0x18c>
 8000fd2:	4b46      	ldr	r3, [pc, #280]	; (80010ec <HAL_RCC_OscConfig+0x26c>)
 8000fd4:	685b      	ldr	r3, [r3, #4]
 8000fd6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d116      	bne.n	800100c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fde:	4b43      	ldr	r3, [pc, #268]	; (80010ec <HAL_RCC_OscConfig+0x26c>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	f003 0302 	and.w	r3, r3, #2
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d005      	beq.n	8000ff6 <HAL_RCC_OscConfig+0x176>
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	691b      	ldr	r3, [r3, #16]
 8000fee:	2b01      	cmp	r3, #1
 8000ff0:	d001      	beq.n	8000ff6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	e1c0      	b.n	8001378 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ff6:	4b3d      	ldr	r3, [pc, #244]	; (80010ec <HAL_RCC_OscConfig+0x26c>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	695b      	ldr	r3, [r3, #20]
 8001002:	00db      	lsls	r3, r3, #3
 8001004:	4939      	ldr	r1, [pc, #228]	; (80010ec <HAL_RCC_OscConfig+0x26c>)
 8001006:	4313      	orrs	r3, r2
 8001008:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800100a:	e03a      	b.n	8001082 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	691b      	ldr	r3, [r3, #16]
 8001010:	2b00      	cmp	r3, #0
 8001012:	d020      	beq.n	8001056 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001014:	4b36      	ldr	r3, [pc, #216]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 8001016:	2201      	movs	r2, #1
 8001018:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800101a:	f7ff fc8b 	bl	8000934 <HAL_GetTick>
 800101e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001020:	e008      	b.n	8001034 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001022:	f7ff fc87 	bl	8000934 <HAL_GetTick>
 8001026:	4602      	mov	r2, r0
 8001028:	693b      	ldr	r3, [r7, #16]
 800102a:	1ad3      	subs	r3, r2, r3
 800102c:	2b02      	cmp	r3, #2
 800102e:	d901      	bls.n	8001034 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001030:	2303      	movs	r3, #3
 8001032:	e1a1      	b.n	8001378 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001034:	4b2d      	ldr	r3, [pc, #180]	; (80010ec <HAL_RCC_OscConfig+0x26c>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	f003 0302 	and.w	r3, r3, #2
 800103c:	2b00      	cmp	r3, #0
 800103e:	d0f0      	beq.n	8001022 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001040:	4b2a      	ldr	r3, [pc, #168]	; (80010ec <HAL_RCC_OscConfig+0x26c>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	695b      	ldr	r3, [r3, #20]
 800104c:	00db      	lsls	r3, r3, #3
 800104e:	4927      	ldr	r1, [pc, #156]	; (80010ec <HAL_RCC_OscConfig+0x26c>)
 8001050:	4313      	orrs	r3, r2
 8001052:	600b      	str	r3, [r1, #0]
 8001054:	e015      	b.n	8001082 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001056:	4b26      	ldr	r3, [pc, #152]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 8001058:	2200      	movs	r2, #0
 800105a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800105c:	f7ff fc6a 	bl	8000934 <HAL_GetTick>
 8001060:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001062:	e008      	b.n	8001076 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001064:	f7ff fc66 	bl	8000934 <HAL_GetTick>
 8001068:	4602      	mov	r2, r0
 800106a:	693b      	ldr	r3, [r7, #16]
 800106c:	1ad3      	subs	r3, r2, r3
 800106e:	2b02      	cmp	r3, #2
 8001070:	d901      	bls.n	8001076 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001072:	2303      	movs	r3, #3
 8001074:	e180      	b.n	8001378 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001076:	4b1d      	ldr	r3, [pc, #116]	; (80010ec <HAL_RCC_OscConfig+0x26c>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f003 0302 	and.w	r3, r3, #2
 800107e:	2b00      	cmp	r3, #0
 8001080:	d1f0      	bne.n	8001064 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	f003 0308 	and.w	r3, r3, #8
 800108a:	2b00      	cmp	r3, #0
 800108c:	d03a      	beq.n	8001104 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	699b      	ldr	r3, [r3, #24]
 8001092:	2b00      	cmp	r3, #0
 8001094:	d019      	beq.n	80010ca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001096:	4b17      	ldr	r3, [pc, #92]	; (80010f4 <HAL_RCC_OscConfig+0x274>)
 8001098:	2201      	movs	r2, #1
 800109a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800109c:	f7ff fc4a 	bl	8000934 <HAL_GetTick>
 80010a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010a2:	e008      	b.n	80010b6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010a4:	f7ff fc46 	bl	8000934 <HAL_GetTick>
 80010a8:	4602      	mov	r2, r0
 80010aa:	693b      	ldr	r3, [r7, #16]
 80010ac:	1ad3      	subs	r3, r2, r3
 80010ae:	2b02      	cmp	r3, #2
 80010b0:	d901      	bls.n	80010b6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80010b2:	2303      	movs	r3, #3
 80010b4:	e160      	b.n	8001378 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010b6:	4b0d      	ldr	r3, [pc, #52]	; (80010ec <HAL_RCC_OscConfig+0x26c>)
 80010b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010ba:	f003 0302 	and.w	r3, r3, #2
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d0f0      	beq.n	80010a4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80010c2:	2001      	movs	r0, #1
 80010c4:	f000 faa6 	bl	8001614 <RCC_Delay>
 80010c8:	e01c      	b.n	8001104 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80010ca:	4b0a      	ldr	r3, [pc, #40]	; (80010f4 <HAL_RCC_OscConfig+0x274>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010d0:	f7ff fc30 	bl	8000934 <HAL_GetTick>
 80010d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010d6:	e00f      	b.n	80010f8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010d8:	f7ff fc2c 	bl	8000934 <HAL_GetTick>
 80010dc:	4602      	mov	r2, r0
 80010de:	693b      	ldr	r3, [r7, #16]
 80010e0:	1ad3      	subs	r3, r2, r3
 80010e2:	2b02      	cmp	r3, #2
 80010e4:	d908      	bls.n	80010f8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80010e6:	2303      	movs	r3, #3
 80010e8:	e146      	b.n	8001378 <HAL_RCC_OscConfig+0x4f8>
 80010ea:	bf00      	nop
 80010ec:	40021000 	.word	0x40021000
 80010f0:	42420000 	.word	0x42420000
 80010f4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010f8:	4b92      	ldr	r3, [pc, #584]	; (8001344 <HAL_RCC_OscConfig+0x4c4>)
 80010fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010fc:	f003 0302 	and.w	r3, r3, #2
 8001100:	2b00      	cmp	r3, #0
 8001102:	d1e9      	bne.n	80010d8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f003 0304 	and.w	r3, r3, #4
 800110c:	2b00      	cmp	r3, #0
 800110e:	f000 80a6 	beq.w	800125e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001112:	2300      	movs	r3, #0
 8001114:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001116:	4b8b      	ldr	r3, [pc, #556]	; (8001344 <HAL_RCC_OscConfig+0x4c4>)
 8001118:	69db      	ldr	r3, [r3, #28]
 800111a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800111e:	2b00      	cmp	r3, #0
 8001120:	d10d      	bne.n	800113e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001122:	4b88      	ldr	r3, [pc, #544]	; (8001344 <HAL_RCC_OscConfig+0x4c4>)
 8001124:	69db      	ldr	r3, [r3, #28]
 8001126:	4a87      	ldr	r2, [pc, #540]	; (8001344 <HAL_RCC_OscConfig+0x4c4>)
 8001128:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800112c:	61d3      	str	r3, [r2, #28]
 800112e:	4b85      	ldr	r3, [pc, #532]	; (8001344 <HAL_RCC_OscConfig+0x4c4>)
 8001130:	69db      	ldr	r3, [r3, #28]
 8001132:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001136:	60bb      	str	r3, [r7, #8]
 8001138:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800113a:	2301      	movs	r3, #1
 800113c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800113e:	4b82      	ldr	r3, [pc, #520]	; (8001348 <HAL_RCC_OscConfig+0x4c8>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001146:	2b00      	cmp	r3, #0
 8001148:	d118      	bne.n	800117c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800114a:	4b7f      	ldr	r3, [pc, #508]	; (8001348 <HAL_RCC_OscConfig+0x4c8>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	4a7e      	ldr	r2, [pc, #504]	; (8001348 <HAL_RCC_OscConfig+0x4c8>)
 8001150:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001154:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001156:	f7ff fbed 	bl	8000934 <HAL_GetTick>
 800115a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800115c:	e008      	b.n	8001170 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800115e:	f7ff fbe9 	bl	8000934 <HAL_GetTick>
 8001162:	4602      	mov	r2, r0
 8001164:	693b      	ldr	r3, [r7, #16]
 8001166:	1ad3      	subs	r3, r2, r3
 8001168:	2b64      	cmp	r3, #100	; 0x64
 800116a:	d901      	bls.n	8001170 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800116c:	2303      	movs	r3, #3
 800116e:	e103      	b.n	8001378 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001170:	4b75      	ldr	r3, [pc, #468]	; (8001348 <HAL_RCC_OscConfig+0x4c8>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001178:	2b00      	cmp	r3, #0
 800117a:	d0f0      	beq.n	800115e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	68db      	ldr	r3, [r3, #12]
 8001180:	2b01      	cmp	r3, #1
 8001182:	d106      	bne.n	8001192 <HAL_RCC_OscConfig+0x312>
 8001184:	4b6f      	ldr	r3, [pc, #444]	; (8001344 <HAL_RCC_OscConfig+0x4c4>)
 8001186:	6a1b      	ldr	r3, [r3, #32]
 8001188:	4a6e      	ldr	r2, [pc, #440]	; (8001344 <HAL_RCC_OscConfig+0x4c4>)
 800118a:	f043 0301 	orr.w	r3, r3, #1
 800118e:	6213      	str	r3, [r2, #32]
 8001190:	e02d      	b.n	80011ee <HAL_RCC_OscConfig+0x36e>
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	68db      	ldr	r3, [r3, #12]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d10c      	bne.n	80011b4 <HAL_RCC_OscConfig+0x334>
 800119a:	4b6a      	ldr	r3, [pc, #424]	; (8001344 <HAL_RCC_OscConfig+0x4c4>)
 800119c:	6a1b      	ldr	r3, [r3, #32]
 800119e:	4a69      	ldr	r2, [pc, #420]	; (8001344 <HAL_RCC_OscConfig+0x4c4>)
 80011a0:	f023 0301 	bic.w	r3, r3, #1
 80011a4:	6213      	str	r3, [r2, #32]
 80011a6:	4b67      	ldr	r3, [pc, #412]	; (8001344 <HAL_RCC_OscConfig+0x4c4>)
 80011a8:	6a1b      	ldr	r3, [r3, #32]
 80011aa:	4a66      	ldr	r2, [pc, #408]	; (8001344 <HAL_RCC_OscConfig+0x4c4>)
 80011ac:	f023 0304 	bic.w	r3, r3, #4
 80011b0:	6213      	str	r3, [r2, #32]
 80011b2:	e01c      	b.n	80011ee <HAL_RCC_OscConfig+0x36e>
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	68db      	ldr	r3, [r3, #12]
 80011b8:	2b05      	cmp	r3, #5
 80011ba:	d10c      	bne.n	80011d6 <HAL_RCC_OscConfig+0x356>
 80011bc:	4b61      	ldr	r3, [pc, #388]	; (8001344 <HAL_RCC_OscConfig+0x4c4>)
 80011be:	6a1b      	ldr	r3, [r3, #32]
 80011c0:	4a60      	ldr	r2, [pc, #384]	; (8001344 <HAL_RCC_OscConfig+0x4c4>)
 80011c2:	f043 0304 	orr.w	r3, r3, #4
 80011c6:	6213      	str	r3, [r2, #32]
 80011c8:	4b5e      	ldr	r3, [pc, #376]	; (8001344 <HAL_RCC_OscConfig+0x4c4>)
 80011ca:	6a1b      	ldr	r3, [r3, #32]
 80011cc:	4a5d      	ldr	r2, [pc, #372]	; (8001344 <HAL_RCC_OscConfig+0x4c4>)
 80011ce:	f043 0301 	orr.w	r3, r3, #1
 80011d2:	6213      	str	r3, [r2, #32]
 80011d4:	e00b      	b.n	80011ee <HAL_RCC_OscConfig+0x36e>
 80011d6:	4b5b      	ldr	r3, [pc, #364]	; (8001344 <HAL_RCC_OscConfig+0x4c4>)
 80011d8:	6a1b      	ldr	r3, [r3, #32]
 80011da:	4a5a      	ldr	r2, [pc, #360]	; (8001344 <HAL_RCC_OscConfig+0x4c4>)
 80011dc:	f023 0301 	bic.w	r3, r3, #1
 80011e0:	6213      	str	r3, [r2, #32]
 80011e2:	4b58      	ldr	r3, [pc, #352]	; (8001344 <HAL_RCC_OscConfig+0x4c4>)
 80011e4:	6a1b      	ldr	r3, [r3, #32]
 80011e6:	4a57      	ldr	r2, [pc, #348]	; (8001344 <HAL_RCC_OscConfig+0x4c4>)
 80011e8:	f023 0304 	bic.w	r3, r3, #4
 80011ec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	68db      	ldr	r3, [r3, #12]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d015      	beq.n	8001222 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011f6:	f7ff fb9d 	bl	8000934 <HAL_GetTick>
 80011fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011fc:	e00a      	b.n	8001214 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011fe:	f7ff fb99 	bl	8000934 <HAL_GetTick>
 8001202:	4602      	mov	r2, r0
 8001204:	693b      	ldr	r3, [r7, #16]
 8001206:	1ad3      	subs	r3, r2, r3
 8001208:	f241 3288 	movw	r2, #5000	; 0x1388
 800120c:	4293      	cmp	r3, r2
 800120e:	d901      	bls.n	8001214 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001210:	2303      	movs	r3, #3
 8001212:	e0b1      	b.n	8001378 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001214:	4b4b      	ldr	r3, [pc, #300]	; (8001344 <HAL_RCC_OscConfig+0x4c4>)
 8001216:	6a1b      	ldr	r3, [r3, #32]
 8001218:	f003 0302 	and.w	r3, r3, #2
 800121c:	2b00      	cmp	r3, #0
 800121e:	d0ee      	beq.n	80011fe <HAL_RCC_OscConfig+0x37e>
 8001220:	e014      	b.n	800124c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001222:	f7ff fb87 	bl	8000934 <HAL_GetTick>
 8001226:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001228:	e00a      	b.n	8001240 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800122a:	f7ff fb83 	bl	8000934 <HAL_GetTick>
 800122e:	4602      	mov	r2, r0
 8001230:	693b      	ldr	r3, [r7, #16]
 8001232:	1ad3      	subs	r3, r2, r3
 8001234:	f241 3288 	movw	r2, #5000	; 0x1388
 8001238:	4293      	cmp	r3, r2
 800123a:	d901      	bls.n	8001240 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800123c:	2303      	movs	r3, #3
 800123e:	e09b      	b.n	8001378 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001240:	4b40      	ldr	r3, [pc, #256]	; (8001344 <HAL_RCC_OscConfig+0x4c4>)
 8001242:	6a1b      	ldr	r3, [r3, #32]
 8001244:	f003 0302 	and.w	r3, r3, #2
 8001248:	2b00      	cmp	r3, #0
 800124a:	d1ee      	bne.n	800122a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800124c:	7dfb      	ldrb	r3, [r7, #23]
 800124e:	2b01      	cmp	r3, #1
 8001250:	d105      	bne.n	800125e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001252:	4b3c      	ldr	r3, [pc, #240]	; (8001344 <HAL_RCC_OscConfig+0x4c4>)
 8001254:	69db      	ldr	r3, [r3, #28]
 8001256:	4a3b      	ldr	r2, [pc, #236]	; (8001344 <HAL_RCC_OscConfig+0x4c4>)
 8001258:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800125c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	69db      	ldr	r3, [r3, #28]
 8001262:	2b00      	cmp	r3, #0
 8001264:	f000 8087 	beq.w	8001376 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001268:	4b36      	ldr	r3, [pc, #216]	; (8001344 <HAL_RCC_OscConfig+0x4c4>)
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	f003 030c 	and.w	r3, r3, #12
 8001270:	2b08      	cmp	r3, #8
 8001272:	d061      	beq.n	8001338 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	69db      	ldr	r3, [r3, #28]
 8001278:	2b02      	cmp	r3, #2
 800127a:	d146      	bne.n	800130a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800127c:	4b33      	ldr	r3, [pc, #204]	; (800134c <HAL_RCC_OscConfig+0x4cc>)
 800127e:	2200      	movs	r2, #0
 8001280:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001282:	f7ff fb57 	bl	8000934 <HAL_GetTick>
 8001286:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001288:	e008      	b.n	800129c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800128a:	f7ff fb53 	bl	8000934 <HAL_GetTick>
 800128e:	4602      	mov	r2, r0
 8001290:	693b      	ldr	r3, [r7, #16]
 8001292:	1ad3      	subs	r3, r2, r3
 8001294:	2b02      	cmp	r3, #2
 8001296:	d901      	bls.n	800129c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001298:	2303      	movs	r3, #3
 800129a:	e06d      	b.n	8001378 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800129c:	4b29      	ldr	r3, [pc, #164]	; (8001344 <HAL_RCC_OscConfig+0x4c4>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d1f0      	bne.n	800128a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	6a1b      	ldr	r3, [r3, #32]
 80012ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012b0:	d108      	bne.n	80012c4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80012b2:	4b24      	ldr	r3, [pc, #144]	; (8001344 <HAL_RCC_OscConfig+0x4c4>)
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	689b      	ldr	r3, [r3, #8]
 80012be:	4921      	ldr	r1, [pc, #132]	; (8001344 <HAL_RCC_OscConfig+0x4c4>)
 80012c0:	4313      	orrs	r3, r2
 80012c2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012c4:	4b1f      	ldr	r3, [pc, #124]	; (8001344 <HAL_RCC_OscConfig+0x4c4>)
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	6a19      	ldr	r1, [r3, #32]
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012d4:	430b      	orrs	r3, r1
 80012d6:	491b      	ldr	r1, [pc, #108]	; (8001344 <HAL_RCC_OscConfig+0x4c4>)
 80012d8:	4313      	orrs	r3, r2
 80012da:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80012dc:	4b1b      	ldr	r3, [pc, #108]	; (800134c <HAL_RCC_OscConfig+0x4cc>)
 80012de:	2201      	movs	r2, #1
 80012e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012e2:	f7ff fb27 	bl	8000934 <HAL_GetTick>
 80012e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80012e8:	e008      	b.n	80012fc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012ea:	f7ff fb23 	bl	8000934 <HAL_GetTick>
 80012ee:	4602      	mov	r2, r0
 80012f0:	693b      	ldr	r3, [r7, #16]
 80012f2:	1ad3      	subs	r3, r2, r3
 80012f4:	2b02      	cmp	r3, #2
 80012f6:	d901      	bls.n	80012fc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80012f8:	2303      	movs	r3, #3
 80012fa:	e03d      	b.n	8001378 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80012fc:	4b11      	ldr	r3, [pc, #68]	; (8001344 <HAL_RCC_OscConfig+0x4c4>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001304:	2b00      	cmp	r3, #0
 8001306:	d0f0      	beq.n	80012ea <HAL_RCC_OscConfig+0x46a>
 8001308:	e035      	b.n	8001376 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800130a:	4b10      	ldr	r3, [pc, #64]	; (800134c <HAL_RCC_OscConfig+0x4cc>)
 800130c:	2200      	movs	r2, #0
 800130e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001310:	f7ff fb10 	bl	8000934 <HAL_GetTick>
 8001314:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001316:	e008      	b.n	800132a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001318:	f7ff fb0c 	bl	8000934 <HAL_GetTick>
 800131c:	4602      	mov	r2, r0
 800131e:	693b      	ldr	r3, [r7, #16]
 8001320:	1ad3      	subs	r3, r2, r3
 8001322:	2b02      	cmp	r3, #2
 8001324:	d901      	bls.n	800132a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001326:	2303      	movs	r3, #3
 8001328:	e026      	b.n	8001378 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800132a:	4b06      	ldr	r3, [pc, #24]	; (8001344 <HAL_RCC_OscConfig+0x4c4>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001332:	2b00      	cmp	r3, #0
 8001334:	d1f0      	bne.n	8001318 <HAL_RCC_OscConfig+0x498>
 8001336:	e01e      	b.n	8001376 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	69db      	ldr	r3, [r3, #28]
 800133c:	2b01      	cmp	r3, #1
 800133e:	d107      	bne.n	8001350 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001340:	2301      	movs	r3, #1
 8001342:	e019      	b.n	8001378 <HAL_RCC_OscConfig+0x4f8>
 8001344:	40021000 	.word	0x40021000
 8001348:	40007000 	.word	0x40007000
 800134c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001350:	4b0b      	ldr	r3, [pc, #44]	; (8001380 <HAL_RCC_OscConfig+0x500>)
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6a1b      	ldr	r3, [r3, #32]
 8001360:	429a      	cmp	r2, r3
 8001362:	d106      	bne.n	8001372 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800136e:	429a      	cmp	r2, r3
 8001370:	d001      	beq.n	8001376 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001372:	2301      	movs	r3, #1
 8001374:	e000      	b.n	8001378 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001376:	2300      	movs	r3, #0
}
 8001378:	4618      	mov	r0, r3
 800137a:	3718      	adds	r7, #24
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	40021000 	.word	0x40021000

08001384 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b084      	sub	sp, #16
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
 800138c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d101      	bne.n	8001398 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001394:	2301      	movs	r3, #1
 8001396:	e0d0      	b.n	800153a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001398:	4b6a      	ldr	r3, [pc, #424]	; (8001544 <HAL_RCC_ClockConfig+0x1c0>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f003 0307 	and.w	r3, r3, #7
 80013a0:	683a      	ldr	r2, [r7, #0]
 80013a2:	429a      	cmp	r2, r3
 80013a4:	d910      	bls.n	80013c8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013a6:	4b67      	ldr	r3, [pc, #412]	; (8001544 <HAL_RCC_ClockConfig+0x1c0>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f023 0207 	bic.w	r2, r3, #7
 80013ae:	4965      	ldr	r1, [pc, #404]	; (8001544 <HAL_RCC_ClockConfig+0x1c0>)
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	4313      	orrs	r3, r2
 80013b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80013b6:	4b63      	ldr	r3, [pc, #396]	; (8001544 <HAL_RCC_ClockConfig+0x1c0>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f003 0307 	and.w	r3, r3, #7
 80013be:	683a      	ldr	r2, [r7, #0]
 80013c0:	429a      	cmp	r2, r3
 80013c2:	d001      	beq.n	80013c8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80013c4:	2301      	movs	r3, #1
 80013c6:	e0b8      	b.n	800153a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f003 0302 	and.w	r3, r3, #2
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d020      	beq.n	8001416 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f003 0304 	and.w	r3, r3, #4
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d005      	beq.n	80013ec <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80013e0:	4b59      	ldr	r3, [pc, #356]	; (8001548 <HAL_RCC_ClockConfig+0x1c4>)
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	4a58      	ldr	r2, [pc, #352]	; (8001548 <HAL_RCC_ClockConfig+0x1c4>)
 80013e6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80013ea:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f003 0308 	and.w	r3, r3, #8
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d005      	beq.n	8001404 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80013f8:	4b53      	ldr	r3, [pc, #332]	; (8001548 <HAL_RCC_ClockConfig+0x1c4>)
 80013fa:	685b      	ldr	r3, [r3, #4]
 80013fc:	4a52      	ldr	r2, [pc, #328]	; (8001548 <HAL_RCC_ClockConfig+0x1c4>)
 80013fe:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001402:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001404:	4b50      	ldr	r3, [pc, #320]	; (8001548 <HAL_RCC_ClockConfig+0x1c4>)
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	689b      	ldr	r3, [r3, #8]
 8001410:	494d      	ldr	r1, [pc, #308]	; (8001548 <HAL_RCC_ClockConfig+0x1c4>)
 8001412:	4313      	orrs	r3, r2
 8001414:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f003 0301 	and.w	r3, r3, #1
 800141e:	2b00      	cmp	r3, #0
 8001420:	d040      	beq.n	80014a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	2b01      	cmp	r3, #1
 8001428:	d107      	bne.n	800143a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800142a:	4b47      	ldr	r3, [pc, #284]	; (8001548 <HAL_RCC_ClockConfig+0x1c4>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001432:	2b00      	cmp	r3, #0
 8001434:	d115      	bne.n	8001462 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001436:	2301      	movs	r3, #1
 8001438:	e07f      	b.n	800153a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	685b      	ldr	r3, [r3, #4]
 800143e:	2b02      	cmp	r3, #2
 8001440:	d107      	bne.n	8001452 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001442:	4b41      	ldr	r3, [pc, #260]	; (8001548 <HAL_RCC_ClockConfig+0x1c4>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800144a:	2b00      	cmp	r3, #0
 800144c:	d109      	bne.n	8001462 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800144e:	2301      	movs	r3, #1
 8001450:	e073      	b.n	800153a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001452:	4b3d      	ldr	r3, [pc, #244]	; (8001548 <HAL_RCC_ClockConfig+0x1c4>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f003 0302 	and.w	r3, r3, #2
 800145a:	2b00      	cmp	r3, #0
 800145c:	d101      	bne.n	8001462 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800145e:	2301      	movs	r3, #1
 8001460:	e06b      	b.n	800153a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001462:	4b39      	ldr	r3, [pc, #228]	; (8001548 <HAL_RCC_ClockConfig+0x1c4>)
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	f023 0203 	bic.w	r2, r3, #3
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	685b      	ldr	r3, [r3, #4]
 800146e:	4936      	ldr	r1, [pc, #216]	; (8001548 <HAL_RCC_ClockConfig+0x1c4>)
 8001470:	4313      	orrs	r3, r2
 8001472:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001474:	f7ff fa5e 	bl	8000934 <HAL_GetTick>
 8001478:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800147a:	e00a      	b.n	8001492 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800147c:	f7ff fa5a 	bl	8000934 <HAL_GetTick>
 8001480:	4602      	mov	r2, r0
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	1ad3      	subs	r3, r2, r3
 8001486:	f241 3288 	movw	r2, #5000	; 0x1388
 800148a:	4293      	cmp	r3, r2
 800148c:	d901      	bls.n	8001492 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800148e:	2303      	movs	r3, #3
 8001490:	e053      	b.n	800153a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001492:	4b2d      	ldr	r3, [pc, #180]	; (8001548 <HAL_RCC_ClockConfig+0x1c4>)
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	f003 020c 	and.w	r2, r3, #12
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	009b      	lsls	r3, r3, #2
 80014a0:	429a      	cmp	r2, r3
 80014a2:	d1eb      	bne.n	800147c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80014a4:	4b27      	ldr	r3, [pc, #156]	; (8001544 <HAL_RCC_ClockConfig+0x1c0>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f003 0307 	and.w	r3, r3, #7
 80014ac:	683a      	ldr	r2, [r7, #0]
 80014ae:	429a      	cmp	r2, r3
 80014b0:	d210      	bcs.n	80014d4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014b2:	4b24      	ldr	r3, [pc, #144]	; (8001544 <HAL_RCC_ClockConfig+0x1c0>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f023 0207 	bic.w	r2, r3, #7
 80014ba:	4922      	ldr	r1, [pc, #136]	; (8001544 <HAL_RCC_ClockConfig+0x1c0>)
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	4313      	orrs	r3, r2
 80014c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80014c2:	4b20      	ldr	r3, [pc, #128]	; (8001544 <HAL_RCC_ClockConfig+0x1c0>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f003 0307 	and.w	r3, r3, #7
 80014ca:	683a      	ldr	r2, [r7, #0]
 80014cc:	429a      	cmp	r2, r3
 80014ce:	d001      	beq.n	80014d4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80014d0:	2301      	movs	r3, #1
 80014d2:	e032      	b.n	800153a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f003 0304 	and.w	r3, r3, #4
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d008      	beq.n	80014f2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80014e0:	4b19      	ldr	r3, [pc, #100]	; (8001548 <HAL_RCC_ClockConfig+0x1c4>)
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	68db      	ldr	r3, [r3, #12]
 80014ec:	4916      	ldr	r1, [pc, #88]	; (8001548 <HAL_RCC_ClockConfig+0x1c4>)
 80014ee:	4313      	orrs	r3, r2
 80014f0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f003 0308 	and.w	r3, r3, #8
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d009      	beq.n	8001512 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80014fe:	4b12      	ldr	r3, [pc, #72]	; (8001548 <HAL_RCC_ClockConfig+0x1c4>)
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	691b      	ldr	r3, [r3, #16]
 800150a:	00db      	lsls	r3, r3, #3
 800150c:	490e      	ldr	r1, [pc, #56]	; (8001548 <HAL_RCC_ClockConfig+0x1c4>)
 800150e:	4313      	orrs	r3, r2
 8001510:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001512:	f000 f821 	bl	8001558 <HAL_RCC_GetSysClockFreq>
 8001516:	4602      	mov	r2, r0
 8001518:	4b0b      	ldr	r3, [pc, #44]	; (8001548 <HAL_RCC_ClockConfig+0x1c4>)
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	091b      	lsrs	r3, r3, #4
 800151e:	f003 030f 	and.w	r3, r3, #15
 8001522:	490a      	ldr	r1, [pc, #40]	; (800154c <HAL_RCC_ClockConfig+0x1c8>)
 8001524:	5ccb      	ldrb	r3, [r1, r3]
 8001526:	fa22 f303 	lsr.w	r3, r2, r3
 800152a:	4a09      	ldr	r2, [pc, #36]	; (8001550 <HAL_RCC_ClockConfig+0x1cc>)
 800152c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800152e:	4b09      	ldr	r3, [pc, #36]	; (8001554 <HAL_RCC_ClockConfig+0x1d0>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	4618      	mov	r0, r3
 8001534:	f7ff f9bc 	bl	80008b0 <HAL_InitTick>

  return HAL_OK;
 8001538:	2300      	movs	r3, #0
}
 800153a:	4618      	mov	r0, r3
 800153c:	3710      	adds	r7, #16
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	40022000 	.word	0x40022000
 8001548:	40021000 	.word	0x40021000
 800154c:	080027c4 	.word	0x080027c4
 8001550:	20000020 	.word	0x20000020
 8001554:	20000024 	.word	0x20000024

08001558 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001558:	b490      	push	{r4, r7}
 800155a:	b08a      	sub	sp, #40	; 0x28
 800155c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800155e:	4b29      	ldr	r3, [pc, #164]	; (8001604 <HAL_RCC_GetSysClockFreq+0xac>)
 8001560:	1d3c      	adds	r4, r7, #4
 8001562:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001564:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001568:	f240 2301 	movw	r3, #513	; 0x201
 800156c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800156e:	2300      	movs	r3, #0
 8001570:	61fb      	str	r3, [r7, #28]
 8001572:	2300      	movs	r3, #0
 8001574:	61bb      	str	r3, [r7, #24]
 8001576:	2300      	movs	r3, #0
 8001578:	627b      	str	r3, [r7, #36]	; 0x24
 800157a:	2300      	movs	r3, #0
 800157c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800157e:	2300      	movs	r3, #0
 8001580:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001582:	4b21      	ldr	r3, [pc, #132]	; (8001608 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001584:	685b      	ldr	r3, [r3, #4]
 8001586:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001588:	69fb      	ldr	r3, [r7, #28]
 800158a:	f003 030c 	and.w	r3, r3, #12
 800158e:	2b04      	cmp	r3, #4
 8001590:	d002      	beq.n	8001598 <HAL_RCC_GetSysClockFreq+0x40>
 8001592:	2b08      	cmp	r3, #8
 8001594:	d003      	beq.n	800159e <HAL_RCC_GetSysClockFreq+0x46>
 8001596:	e02b      	b.n	80015f0 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001598:	4b1c      	ldr	r3, [pc, #112]	; (800160c <HAL_RCC_GetSysClockFreq+0xb4>)
 800159a:	623b      	str	r3, [r7, #32]
      break;
 800159c:	e02b      	b.n	80015f6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800159e:	69fb      	ldr	r3, [r7, #28]
 80015a0:	0c9b      	lsrs	r3, r3, #18
 80015a2:	f003 030f 	and.w	r3, r3, #15
 80015a6:	3328      	adds	r3, #40	; 0x28
 80015a8:	443b      	add	r3, r7
 80015aa:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80015ae:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80015b0:	69fb      	ldr	r3, [r7, #28]
 80015b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d012      	beq.n	80015e0 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80015ba:	4b13      	ldr	r3, [pc, #76]	; (8001608 <HAL_RCC_GetSysClockFreq+0xb0>)
 80015bc:	685b      	ldr	r3, [r3, #4]
 80015be:	0c5b      	lsrs	r3, r3, #17
 80015c0:	f003 0301 	and.w	r3, r3, #1
 80015c4:	3328      	adds	r3, #40	; 0x28
 80015c6:	443b      	add	r3, r7
 80015c8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80015cc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80015ce:	697b      	ldr	r3, [r7, #20]
 80015d0:	4a0e      	ldr	r2, [pc, #56]	; (800160c <HAL_RCC_GetSysClockFreq+0xb4>)
 80015d2:	fb03 f202 	mul.w	r2, r3, r2
 80015d6:	69bb      	ldr	r3, [r7, #24]
 80015d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80015dc:	627b      	str	r3, [r7, #36]	; 0x24
 80015de:	e004      	b.n	80015ea <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80015e0:	697b      	ldr	r3, [r7, #20]
 80015e2:	4a0b      	ldr	r2, [pc, #44]	; (8001610 <HAL_RCC_GetSysClockFreq+0xb8>)
 80015e4:	fb02 f303 	mul.w	r3, r2, r3
 80015e8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80015ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015ec:	623b      	str	r3, [r7, #32]
      break;
 80015ee:	e002      	b.n	80015f6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80015f0:	4b06      	ldr	r3, [pc, #24]	; (800160c <HAL_RCC_GetSysClockFreq+0xb4>)
 80015f2:	623b      	str	r3, [r7, #32]
      break;
 80015f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80015f6:	6a3b      	ldr	r3, [r7, #32]
}
 80015f8:	4618      	mov	r0, r3
 80015fa:	3728      	adds	r7, #40	; 0x28
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bc90      	pop	{r4, r7}
 8001600:	4770      	bx	lr
 8001602:	bf00      	nop
 8001604:	080027b4 	.word	0x080027b4
 8001608:	40021000 	.word	0x40021000
 800160c:	007a1200 	.word	0x007a1200
 8001610:	003d0900 	.word	0x003d0900

08001614 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001614:	b480      	push	{r7}
 8001616:	b085      	sub	sp, #20
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800161c:	4b0a      	ldr	r3, [pc, #40]	; (8001648 <RCC_Delay+0x34>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4a0a      	ldr	r2, [pc, #40]	; (800164c <RCC_Delay+0x38>)
 8001622:	fba2 2303 	umull	r2, r3, r2, r3
 8001626:	0a5b      	lsrs	r3, r3, #9
 8001628:	687a      	ldr	r2, [r7, #4]
 800162a:	fb02 f303 	mul.w	r3, r2, r3
 800162e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001630:	bf00      	nop
  }
  while (Delay --);
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	1e5a      	subs	r2, r3, #1
 8001636:	60fa      	str	r2, [r7, #12]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d1f9      	bne.n	8001630 <RCC_Delay+0x1c>
}
 800163c:	bf00      	nop
 800163e:	bf00      	nop
 8001640:	3714      	adds	r7, #20
 8001642:	46bd      	mov	sp, r7
 8001644:	bc80      	pop	{r7}
 8001646:	4770      	bx	lr
 8001648:	20000020 	.word	0x20000020
 800164c:	10624dd3 	.word	0x10624dd3

08001650 <__errno>:
 8001650:	4b01      	ldr	r3, [pc, #4]	; (8001658 <__errno+0x8>)
 8001652:	6818      	ldr	r0, [r3, #0]
 8001654:	4770      	bx	lr
 8001656:	bf00      	nop
 8001658:	2000002c 	.word	0x2000002c

0800165c <__libc_init_array>:
 800165c:	b570      	push	{r4, r5, r6, lr}
 800165e:	2600      	movs	r6, #0
 8001660:	4d0c      	ldr	r5, [pc, #48]	; (8001694 <__libc_init_array+0x38>)
 8001662:	4c0d      	ldr	r4, [pc, #52]	; (8001698 <__libc_init_array+0x3c>)
 8001664:	1b64      	subs	r4, r4, r5
 8001666:	10a4      	asrs	r4, r4, #2
 8001668:	42a6      	cmp	r6, r4
 800166a:	d109      	bne.n	8001680 <__libc_init_array+0x24>
 800166c:	f001 f88e 	bl	800278c <_init>
 8001670:	2600      	movs	r6, #0
 8001672:	4d0a      	ldr	r5, [pc, #40]	; (800169c <__libc_init_array+0x40>)
 8001674:	4c0a      	ldr	r4, [pc, #40]	; (80016a0 <__libc_init_array+0x44>)
 8001676:	1b64      	subs	r4, r4, r5
 8001678:	10a4      	asrs	r4, r4, #2
 800167a:	42a6      	cmp	r6, r4
 800167c:	d105      	bne.n	800168a <__libc_init_array+0x2e>
 800167e:	bd70      	pop	{r4, r5, r6, pc}
 8001680:	f855 3b04 	ldr.w	r3, [r5], #4
 8001684:	4798      	blx	r3
 8001686:	3601      	adds	r6, #1
 8001688:	e7ee      	b.n	8001668 <__libc_init_array+0xc>
 800168a:	f855 3b04 	ldr.w	r3, [r5], #4
 800168e:	4798      	blx	r3
 8001690:	3601      	adds	r6, #1
 8001692:	e7f2      	b.n	800167a <__libc_init_array+0x1e>
 8001694:	0800291c 	.word	0x0800291c
 8001698:	0800291c 	.word	0x0800291c
 800169c:	0800291c 	.word	0x0800291c
 80016a0:	08002920 	.word	0x08002920

080016a4 <memset>:
 80016a4:	4603      	mov	r3, r0
 80016a6:	4402      	add	r2, r0
 80016a8:	4293      	cmp	r3, r2
 80016aa:	d100      	bne.n	80016ae <memset+0xa>
 80016ac:	4770      	bx	lr
 80016ae:	f803 1b01 	strb.w	r1, [r3], #1
 80016b2:	e7f9      	b.n	80016a8 <memset+0x4>

080016b4 <srand>:
 80016b4:	b538      	push	{r3, r4, r5, lr}
 80016b6:	4b10      	ldr	r3, [pc, #64]	; (80016f8 <srand+0x44>)
 80016b8:	4604      	mov	r4, r0
 80016ba:	681d      	ldr	r5, [r3, #0]
 80016bc:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80016be:	b9b3      	cbnz	r3, 80016ee <srand+0x3a>
 80016c0:	2018      	movs	r0, #24
 80016c2:	f000 f893 	bl	80017ec <malloc>
 80016c6:	4602      	mov	r2, r0
 80016c8:	63a8      	str	r0, [r5, #56]	; 0x38
 80016ca:	b920      	cbnz	r0, 80016d6 <srand+0x22>
 80016cc:	2142      	movs	r1, #66	; 0x42
 80016ce:	4b0b      	ldr	r3, [pc, #44]	; (80016fc <srand+0x48>)
 80016d0:	480b      	ldr	r0, [pc, #44]	; (8001700 <srand+0x4c>)
 80016d2:	f000 f85b 	bl	800178c <__assert_func>
 80016d6:	490b      	ldr	r1, [pc, #44]	; (8001704 <srand+0x50>)
 80016d8:	4b0b      	ldr	r3, [pc, #44]	; (8001708 <srand+0x54>)
 80016da:	e9c0 1300 	strd	r1, r3, [r0]
 80016de:	4b0b      	ldr	r3, [pc, #44]	; (800170c <srand+0x58>)
 80016e0:	2100      	movs	r1, #0
 80016e2:	6083      	str	r3, [r0, #8]
 80016e4:	230b      	movs	r3, #11
 80016e6:	8183      	strh	r3, [r0, #12]
 80016e8:	2001      	movs	r0, #1
 80016ea:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80016ee:	2200      	movs	r2, #0
 80016f0:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80016f2:	611c      	str	r4, [r3, #16]
 80016f4:	615a      	str	r2, [r3, #20]
 80016f6:	bd38      	pop	{r3, r4, r5, pc}
 80016f8:	2000002c 	.word	0x2000002c
 80016fc:	080027d8 	.word	0x080027d8
 8001700:	080027ef 	.word	0x080027ef
 8001704:	abcd330e 	.word	0xabcd330e
 8001708:	e66d1234 	.word	0xe66d1234
 800170c:	0005deec 	.word	0x0005deec

08001710 <rand>:
 8001710:	4b16      	ldr	r3, [pc, #88]	; (800176c <rand+0x5c>)
 8001712:	b510      	push	{r4, lr}
 8001714:	681c      	ldr	r4, [r3, #0]
 8001716:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001718:	b9b3      	cbnz	r3, 8001748 <rand+0x38>
 800171a:	2018      	movs	r0, #24
 800171c:	f000 f866 	bl	80017ec <malloc>
 8001720:	4602      	mov	r2, r0
 8001722:	63a0      	str	r0, [r4, #56]	; 0x38
 8001724:	b920      	cbnz	r0, 8001730 <rand+0x20>
 8001726:	214e      	movs	r1, #78	; 0x4e
 8001728:	4b11      	ldr	r3, [pc, #68]	; (8001770 <rand+0x60>)
 800172a:	4812      	ldr	r0, [pc, #72]	; (8001774 <rand+0x64>)
 800172c:	f000 f82e 	bl	800178c <__assert_func>
 8001730:	4911      	ldr	r1, [pc, #68]	; (8001778 <rand+0x68>)
 8001732:	4b12      	ldr	r3, [pc, #72]	; (800177c <rand+0x6c>)
 8001734:	e9c0 1300 	strd	r1, r3, [r0]
 8001738:	4b11      	ldr	r3, [pc, #68]	; (8001780 <rand+0x70>)
 800173a:	2100      	movs	r1, #0
 800173c:	6083      	str	r3, [r0, #8]
 800173e:	230b      	movs	r3, #11
 8001740:	8183      	strh	r3, [r0, #12]
 8001742:	2001      	movs	r0, #1
 8001744:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8001748:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 800174a:	4a0e      	ldr	r2, [pc, #56]	; (8001784 <rand+0x74>)
 800174c:	6920      	ldr	r0, [r4, #16]
 800174e:	6963      	ldr	r3, [r4, #20]
 8001750:	4342      	muls	r2, r0
 8001752:	490d      	ldr	r1, [pc, #52]	; (8001788 <rand+0x78>)
 8001754:	fb01 2203 	mla	r2, r1, r3, r2
 8001758:	fba0 0101 	umull	r0, r1, r0, r1
 800175c:	1c43      	adds	r3, r0, #1
 800175e:	eb42 0001 	adc.w	r0, r2, r1
 8001762:	e9c4 3004 	strd	r3, r0, [r4, #16]
 8001766:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800176a:	bd10      	pop	{r4, pc}
 800176c:	2000002c 	.word	0x2000002c
 8001770:	080027d8 	.word	0x080027d8
 8001774:	080027ef 	.word	0x080027ef
 8001778:	abcd330e 	.word	0xabcd330e
 800177c:	e66d1234 	.word	0xe66d1234
 8001780:	0005deec 	.word	0x0005deec
 8001784:	5851f42d 	.word	0x5851f42d
 8001788:	4c957f2d 	.word	0x4c957f2d

0800178c <__assert_func>:
 800178c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800178e:	4614      	mov	r4, r2
 8001790:	461a      	mov	r2, r3
 8001792:	4b09      	ldr	r3, [pc, #36]	; (80017b8 <__assert_func+0x2c>)
 8001794:	4605      	mov	r5, r0
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	68d8      	ldr	r0, [r3, #12]
 800179a:	b14c      	cbz	r4, 80017b0 <__assert_func+0x24>
 800179c:	4b07      	ldr	r3, [pc, #28]	; (80017bc <__assert_func+0x30>)
 800179e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80017a2:	9100      	str	r1, [sp, #0]
 80017a4:	462b      	mov	r3, r5
 80017a6:	4906      	ldr	r1, [pc, #24]	; (80017c0 <__assert_func+0x34>)
 80017a8:	f000 f80e 	bl	80017c8 <fiprintf>
 80017ac:	f000 fcc0 	bl	8002130 <abort>
 80017b0:	4b04      	ldr	r3, [pc, #16]	; (80017c4 <__assert_func+0x38>)
 80017b2:	461c      	mov	r4, r3
 80017b4:	e7f3      	b.n	800179e <__assert_func+0x12>
 80017b6:	bf00      	nop
 80017b8:	2000002c 	.word	0x2000002c
 80017bc:	0800284a 	.word	0x0800284a
 80017c0:	08002857 	.word	0x08002857
 80017c4:	08002885 	.word	0x08002885

080017c8 <fiprintf>:
 80017c8:	b40e      	push	{r1, r2, r3}
 80017ca:	b503      	push	{r0, r1, lr}
 80017cc:	4601      	mov	r1, r0
 80017ce:	ab03      	add	r3, sp, #12
 80017d0:	4805      	ldr	r0, [pc, #20]	; (80017e8 <fiprintf+0x20>)
 80017d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80017d6:	6800      	ldr	r0, [r0, #0]
 80017d8:	9301      	str	r3, [sp, #4]
 80017da:	f000 f913 	bl	8001a04 <_vfiprintf_r>
 80017de:	b002      	add	sp, #8
 80017e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80017e4:	b003      	add	sp, #12
 80017e6:	4770      	bx	lr
 80017e8:	2000002c 	.word	0x2000002c

080017ec <malloc>:
 80017ec:	4b02      	ldr	r3, [pc, #8]	; (80017f8 <malloc+0xc>)
 80017ee:	4601      	mov	r1, r0
 80017f0:	6818      	ldr	r0, [r3, #0]
 80017f2:	f000 b86b 	b.w	80018cc <_malloc_r>
 80017f6:	bf00      	nop
 80017f8:	2000002c 	.word	0x2000002c

080017fc <_free_r>:
 80017fc:	b538      	push	{r3, r4, r5, lr}
 80017fe:	4605      	mov	r5, r0
 8001800:	2900      	cmp	r1, #0
 8001802:	d040      	beq.n	8001886 <_free_r+0x8a>
 8001804:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001808:	1f0c      	subs	r4, r1, #4
 800180a:	2b00      	cmp	r3, #0
 800180c:	bfb8      	it	lt
 800180e:	18e4      	addlt	r4, r4, r3
 8001810:	f000 fec0 	bl	8002594 <__malloc_lock>
 8001814:	4a1c      	ldr	r2, [pc, #112]	; (8001888 <_free_r+0x8c>)
 8001816:	6813      	ldr	r3, [r2, #0]
 8001818:	b933      	cbnz	r3, 8001828 <_free_r+0x2c>
 800181a:	6063      	str	r3, [r4, #4]
 800181c:	6014      	str	r4, [r2, #0]
 800181e:	4628      	mov	r0, r5
 8001820:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001824:	f000 bebc 	b.w	80025a0 <__malloc_unlock>
 8001828:	42a3      	cmp	r3, r4
 800182a:	d908      	bls.n	800183e <_free_r+0x42>
 800182c:	6820      	ldr	r0, [r4, #0]
 800182e:	1821      	adds	r1, r4, r0
 8001830:	428b      	cmp	r3, r1
 8001832:	bf01      	itttt	eq
 8001834:	6819      	ldreq	r1, [r3, #0]
 8001836:	685b      	ldreq	r3, [r3, #4]
 8001838:	1809      	addeq	r1, r1, r0
 800183a:	6021      	streq	r1, [r4, #0]
 800183c:	e7ed      	b.n	800181a <_free_r+0x1e>
 800183e:	461a      	mov	r2, r3
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	b10b      	cbz	r3, 8001848 <_free_r+0x4c>
 8001844:	42a3      	cmp	r3, r4
 8001846:	d9fa      	bls.n	800183e <_free_r+0x42>
 8001848:	6811      	ldr	r1, [r2, #0]
 800184a:	1850      	adds	r0, r2, r1
 800184c:	42a0      	cmp	r0, r4
 800184e:	d10b      	bne.n	8001868 <_free_r+0x6c>
 8001850:	6820      	ldr	r0, [r4, #0]
 8001852:	4401      	add	r1, r0
 8001854:	1850      	adds	r0, r2, r1
 8001856:	4283      	cmp	r3, r0
 8001858:	6011      	str	r1, [r2, #0]
 800185a:	d1e0      	bne.n	800181e <_free_r+0x22>
 800185c:	6818      	ldr	r0, [r3, #0]
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	4401      	add	r1, r0
 8001862:	6011      	str	r1, [r2, #0]
 8001864:	6053      	str	r3, [r2, #4]
 8001866:	e7da      	b.n	800181e <_free_r+0x22>
 8001868:	d902      	bls.n	8001870 <_free_r+0x74>
 800186a:	230c      	movs	r3, #12
 800186c:	602b      	str	r3, [r5, #0]
 800186e:	e7d6      	b.n	800181e <_free_r+0x22>
 8001870:	6820      	ldr	r0, [r4, #0]
 8001872:	1821      	adds	r1, r4, r0
 8001874:	428b      	cmp	r3, r1
 8001876:	bf01      	itttt	eq
 8001878:	6819      	ldreq	r1, [r3, #0]
 800187a:	685b      	ldreq	r3, [r3, #4]
 800187c:	1809      	addeq	r1, r1, r0
 800187e:	6021      	streq	r1, [r4, #0]
 8001880:	6063      	str	r3, [r4, #4]
 8001882:	6054      	str	r4, [r2, #4]
 8001884:	e7cb      	b.n	800181e <_free_r+0x22>
 8001886:	bd38      	pop	{r3, r4, r5, pc}
 8001888:	200000b4 	.word	0x200000b4

0800188c <sbrk_aligned>:
 800188c:	b570      	push	{r4, r5, r6, lr}
 800188e:	4e0e      	ldr	r6, [pc, #56]	; (80018c8 <sbrk_aligned+0x3c>)
 8001890:	460c      	mov	r4, r1
 8001892:	6831      	ldr	r1, [r6, #0]
 8001894:	4605      	mov	r5, r0
 8001896:	b911      	cbnz	r1, 800189e <sbrk_aligned+0x12>
 8001898:	f000 fb7a 	bl	8001f90 <_sbrk_r>
 800189c:	6030      	str	r0, [r6, #0]
 800189e:	4621      	mov	r1, r4
 80018a0:	4628      	mov	r0, r5
 80018a2:	f000 fb75 	bl	8001f90 <_sbrk_r>
 80018a6:	1c43      	adds	r3, r0, #1
 80018a8:	d00a      	beq.n	80018c0 <sbrk_aligned+0x34>
 80018aa:	1cc4      	adds	r4, r0, #3
 80018ac:	f024 0403 	bic.w	r4, r4, #3
 80018b0:	42a0      	cmp	r0, r4
 80018b2:	d007      	beq.n	80018c4 <sbrk_aligned+0x38>
 80018b4:	1a21      	subs	r1, r4, r0
 80018b6:	4628      	mov	r0, r5
 80018b8:	f000 fb6a 	bl	8001f90 <_sbrk_r>
 80018bc:	3001      	adds	r0, #1
 80018be:	d101      	bne.n	80018c4 <sbrk_aligned+0x38>
 80018c0:	f04f 34ff 	mov.w	r4, #4294967295
 80018c4:	4620      	mov	r0, r4
 80018c6:	bd70      	pop	{r4, r5, r6, pc}
 80018c8:	200000b8 	.word	0x200000b8

080018cc <_malloc_r>:
 80018cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80018d0:	1ccd      	adds	r5, r1, #3
 80018d2:	f025 0503 	bic.w	r5, r5, #3
 80018d6:	3508      	adds	r5, #8
 80018d8:	2d0c      	cmp	r5, #12
 80018da:	bf38      	it	cc
 80018dc:	250c      	movcc	r5, #12
 80018de:	2d00      	cmp	r5, #0
 80018e0:	4607      	mov	r7, r0
 80018e2:	db01      	blt.n	80018e8 <_malloc_r+0x1c>
 80018e4:	42a9      	cmp	r1, r5
 80018e6:	d905      	bls.n	80018f4 <_malloc_r+0x28>
 80018e8:	230c      	movs	r3, #12
 80018ea:	2600      	movs	r6, #0
 80018ec:	603b      	str	r3, [r7, #0]
 80018ee:	4630      	mov	r0, r6
 80018f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80018f4:	4e2e      	ldr	r6, [pc, #184]	; (80019b0 <_malloc_r+0xe4>)
 80018f6:	f000 fe4d 	bl	8002594 <__malloc_lock>
 80018fa:	6833      	ldr	r3, [r6, #0]
 80018fc:	461c      	mov	r4, r3
 80018fe:	bb34      	cbnz	r4, 800194e <_malloc_r+0x82>
 8001900:	4629      	mov	r1, r5
 8001902:	4638      	mov	r0, r7
 8001904:	f7ff ffc2 	bl	800188c <sbrk_aligned>
 8001908:	1c43      	adds	r3, r0, #1
 800190a:	4604      	mov	r4, r0
 800190c:	d14d      	bne.n	80019aa <_malloc_r+0xde>
 800190e:	6834      	ldr	r4, [r6, #0]
 8001910:	4626      	mov	r6, r4
 8001912:	2e00      	cmp	r6, #0
 8001914:	d140      	bne.n	8001998 <_malloc_r+0xcc>
 8001916:	6823      	ldr	r3, [r4, #0]
 8001918:	4631      	mov	r1, r6
 800191a:	4638      	mov	r0, r7
 800191c:	eb04 0803 	add.w	r8, r4, r3
 8001920:	f000 fb36 	bl	8001f90 <_sbrk_r>
 8001924:	4580      	cmp	r8, r0
 8001926:	d13a      	bne.n	800199e <_malloc_r+0xd2>
 8001928:	6821      	ldr	r1, [r4, #0]
 800192a:	3503      	adds	r5, #3
 800192c:	1a6d      	subs	r5, r5, r1
 800192e:	f025 0503 	bic.w	r5, r5, #3
 8001932:	3508      	adds	r5, #8
 8001934:	2d0c      	cmp	r5, #12
 8001936:	bf38      	it	cc
 8001938:	250c      	movcc	r5, #12
 800193a:	4638      	mov	r0, r7
 800193c:	4629      	mov	r1, r5
 800193e:	f7ff ffa5 	bl	800188c <sbrk_aligned>
 8001942:	3001      	adds	r0, #1
 8001944:	d02b      	beq.n	800199e <_malloc_r+0xd2>
 8001946:	6823      	ldr	r3, [r4, #0]
 8001948:	442b      	add	r3, r5
 800194a:	6023      	str	r3, [r4, #0]
 800194c:	e00e      	b.n	800196c <_malloc_r+0xa0>
 800194e:	6822      	ldr	r2, [r4, #0]
 8001950:	1b52      	subs	r2, r2, r5
 8001952:	d41e      	bmi.n	8001992 <_malloc_r+0xc6>
 8001954:	2a0b      	cmp	r2, #11
 8001956:	d916      	bls.n	8001986 <_malloc_r+0xba>
 8001958:	1961      	adds	r1, r4, r5
 800195a:	42a3      	cmp	r3, r4
 800195c:	6025      	str	r5, [r4, #0]
 800195e:	bf18      	it	ne
 8001960:	6059      	strne	r1, [r3, #4]
 8001962:	6863      	ldr	r3, [r4, #4]
 8001964:	bf08      	it	eq
 8001966:	6031      	streq	r1, [r6, #0]
 8001968:	5162      	str	r2, [r4, r5]
 800196a:	604b      	str	r3, [r1, #4]
 800196c:	4638      	mov	r0, r7
 800196e:	f104 060b 	add.w	r6, r4, #11
 8001972:	f000 fe15 	bl	80025a0 <__malloc_unlock>
 8001976:	f026 0607 	bic.w	r6, r6, #7
 800197a:	1d23      	adds	r3, r4, #4
 800197c:	1af2      	subs	r2, r6, r3
 800197e:	d0b6      	beq.n	80018ee <_malloc_r+0x22>
 8001980:	1b9b      	subs	r3, r3, r6
 8001982:	50a3      	str	r3, [r4, r2]
 8001984:	e7b3      	b.n	80018ee <_malloc_r+0x22>
 8001986:	6862      	ldr	r2, [r4, #4]
 8001988:	42a3      	cmp	r3, r4
 800198a:	bf0c      	ite	eq
 800198c:	6032      	streq	r2, [r6, #0]
 800198e:	605a      	strne	r2, [r3, #4]
 8001990:	e7ec      	b.n	800196c <_malloc_r+0xa0>
 8001992:	4623      	mov	r3, r4
 8001994:	6864      	ldr	r4, [r4, #4]
 8001996:	e7b2      	b.n	80018fe <_malloc_r+0x32>
 8001998:	4634      	mov	r4, r6
 800199a:	6876      	ldr	r6, [r6, #4]
 800199c:	e7b9      	b.n	8001912 <_malloc_r+0x46>
 800199e:	230c      	movs	r3, #12
 80019a0:	4638      	mov	r0, r7
 80019a2:	603b      	str	r3, [r7, #0]
 80019a4:	f000 fdfc 	bl	80025a0 <__malloc_unlock>
 80019a8:	e7a1      	b.n	80018ee <_malloc_r+0x22>
 80019aa:	6025      	str	r5, [r4, #0]
 80019ac:	e7de      	b.n	800196c <_malloc_r+0xa0>
 80019ae:	bf00      	nop
 80019b0:	200000b4 	.word	0x200000b4

080019b4 <__sfputc_r>:
 80019b4:	6893      	ldr	r3, [r2, #8]
 80019b6:	b410      	push	{r4}
 80019b8:	3b01      	subs	r3, #1
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	6093      	str	r3, [r2, #8]
 80019be:	da07      	bge.n	80019d0 <__sfputc_r+0x1c>
 80019c0:	6994      	ldr	r4, [r2, #24]
 80019c2:	42a3      	cmp	r3, r4
 80019c4:	db01      	blt.n	80019ca <__sfputc_r+0x16>
 80019c6:	290a      	cmp	r1, #10
 80019c8:	d102      	bne.n	80019d0 <__sfputc_r+0x1c>
 80019ca:	bc10      	pop	{r4}
 80019cc:	f000 baf0 	b.w	8001fb0 <__swbuf_r>
 80019d0:	6813      	ldr	r3, [r2, #0]
 80019d2:	1c58      	adds	r0, r3, #1
 80019d4:	6010      	str	r0, [r2, #0]
 80019d6:	7019      	strb	r1, [r3, #0]
 80019d8:	4608      	mov	r0, r1
 80019da:	bc10      	pop	{r4}
 80019dc:	4770      	bx	lr

080019de <__sfputs_r>:
 80019de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019e0:	4606      	mov	r6, r0
 80019e2:	460f      	mov	r7, r1
 80019e4:	4614      	mov	r4, r2
 80019e6:	18d5      	adds	r5, r2, r3
 80019e8:	42ac      	cmp	r4, r5
 80019ea:	d101      	bne.n	80019f0 <__sfputs_r+0x12>
 80019ec:	2000      	movs	r0, #0
 80019ee:	e007      	b.n	8001a00 <__sfputs_r+0x22>
 80019f0:	463a      	mov	r2, r7
 80019f2:	4630      	mov	r0, r6
 80019f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80019f8:	f7ff ffdc 	bl	80019b4 <__sfputc_r>
 80019fc:	1c43      	adds	r3, r0, #1
 80019fe:	d1f3      	bne.n	80019e8 <__sfputs_r+0xa>
 8001a00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001a04 <_vfiprintf_r>:
 8001a04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001a08:	460d      	mov	r5, r1
 8001a0a:	4614      	mov	r4, r2
 8001a0c:	4698      	mov	r8, r3
 8001a0e:	4606      	mov	r6, r0
 8001a10:	b09d      	sub	sp, #116	; 0x74
 8001a12:	b118      	cbz	r0, 8001a1c <_vfiprintf_r+0x18>
 8001a14:	6983      	ldr	r3, [r0, #24]
 8001a16:	b90b      	cbnz	r3, 8001a1c <_vfiprintf_r+0x18>
 8001a18:	f000 fca8 	bl	800236c <__sinit>
 8001a1c:	4b89      	ldr	r3, [pc, #548]	; (8001c44 <_vfiprintf_r+0x240>)
 8001a1e:	429d      	cmp	r5, r3
 8001a20:	d11b      	bne.n	8001a5a <_vfiprintf_r+0x56>
 8001a22:	6875      	ldr	r5, [r6, #4]
 8001a24:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001a26:	07d9      	lsls	r1, r3, #31
 8001a28:	d405      	bmi.n	8001a36 <_vfiprintf_r+0x32>
 8001a2a:	89ab      	ldrh	r3, [r5, #12]
 8001a2c:	059a      	lsls	r2, r3, #22
 8001a2e:	d402      	bmi.n	8001a36 <_vfiprintf_r+0x32>
 8001a30:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001a32:	f000 fd39 	bl	80024a8 <__retarget_lock_acquire_recursive>
 8001a36:	89ab      	ldrh	r3, [r5, #12]
 8001a38:	071b      	lsls	r3, r3, #28
 8001a3a:	d501      	bpl.n	8001a40 <_vfiprintf_r+0x3c>
 8001a3c:	692b      	ldr	r3, [r5, #16]
 8001a3e:	b9eb      	cbnz	r3, 8001a7c <_vfiprintf_r+0x78>
 8001a40:	4629      	mov	r1, r5
 8001a42:	4630      	mov	r0, r6
 8001a44:	f000 fb06 	bl	8002054 <__swsetup_r>
 8001a48:	b1c0      	cbz	r0, 8001a7c <_vfiprintf_r+0x78>
 8001a4a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001a4c:	07dc      	lsls	r4, r3, #31
 8001a4e:	d50e      	bpl.n	8001a6e <_vfiprintf_r+0x6a>
 8001a50:	f04f 30ff 	mov.w	r0, #4294967295
 8001a54:	b01d      	add	sp, #116	; 0x74
 8001a56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001a5a:	4b7b      	ldr	r3, [pc, #492]	; (8001c48 <_vfiprintf_r+0x244>)
 8001a5c:	429d      	cmp	r5, r3
 8001a5e:	d101      	bne.n	8001a64 <_vfiprintf_r+0x60>
 8001a60:	68b5      	ldr	r5, [r6, #8]
 8001a62:	e7df      	b.n	8001a24 <_vfiprintf_r+0x20>
 8001a64:	4b79      	ldr	r3, [pc, #484]	; (8001c4c <_vfiprintf_r+0x248>)
 8001a66:	429d      	cmp	r5, r3
 8001a68:	bf08      	it	eq
 8001a6a:	68f5      	ldreq	r5, [r6, #12]
 8001a6c:	e7da      	b.n	8001a24 <_vfiprintf_r+0x20>
 8001a6e:	89ab      	ldrh	r3, [r5, #12]
 8001a70:	0598      	lsls	r0, r3, #22
 8001a72:	d4ed      	bmi.n	8001a50 <_vfiprintf_r+0x4c>
 8001a74:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001a76:	f000 fd18 	bl	80024aa <__retarget_lock_release_recursive>
 8001a7a:	e7e9      	b.n	8001a50 <_vfiprintf_r+0x4c>
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	9309      	str	r3, [sp, #36]	; 0x24
 8001a80:	2320      	movs	r3, #32
 8001a82:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001a86:	2330      	movs	r3, #48	; 0x30
 8001a88:	f04f 0901 	mov.w	r9, #1
 8001a8c:	f8cd 800c 	str.w	r8, [sp, #12]
 8001a90:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8001c50 <_vfiprintf_r+0x24c>
 8001a94:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001a98:	4623      	mov	r3, r4
 8001a9a:	469a      	mov	sl, r3
 8001a9c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001aa0:	b10a      	cbz	r2, 8001aa6 <_vfiprintf_r+0xa2>
 8001aa2:	2a25      	cmp	r2, #37	; 0x25
 8001aa4:	d1f9      	bne.n	8001a9a <_vfiprintf_r+0x96>
 8001aa6:	ebba 0b04 	subs.w	fp, sl, r4
 8001aaa:	d00b      	beq.n	8001ac4 <_vfiprintf_r+0xc0>
 8001aac:	465b      	mov	r3, fp
 8001aae:	4622      	mov	r2, r4
 8001ab0:	4629      	mov	r1, r5
 8001ab2:	4630      	mov	r0, r6
 8001ab4:	f7ff ff93 	bl	80019de <__sfputs_r>
 8001ab8:	3001      	adds	r0, #1
 8001aba:	f000 80aa 	beq.w	8001c12 <_vfiprintf_r+0x20e>
 8001abe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001ac0:	445a      	add	r2, fp
 8001ac2:	9209      	str	r2, [sp, #36]	; 0x24
 8001ac4:	f89a 3000 	ldrb.w	r3, [sl]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	f000 80a2 	beq.w	8001c12 <_vfiprintf_r+0x20e>
 8001ace:	2300      	movs	r3, #0
 8001ad0:	f04f 32ff 	mov.w	r2, #4294967295
 8001ad4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001ad8:	f10a 0a01 	add.w	sl, sl, #1
 8001adc:	9304      	str	r3, [sp, #16]
 8001ade:	9307      	str	r3, [sp, #28]
 8001ae0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001ae4:	931a      	str	r3, [sp, #104]	; 0x68
 8001ae6:	4654      	mov	r4, sl
 8001ae8:	2205      	movs	r2, #5
 8001aea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001aee:	4858      	ldr	r0, [pc, #352]	; (8001c50 <_vfiprintf_r+0x24c>)
 8001af0:	f000 fd42 	bl	8002578 <memchr>
 8001af4:	9a04      	ldr	r2, [sp, #16]
 8001af6:	b9d8      	cbnz	r0, 8001b30 <_vfiprintf_r+0x12c>
 8001af8:	06d1      	lsls	r1, r2, #27
 8001afa:	bf44      	itt	mi
 8001afc:	2320      	movmi	r3, #32
 8001afe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001b02:	0713      	lsls	r3, r2, #28
 8001b04:	bf44      	itt	mi
 8001b06:	232b      	movmi	r3, #43	; 0x2b
 8001b08:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001b0c:	f89a 3000 	ldrb.w	r3, [sl]
 8001b10:	2b2a      	cmp	r3, #42	; 0x2a
 8001b12:	d015      	beq.n	8001b40 <_vfiprintf_r+0x13c>
 8001b14:	4654      	mov	r4, sl
 8001b16:	2000      	movs	r0, #0
 8001b18:	f04f 0c0a 	mov.w	ip, #10
 8001b1c:	9a07      	ldr	r2, [sp, #28]
 8001b1e:	4621      	mov	r1, r4
 8001b20:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001b24:	3b30      	subs	r3, #48	; 0x30
 8001b26:	2b09      	cmp	r3, #9
 8001b28:	d94e      	bls.n	8001bc8 <_vfiprintf_r+0x1c4>
 8001b2a:	b1b0      	cbz	r0, 8001b5a <_vfiprintf_r+0x156>
 8001b2c:	9207      	str	r2, [sp, #28]
 8001b2e:	e014      	b.n	8001b5a <_vfiprintf_r+0x156>
 8001b30:	eba0 0308 	sub.w	r3, r0, r8
 8001b34:	fa09 f303 	lsl.w	r3, r9, r3
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	46a2      	mov	sl, r4
 8001b3c:	9304      	str	r3, [sp, #16]
 8001b3e:	e7d2      	b.n	8001ae6 <_vfiprintf_r+0xe2>
 8001b40:	9b03      	ldr	r3, [sp, #12]
 8001b42:	1d19      	adds	r1, r3, #4
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	9103      	str	r1, [sp, #12]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	bfbb      	ittet	lt
 8001b4c:	425b      	neglt	r3, r3
 8001b4e:	f042 0202 	orrlt.w	r2, r2, #2
 8001b52:	9307      	strge	r3, [sp, #28]
 8001b54:	9307      	strlt	r3, [sp, #28]
 8001b56:	bfb8      	it	lt
 8001b58:	9204      	strlt	r2, [sp, #16]
 8001b5a:	7823      	ldrb	r3, [r4, #0]
 8001b5c:	2b2e      	cmp	r3, #46	; 0x2e
 8001b5e:	d10c      	bne.n	8001b7a <_vfiprintf_r+0x176>
 8001b60:	7863      	ldrb	r3, [r4, #1]
 8001b62:	2b2a      	cmp	r3, #42	; 0x2a
 8001b64:	d135      	bne.n	8001bd2 <_vfiprintf_r+0x1ce>
 8001b66:	9b03      	ldr	r3, [sp, #12]
 8001b68:	3402      	adds	r4, #2
 8001b6a:	1d1a      	adds	r2, r3, #4
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	9203      	str	r2, [sp, #12]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	bfb8      	it	lt
 8001b74:	f04f 33ff 	movlt.w	r3, #4294967295
 8001b78:	9305      	str	r3, [sp, #20]
 8001b7a:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8001c54 <_vfiprintf_r+0x250>
 8001b7e:	2203      	movs	r2, #3
 8001b80:	4650      	mov	r0, sl
 8001b82:	7821      	ldrb	r1, [r4, #0]
 8001b84:	f000 fcf8 	bl	8002578 <memchr>
 8001b88:	b140      	cbz	r0, 8001b9c <_vfiprintf_r+0x198>
 8001b8a:	2340      	movs	r3, #64	; 0x40
 8001b8c:	eba0 000a 	sub.w	r0, r0, sl
 8001b90:	fa03 f000 	lsl.w	r0, r3, r0
 8001b94:	9b04      	ldr	r3, [sp, #16]
 8001b96:	3401      	adds	r4, #1
 8001b98:	4303      	orrs	r3, r0
 8001b9a:	9304      	str	r3, [sp, #16]
 8001b9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001ba0:	2206      	movs	r2, #6
 8001ba2:	482d      	ldr	r0, [pc, #180]	; (8001c58 <_vfiprintf_r+0x254>)
 8001ba4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001ba8:	f000 fce6 	bl	8002578 <memchr>
 8001bac:	2800      	cmp	r0, #0
 8001bae:	d03f      	beq.n	8001c30 <_vfiprintf_r+0x22c>
 8001bb0:	4b2a      	ldr	r3, [pc, #168]	; (8001c5c <_vfiprintf_r+0x258>)
 8001bb2:	bb1b      	cbnz	r3, 8001bfc <_vfiprintf_r+0x1f8>
 8001bb4:	9b03      	ldr	r3, [sp, #12]
 8001bb6:	3307      	adds	r3, #7
 8001bb8:	f023 0307 	bic.w	r3, r3, #7
 8001bbc:	3308      	adds	r3, #8
 8001bbe:	9303      	str	r3, [sp, #12]
 8001bc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001bc2:	443b      	add	r3, r7
 8001bc4:	9309      	str	r3, [sp, #36]	; 0x24
 8001bc6:	e767      	b.n	8001a98 <_vfiprintf_r+0x94>
 8001bc8:	460c      	mov	r4, r1
 8001bca:	2001      	movs	r0, #1
 8001bcc:	fb0c 3202 	mla	r2, ip, r2, r3
 8001bd0:	e7a5      	b.n	8001b1e <_vfiprintf_r+0x11a>
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	f04f 0c0a 	mov.w	ip, #10
 8001bd8:	4619      	mov	r1, r3
 8001bda:	3401      	adds	r4, #1
 8001bdc:	9305      	str	r3, [sp, #20]
 8001bde:	4620      	mov	r0, r4
 8001be0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001be4:	3a30      	subs	r2, #48	; 0x30
 8001be6:	2a09      	cmp	r2, #9
 8001be8:	d903      	bls.n	8001bf2 <_vfiprintf_r+0x1ee>
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d0c5      	beq.n	8001b7a <_vfiprintf_r+0x176>
 8001bee:	9105      	str	r1, [sp, #20]
 8001bf0:	e7c3      	b.n	8001b7a <_vfiprintf_r+0x176>
 8001bf2:	4604      	mov	r4, r0
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	fb0c 2101 	mla	r1, ip, r1, r2
 8001bfa:	e7f0      	b.n	8001bde <_vfiprintf_r+0x1da>
 8001bfc:	ab03      	add	r3, sp, #12
 8001bfe:	9300      	str	r3, [sp, #0]
 8001c00:	462a      	mov	r2, r5
 8001c02:	4630      	mov	r0, r6
 8001c04:	4b16      	ldr	r3, [pc, #88]	; (8001c60 <_vfiprintf_r+0x25c>)
 8001c06:	a904      	add	r1, sp, #16
 8001c08:	f3af 8000 	nop.w
 8001c0c:	4607      	mov	r7, r0
 8001c0e:	1c78      	adds	r0, r7, #1
 8001c10:	d1d6      	bne.n	8001bc0 <_vfiprintf_r+0x1bc>
 8001c12:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001c14:	07d9      	lsls	r1, r3, #31
 8001c16:	d405      	bmi.n	8001c24 <_vfiprintf_r+0x220>
 8001c18:	89ab      	ldrh	r3, [r5, #12]
 8001c1a:	059a      	lsls	r2, r3, #22
 8001c1c:	d402      	bmi.n	8001c24 <_vfiprintf_r+0x220>
 8001c1e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001c20:	f000 fc43 	bl	80024aa <__retarget_lock_release_recursive>
 8001c24:	89ab      	ldrh	r3, [r5, #12]
 8001c26:	065b      	lsls	r3, r3, #25
 8001c28:	f53f af12 	bmi.w	8001a50 <_vfiprintf_r+0x4c>
 8001c2c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001c2e:	e711      	b.n	8001a54 <_vfiprintf_r+0x50>
 8001c30:	ab03      	add	r3, sp, #12
 8001c32:	9300      	str	r3, [sp, #0]
 8001c34:	462a      	mov	r2, r5
 8001c36:	4630      	mov	r0, r6
 8001c38:	4b09      	ldr	r3, [pc, #36]	; (8001c60 <_vfiprintf_r+0x25c>)
 8001c3a:	a904      	add	r1, sp, #16
 8001c3c:	f000 f882 	bl	8001d44 <_printf_i>
 8001c40:	e7e4      	b.n	8001c0c <_vfiprintf_r+0x208>
 8001c42:	bf00      	nop
 8001c44:	080028dc 	.word	0x080028dc
 8001c48:	080028fc 	.word	0x080028fc
 8001c4c:	080028bc 	.word	0x080028bc
 8001c50:	08002886 	.word	0x08002886
 8001c54:	0800288c 	.word	0x0800288c
 8001c58:	08002890 	.word	0x08002890
 8001c5c:	00000000 	.word	0x00000000
 8001c60:	080019df 	.word	0x080019df

08001c64 <_printf_common>:
 8001c64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001c68:	4616      	mov	r6, r2
 8001c6a:	4699      	mov	r9, r3
 8001c6c:	688a      	ldr	r2, [r1, #8]
 8001c6e:	690b      	ldr	r3, [r1, #16]
 8001c70:	4607      	mov	r7, r0
 8001c72:	4293      	cmp	r3, r2
 8001c74:	bfb8      	it	lt
 8001c76:	4613      	movlt	r3, r2
 8001c78:	6033      	str	r3, [r6, #0]
 8001c7a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001c7e:	460c      	mov	r4, r1
 8001c80:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001c84:	b10a      	cbz	r2, 8001c8a <_printf_common+0x26>
 8001c86:	3301      	adds	r3, #1
 8001c88:	6033      	str	r3, [r6, #0]
 8001c8a:	6823      	ldr	r3, [r4, #0]
 8001c8c:	0699      	lsls	r1, r3, #26
 8001c8e:	bf42      	ittt	mi
 8001c90:	6833      	ldrmi	r3, [r6, #0]
 8001c92:	3302      	addmi	r3, #2
 8001c94:	6033      	strmi	r3, [r6, #0]
 8001c96:	6825      	ldr	r5, [r4, #0]
 8001c98:	f015 0506 	ands.w	r5, r5, #6
 8001c9c:	d106      	bne.n	8001cac <_printf_common+0x48>
 8001c9e:	f104 0a19 	add.w	sl, r4, #25
 8001ca2:	68e3      	ldr	r3, [r4, #12]
 8001ca4:	6832      	ldr	r2, [r6, #0]
 8001ca6:	1a9b      	subs	r3, r3, r2
 8001ca8:	42ab      	cmp	r3, r5
 8001caa:	dc28      	bgt.n	8001cfe <_printf_common+0x9a>
 8001cac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8001cb0:	1e13      	subs	r3, r2, #0
 8001cb2:	6822      	ldr	r2, [r4, #0]
 8001cb4:	bf18      	it	ne
 8001cb6:	2301      	movne	r3, #1
 8001cb8:	0692      	lsls	r2, r2, #26
 8001cba:	d42d      	bmi.n	8001d18 <_printf_common+0xb4>
 8001cbc:	4649      	mov	r1, r9
 8001cbe:	4638      	mov	r0, r7
 8001cc0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001cc4:	47c0      	blx	r8
 8001cc6:	3001      	adds	r0, #1
 8001cc8:	d020      	beq.n	8001d0c <_printf_common+0xa8>
 8001cca:	6823      	ldr	r3, [r4, #0]
 8001ccc:	68e5      	ldr	r5, [r4, #12]
 8001cce:	f003 0306 	and.w	r3, r3, #6
 8001cd2:	2b04      	cmp	r3, #4
 8001cd4:	bf18      	it	ne
 8001cd6:	2500      	movne	r5, #0
 8001cd8:	6832      	ldr	r2, [r6, #0]
 8001cda:	f04f 0600 	mov.w	r6, #0
 8001cde:	68a3      	ldr	r3, [r4, #8]
 8001ce0:	bf08      	it	eq
 8001ce2:	1aad      	subeq	r5, r5, r2
 8001ce4:	6922      	ldr	r2, [r4, #16]
 8001ce6:	bf08      	it	eq
 8001ce8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001cec:	4293      	cmp	r3, r2
 8001cee:	bfc4      	itt	gt
 8001cf0:	1a9b      	subgt	r3, r3, r2
 8001cf2:	18ed      	addgt	r5, r5, r3
 8001cf4:	341a      	adds	r4, #26
 8001cf6:	42b5      	cmp	r5, r6
 8001cf8:	d11a      	bne.n	8001d30 <_printf_common+0xcc>
 8001cfa:	2000      	movs	r0, #0
 8001cfc:	e008      	b.n	8001d10 <_printf_common+0xac>
 8001cfe:	2301      	movs	r3, #1
 8001d00:	4652      	mov	r2, sl
 8001d02:	4649      	mov	r1, r9
 8001d04:	4638      	mov	r0, r7
 8001d06:	47c0      	blx	r8
 8001d08:	3001      	adds	r0, #1
 8001d0a:	d103      	bne.n	8001d14 <_printf_common+0xb0>
 8001d0c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001d14:	3501      	adds	r5, #1
 8001d16:	e7c4      	b.n	8001ca2 <_printf_common+0x3e>
 8001d18:	2030      	movs	r0, #48	; 0x30
 8001d1a:	18e1      	adds	r1, r4, r3
 8001d1c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001d20:	1c5a      	adds	r2, r3, #1
 8001d22:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001d26:	4422      	add	r2, r4
 8001d28:	3302      	adds	r3, #2
 8001d2a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001d2e:	e7c5      	b.n	8001cbc <_printf_common+0x58>
 8001d30:	2301      	movs	r3, #1
 8001d32:	4622      	mov	r2, r4
 8001d34:	4649      	mov	r1, r9
 8001d36:	4638      	mov	r0, r7
 8001d38:	47c0      	blx	r8
 8001d3a:	3001      	adds	r0, #1
 8001d3c:	d0e6      	beq.n	8001d0c <_printf_common+0xa8>
 8001d3e:	3601      	adds	r6, #1
 8001d40:	e7d9      	b.n	8001cf6 <_printf_common+0x92>
	...

08001d44 <_printf_i>:
 8001d44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001d48:	7e0f      	ldrb	r7, [r1, #24]
 8001d4a:	4691      	mov	r9, r2
 8001d4c:	2f78      	cmp	r7, #120	; 0x78
 8001d4e:	4680      	mov	r8, r0
 8001d50:	460c      	mov	r4, r1
 8001d52:	469a      	mov	sl, r3
 8001d54:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8001d56:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8001d5a:	d807      	bhi.n	8001d6c <_printf_i+0x28>
 8001d5c:	2f62      	cmp	r7, #98	; 0x62
 8001d5e:	d80a      	bhi.n	8001d76 <_printf_i+0x32>
 8001d60:	2f00      	cmp	r7, #0
 8001d62:	f000 80d9 	beq.w	8001f18 <_printf_i+0x1d4>
 8001d66:	2f58      	cmp	r7, #88	; 0x58
 8001d68:	f000 80a4 	beq.w	8001eb4 <_printf_i+0x170>
 8001d6c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001d70:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8001d74:	e03a      	b.n	8001dec <_printf_i+0xa8>
 8001d76:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8001d7a:	2b15      	cmp	r3, #21
 8001d7c:	d8f6      	bhi.n	8001d6c <_printf_i+0x28>
 8001d7e:	a101      	add	r1, pc, #4	; (adr r1, 8001d84 <_printf_i+0x40>)
 8001d80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001d84:	08001ddd 	.word	0x08001ddd
 8001d88:	08001df1 	.word	0x08001df1
 8001d8c:	08001d6d 	.word	0x08001d6d
 8001d90:	08001d6d 	.word	0x08001d6d
 8001d94:	08001d6d 	.word	0x08001d6d
 8001d98:	08001d6d 	.word	0x08001d6d
 8001d9c:	08001df1 	.word	0x08001df1
 8001da0:	08001d6d 	.word	0x08001d6d
 8001da4:	08001d6d 	.word	0x08001d6d
 8001da8:	08001d6d 	.word	0x08001d6d
 8001dac:	08001d6d 	.word	0x08001d6d
 8001db0:	08001eff 	.word	0x08001eff
 8001db4:	08001e21 	.word	0x08001e21
 8001db8:	08001ee1 	.word	0x08001ee1
 8001dbc:	08001d6d 	.word	0x08001d6d
 8001dc0:	08001d6d 	.word	0x08001d6d
 8001dc4:	08001f21 	.word	0x08001f21
 8001dc8:	08001d6d 	.word	0x08001d6d
 8001dcc:	08001e21 	.word	0x08001e21
 8001dd0:	08001d6d 	.word	0x08001d6d
 8001dd4:	08001d6d 	.word	0x08001d6d
 8001dd8:	08001ee9 	.word	0x08001ee9
 8001ddc:	682b      	ldr	r3, [r5, #0]
 8001dde:	1d1a      	adds	r2, r3, #4
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	602a      	str	r2, [r5, #0]
 8001de4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001de8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001dec:	2301      	movs	r3, #1
 8001dee:	e0a4      	b.n	8001f3a <_printf_i+0x1f6>
 8001df0:	6820      	ldr	r0, [r4, #0]
 8001df2:	6829      	ldr	r1, [r5, #0]
 8001df4:	0606      	lsls	r6, r0, #24
 8001df6:	f101 0304 	add.w	r3, r1, #4
 8001dfa:	d50a      	bpl.n	8001e12 <_printf_i+0xce>
 8001dfc:	680e      	ldr	r6, [r1, #0]
 8001dfe:	602b      	str	r3, [r5, #0]
 8001e00:	2e00      	cmp	r6, #0
 8001e02:	da03      	bge.n	8001e0c <_printf_i+0xc8>
 8001e04:	232d      	movs	r3, #45	; 0x2d
 8001e06:	4276      	negs	r6, r6
 8001e08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001e0c:	230a      	movs	r3, #10
 8001e0e:	485e      	ldr	r0, [pc, #376]	; (8001f88 <_printf_i+0x244>)
 8001e10:	e019      	b.n	8001e46 <_printf_i+0x102>
 8001e12:	680e      	ldr	r6, [r1, #0]
 8001e14:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001e18:	602b      	str	r3, [r5, #0]
 8001e1a:	bf18      	it	ne
 8001e1c:	b236      	sxthne	r6, r6
 8001e1e:	e7ef      	b.n	8001e00 <_printf_i+0xbc>
 8001e20:	682b      	ldr	r3, [r5, #0]
 8001e22:	6820      	ldr	r0, [r4, #0]
 8001e24:	1d19      	adds	r1, r3, #4
 8001e26:	6029      	str	r1, [r5, #0]
 8001e28:	0601      	lsls	r1, r0, #24
 8001e2a:	d501      	bpl.n	8001e30 <_printf_i+0xec>
 8001e2c:	681e      	ldr	r6, [r3, #0]
 8001e2e:	e002      	b.n	8001e36 <_printf_i+0xf2>
 8001e30:	0646      	lsls	r6, r0, #25
 8001e32:	d5fb      	bpl.n	8001e2c <_printf_i+0xe8>
 8001e34:	881e      	ldrh	r6, [r3, #0]
 8001e36:	2f6f      	cmp	r7, #111	; 0x6f
 8001e38:	bf0c      	ite	eq
 8001e3a:	2308      	moveq	r3, #8
 8001e3c:	230a      	movne	r3, #10
 8001e3e:	4852      	ldr	r0, [pc, #328]	; (8001f88 <_printf_i+0x244>)
 8001e40:	2100      	movs	r1, #0
 8001e42:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8001e46:	6865      	ldr	r5, [r4, #4]
 8001e48:	2d00      	cmp	r5, #0
 8001e4a:	bfa8      	it	ge
 8001e4c:	6821      	ldrge	r1, [r4, #0]
 8001e4e:	60a5      	str	r5, [r4, #8]
 8001e50:	bfa4      	itt	ge
 8001e52:	f021 0104 	bicge.w	r1, r1, #4
 8001e56:	6021      	strge	r1, [r4, #0]
 8001e58:	b90e      	cbnz	r6, 8001e5e <_printf_i+0x11a>
 8001e5a:	2d00      	cmp	r5, #0
 8001e5c:	d04d      	beq.n	8001efa <_printf_i+0x1b6>
 8001e5e:	4615      	mov	r5, r2
 8001e60:	fbb6 f1f3 	udiv	r1, r6, r3
 8001e64:	fb03 6711 	mls	r7, r3, r1, r6
 8001e68:	5dc7      	ldrb	r7, [r0, r7]
 8001e6a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8001e6e:	4637      	mov	r7, r6
 8001e70:	42bb      	cmp	r3, r7
 8001e72:	460e      	mov	r6, r1
 8001e74:	d9f4      	bls.n	8001e60 <_printf_i+0x11c>
 8001e76:	2b08      	cmp	r3, #8
 8001e78:	d10b      	bne.n	8001e92 <_printf_i+0x14e>
 8001e7a:	6823      	ldr	r3, [r4, #0]
 8001e7c:	07de      	lsls	r6, r3, #31
 8001e7e:	d508      	bpl.n	8001e92 <_printf_i+0x14e>
 8001e80:	6923      	ldr	r3, [r4, #16]
 8001e82:	6861      	ldr	r1, [r4, #4]
 8001e84:	4299      	cmp	r1, r3
 8001e86:	bfde      	ittt	le
 8001e88:	2330      	movle	r3, #48	; 0x30
 8001e8a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8001e8e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8001e92:	1b52      	subs	r2, r2, r5
 8001e94:	6122      	str	r2, [r4, #16]
 8001e96:	464b      	mov	r3, r9
 8001e98:	4621      	mov	r1, r4
 8001e9a:	4640      	mov	r0, r8
 8001e9c:	f8cd a000 	str.w	sl, [sp]
 8001ea0:	aa03      	add	r2, sp, #12
 8001ea2:	f7ff fedf 	bl	8001c64 <_printf_common>
 8001ea6:	3001      	adds	r0, #1
 8001ea8:	d14c      	bne.n	8001f44 <_printf_i+0x200>
 8001eaa:	f04f 30ff 	mov.w	r0, #4294967295
 8001eae:	b004      	add	sp, #16
 8001eb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001eb4:	4834      	ldr	r0, [pc, #208]	; (8001f88 <_printf_i+0x244>)
 8001eb6:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8001eba:	6829      	ldr	r1, [r5, #0]
 8001ebc:	6823      	ldr	r3, [r4, #0]
 8001ebe:	f851 6b04 	ldr.w	r6, [r1], #4
 8001ec2:	6029      	str	r1, [r5, #0]
 8001ec4:	061d      	lsls	r5, r3, #24
 8001ec6:	d514      	bpl.n	8001ef2 <_printf_i+0x1ae>
 8001ec8:	07df      	lsls	r7, r3, #31
 8001eca:	bf44      	itt	mi
 8001ecc:	f043 0320 	orrmi.w	r3, r3, #32
 8001ed0:	6023      	strmi	r3, [r4, #0]
 8001ed2:	b91e      	cbnz	r6, 8001edc <_printf_i+0x198>
 8001ed4:	6823      	ldr	r3, [r4, #0]
 8001ed6:	f023 0320 	bic.w	r3, r3, #32
 8001eda:	6023      	str	r3, [r4, #0]
 8001edc:	2310      	movs	r3, #16
 8001ede:	e7af      	b.n	8001e40 <_printf_i+0xfc>
 8001ee0:	6823      	ldr	r3, [r4, #0]
 8001ee2:	f043 0320 	orr.w	r3, r3, #32
 8001ee6:	6023      	str	r3, [r4, #0]
 8001ee8:	2378      	movs	r3, #120	; 0x78
 8001eea:	4828      	ldr	r0, [pc, #160]	; (8001f8c <_printf_i+0x248>)
 8001eec:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001ef0:	e7e3      	b.n	8001eba <_printf_i+0x176>
 8001ef2:	0659      	lsls	r1, r3, #25
 8001ef4:	bf48      	it	mi
 8001ef6:	b2b6      	uxthmi	r6, r6
 8001ef8:	e7e6      	b.n	8001ec8 <_printf_i+0x184>
 8001efa:	4615      	mov	r5, r2
 8001efc:	e7bb      	b.n	8001e76 <_printf_i+0x132>
 8001efe:	682b      	ldr	r3, [r5, #0]
 8001f00:	6826      	ldr	r6, [r4, #0]
 8001f02:	1d18      	adds	r0, r3, #4
 8001f04:	6961      	ldr	r1, [r4, #20]
 8001f06:	6028      	str	r0, [r5, #0]
 8001f08:	0635      	lsls	r5, r6, #24
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	d501      	bpl.n	8001f12 <_printf_i+0x1ce>
 8001f0e:	6019      	str	r1, [r3, #0]
 8001f10:	e002      	b.n	8001f18 <_printf_i+0x1d4>
 8001f12:	0670      	lsls	r0, r6, #25
 8001f14:	d5fb      	bpl.n	8001f0e <_printf_i+0x1ca>
 8001f16:	8019      	strh	r1, [r3, #0]
 8001f18:	2300      	movs	r3, #0
 8001f1a:	4615      	mov	r5, r2
 8001f1c:	6123      	str	r3, [r4, #16]
 8001f1e:	e7ba      	b.n	8001e96 <_printf_i+0x152>
 8001f20:	682b      	ldr	r3, [r5, #0]
 8001f22:	2100      	movs	r1, #0
 8001f24:	1d1a      	adds	r2, r3, #4
 8001f26:	602a      	str	r2, [r5, #0]
 8001f28:	681d      	ldr	r5, [r3, #0]
 8001f2a:	6862      	ldr	r2, [r4, #4]
 8001f2c:	4628      	mov	r0, r5
 8001f2e:	f000 fb23 	bl	8002578 <memchr>
 8001f32:	b108      	cbz	r0, 8001f38 <_printf_i+0x1f4>
 8001f34:	1b40      	subs	r0, r0, r5
 8001f36:	6060      	str	r0, [r4, #4]
 8001f38:	6863      	ldr	r3, [r4, #4]
 8001f3a:	6123      	str	r3, [r4, #16]
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001f42:	e7a8      	b.n	8001e96 <_printf_i+0x152>
 8001f44:	462a      	mov	r2, r5
 8001f46:	4649      	mov	r1, r9
 8001f48:	4640      	mov	r0, r8
 8001f4a:	6923      	ldr	r3, [r4, #16]
 8001f4c:	47d0      	blx	sl
 8001f4e:	3001      	adds	r0, #1
 8001f50:	d0ab      	beq.n	8001eaa <_printf_i+0x166>
 8001f52:	6823      	ldr	r3, [r4, #0]
 8001f54:	079b      	lsls	r3, r3, #30
 8001f56:	d413      	bmi.n	8001f80 <_printf_i+0x23c>
 8001f58:	68e0      	ldr	r0, [r4, #12]
 8001f5a:	9b03      	ldr	r3, [sp, #12]
 8001f5c:	4298      	cmp	r0, r3
 8001f5e:	bfb8      	it	lt
 8001f60:	4618      	movlt	r0, r3
 8001f62:	e7a4      	b.n	8001eae <_printf_i+0x16a>
 8001f64:	2301      	movs	r3, #1
 8001f66:	4632      	mov	r2, r6
 8001f68:	4649      	mov	r1, r9
 8001f6a:	4640      	mov	r0, r8
 8001f6c:	47d0      	blx	sl
 8001f6e:	3001      	adds	r0, #1
 8001f70:	d09b      	beq.n	8001eaa <_printf_i+0x166>
 8001f72:	3501      	adds	r5, #1
 8001f74:	68e3      	ldr	r3, [r4, #12]
 8001f76:	9903      	ldr	r1, [sp, #12]
 8001f78:	1a5b      	subs	r3, r3, r1
 8001f7a:	42ab      	cmp	r3, r5
 8001f7c:	dcf2      	bgt.n	8001f64 <_printf_i+0x220>
 8001f7e:	e7eb      	b.n	8001f58 <_printf_i+0x214>
 8001f80:	2500      	movs	r5, #0
 8001f82:	f104 0619 	add.w	r6, r4, #25
 8001f86:	e7f5      	b.n	8001f74 <_printf_i+0x230>
 8001f88:	08002897 	.word	0x08002897
 8001f8c:	080028a8 	.word	0x080028a8

08001f90 <_sbrk_r>:
 8001f90:	b538      	push	{r3, r4, r5, lr}
 8001f92:	2300      	movs	r3, #0
 8001f94:	4d05      	ldr	r5, [pc, #20]	; (8001fac <_sbrk_r+0x1c>)
 8001f96:	4604      	mov	r4, r0
 8001f98:	4608      	mov	r0, r1
 8001f9a:	602b      	str	r3, [r5, #0]
 8001f9c:	f7fe fc10 	bl	80007c0 <_sbrk>
 8001fa0:	1c43      	adds	r3, r0, #1
 8001fa2:	d102      	bne.n	8001faa <_sbrk_r+0x1a>
 8001fa4:	682b      	ldr	r3, [r5, #0]
 8001fa6:	b103      	cbz	r3, 8001faa <_sbrk_r+0x1a>
 8001fa8:	6023      	str	r3, [r4, #0]
 8001faa:	bd38      	pop	{r3, r4, r5, pc}
 8001fac:	200000c0 	.word	0x200000c0

08001fb0 <__swbuf_r>:
 8001fb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fb2:	460e      	mov	r6, r1
 8001fb4:	4614      	mov	r4, r2
 8001fb6:	4605      	mov	r5, r0
 8001fb8:	b118      	cbz	r0, 8001fc2 <__swbuf_r+0x12>
 8001fba:	6983      	ldr	r3, [r0, #24]
 8001fbc:	b90b      	cbnz	r3, 8001fc2 <__swbuf_r+0x12>
 8001fbe:	f000 f9d5 	bl	800236c <__sinit>
 8001fc2:	4b21      	ldr	r3, [pc, #132]	; (8002048 <__swbuf_r+0x98>)
 8001fc4:	429c      	cmp	r4, r3
 8001fc6:	d12b      	bne.n	8002020 <__swbuf_r+0x70>
 8001fc8:	686c      	ldr	r4, [r5, #4]
 8001fca:	69a3      	ldr	r3, [r4, #24]
 8001fcc:	60a3      	str	r3, [r4, #8]
 8001fce:	89a3      	ldrh	r3, [r4, #12]
 8001fd0:	071a      	lsls	r2, r3, #28
 8001fd2:	d52f      	bpl.n	8002034 <__swbuf_r+0x84>
 8001fd4:	6923      	ldr	r3, [r4, #16]
 8001fd6:	b36b      	cbz	r3, 8002034 <__swbuf_r+0x84>
 8001fd8:	6923      	ldr	r3, [r4, #16]
 8001fda:	6820      	ldr	r0, [r4, #0]
 8001fdc:	b2f6      	uxtb	r6, r6
 8001fde:	1ac0      	subs	r0, r0, r3
 8001fe0:	6963      	ldr	r3, [r4, #20]
 8001fe2:	4637      	mov	r7, r6
 8001fe4:	4283      	cmp	r3, r0
 8001fe6:	dc04      	bgt.n	8001ff2 <__swbuf_r+0x42>
 8001fe8:	4621      	mov	r1, r4
 8001fea:	4628      	mov	r0, r5
 8001fec:	f000 f92a 	bl	8002244 <_fflush_r>
 8001ff0:	bb30      	cbnz	r0, 8002040 <__swbuf_r+0x90>
 8001ff2:	68a3      	ldr	r3, [r4, #8]
 8001ff4:	3001      	adds	r0, #1
 8001ff6:	3b01      	subs	r3, #1
 8001ff8:	60a3      	str	r3, [r4, #8]
 8001ffa:	6823      	ldr	r3, [r4, #0]
 8001ffc:	1c5a      	adds	r2, r3, #1
 8001ffe:	6022      	str	r2, [r4, #0]
 8002000:	701e      	strb	r6, [r3, #0]
 8002002:	6963      	ldr	r3, [r4, #20]
 8002004:	4283      	cmp	r3, r0
 8002006:	d004      	beq.n	8002012 <__swbuf_r+0x62>
 8002008:	89a3      	ldrh	r3, [r4, #12]
 800200a:	07db      	lsls	r3, r3, #31
 800200c:	d506      	bpl.n	800201c <__swbuf_r+0x6c>
 800200e:	2e0a      	cmp	r6, #10
 8002010:	d104      	bne.n	800201c <__swbuf_r+0x6c>
 8002012:	4621      	mov	r1, r4
 8002014:	4628      	mov	r0, r5
 8002016:	f000 f915 	bl	8002244 <_fflush_r>
 800201a:	b988      	cbnz	r0, 8002040 <__swbuf_r+0x90>
 800201c:	4638      	mov	r0, r7
 800201e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002020:	4b0a      	ldr	r3, [pc, #40]	; (800204c <__swbuf_r+0x9c>)
 8002022:	429c      	cmp	r4, r3
 8002024:	d101      	bne.n	800202a <__swbuf_r+0x7a>
 8002026:	68ac      	ldr	r4, [r5, #8]
 8002028:	e7cf      	b.n	8001fca <__swbuf_r+0x1a>
 800202a:	4b09      	ldr	r3, [pc, #36]	; (8002050 <__swbuf_r+0xa0>)
 800202c:	429c      	cmp	r4, r3
 800202e:	bf08      	it	eq
 8002030:	68ec      	ldreq	r4, [r5, #12]
 8002032:	e7ca      	b.n	8001fca <__swbuf_r+0x1a>
 8002034:	4621      	mov	r1, r4
 8002036:	4628      	mov	r0, r5
 8002038:	f000 f80c 	bl	8002054 <__swsetup_r>
 800203c:	2800      	cmp	r0, #0
 800203e:	d0cb      	beq.n	8001fd8 <__swbuf_r+0x28>
 8002040:	f04f 37ff 	mov.w	r7, #4294967295
 8002044:	e7ea      	b.n	800201c <__swbuf_r+0x6c>
 8002046:	bf00      	nop
 8002048:	080028dc 	.word	0x080028dc
 800204c:	080028fc 	.word	0x080028fc
 8002050:	080028bc 	.word	0x080028bc

08002054 <__swsetup_r>:
 8002054:	4b32      	ldr	r3, [pc, #200]	; (8002120 <__swsetup_r+0xcc>)
 8002056:	b570      	push	{r4, r5, r6, lr}
 8002058:	681d      	ldr	r5, [r3, #0]
 800205a:	4606      	mov	r6, r0
 800205c:	460c      	mov	r4, r1
 800205e:	b125      	cbz	r5, 800206a <__swsetup_r+0x16>
 8002060:	69ab      	ldr	r3, [r5, #24]
 8002062:	b913      	cbnz	r3, 800206a <__swsetup_r+0x16>
 8002064:	4628      	mov	r0, r5
 8002066:	f000 f981 	bl	800236c <__sinit>
 800206a:	4b2e      	ldr	r3, [pc, #184]	; (8002124 <__swsetup_r+0xd0>)
 800206c:	429c      	cmp	r4, r3
 800206e:	d10f      	bne.n	8002090 <__swsetup_r+0x3c>
 8002070:	686c      	ldr	r4, [r5, #4]
 8002072:	89a3      	ldrh	r3, [r4, #12]
 8002074:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002078:	0719      	lsls	r1, r3, #28
 800207a:	d42c      	bmi.n	80020d6 <__swsetup_r+0x82>
 800207c:	06dd      	lsls	r5, r3, #27
 800207e:	d411      	bmi.n	80020a4 <__swsetup_r+0x50>
 8002080:	2309      	movs	r3, #9
 8002082:	6033      	str	r3, [r6, #0]
 8002084:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002088:	f04f 30ff 	mov.w	r0, #4294967295
 800208c:	81a3      	strh	r3, [r4, #12]
 800208e:	e03e      	b.n	800210e <__swsetup_r+0xba>
 8002090:	4b25      	ldr	r3, [pc, #148]	; (8002128 <__swsetup_r+0xd4>)
 8002092:	429c      	cmp	r4, r3
 8002094:	d101      	bne.n	800209a <__swsetup_r+0x46>
 8002096:	68ac      	ldr	r4, [r5, #8]
 8002098:	e7eb      	b.n	8002072 <__swsetup_r+0x1e>
 800209a:	4b24      	ldr	r3, [pc, #144]	; (800212c <__swsetup_r+0xd8>)
 800209c:	429c      	cmp	r4, r3
 800209e:	bf08      	it	eq
 80020a0:	68ec      	ldreq	r4, [r5, #12]
 80020a2:	e7e6      	b.n	8002072 <__swsetup_r+0x1e>
 80020a4:	0758      	lsls	r0, r3, #29
 80020a6:	d512      	bpl.n	80020ce <__swsetup_r+0x7a>
 80020a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80020aa:	b141      	cbz	r1, 80020be <__swsetup_r+0x6a>
 80020ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80020b0:	4299      	cmp	r1, r3
 80020b2:	d002      	beq.n	80020ba <__swsetup_r+0x66>
 80020b4:	4630      	mov	r0, r6
 80020b6:	f7ff fba1 	bl	80017fc <_free_r>
 80020ba:	2300      	movs	r3, #0
 80020bc:	6363      	str	r3, [r4, #52]	; 0x34
 80020be:	89a3      	ldrh	r3, [r4, #12]
 80020c0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80020c4:	81a3      	strh	r3, [r4, #12]
 80020c6:	2300      	movs	r3, #0
 80020c8:	6063      	str	r3, [r4, #4]
 80020ca:	6923      	ldr	r3, [r4, #16]
 80020cc:	6023      	str	r3, [r4, #0]
 80020ce:	89a3      	ldrh	r3, [r4, #12]
 80020d0:	f043 0308 	orr.w	r3, r3, #8
 80020d4:	81a3      	strh	r3, [r4, #12]
 80020d6:	6923      	ldr	r3, [r4, #16]
 80020d8:	b94b      	cbnz	r3, 80020ee <__swsetup_r+0x9a>
 80020da:	89a3      	ldrh	r3, [r4, #12]
 80020dc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80020e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80020e4:	d003      	beq.n	80020ee <__swsetup_r+0x9a>
 80020e6:	4621      	mov	r1, r4
 80020e8:	4630      	mov	r0, r6
 80020ea:	f000 fa05 	bl	80024f8 <__smakebuf_r>
 80020ee:	89a0      	ldrh	r0, [r4, #12]
 80020f0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80020f4:	f010 0301 	ands.w	r3, r0, #1
 80020f8:	d00a      	beq.n	8002110 <__swsetup_r+0xbc>
 80020fa:	2300      	movs	r3, #0
 80020fc:	60a3      	str	r3, [r4, #8]
 80020fe:	6963      	ldr	r3, [r4, #20]
 8002100:	425b      	negs	r3, r3
 8002102:	61a3      	str	r3, [r4, #24]
 8002104:	6923      	ldr	r3, [r4, #16]
 8002106:	b943      	cbnz	r3, 800211a <__swsetup_r+0xc6>
 8002108:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800210c:	d1ba      	bne.n	8002084 <__swsetup_r+0x30>
 800210e:	bd70      	pop	{r4, r5, r6, pc}
 8002110:	0781      	lsls	r1, r0, #30
 8002112:	bf58      	it	pl
 8002114:	6963      	ldrpl	r3, [r4, #20]
 8002116:	60a3      	str	r3, [r4, #8]
 8002118:	e7f4      	b.n	8002104 <__swsetup_r+0xb0>
 800211a:	2000      	movs	r0, #0
 800211c:	e7f7      	b.n	800210e <__swsetup_r+0xba>
 800211e:	bf00      	nop
 8002120:	2000002c 	.word	0x2000002c
 8002124:	080028dc 	.word	0x080028dc
 8002128:	080028fc 	.word	0x080028fc
 800212c:	080028bc 	.word	0x080028bc

08002130 <abort>:
 8002130:	2006      	movs	r0, #6
 8002132:	b508      	push	{r3, lr}
 8002134:	f000 fa62 	bl	80025fc <raise>
 8002138:	2001      	movs	r0, #1
 800213a:	f7fe facd 	bl	80006d8 <_exit>
	...

08002140 <__sflush_r>:
 8002140:	898a      	ldrh	r2, [r1, #12]
 8002142:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002144:	4605      	mov	r5, r0
 8002146:	0710      	lsls	r0, r2, #28
 8002148:	460c      	mov	r4, r1
 800214a:	d457      	bmi.n	80021fc <__sflush_r+0xbc>
 800214c:	684b      	ldr	r3, [r1, #4]
 800214e:	2b00      	cmp	r3, #0
 8002150:	dc04      	bgt.n	800215c <__sflush_r+0x1c>
 8002152:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002154:	2b00      	cmp	r3, #0
 8002156:	dc01      	bgt.n	800215c <__sflush_r+0x1c>
 8002158:	2000      	movs	r0, #0
 800215a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800215c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800215e:	2e00      	cmp	r6, #0
 8002160:	d0fa      	beq.n	8002158 <__sflush_r+0x18>
 8002162:	2300      	movs	r3, #0
 8002164:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002168:	682f      	ldr	r7, [r5, #0]
 800216a:	602b      	str	r3, [r5, #0]
 800216c:	d032      	beq.n	80021d4 <__sflush_r+0x94>
 800216e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002170:	89a3      	ldrh	r3, [r4, #12]
 8002172:	075a      	lsls	r2, r3, #29
 8002174:	d505      	bpl.n	8002182 <__sflush_r+0x42>
 8002176:	6863      	ldr	r3, [r4, #4]
 8002178:	1ac0      	subs	r0, r0, r3
 800217a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800217c:	b10b      	cbz	r3, 8002182 <__sflush_r+0x42>
 800217e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002180:	1ac0      	subs	r0, r0, r3
 8002182:	2300      	movs	r3, #0
 8002184:	4602      	mov	r2, r0
 8002186:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002188:	4628      	mov	r0, r5
 800218a:	6a21      	ldr	r1, [r4, #32]
 800218c:	47b0      	blx	r6
 800218e:	1c43      	adds	r3, r0, #1
 8002190:	89a3      	ldrh	r3, [r4, #12]
 8002192:	d106      	bne.n	80021a2 <__sflush_r+0x62>
 8002194:	6829      	ldr	r1, [r5, #0]
 8002196:	291d      	cmp	r1, #29
 8002198:	d82c      	bhi.n	80021f4 <__sflush_r+0xb4>
 800219a:	4a29      	ldr	r2, [pc, #164]	; (8002240 <__sflush_r+0x100>)
 800219c:	40ca      	lsrs	r2, r1
 800219e:	07d6      	lsls	r6, r2, #31
 80021a0:	d528      	bpl.n	80021f4 <__sflush_r+0xb4>
 80021a2:	2200      	movs	r2, #0
 80021a4:	6062      	str	r2, [r4, #4]
 80021a6:	6922      	ldr	r2, [r4, #16]
 80021a8:	04d9      	lsls	r1, r3, #19
 80021aa:	6022      	str	r2, [r4, #0]
 80021ac:	d504      	bpl.n	80021b8 <__sflush_r+0x78>
 80021ae:	1c42      	adds	r2, r0, #1
 80021b0:	d101      	bne.n	80021b6 <__sflush_r+0x76>
 80021b2:	682b      	ldr	r3, [r5, #0]
 80021b4:	b903      	cbnz	r3, 80021b8 <__sflush_r+0x78>
 80021b6:	6560      	str	r0, [r4, #84]	; 0x54
 80021b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80021ba:	602f      	str	r7, [r5, #0]
 80021bc:	2900      	cmp	r1, #0
 80021be:	d0cb      	beq.n	8002158 <__sflush_r+0x18>
 80021c0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80021c4:	4299      	cmp	r1, r3
 80021c6:	d002      	beq.n	80021ce <__sflush_r+0x8e>
 80021c8:	4628      	mov	r0, r5
 80021ca:	f7ff fb17 	bl	80017fc <_free_r>
 80021ce:	2000      	movs	r0, #0
 80021d0:	6360      	str	r0, [r4, #52]	; 0x34
 80021d2:	e7c2      	b.n	800215a <__sflush_r+0x1a>
 80021d4:	6a21      	ldr	r1, [r4, #32]
 80021d6:	2301      	movs	r3, #1
 80021d8:	4628      	mov	r0, r5
 80021da:	47b0      	blx	r6
 80021dc:	1c41      	adds	r1, r0, #1
 80021de:	d1c7      	bne.n	8002170 <__sflush_r+0x30>
 80021e0:	682b      	ldr	r3, [r5, #0]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d0c4      	beq.n	8002170 <__sflush_r+0x30>
 80021e6:	2b1d      	cmp	r3, #29
 80021e8:	d001      	beq.n	80021ee <__sflush_r+0xae>
 80021ea:	2b16      	cmp	r3, #22
 80021ec:	d101      	bne.n	80021f2 <__sflush_r+0xb2>
 80021ee:	602f      	str	r7, [r5, #0]
 80021f0:	e7b2      	b.n	8002158 <__sflush_r+0x18>
 80021f2:	89a3      	ldrh	r3, [r4, #12]
 80021f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80021f8:	81a3      	strh	r3, [r4, #12]
 80021fa:	e7ae      	b.n	800215a <__sflush_r+0x1a>
 80021fc:	690f      	ldr	r7, [r1, #16]
 80021fe:	2f00      	cmp	r7, #0
 8002200:	d0aa      	beq.n	8002158 <__sflush_r+0x18>
 8002202:	0793      	lsls	r3, r2, #30
 8002204:	bf18      	it	ne
 8002206:	2300      	movne	r3, #0
 8002208:	680e      	ldr	r6, [r1, #0]
 800220a:	bf08      	it	eq
 800220c:	694b      	ldreq	r3, [r1, #20]
 800220e:	1bf6      	subs	r6, r6, r7
 8002210:	600f      	str	r7, [r1, #0]
 8002212:	608b      	str	r3, [r1, #8]
 8002214:	2e00      	cmp	r6, #0
 8002216:	dd9f      	ble.n	8002158 <__sflush_r+0x18>
 8002218:	4633      	mov	r3, r6
 800221a:	463a      	mov	r2, r7
 800221c:	4628      	mov	r0, r5
 800221e:	6a21      	ldr	r1, [r4, #32]
 8002220:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8002224:	47e0      	blx	ip
 8002226:	2800      	cmp	r0, #0
 8002228:	dc06      	bgt.n	8002238 <__sflush_r+0xf8>
 800222a:	89a3      	ldrh	r3, [r4, #12]
 800222c:	f04f 30ff 	mov.w	r0, #4294967295
 8002230:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002234:	81a3      	strh	r3, [r4, #12]
 8002236:	e790      	b.n	800215a <__sflush_r+0x1a>
 8002238:	4407      	add	r7, r0
 800223a:	1a36      	subs	r6, r6, r0
 800223c:	e7ea      	b.n	8002214 <__sflush_r+0xd4>
 800223e:	bf00      	nop
 8002240:	20400001 	.word	0x20400001

08002244 <_fflush_r>:
 8002244:	b538      	push	{r3, r4, r5, lr}
 8002246:	690b      	ldr	r3, [r1, #16]
 8002248:	4605      	mov	r5, r0
 800224a:	460c      	mov	r4, r1
 800224c:	b913      	cbnz	r3, 8002254 <_fflush_r+0x10>
 800224e:	2500      	movs	r5, #0
 8002250:	4628      	mov	r0, r5
 8002252:	bd38      	pop	{r3, r4, r5, pc}
 8002254:	b118      	cbz	r0, 800225e <_fflush_r+0x1a>
 8002256:	6983      	ldr	r3, [r0, #24]
 8002258:	b90b      	cbnz	r3, 800225e <_fflush_r+0x1a>
 800225a:	f000 f887 	bl	800236c <__sinit>
 800225e:	4b14      	ldr	r3, [pc, #80]	; (80022b0 <_fflush_r+0x6c>)
 8002260:	429c      	cmp	r4, r3
 8002262:	d11b      	bne.n	800229c <_fflush_r+0x58>
 8002264:	686c      	ldr	r4, [r5, #4]
 8002266:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d0ef      	beq.n	800224e <_fflush_r+0xa>
 800226e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002270:	07d0      	lsls	r0, r2, #31
 8002272:	d404      	bmi.n	800227e <_fflush_r+0x3a>
 8002274:	0599      	lsls	r1, r3, #22
 8002276:	d402      	bmi.n	800227e <_fflush_r+0x3a>
 8002278:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800227a:	f000 f915 	bl	80024a8 <__retarget_lock_acquire_recursive>
 800227e:	4628      	mov	r0, r5
 8002280:	4621      	mov	r1, r4
 8002282:	f7ff ff5d 	bl	8002140 <__sflush_r>
 8002286:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002288:	4605      	mov	r5, r0
 800228a:	07da      	lsls	r2, r3, #31
 800228c:	d4e0      	bmi.n	8002250 <_fflush_r+0xc>
 800228e:	89a3      	ldrh	r3, [r4, #12]
 8002290:	059b      	lsls	r3, r3, #22
 8002292:	d4dd      	bmi.n	8002250 <_fflush_r+0xc>
 8002294:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002296:	f000 f908 	bl	80024aa <__retarget_lock_release_recursive>
 800229a:	e7d9      	b.n	8002250 <_fflush_r+0xc>
 800229c:	4b05      	ldr	r3, [pc, #20]	; (80022b4 <_fflush_r+0x70>)
 800229e:	429c      	cmp	r4, r3
 80022a0:	d101      	bne.n	80022a6 <_fflush_r+0x62>
 80022a2:	68ac      	ldr	r4, [r5, #8]
 80022a4:	e7df      	b.n	8002266 <_fflush_r+0x22>
 80022a6:	4b04      	ldr	r3, [pc, #16]	; (80022b8 <_fflush_r+0x74>)
 80022a8:	429c      	cmp	r4, r3
 80022aa:	bf08      	it	eq
 80022ac:	68ec      	ldreq	r4, [r5, #12]
 80022ae:	e7da      	b.n	8002266 <_fflush_r+0x22>
 80022b0:	080028dc 	.word	0x080028dc
 80022b4:	080028fc 	.word	0x080028fc
 80022b8:	080028bc 	.word	0x080028bc

080022bc <std>:
 80022bc:	2300      	movs	r3, #0
 80022be:	b510      	push	{r4, lr}
 80022c0:	4604      	mov	r4, r0
 80022c2:	e9c0 3300 	strd	r3, r3, [r0]
 80022c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80022ca:	6083      	str	r3, [r0, #8]
 80022cc:	8181      	strh	r1, [r0, #12]
 80022ce:	6643      	str	r3, [r0, #100]	; 0x64
 80022d0:	81c2      	strh	r2, [r0, #14]
 80022d2:	6183      	str	r3, [r0, #24]
 80022d4:	4619      	mov	r1, r3
 80022d6:	2208      	movs	r2, #8
 80022d8:	305c      	adds	r0, #92	; 0x5c
 80022da:	f7ff f9e3 	bl	80016a4 <memset>
 80022de:	4b05      	ldr	r3, [pc, #20]	; (80022f4 <std+0x38>)
 80022e0:	6224      	str	r4, [r4, #32]
 80022e2:	6263      	str	r3, [r4, #36]	; 0x24
 80022e4:	4b04      	ldr	r3, [pc, #16]	; (80022f8 <std+0x3c>)
 80022e6:	62a3      	str	r3, [r4, #40]	; 0x28
 80022e8:	4b04      	ldr	r3, [pc, #16]	; (80022fc <std+0x40>)
 80022ea:	62e3      	str	r3, [r4, #44]	; 0x2c
 80022ec:	4b04      	ldr	r3, [pc, #16]	; (8002300 <std+0x44>)
 80022ee:	6323      	str	r3, [r4, #48]	; 0x30
 80022f0:	bd10      	pop	{r4, pc}
 80022f2:	bf00      	nop
 80022f4:	08002635 	.word	0x08002635
 80022f8:	08002657 	.word	0x08002657
 80022fc:	0800268f 	.word	0x0800268f
 8002300:	080026b3 	.word	0x080026b3

08002304 <_cleanup_r>:
 8002304:	4901      	ldr	r1, [pc, #4]	; (800230c <_cleanup_r+0x8>)
 8002306:	f000 b8af 	b.w	8002468 <_fwalk_reent>
 800230a:	bf00      	nop
 800230c:	08002245 	.word	0x08002245

08002310 <__sfmoreglue>:
 8002310:	2268      	movs	r2, #104	; 0x68
 8002312:	b570      	push	{r4, r5, r6, lr}
 8002314:	1e4d      	subs	r5, r1, #1
 8002316:	4355      	muls	r5, r2
 8002318:	460e      	mov	r6, r1
 800231a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800231e:	f7ff fad5 	bl	80018cc <_malloc_r>
 8002322:	4604      	mov	r4, r0
 8002324:	b140      	cbz	r0, 8002338 <__sfmoreglue+0x28>
 8002326:	2100      	movs	r1, #0
 8002328:	e9c0 1600 	strd	r1, r6, [r0]
 800232c:	300c      	adds	r0, #12
 800232e:	60a0      	str	r0, [r4, #8]
 8002330:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002334:	f7ff f9b6 	bl	80016a4 <memset>
 8002338:	4620      	mov	r0, r4
 800233a:	bd70      	pop	{r4, r5, r6, pc}

0800233c <__sfp_lock_acquire>:
 800233c:	4801      	ldr	r0, [pc, #4]	; (8002344 <__sfp_lock_acquire+0x8>)
 800233e:	f000 b8b3 	b.w	80024a8 <__retarget_lock_acquire_recursive>
 8002342:	bf00      	nop
 8002344:	200000bd 	.word	0x200000bd

08002348 <__sfp_lock_release>:
 8002348:	4801      	ldr	r0, [pc, #4]	; (8002350 <__sfp_lock_release+0x8>)
 800234a:	f000 b8ae 	b.w	80024aa <__retarget_lock_release_recursive>
 800234e:	bf00      	nop
 8002350:	200000bd 	.word	0x200000bd

08002354 <__sinit_lock_acquire>:
 8002354:	4801      	ldr	r0, [pc, #4]	; (800235c <__sinit_lock_acquire+0x8>)
 8002356:	f000 b8a7 	b.w	80024a8 <__retarget_lock_acquire_recursive>
 800235a:	bf00      	nop
 800235c:	200000be 	.word	0x200000be

08002360 <__sinit_lock_release>:
 8002360:	4801      	ldr	r0, [pc, #4]	; (8002368 <__sinit_lock_release+0x8>)
 8002362:	f000 b8a2 	b.w	80024aa <__retarget_lock_release_recursive>
 8002366:	bf00      	nop
 8002368:	200000be 	.word	0x200000be

0800236c <__sinit>:
 800236c:	b510      	push	{r4, lr}
 800236e:	4604      	mov	r4, r0
 8002370:	f7ff fff0 	bl	8002354 <__sinit_lock_acquire>
 8002374:	69a3      	ldr	r3, [r4, #24]
 8002376:	b11b      	cbz	r3, 8002380 <__sinit+0x14>
 8002378:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800237c:	f7ff bff0 	b.w	8002360 <__sinit_lock_release>
 8002380:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002384:	6523      	str	r3, [r4, #80]	; 0x50
 8002386:	4b13      	ldr	r3, [pc, #76]	; (80023d4 <__sinit+0x68>)
 8002388:	4a13      	ldr	r2, [pc, #76]	; (80023d8 <__sinit+0x6c>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	62a2      	str	r2, [r4, #40]	; 0x28
 800238e:	42a3      	cmp	r3, r4
 8002390:	bf08      	it	eq
 8002392:	2301      	moveq	r3, #1
 8002394:	4620      	mov	r0, r4
 8002396:	bf08      	it	eq
 8002398:	61a3      	streq	r3, [r4, #24]
 800239a:	f000 f81f 	bl	80023dc <__sfp>
 800239e:	6060      	str	r0, [r4, #4]
 80023a0:	4620      	mov	r0, r4
 80023a2:	f000 f81b 	bl	80023dc <__sfp>
 80023a6:	60a0      	str	r0, [r4, #8]
 80023a8:	4620      	mov	r0, r4
 80023aa:	f000 f817 	bl	80023dc <__sfp>
 80023ae:	2200      	movs	r2, #0
 80023b0:	2104      	movs	r1, #4
 80023b2:	60e0      	str	r0, [r4, #12]
 80023b4:	6860      	ldr	r0, [r4, #4]
 80023b6:	f7ff ff81 	bl	80022bc <std>
 80023ba:	2201      	movs	r2, #1
 80023bc:	2109      	movs	r1, #9
 80023be:	68a0      	ldr	r0, [r4, #8]
 80023c0:	f7ff ff7c 	bl	80022bc <std>
 80023c4:	2202      	movs	r2, #2
 80023c6:	2112      	movs	r1, #18
 80023c8:	68e0      	ldr	r0, [r4, #12]
 80023ca:	f7ff ff77 	bl	80022bc <std>
 80023ce:	2301      	movs	r3, #1
 80023d0:	61a3      	str	r3, [r4, #24]
 80023d2:	e7d1      	b.n	8002378 <__sinit+0xc>
 80023d4:	080027d4 	.word	0x080027d4
 80023d8:	08002305 	.word	0x08002305

080023dc <__sfp>:
 80023dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023de:	4607      	mov	r7, r0
 80023e0:	f7ff ffac 	bl	800233c <__sfp_lock_acquire>
 80023e4:	4b1e      	ldr	r3, [pc, #120]	; (8002460 <__sfp+0x84>)
 80023e6:	681e      	ldr	r6, [r3, #0]
 80023e8:	69b3      	ldr	r3, [r6, #24]
 80023ea:	b913      	cbnz	r3, 80023f2 <__sfp+0x16>
 80023ec:	4630      	mov	r0, r6
 80023ee:	f7ff ffbd 	bl	800236c <__sinit>
 80023f2:	3648      	adds	r6, #72	; 0x48
 80023f4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80023f8:	3b01      	subs	r3, #1
 80023fa:	d503      	bpl.n	8002404 <__sfp+0x28>
 80023fc:	6833      	ldr	r3, [r6, #0]
 80023fe:	b30b      	cbz	r3, 8002444 <__sfp+0x68>
 8002400:	6836      	ldr	r6, [r6, #0]
 8002402:	e7f7      	b.n	80023f4 <__sfp+0x18>
 8002404:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002408:	b9d5      	cbnz	r5, 8002440 <__sfp+0x64>
 800240a:	4b16      	ldr	r3, [pc, #88]	; (8002464 <__sfp+0x88>)
 800240c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002410:	60e3      	str	r3, [r4, #12]
 8002412:	6665      	str	r5, [r4, #100]	; 0x64
 8002414:	f000 f847 	bl	80024a6 <__retarget_lock_init_recursive>
 8002418:	f7ff ff96 	bl	8002348 <__sfp_lock_release>
 800241c:	2208      	movs	r2, #8
 800241e:	4629      	mov	r1, r5
 8002420:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002424:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002428:	6025      	str	r5, [r4, #0]
 800242a:	61a5      	str	r5, [r4, #24]
 800242c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002430:	f7ff f938 	bl	80016a4 <memset>
 8002434:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002438:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800243c:	4620      	mov	r0, r4
 800243e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002440:	3468      	adds	r4, #104	; 0x68
 8002442:	e7d9      	b.n	80023f8 <__sfp+0x1c>
 8002444:	2104      	movs	r1, #4
 8002446:	4638      	mov	r0, r7
 8002448:	f7ff ff62 	bl	8002310 <__sfmoreglue>
 800244c:	4604      	mov	r4, r0
 800244e:	6030      	str	r0, [r6, #0]
 8002450:	2800      	cmp	r0, #0
 8002452:	d1d5      	bne.n	8002400 <__sfp+0x24>
 8002454:	f7ff ff78 	bl	8002348 <__sfp_lock_release>
 8002458:	230c      	movs	r3, #12
 800245a:	603b      	str	r3, [r7, #0]
 800245c:	e7ee      	b.n	800243c <__sfp+0x60>
 800245e:	bf00      	nop
 8002460:	080027d4 	.word	0x080027d4
 8002464:	ffff0001 	.word	0xffff0001

08002468 <_fwalk_reent>:
 8002468:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800246c:	4606      	mov	r6, r0
 800246e:	4688      	mov	r8, r1
 8002470:	2700      	movs	r7, #0
 8002472:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002476:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800247a:	f1b9 0901 	subs.w	r9, r9, #1
 800247e:	d505      	bpl.n	800248c <_fwalk_reent+0x24>
 8002480:	6824      	ldr	r4, [r4, #0]
 8002482:	2c00      	cmp	r4, #0
 8002484:	d1f7      	bne.n	8002476 <_fwalk_reent+0xe>
 8002486:	4638      	mov	r0, r7
 8002488:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800248c:	89ab      	ldrh	r3, [r5, #12]
 800248e:	2b01      	cmp	r3, #1
 8002490:	d907      	bls.n	80024a2 <_fwalk_reent+0x3a>
 8002492:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002496:	3301      	adds	r3, #1
 8002498:	d003      	beq.n	80024a2 <_fwalk_reent+0x3a>
 800249a:	4629      	mov	r1, r5
 800249c:	4630      	mov	r0, r6
 800249e:	47c0      	blx	r8
 80024a0:	4307      	orrs	r7, r0
 80024a2:	3568      	adds	r5, #104	; 0x68
 80024a4:	e7e9      	b.n	800247a <_fwalk_reent+0x12>

080024a6 <__retarget_lock_init_recursive>:
 80024a6:	4770      	bx	lr

080024a8 <__retarget_lock_acquire_recursive>:
 80024a8:	4770      	bx	lr

080024aa <__retarget_lock_release_recursive>:
 80024aa:	4770      	bx	lr

080024ac <__swhatbuf_r>:
 80024ac:	b570      	push	{r4, r5, r6, lr}
 80024ae:	460e      	mov	r6, r1
 80024b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80024b4:	4614      	mov	r4, r2
 80024b6:	2900      	cmp	r1, #0
 80024b8:	461d      	mov	r5, r3
 80024ba:	b096      	sub	sp, #88	; 0x58
 80024bc:	da08      	bge.n	80024d0 <__swhatbuf_r+0x24>
 80024be:	2200      	movs	r2, #0
 80024c0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80024c4:	602a      	str	r2, [r5, #0]
 80024c6:	061a      	lsls	r2, r3, #24
 80024c8:	d410      	bmi.n	80024ec <__swhatbuf_r+0x40>
 80024ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80024ce:	e00e      	b.n	80024ee <__swhatbuf_r+0x42>
 80024d0:	466a      	mov	r2, sp
 80024d2:	f000 f915 	bl	8002700 <_fstat_r>
 80024d6:	2800      	cmp	r0, #0
 80024d8:	dbf1      	blt.n	80024be <__swhatbuf_r+0x12>
 80024da:	9a01      	ldr	r2, [sp, #4]
 80024dc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80024e0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80024e4:	425a      	negs	r2, r3
 80024e6:	415a      	adcs	r2, r3
 80024e8:	602a      	str	r2, [r5, #0]
 80024ea:	e7ee      	b.n	80024ca <__swhatbuf_r+0x1e>
 80024ec:	2340      	movs	r3, #64	; 0x40
 80024ee:	2000      	movs	r0, #0
 80024f0:	6023      	str	r3, [r4, #0]
 80024f2:	b016      	add	sp, #88	; 0x58
 80024f4:	bd70      	pop	{r4, r5, r6, pc}
	...

080024f8 <__smakebuf_r>:
 80024f8:	898b      	ldrh	r3, [r1, #12]
 80024fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80024fc:	079d      	lsls	r5, r3, #30
 80024fe:	4606      	mov	r6, r0
 8002500:	460c      	mov	r4, r1
 8002502:	d507      	bpl.n	8002514 <__smakebuf_r+0x1c>
 8002504:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002508:	6023      	str	r3, [r4, #0]
 800250a:	6123      	str	r3, [r4, #16]
 800250c:	2301      	movs	r3, #1
 800250e:	6163      	str	r3, [r4, #20]
 8002510:	b002      	add	sp, #8
 8002512:	bd70      	pop	{r4, r5, r6, pc}
 8002514:	466a      	mov	r2, sp
 8002516:	ab01      	add	r3, sp, #4
 8002518:	f7ff ffc8 	bl	80024ac <__swhatbuf_r>
 800251c:	9900      	ldr	r1, [sp, #0]
 800251e:	4605      	mov	r5, r0
 8002520:	4630      	mov	r0, r6
 8002522:	f7ff f9d3 	bl	80018cc <_malloc_r>
 8002526:	b948      	cbnz	r0, 800253c <__smakebuf_r+0x44>
 8002528:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800252c:	059a      	lsls	r2, r3, #22
 800252e:	d4ef      	bmi.n	8002510 <__smakebuf_r+0x18>
 8002530:	f023 0303 	bic.w	r3, r3, #3
 8002534:	f043 0302 	orr.w	r3, r3, #2
 8002538:	81a3      	strh	r3, [r4, #12]
 800253a:	e7e3      	b.n	8002504 <__smakebuf_r+0xc>
 800253c:	4b0d      	ldr	r3, [pc, #52]	; (8002574 <__smakebuf_r+0x7c>)
 800253e:	62b3      	str	r3, [r6, #40]	; 0x28
 8002540:	89a3      	ldrh	r3, [r4, #12]
 8002542:	6020      	str	r0, [r4, #0]
 8002544:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002548:	81a3      	strh	r3, [r4, #12]
 800254a:	9b00      	ldr	r3, [sp, #0]
 800254c:	6120      	str	r0, [r4, #16]
 800254e:	6163      	str	r3, [r4, #20]
 8002550:	9b01      	ldr	r3, [sp, #4]
 8002552:	b15b      	cbz	r3, 800256c <__smakebuf_r+0x74>
 8002554:	4630      	mov	r0, r6
 8002556:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800255a:	f000 f8e3 	bl	8002724 <_isatty_r>
 800255e:	b128      	cbz	r0, 800256c <__smakebuf_r+0x74>
 8002560:	89a3      	ldrh	r3, [r4, #12]
 8002562:	f023 0303 	bic.w	r3, r3, #3
 8002566:	f043 0301 	orr.w	r3, r3, #1
 800256a:	81a3      	strh	r3, [r4, #12]
 800256c:	89a0      	ldrh	r0, [r4, #12]
 800256e:	4305      	orrs	r5, r0
 8002570:	81a5      	strh	r5, [r4, #12]
 8002572:	e7cd      	b.n	8002510 <__smakebuf_r+0x18>
 8002574:	08002305 	.word	0x08002305

08002578 <memchr>:
 8002578:	4603      	mov	r3, r0
 800257a:	b510      	push	{r4, lr}
 800257c:	b2c9      	uxtb	r1, r1
 800257e:	4402      	add	r2, r0
 8002580:	4293      	cmp	r3, r2
 8002582:	4618      	mov	r0, r3
 8002584:	d101      	bne.n	800258a <memchr+0x12>
 8002586:	2000      	movs	r0, #0
 8002588:	e003      	b.n	8002592 <memchr+0x1a>
 800258a:	7804      	ldrb	r4, [r0, #0]
 800258c:	3301      	adds	r3, #1
 800258e:	428c      	cmp	r4, r1
 8002590:	d1f6      	bne.n	8002580 <memchr+0x8>
 8002592:	bd10      	pop	{r4, pc}

08002594 <__malloc_lock>:
 8002594:	4801      	ldr	r0, [pc, #4]	; (800259c <__malloc_lock+0x8>)
 8002596:	f7ff bf87 	b.w	80024a8 <__retarget_lock_acquire_recursive>
 800259a:	bf00      	nop
 800259c:	200000bc 	.word	0x200000bc

080025a0 <__malloc_unlock>:
 80025a0:	4801      	ldr	r0, [pc, #4]	; (80025a8 <__malloc_unlock+0x8>)
 80025a2:	f7ff bf82 	b.w	80024aa <__retarget_lock_release_recursive>
 80025a6:	bf00      	nop
 80025a8:	200000bc 	.word	0x200000bc

080025ac <_raise_r>:
 80025ac:	291f      	cmp	r1, #31
 80025ae:	b538      	push	{r3, r4, r5, lr}
 80025b0:	4604      	mov	r4, r0
 80025b2:	460d      	mov	r5, r1
 80025b4:	d904      	bls.n	80025c0 <_raise_r+0x14>
 80025b6:	2316      	movs	r3, #22
 80025b8:	6003      	str	r3, [r0, #0]
 80025ba:	f04f 30ff 	mov.w	r0, #4294967295
 80025be:	bd38      	pop	{r3, r4, r5, pc}
 80025c0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80025c2:	b112      	cbz	r2, 80025ca <_raise_r+0x1e>
 80025c4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80025c8:	b94b      	cbnz	r3, 80025de <_raise_r+0x32>
 80025ca:	4620      	mov	r0, r4
 80025cc:	f000 f830 	bl	8002630 <_getpid_r>
 80025d0:	462a      	mov	r2, r5
 80025d2:	4601      	mov	r1, r0
 80025d4:	4620      	mov	r0, r4
 80025d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80025da:	f000 b817 	b.w	800260c <_kill_r>
 80025de:	2b01      	cmp	r3, #1
 80025e0:	d00a      	beq.n	80025f8 <_raise_r+0x4c>
 80025e2:	1c59      	adds	r1, r3, #1
 80025e4:	d103      	bne.n	80025ee <_raise_r+0x42>
 80025e6:	2316      	movs	r3, #22
 80025e8:	6003      	str	r3, [r0, #0]
 80025ea:	2001      	movs	r0, #1
 80025ec:	e7e7      	b.n	80025be <_raise_r+0x12>
 80025ee:	2400      	movs	r4, #0
 80025f0:	4628      	mov	r0, r5
 80025f2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80025f6:	4798      	blx	r3
 80025f8:	2000      	movs	r0, #0
 80025fa:	e7e0      	b.n	80025be <_raise_r+0x12>

080025fc <raise>:
 80025fc:	4b02      	ldr	r3, [pc, #8]	; (8002608 <raise+0xc>)
 80025fe:	4601      	mov	r1, r0
 8002600:	6818      	ldr	r0, [r3, #0]
 8002602:	f7ff bfd3 	b.w	80025ac <_raise_r>
 8002606:	bf00      	nop
 8002608:	2000002c 	.word	0x2000002c

0800260c <_kill_r>:
 800260c:	b538      	push	{r3, r4, r5, lr}
 800260e:	2300      	movs	r3, #0
 8002610:	4d06      	ldr	r5, [pc, #24]	; (800262c <_kill_r+0x20>)
 8002612:	4604      	mov	r4, r0
 8002614:	4608      	mov	r0, r1
 8002616:	4611      	mov	r1, r2
 8002618:	602b      	str	r3, [r5, #0]
 800261a:	f7fe f84d 	bl	80006b8 <_kill>
 800261e:	1c43      	adds	r3, r0, #1
 8002620:	d102      	bne.n	8002628 <_kill_r+0x1c>
 8002622:	682b      	ldr	r3, [r5, #0]
 8002624:	b103      	cbz	r3, 8002628 <_kill_r+0x1c>
 8002626:	6023      	str	r3, [r4, #0]
 8002628:	bd38      	pop	{r3, r4, r5, pc}
 800262a:	bf00      	nop
 800262c:	200000c0 	.word	0x200000c0

08002630 <_getpid_r>:
 8002630:	f7fe b83b 	b.w	80006aa <_getpid>

08002634 <__sread>:
 8002634:	b510      	push	{r4, lr}
 8002636:	460c      	mov	r4, r1
 8002638:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800263c:	f000 f894 	bl	8002768 <_read_r>
 8002640:	2800      	cmp	r0, #0
 8002642:	bfab      	itete	ge
 8002644:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002646:	89a3      	ldrhlt	r3, [r4, #12]
 8002648:	181b      	addge	r3, r3, r0
 800264a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800264e:	bfac      	ite	ge
 8002650:	6563      	strge	r3, [r4, #84]	; 0x54
 8002652:	81a3      	strhlt	r3, [r4, #12]
 8002654:	bd10      	pop	{r4, pc}

08002656 <__swrite>:
 8002656:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800265a:	461f      	mov	r7, r3
 800265c:	898b      	ldrh	r3, [r1, #12]
 800265e:	4605      	mov	r5, r0
 8002660:	05db      	lsls	r3, r3, #23
 8002662:	460c      	mov	r4, r1
 8002664:	4616      	mov	r6, r2
 8002666:	d505      	bpl.n	8002674 <__swrite+0x1e>
 8002668:	2302      	movs	r3, #2
 800266a:	2200      	movs	r2, #0
 800266c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002670:	f000 f868 	bl	8002744 <_lseek_r>
 8002674:	89a3      	ldrh	r3, [r4, #12]
 8002676:	4632      	mov	r2, r6
 8002678:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800267c:	81a3      	strh	r3, [r4, #12]
 800267e:	4628      	mov	r0, r5
 8002680:	463b      	mov	r3, r7
 8002682:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002686:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800268a:	f000 b817 	b.w	80026bc <_write_r>

0800268e <__sseek>:
 800268e:	b510      	push	{r4, lr}
 8002690:	460c      	mov	r4, r1
 8002692:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002696:	f000 f855 	bl	8002744 <_lseek_r>
 800269a:	1c43      	adds	r3, r0, #1
 800269c:	89a3      	ldrh	r3, [r4, #12]
 800269e:	bf15      	itete	ne
 80026a0:	6560      	strne	r0, [r4, #84]	; 0x54
 80026a2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80026a6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80026aa:	81a3      	strheq	r3, [r4, #12]
 80026ac:	bf18      	it	ne
 80026ae:	81a3      	strhne	r3, [r4, #12]
 80026b0:	bd10      	pop	{r4, pc}

080026b2 <__sclose>:
 80026b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80026b6:	f000 b813 	b.w	80026e0 <_close_r>
	...

080026bc <_write_r>:
 80026bc:	b538      	push	{r3, r4, r5, lr}
 80026be:	4604      	mov	r4, r0
 80026c0:	4608      	mov	r0, r1
 80026c2:	4611      	mov	r1, r2
 80026c4:	2200      	movs	r2, #0
 80026c6:	4d05      	ldr	r5, [pc, #20]	; (80026dc <_write_r+0x20>)
 80026c8:	602a      	str	r2, [r5, #0]
 80026ca:	461a      	mov	r2, r3
 80026cc:	f7fe f82b 	bl	8000726 <_write>
 80026d0:	1c43      	adds	r3, r0, #1
 80026d2:	d102      	bne.n	80026da <_write_r+0x1e>
 80026d4:	682b      	ldr	r3, [r5, #0]
 80026d6:	b103      	cbz	r3, 80026da <_write_r+0x1e>
 80026d8:	6023      	str	r3, [r4, #0]
 80026da:	bd38      	pop	{r3, r4, r5, pc}
 80026dc:	200000c0 	.word	0x200000c0

080026e0 <_close_r>:
 80026e0:	b538      	push	{r3, r4, r5, lr}
 80026e2:	2300      	movs	r3, #0
 80026e4:	4d05      	ldr	r5, [pc, #20]	; (80026fc <_close_r+0x1c>)
 80026e6:	4604      	mov	r4, r0
 80026e8:	4608      	mov	r0, r1
 80026ea:	602b      	str	r3, [r5, #0]
 80026ec:	f7fe f837 	bl	800075e <_close>
 80026f0:	1c43      	adds	r3, r0, #1
 80026f2:	d102      	bne.n	80026fa <_close_r+0x1a>
 80026f4:	682b      	ldr	r3, [r5, #0]
 80026f6:	b103      	cbz	r3, 80026fa <_close_r+0x1a>
 80026f8:	6023      	str	r3, [r4, #0]
 80026fa:	bd38      	pop	{r3, r4, r5, pc}
 80026fc:	200000c0 	.word	0x200000c0

08002700 <_fstat_r>:
 8002700:	b538      	push	{r3, r4, r5, lr}
 8002702:	2300      	movs	r3, #0
 8002704:	4d06      	ldr	r5, [pc, #24]	; (8002720 <_fstat_r+0x20>)
 8002706:	4604      	mov	r4, r0
 8002708:	4608      	mov	r0, r1
 800270a:	4611      	mov	r1, r2
 800270c:	602b      	str	r3, [r5, #0]
 800270e:	f7fe f831 	bl	8000774 <_fstat>
 8002712:	1c43      	adds	r3, r0, #1
 8002714:	d102      	bne.n	800271c <_fstat_r+0x1c>
 8002716:	682b      	ldr	r3, [r5, #0]
 8002718:	b103      	cbz	r3, 800271c <_fstat_r+0x1c>
 800271a:	6023      	str	r3, [r4, #0]
 800271c:	bd38      	pop	{r3, r4, r5, pc}
 800271e:	bf00      	nop
 8002720:	200000c0 	.word	0x200000c0

08002724 <_isatty_r>:
 8002724:	b538      	push	{r3, r4, r5, lr}
 8002726:	2300      	movs	r3, #0
 8002728:	4d05      	ldr	r5, [pc, #20]	; (8002740 <_isatty_r+0x1c>)
 800272a:	4604      	mov	r4, r0
 800272c:	4608      	mov	r0, r1
 800272e:	602b      	str	r3, [r5, #0]
 8002730:	f7fe f82f 	bl	8000792 <_isatty>
 8002734:	1c43      	adds	r3, r0, #1
 8002736:	d102      	bne.n	800273e <_isatty_r+0x1a>
 8002738:	682b      	ldr	r3, [r5, #0]
 800273a:	b103      	cbz	r3, 800273e <_isatty_r+0x1a>
 800273c:	6023      	str	r3, [r4, #0]
 800273e:	bd38      	pop	{r3, r4, r5, pc}
 8002740:	200000c0 	.word	0x200000c0

08002744 <_lseek_r>:
 8002744:	b538      	push	{r3, r4, r5, lr}
 8002746:	4604      	mov	r4, r0
 8002748:	4608      	mov	r0, r1
 800274a:	4611      	mov	r1, r2
 800274c:	2200      	movs	r2, #0
 800274e:	4d05      	ldr	r5, [pc, #20]	; (8002764 <_lseek_r+0x20>)
 8002750:	602a      	str	r2, [r5, #0]
 8002752:	461a      	mov	r2, r3
 8002754:	f7fe f827 	bl	80007a6 <_lseek>
 8002758:	1c43      	adds	r3, r0, #1
 800275a:	d102      	bne.n	8002762 <_lseek_r+0x1e>
 800275c:	682b      	ldr	r3, [r5, #0]
 800275e:	b103      	cbz	r3, 8002762 <_lseek_r+0x1e>
 8002760:	6023      	str	r3, [r4, #0]
 8002762:	bd38      	pop	{r3, r4, r5, pc}
 8002764:	200000c0 	.word	0x200000c0

08002768 <_read_r>:
 8002768:	b538      	push	{r3, r4, r5, lr}
 800276a:	4604      	mov	r4, r0
 800276c:	4608      	mov	r0, r1
 800276e:	4611      	mov	r1, r2
 8002770:	2200      	movs	r2, #0
 8002772:	4d05      	ldr	r5, [pc, #20]	; (8002788 <_read_r+0x20>)
 8002774:	602a      	str	r2, [r5, #0]
 8002776:	461a      	mov	r2, r3
 8002778:	f7fd ffb8 	bl	80006ec <_read>
 800277c:	1c43      	adds	r3, r0, #1
 800277e:	d102      	bne.n	8002786 <_read_r+0x1e>
 8002780:	682b      	ldr	r3, [r5, #0]
 8002782:	b103      	cbz	r3, 8002786 <_read_r+0x1e>
 8002784:	6023      	str	r3, [r4, #0]
 8002786:	bd38      	pop	{r3, r4, r5, pc}
 8002788:	200000c0 	.word	0x200000c0

0800278c <_init>:
 800278c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800278e:	bf00      	nop
 8002790:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002792:	bc08      	pop	{r3}
 8002794:	469e      	mov	lr, r3
 8002796:	4770      	bx	lr

08002798 <_fini>:
 8002798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800279a:	bf00      	nop
 800279c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800279e:	bc08      	pop	{r3}
 80027a0:	469e      	mov	lr, r3
 80027a2:	4770      	bx	lr
