Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Feb  1 22:19:38 2018
| Host         : DESKTOP-VPQ35UP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     39.803        0.000                      0                    4        0.250        0.000                      0                    4       20.333        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 20.833}     41.666          24.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         39.803        0.000                      0                    4        0.250        0.000                      0                    4       20.333        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       39.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.803ns  (required time - arrival time)
  Source:                 design_1_i/out_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            design_1_i/out_0/inst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (clk_fpga_0 rise@41.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.642ns (48.851%)  route 0.672ns (51.149%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 44.705 - 41.666 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.626ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4, routed)           2.057     3.351    design_1_i/out_0/inst/clk
    SLICE_X112Y145       FDRE                                         r  design_1_i/out_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y145       FDRE (Prop_fdre_C_Q)         0.518     3.869 r  design_1_i/out_0/inst/count_reg[0]/Q
                         net (fo=3, routed)           0.672     4.541    design_1_i/out_0/inst/count[0]
    SLICE_X112Y145       LUT2 (Prop_lut2_I0_O)        0.124     4.665 r  design_1_i/out_0/inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000     4.665    design_1_i/out_0/inst/count[1]_i_1_n_0
    SLICE_X112Y145       FDRE                                         r  design_1_i/out_0/inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     41.666    41.666 r  
    PS7_X0Y0             PS7                          0.000    41.666 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    42.754    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.845 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4, routed)           1.860    44.705    design_1_i/out_0/inst/clk
    SLICE_X112Y145       FDRE                                         r  design_1_i/out_0/inst/count_reg[1]/C
                         clock pessimism              0.312    45.017    
                         clock uncertainty           -0.626    44.391    
    SLICE_X112Y145       FDRE (Setup_fdre_C_D)        0.077    44.468    design_1_i/out_0/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         44.468    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                 39.803    

Slack (MET) :             39.815ns  (required time - arrival time)
  Source:                 design_1_i/out_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            design_1_i/out_0/inst/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (clk_fpga_0 rise@41.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.642ns (49.150%)  route 0.664ns (50.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 44.705 - 41.666 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.626ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4, routed)           2.057     3.351    design_1_i/out_0/inst/clk
    SLICE_X112Y145       FDRE                                         r  design_1_i/out_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y145       FDRE (Prop_fdre_C_Q)         0.518     3.869 f  design_1_i/out_0/inst/count_reg[0]/Q
                         net (fo=3, routed)           0.664     4.533    design_1_i/out_0/inst/count[0]
    SLICE_X112Y145       LUT2 (Prop_lut2_I0_O)        0.124     4.657 r  design_1_i/out_0/inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.657    design_1_i/out_0/inst/count[0]_i_1_n_0
    SLICE_X112Y145       FDRE                                         r  design_1_i/out_0/inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     41.666    41.666 r  
    PS7_X0Y0             PS7                          0.000    41.666 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    42.754    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.845 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4, routed)           1.860    44.705    design_1_i/out_0/inst/clk
    SLICE_X112Y145       FDRE                                         r  design_1_i/out_0/inst/count_reg[0]/C
                         clock pessimism              0.312    45.017    
                         clock uncertainty           -0.626    44.391    
    SLICE_X112Y145       FDRE (Setup_fdre_C_D)        0.081    44.472    design_1_i/out_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         44.472    
                         arrival time                          -4.657    
  -------------------------------------------------------------------
                         slack                                 39.815    

Slack (MET) :             39.822ns  (required time - arrival time)
  Source:                 design_1_i/out_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            design_1_i/out_0/inst/out_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (clk_fpga_0 rise@41.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.664ns (49.693%)  route 0.672ns (50.307%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 44.705 - 41.666 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.626ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4, routed)           2.057     3.351    design_1_i/out_0/inst/clk
    SLICE_X112Y145       FDRE                                         r  design_1_i/out_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y145       FDRE (Prop_fdre_C_Q)         0.518     3.869 r  design_1_i/out_0/inst/count_reg[0]/Q
                         net (fo=3, routed)           0.672     4.541    design_1_i/out_0/inst/count[0]
    SLICE_X112Y145       LUT3 (Prop_lut3_I1_O)        0.146     4.687 r  design_1_i/out_0/inst/out_val[0]_i_1/O
                         net (fo=1, routed)           0.000     4.687    design_1_i/out_0/inst/out_val[0]_i_1_n_0
    SLICE_X112Y145       FDRE                                         r  design_1_i/out_0/inst/out_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     41.666    41.666 r  
    PS7_X0Y0             PS7                          0.000    41.666 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    42.754    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.845 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4, routed)           1.860    44.705    design_1_i/out_0/inst/clk
    SLICE_X112Y145       FDRE                                         r  design_1_i/out_0/inst/out_val_reg[0]/C
                         clock pessimism              0.312    45.017    
                         clock uncertainty           -0.626    44.391    
    SLICE_X112Y145       FDRE (Setup_fdre_C_D)        0.118    44.509    design_1_i/out_0/inst/out_val_reg[0]
  -------------------------------------------------------------------
                         required time                         44.509    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                                 39.822    

Slack (MET) :             39.984ns  (required time - arrival time)
  Source:                 design_1_i/out_0/inst/out_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            design_1_i/out_0/inst/out_val_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (clk_fpga_0 rise@41.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 44.705 - 41.666 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.626ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4, routed)           2.057     3.351    design_1_i/out_0/inst/clk
    SLICE_X113Y145       FDRE                                         r  design_1_i/out_0/inst/out_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y145       FDRE (Prop_fdre_C_Q)         0.456     3.807 f  design_1_i/out_0/inst/out_val_reg[1]/Q
                         net (fo=2, routed)           0.505     4.312    design_1_i/out_0/inst/out_val[1]
    SLICE_X113Y145       LUT1 (Prop_lut1_I0_O)        0.124     4.436 r  design_1_i/out_0/inst/out_val[1]_i_1/O
                         net (fo=1, routed)           0.000     4.436    design_1_i/out_0/inst/temp10
    SLICE_X113Y145       FDRE                                         r  design_1_i/out_0/inst/out_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     41.666    41.666 r  
    PS7_X0Y0             PS7                          0.000    41.666 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    42.754    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.845 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4, routed)           1.860    44.705    design_1_i/out_0/inst/clk
    SLICE_X113Y145       FDRE                                         r  design_1_i/out_0/inst/out_val_reg[1]/C
                         clock pessimism              0.312    45.017    
                         clock uncertainty           -0.626    44.391    
    SLICE_X113Y145       FDRE (Setup_fdre_C_D)        0.029    44.420    design_1_i/out_0/inst/out_val_reg[1]
  -------------------------------------------------------------------
                         required time                         44.420    
                         arrival time                          -4.436    
  -------------------------------------------------------------------
                         slack                                 39.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/out_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            design_1_i/out_0/inst/out_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.360ns
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4, routed)           0.718     1.054    design_1_i/out_0/inst/clk
    SLICE_X112Y145       FDRE                                         r  design_1_i/out_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y145       FDRE (Prop_fdre_C_Q)         0.164     1.218 r  design_1_i/out_0/inst/count_reg[1]/Q
                         net (fo=3, routed)           0.174     1.392    design_1_i/out_0/inst/count[1]
    SLICE_X112Y145       LUT3 (Prop_lut3_I0_O)        0.043     1.435 r  design_1_i/out_0/inst/out_val[0]_i_1/O
                         net (fo=1, routed)           0.000     1.435    design_1_i/out_0/inst/out_val[0]_i_1_n_0
    SLICE_X112Y145       FDRE                                         r  design_1_i/out_0/inst/out_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4, routed)           0.994     1.360    design_1_i/out_0/inst/clk
    SLICE_X112Y145       FDRE                                         r  design_1_i/out_0/inst/out_val_reg[0]/C
                         clock pessimism             -0.306     1.054    
    SLICE_X112Y145       FDRE (Hold_fdre_C_D)         0.131     1.185    design_1_i/out_0/inst/out_val_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/out_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            design_1_i/out_0/inst/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.360ns
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4, routed)           0.718     1.054    design_1_i/out_0/inst/clk
    SLICE_X112Y145       FDRE                                         r  design_1_i/out_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y145       FDRE (Prop_fdre_C_Q)         0.164     1.218 f  design_1_i/out_0/inst/count_reg[1]/Q
                         net (fo=3, routed)           0.174     1.392    design_1_i/out_0/inst/count[1]
    SLICE_X112Y145       LUT2 (Prop_lut2_I1_O)        0.045     1.437 r  design_1_i/out_0/inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.437    design_1_i/out_0/inst/count[0]_i_1_n_0
    SLICE_X112Y145       FDRE                                         r  design_1_i/out_0/inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4, routed)           0.994     1.360    design_1_i/out_0/inst/clk
    SLICE_X112Y145       FDRE                                         r  design_1_i/out_0/inst/count_reg[0]/C
                         clock pessimism             -0.306     1.054    
    SLICE_X112Y145       FDRE (Hold_fdre_C_D)         0.121     1.175    design_1_i/out_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/out_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            design_1_i/out_0/inst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.360ns
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4, routed)           0.718     1.054    design_1_i/out_0/inst/clk
    SLICE_X112Y145       FDRE                                         r  design_1_i/out_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y145       FDRE (Prop_fdre_C_Q)         0.164     1.218 f  design_1_i/out_0/inst/count_reg[1]/Q
                         net (fo=3, routed)           0.174     1.392    design_1_i/out_0/inst/count[1]
    SLICE_X112Y145       LUT2 (Prop_lut2_I1_O)        0.045     1.437 r  design_1_i/out_0/inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.437    design_1_i/out_0/inst/count[1]_i_1_n_0
    SLICE_X112Y145       FDRE                                         r  design_1_i/out_0/inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4, routed)           0.994     1.360    design_1_i/out_0/inst/clk
    SLICE_X112Y145       FDRE                                         r  design_1_i/out_0/inst/count_reg[1]/C
                         clock pessimism             -0.306     1.054    
    SLICE_X112Y145       FDRE (Hold_fdre_C_D)         0.120     1.174    design_1_i/out_0/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/out_0/inst/out_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            design_1_i/out_0/inst/out_val_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.360ns
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4, routed)           0.718     1.054    design_1_i/out_0/inst/clk
    SLICE_X113Y145       FDRE                                         r  design_1_i/out_0/inst/out_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y145       FDRE (Prop_fdre_C_Q)         0.141     1.195 f  design_1_i/out_0/inst/out_val_reg[1]/Q
                         net (fo=2, routed)           0.168     1.363    design_1_i/out_0/inst/out_val[1]
    SLICE_X113Y145       LUT1 (Prop_lut1_I0_O)        0.045     1.408 r  design_1_i/out_0/inst/out_val[1]_i_1/O
                         net (fo=1, routed)           0.000     1.408    design_1_i/out_0/inst/temp10
    SLICE_X113Y145       FDRE                                         r  design_1_i/out_0/inst/out_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4, routed)           0.994     1.360    design_1_i/out_0/inst/clk
    SLICE_X113Y145       FDRE                                         r  design_1_i/out_0/inst/out_val_reg[1]/C
                         clock pessimism             -0.306     1.054    
    SLICE_X113Y145       FDRE (Hold_fdre_C_D)         0.091     1.145    design_1_i/out_0/inst/out_val_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.666
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         41.666      39.511     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         41.666      40.666     SLICE_X112Y145  design_1_i/out_0/inst/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         41.666      40.666     SLICE_X112Y145  design_1_i/out_0/inst/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         41.666      40.666     SLICE_X112Y145  design_1_i/out_0/inst/out_val_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         41.666      40.666     SLICE_X113Y145  design_1_i/out_0/inst/out_val_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.833      20.333     SLICE_X112Y145  design_1_i/out_0/inst/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.833      20.333     SLICE_X112Y145  design_1_i/out_0/inst/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.833      20.333     SLICE_X112Y145  design_1_i/out_0/inst/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.833      20.333     SLICE_X112Y145  design_1_i/out_0/inst/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.833      20.333     SLICE_X112Y145  design_1_i/out_0/inst/out_val_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.833      20.333     SLICE_X112Y145  design_1_i/out_0/inst/out_val_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.833      20.333     SLICE_X113Y145  design_1_i/out_0/inst/out_val_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.833      20.333     SLICE_X113Y145  design_1_i/out_0/inst/out_val_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.833      20.333     SLICE_X112Y145  design_1_i/out_0/inst/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.833      20.333     SLICE_X112Y145  design_1_i/out_0/inst/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.833      20.333     SLICE_X112Y145  design_1_i/out_0/inst/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.833      20.333     SLICE_X112Y145  design_1_i/out_0/inst/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.833      20.333     SLICE_X112Y145  design_1_i/out_0/inst/out_val_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.833      20.333     SLICE_X112Y145  design_1_i/out_0/inst/out_val_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.833      20.333     SLICE_X113Y145  design_1_i/out_0/inst/out_val_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.833      20.333     SLICE_X113Y145  design_1_i/out_0/inst/out_val_reg[1]/C



