Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec  8 13:03:30 2024
| Host         : ECE-PHO115-25 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    38          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (38)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (76)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (38)
-------------------------
 There are 38 register/latch pins with no clock driven by root clock pin: clkDiv/tempClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (76)
-------------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.178        0.000                      0                    2        0.449        0.000                      0                    2        4.500        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.178        0.000                      0                    2        0.449        0.000                      0                    2        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.449ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.178ns  (required time - arrival time)
  Source:                 clkDiv/tempClk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/tempClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.842ns (21.802%)  route 3.020ns (78.198%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.625     5.228    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.419     5.647 r  clkDiv/tempClk_reg/Q
                         net (fo=1, routed)           0.726     6.372    clkDiv/tempClk_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.643 r  clkDiv/tempClk_reg_0_BUFG_inst/O
                         net (fo=39, routed)          2.294     8.938    clkDiv/tempClk_reg_0_BUFG
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.152     9.090 r  clkDiv/tempClk_i_1/O
                         net (fo=1, routed)           0.000     9.090    clkDiv/tempClk_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.504    14.927    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.075    15.267    clkDiv/tempClk_reg
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  6.178    

Slack (MET) :             8.396ns  (required time - arrival time)
  Source:                 clkDiv/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.580ns (36.314%)  route 1.017ns (63.686%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.625     5.228    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  clkDiv/cnt_reg[0]/Q
                         net (fo=2, routed)           1.017     6.701    clkDiv/cnt
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.825 r  clkDiv/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.825    clkDiv/cnt[0]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.504    14.927    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.029    15.221    clkDiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -6.825    
  -------------------------------------------------------------------
                         slack                                  8.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 clkDiv/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/tempClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.187ns (33.622%)  route 0.369ns (66.378%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.564     1.483    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clkDiv/cnt_reg[0]/Q
                         net (fo=2, routed)           0.369     1.994    clkDiv/cnt
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.046     2.040 r  clkDiv/tempClk_i_1/O
                         net (fo=1, routed)           0.000     2.040    clkDiv/tempClk_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.834     1.999    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.107     1.590    clkDiv/tempClk_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 clkDiv/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.503%)  route 0.369ns (66.497%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.564     1.483    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  clkDiv/cnt_reg[0]/Q
                         net (fo=2, routed)           0.369     1.994    clkDiv/cnt
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     2.039 r  clkDiv/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.039    clkDiv/cnt[0]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.834     1.999    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091     1.574    clkDiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.464    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clkDiv/tempClk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_conOne/heightPos_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_conOne/char_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.460ns  (logic 9.526ns (36.002%)  route 16.934ns (63.998%))
  Logic Levels:           27  (CARRY4=14 FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE                         0.000     0.000 r  vga_conOne/heightPos_reg[7]/C
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_conOne/heightPos_reg[7]/Q
                         net (fo=126, routed)         3.219     3.675    vga_conOne/heightPos_reg[7]
    SLICE_X81Y132        LUT3 (Prop_lut3_I2_O)        0.124     3.799 r  vga_conOne/y0_carry__0_i_11/O
                         net (fo=6, routed)           1.502     5.301    vga_conOne/y1__0[7]
    SLICE_X81Y127        LUT6 (Prop_lut6_I2_O)        0.124     5.425 r  vga_conOne/y0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.425    vga_conOne/y0_carry__0_i_7_n_0
    SLICE_X81Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.975 r  vga_conOne/y0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.975    vga_conOne/y0_carry__0_n_0
    SLICE_X81Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.089 r  vga_conOne/y0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.089    vga_conOne/y0_carry__1_n_0
    SLICE_X81Y129        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.246 r  vga_conOne/y0_carry__2/CO[1]
                         net (fo=30, routed)          1.061     7.307    vga_conOne/y0_carry__2_n_2
    SLICE_X80Y133        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813     8.120 r  vga_conOne/y0__187_carry__5_i_7/CO[2]
                         net (fo=4, routed)           0.678     8.798    vga_conOne/y0__187_carry__5_i_7_n_1
    SLICE_X81Y134        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     9.576 r  vga_conOne/y0__187_carry__5_i_8/CO[2]
                         net (fo=3, routed)           0.688    10.264    vga_conOne/y0__187_carry__5_i_8_n_1
    SLICE_X80Y138        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    11.061 f  vga_conOne/y0__187_carry__6_i_9/CO[2]
                         net (fo=42, routed)          1.334    12.395    vga_conOne/y0__187_carry__6_i_9_n_1
    SLICE_X79Y134        LUT3 (Prop_lut3_I2_O)        0.335    12.730 r  vga_conOne/y0__187_carry__7_i_3/O
                         net (fo=2, routed)           0.645    13.376    vga_conOne/y0__187_carry__7_i_3_n_0
    SLICE_X79Y135        LUT4 (Prop_lut4_I0_O)        0.332    13.708 r  vga_conOne/y0__187_carry__7_i_7/O
                         net (fo=1, routed)           0.000    13.708    vga_conOne/y0__187_carry__7_i_7_n_0
    SLICE_X79Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.240 r  vga_conOne/y0__187_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.240    vga_conOne/y0__187_carry__7_n_0
    SLICE_X79Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.462 r  vga_conOne/y0__187_carry__8/O[0]
                         net (fo=2, routed)           0.978    15.439    vga_conOne/y0__187_carry__8_n_7
    SLICE_X77Y135        LUT3 (Prop_lut3_I0_O)        0.327    15.766 r  vga_conOne/y0__323_carry__5_i_3/O
                         net (fo=2, routed)           0.666    16.432    vga_conOne/y0__323_carry__5_i_3_n_0
    SLICE_X77Y135        LUT4 (Prop_lut4_I3_O)        0.326    16.758 r  vga_conOne/y0__323_carry__5_i_7/O
                         net (fo=1, routed)           0.000    16.758    vga_conOne/y0__323_carry__5_i_7_n_0
    SLICE_X77Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.308 r  vga_conOne/y0__323_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.308    vga_conOne/y0__323_carry__5_n_0
    SLICE_X77Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.422 r  vga_conOne/y0__323_carry__6/CO[3]
                         net (fo=1, routed)           0.000    17.422    vga_conOne/y0__323_carry__6_n_0
    SLICE_X77Y137        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.661 r  vga_conOne/y0__323_carry__7/O[2]
                         net (fo=3, routed)           1.107    18.768    vga_conOne/y0__323_carry__7_n_5
    SLICE_X78Y137        LUT2 (Prop_lut2_I0_O)        0.302    19.070 r  vga_conOne/y0__432_carry__4_i_3/O
                         net (fo=1, routed)           0.000    19.070    vga_conOne/y0__432_carry__4_i_3_n_0
    SLICE_X78Y137        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.713 r  vga_conOne/y0__432_carry__4/O[3]
                         net (fo=3, routed)           1.199    20.912    vga_conOne/y0__432_carry__4_n_4
    SLICE_X82Y138        LUT6 (Prop_lut6_I5_O)        0.307    21.219 r  vga_conOne/y0__518_carry__5_i_4/O
                         net (fo=1, routed)           0.661    21.880    vga_conOne/y0__518_carry__5_i_4_n_0
    SLICE_X83Y138        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.406 r  vga_conOne/y0__518_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.406    vga_conOne/y0__518_carry__5_n_0
    SLICE_X83Y139        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.563 r  vga_conOne/y0__518_carry__6/CO[1]
                         net (fo=4, routed)           1.236    23.799    vga_conOne/y0__518_carry__6_n_2
    SLICE_X82Y133        LUT6 (Prop_lut6_I3_O)        0.329    24.128 r  vga_conOne/char_i_20/O
                         net (fo=6, routed)           0.856    24.984    vga_conOne/y__11[0]
    SLICE_X84Y135        LUT6 (Prop_lut6_I0_O)        0.124    25.108 r  vga_conOne/char_i_19/O
                         net (fo=1, routed)           0.286    25.395    vga_conOne/char_i_19_n_0
    SLICE_X84Y135        LUT6 (Prop_lut6_I4_O)        0.124    25.519 r  vga_conOne/char_i_5/O
                         net (fo=1, routed)           0.817    26.336    vga_conOne/char_i_5_n_0
    SLICE_X85Y134        LUT6 (Prop_lut6_I3_O)        0.124    26.460 r  vga_conOne/char_i_1/O
                         net (fo=1, routed)           0.000    26.460    vga_conOne/char1_out
    SLICE_X85Y134        FDRE                                         r  vga_conOne/char_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_conOne/h_sync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            h_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.445ns  (logic 4.021ns (47.607%)  route 4.425ns (52.393%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y133        FDRE                         0.000     0.000 r  vga_conOne/h_sync_reg/C
    SLICE_X86Y133        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_conOne/h_sync_reg/Q
                         net (fo=1, routed)           4.425     4.881    h_sync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565     8.445 r  h_sync_OBUF_inst/O
                         net (fo=0)                   0.000     8.445    h_sync
    B11                                                               r  h_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_conOne/v_sync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            v_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.190ns  (logic 4.021ns (49.099%)  route 4.169ns (50.901%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y130        FDRE                         0.000     0.000 r  vga_conOne/v_sync_reg/C
    SLICE_X81Y130        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_conOne/v_sync_reg/Q
                         net (fo=1, routed)           4.169     4.625    v_sync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565     8.190 r  v_sync_OBUF_inst/O
                         net (fo=0)                   0.000     8.190    v_sync
    B12                                                               r  v_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_conOne/heightPos_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_conOne/led_on_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.508ns  (logic 1.014ns (15.582%)  route 5.494ns (84.418%))
  Logic Levels:           5  (FDRE=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y130        FDRE                         0.000     0.000 r  vga_conOne/heightPos_reg[6]/C
    SLICE_X74Y130        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_conOne/heightPos_reg[6]/Q
                         net (fo=140, routed)         2.316     2.834    vga_conOne/heightPos_reg[6]
    SLICE_X82Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.958 r  vga_conOne/led_on_i_6/O
                         net (fo=1, routed)           0.444     3.402    vga_conOne/led_on_i_6_n_0
    SLICE_X82Y127        LUT6 (Prop_lut6_I0_O)        0.124     3.526 r  vga_conOne/led_on_i_4/O
                         net (fo=1, routed)           0.962     4.488    vga_conOne/enable17_in
    SLICE_X86Y129        LUT6 (Prop_lut6_I0_O)        0.124     4.612 r  vga_conOne/led_on_i_2/O
                         net (fo=1, routed)           0.939     5.551    vga_conOne/led_on_i_2_n_0
    SLICE_X82Y130        LUT6 (Prop_lut6_I0_O)        0.124     5.675 r  vga_conOne/led_on_i_1/O
                         net (fo=2, routed)           0.833     6.508    vga_conOne/enable
    SLICE_X88Y135        FDRE                                         r  vga_conOne/led_on_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_g_reg[0]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.067ns  (logic 4.064ns (66.993%)  route 2.002ns (33.007%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y137        FDRE                         0.000     0.000 r  vga_g_reg[0]_lopt_replica_3/C
    SLICE_X88Y137        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_g_reg[0]_lopt_replica_3/Q
                         net (fo=1, routed)           2.002     2.520    vga_g_reg[0]_lopt_replica_3_1
    B6                   OBUF (Prop_obuf_I_O)         3.546     6.067 r  vga_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.067    vga_g[2]
    B6                                                                r  vga_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_g_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.966ns  (logic 4.056ns (67.983%)  route 1.910ns (32.017%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y137        FDRE                         0.000     0.000 r  vga_g_reg[0]_lopt_replica/C
    SLICE_X88Y137        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_g_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.910     2.428    vga_g_reg[0]_lopt_replica_1
    C6                   OBUF (Prop_obuf_I_O)         3.538     5.966 r  vga_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.966    vga_g[0]
    C6                                                                r  vga_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_conOne/heightPos_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_conOne/bmap_reg[10][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.947ns  (logic 1.148ns (19.304%)  route 4.799ns (80.696%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y130        FDRE                         0.000     0.000 r  vga_conOne/heightPos_reg[6]/C
    SLICE_X74Y130        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_conOne/heightPos_reg[6]/Q
                         net (fo=140, routed)         2.606     3.124    vga_conOne/heightPos_reg[6]
    SLICE_X83Y129        LUT5 (Prop_lut5_I1_O)        0.152     3.276 f  vga_conOne/bmap[10][0]_i_4/O
                         net (fo=3, routed)           0.826     4.103    vga_conOne/p_13_in
    SLICE_X86Y130        LUT6 (Prop_lut6_I0_O)        0.326     4.429 f  vga_conOne/bmap[10][0]_i_3/O
                         net (fo=5, routed)           0.689     5.117    vga_conOne/bmapenableTWO__9
    SLICE_X86Y130        LUT2 (Prop_lut2_I1_O)        0.152     5.269 r  vga_conOne/bmap[10][0]_i_1/O
                         net (fo=1, routed)           0.678     5.947    vga_conOne/bmap[10][0]_i_1_n_0
    SLICE_X86Y133        FDRE                                         r  vga_conOne/bmap_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_g_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.947ns  (logic 4.064ns (68.348%)  route 1.882ns (31.652%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y137        FDRE                         0.000     0.000 r  vga_g_reg[0]/C
    SLICE_X88Y137        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_g_reg[0]/Q
                         net (fo=1, routed)           1.882     2.400    vga_g_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546     5.947 r  vga_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.947    vga_g[3]
    A6                                                                r  vga_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_b_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDSE)
  Destination:            vga_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.928ns  (logic 4.065ns (68.567%)  route 1.863ns (31.432%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y139        FDSE                         0.000     0.000 r  vga_b_reg[3]_lopt_replica/C
    SLICE_X88Y139        FDSE (Prop_fdse_C_Q)         0.518     0.518 r  vga_b_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.863     2.381    vga_b_reg[3]_lopt_replica_1
    B7                   OBUF (Prop_obuf_I_O)         3.547     5.928 r  vga_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.928    vga_b[0]
    B7                                                                r  vga_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_g_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.924ns  (logic 4.063ns (68.583%)  route 1.861ns (31.417%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y137        FDRE                         0.000     0.000 r  vga_g_reg[0]_lopt_replica_2/C
    SLICE_X88Y137        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_g_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           1.861     2.379    vga_g_reg[0]_lopt_replica_2_1
    A5                   OBUF (Prop_obuf_I_O)         3.545     5.924 r  vga_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.924    vga_g[1]
    A5                                                                r  vga_g[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_conOne/widthPos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_conOne/widthPos_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.186ns (64.928%)  route 0.100ns (35.072%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y128        FDRE                         0.000     0.000 r  vga_conOne/widthPos_reg[2]/C
    SLICE_X86Y128        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_conOne/widthPos_reg[2]/Q
                         net (fo=17, routed)          0.100     0.241    vga_conOne/widthPos_reg[2]
    SLICE_X87Y128        LUT6 (Prop_lut6_I2_O)        0.045     0.286 r  vga_conOne/widthPos[5]_i_1/O
                         net (fo=1, routed)           0.000     0.286    vga_conOne/p_0_in[5]
    SLICE_X87Y128        FDRE                                         r  vga_conOne/widthPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_conOne/char_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_b_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.141ns (39.950%)  route 0.212ns (60.050%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y134        FDRE                         0.000     0.000 r  vga_conOne/char_reg/C
    SLICE_X85Y134        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_conOne/char_reg/Q
                         net (fo=5, routed)           0.212     0.353    char
    SLICE_X88Y139        FDSE                                         r  vga_b_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_conOne/led_on_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_r_reg[0]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.164ns (46.142%)  route 0.191ns (53.858%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y135        FDRE                         0.000     0.000 r  vga_conOne/led_on_reg/C
    SLICE_X88Y135        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga_conOne/led_on_reg/Q
                         net (fo=5, routed)           0.191     0.355    led_on
    SLICE_X89Y138        FDRE                                         r  vga_r_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_conOne/widthPos_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_conOne/widthPos_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.085%)  route 0.178ns (48.915%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y129        FDRE                         0.000     0.000 r  vga_conOne/widthPos_reg[7]/C
    SLICE_X87Y129        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_conOne/widthPos_reg[7]/Q
                         net (fo=10, routed)          0.178     0.319    vga_conOne/widthPos_reg[7]
    SLICE_X87Y129        LUT6 (Prop_lut6_I5_O)        0.045     0.364 r  vga_conOne/widthPos[7]_i_1/O
                         net (fo=1, routed)           0.000     0.364    vga_conOne/p_0_in[7]
    SLICE_X87Y129        FDRE                                         r  vga_conOne/widthPos_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_conOne/widthPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_conOne/widthPos_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (51.026%)  route 0.179ns (48.974%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y128        FDRE                         0.000     0.000 r  vga_conOne/widthPos_reg[0]/C
    SLICE_X87Y128        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_conOne/widthPos_reg[0]/Q
                         net (fo=8, routed)           0.179     0.320    vga_conOne/widthPos_reg[0]
    SLICE_X87Y128        LUT4 (Prop_lut4_I1_O)        0.045     0.365 r  vga_conOne/widthPos[3]_i_1/O
                         net (fo=1, routed)           0.000     0.365    vga_conOne/p_0_in[3]
    SLICE_X87Y128        FDRE                                         r  vga_conOne/widthPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_conOne/widthPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_conOne/widthPos_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.192ns (51.819%)  route 0.179ns (48.181%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y128        FDRE                         0.000     0.000 r  vga_conOne/widthPos_reg[0]/C
    SLICE_X87Y128        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_conOne/widthPos_reg[0]/Q
                         net (fo=8, routed)           0.179     0.320    vga_conOne/widthPos_reg[0]
    SLICE_X87Y128        LUT5 (Prop_lut5_I3_O)        0.051     0.371 r  vga_conOne/widthPos[4]_i_1/O
                         net (fo=1, routed)           0.000     0.371    vga_conOne/p_0_in[4]
    SLICE_X87Y128        FDRE                                         r  vga_conOne/widthPos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_conOne/widthPos_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_conOne/widthPos_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.097%)  route 0.185ns (49.903%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y129        FDRE                         0.000     0.000 r  vga_conOne/widthPos_reg[6]/C
    SLICE_X87Y129        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_conOne/widthPos_reg[6]/Q
                         net (fo=25, routed)          0.185     0.326    vga_conOne/widthPos_reg[6]
    SLICE_X86Y128        LUT4 (Prop_lut4_I1_O)        0.045     0.371 r  vga_conOne/widthPos[8]_i_1/O
                         net (fo=1, routed)           0.000     0.371    vga_conOne/p_0_in[8]
    SLICE_X86Y128        FDRE                                         r  vga_conOne/widthPos_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_conOne/widthPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_conOne/widthPos_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.183ns (49.003%)  route 0.190ns (50.997%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y128        FDRE                         0.000     0.000 r  vga_conOne/widthPos_reg[0]/C
    SLICE_X87Y128        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_conOne/widthPos_reg[0]/Q
                         net (fo=8, routed)           0.190     0.331    vga_conOne/widthPos_reg[0]
    SLICE_X87Y128        LUT2 (Prop_lut2_I0_O)        0.042     0.373 r  vga_conOne/widthPos[1]_i_1/O
                         net (fo=1, routed)           0.000     0.373    vga_conOne/p_0_in[1]
    SLICE_X87Y128        FDRE                                         r  vga_conOne/widthPos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_conOne/widthPos_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_conOne/widthPos_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.189ns (50.497%)  route 0.185ns (49.503%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y129        FDRE                         0.000     0.000 r  vga_conOne/widthPos_reg[6]/C
    SLICE_X87Y129        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_conOne/widthPos_reg[6]/Q
                         net (fo=25, routed)          0.185     0.326    vga_conOne/widthPos_reg[6]
    SLICE_X86Y128        LUT5 (Prop_lut5_I2_O)        0.048     0.374 r  vga_conOne/widthPos[9]_i_2/O
                         net (fo=1, routed)           0.000     0.374    vga_conOne/p_0_in[9]
    SLICE_X86Y128        FDRE                                         r  vga_conOne/widthPos_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_conOne/widthPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_conOne/widthPos_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.186ns (49.409%)  route 0.190ns (50.591%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y128        FDRE                         0.000     0.000 r  vga_conOne/widthPos_reg[0]/C
    SLICE_X87Y128        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vga_conOne/widthPos_reg[0]/Q
                         net (fo=8, routed)           0.190     0.331    vga_conOne/widthPos_reg[0]
    SLICE_X87Y128        LUT1 (Prop_lut1_I0_O)        0.045     0.376 r  vga_conOne/widthPos[0]_i_1/O
                         net (fo=1, routed)           0.000     0.376    vga_conOne/p_0_in[0]
    SLICE_X87Y128        FDRE                                         r  vga_conOne/widthPos_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clkDiv/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.238ns  (logic 1.601ns (37.766%)  route 2.638ns (62.234%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=2, routed)           2.638     4.114    clkDiv/reset_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     4.238 r  clkDiv/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.238    clkDiv/cnt[0]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.504     4.927    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clkDiv/tempClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.232ns  (logic 1.595ns (37.678%)  route 2.638ns (62.322%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=2, routed)           2.638     4.114    clkDiv/reset_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.118     4.232 r  clkDiv/tempClk_i_1/O
                         net (fo=1, routed)           0.000     4.232    clkDiv/tempClk_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.504     4.927    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clkDiv/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.471ns  (logic 0.289ns (19.678%)  route 1.182ns (80.322%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=2, routed)           1.182     1.426    clkDiv/reset_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.471 r  clkDiv/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.471    clkDiv/cnt[0]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.834     1.999    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clkDiv/tempClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.474ns  (logic 0.292ns (19.841%)  route 1.182ns (80.159%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=2, routed)           1.182     1.426    clkDiv/reset_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.048     1.474 r  clkDiv/tempClk_i_1/O
                         net (fo=1, routed)           0.000     1.474    clkDiv/tempClk_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.834     1.999    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/C





