0.6
2019.1
May 24 2019
15:06:07
D:/COD/ALU/ALU.sim/sim_1/synth/func/xsim/test_banch_func_synth.v,1680254319,verilog,,D:/COD/ALU/ALU.srcs/sim_1/new/test_banch.v,,ALU;glbl,,,,,,,,
D:/COD/ALU/ALU.srcs/sim_1/new/test_banch.v,1680172353,verilog,,,,test_banch,,,,,,,,
