library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity gcd_fsmd is
  generic(
    N: natural := 4
  );
  port(
    clk: in std_logic;
    rstb: in std_logic;
    startb: in std_logic;
    
    inputA: in std_logic_vector(N-1 downto 0);
    inputB: in std_logic_vector(N-1 downto 0);
    
    finished: out std_logic;
    gcd_out: out std_logic_vector(N-1 downto 0)
  );
end entity;

architecture behavioral of gcd_fsmd is
  signal calc: std_logic;
  signal done: std_logic;