# AXI4_LiteIP
This is a user defined verilog IP core for FPGA transcation via AXI4_Lite, and the TB attached will simulate the process of write&read of a RAM.
# Folder structure
"AXI4demo" is the Ip core from XILINX and "myAXI4IP" is the top level design with instantiating the AXIdemo.
And the TB is the testbench for baisic transcation.

# Code 
![image](https://github.com/keyonhome/AXI4_LiteIP/blob/master/img/Liteport.png)
