

================================================================
== Vivado HLS Report for 'AttentionMatmulWrite'
================================================================
* Date:           Tue Feb  7 00:09:31 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        kern_4
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.371|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |   35|  2051|   35|  2051|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+------+----------+-----------+-----------+-----------+----------+
        |          |   Latency  | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name| min |  max |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+-----+------+----------+-----------+-----------+-----------+----------+
        |- Loop 1  |   32|  2048|         2|          1|          1| 32 ~ 2048 |    yes   |
        +----------+-----+------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	5  / (exitcond)
	4  / (!exitcond)
4 --> 
	3  / true
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%out_data_8_V = alloca i32"   --->   Operation 6 'alloca' 'out_data_8_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%out_data_9_V = alloca i32"   --->   Operation 7 'alloca' 'out_data_9_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%out_data_10_V = alloca i32"   --->   Operation 8 'alloca' 'out_data_10_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%out_data_11_V = alloca i32"   --->   Operation 9 'alloca' 'out_data_11_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%out_data_12_V = alloca i32"   --->   Operation 10 'alloca' 'out_data_12_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%out_data_13_V = alloca i32"   --->   Operation 11 'alloca' 'out_data_13_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%out_data_14_V = alloca i32"   --->   Operation 12 'alloca' 'out_data_14_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%out_data_15_V = alloca i32"   --->   Operation 13 'alloca' 'out_data_15_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%out_data_8_V_3 = alloca i32"   --->   Operation 14 'alloca' 'out_data_8_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%out_data_9_V_3 = alloca i32"   --->   Operation 15 'alloca' 'out_data_9_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%out_data_10_V_3 = alloca i32"   --->   Operation 16 'alloca' 'out_data_10_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%out_data_11_V_3 = alloca i32"   --->   Operation 17 'alloca' 'out_data_11_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%out_data_12_V_3 = alloca i32"   --->   Operation 18 'alloca' 'out_data_12_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%out_data_13_V_3 = alloca i32"   --->   Operation 19 'alloca' 'out_data_13_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%out_data_14_V_3 = alloca i32"   --->   Operation 20 'alloca' 'out_data_14_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%out_data_15_V_3 = alloca i32"   --->   Operation 21 'alloca' 'out_data_15_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.83ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_n_r_V_V)" [src/modules.hpp:1063]   --->   Operation 22 'read' 'tmp_V' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (1.83ns)   --->   "%tmp_V_114 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_n_c_V_V)" [src/modules.hpp:1064]   --->   Operation 23 'read' 'tmp_V_114' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i32 %tmp_V to i16" [src/modules.hpp:1073]   --->   Operation 24 'trunc' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i32 %tmp_V_114 to i16" [src/modules.hpp:1073]   --->   Operation 25 'trunc' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%lhs_V = zext i16 %tmp_11 to i32" [src/modules.hpp:1073]   --->   Operation 26 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%rhs_V = zext i16 %tmp_12 to i32" [src/modules.hpp:1073]   --->   Operation 27 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.53ns) (root node of the DSP)   --->   "%ret_V = mul i32 %lhs_V, %rhs_V" [src/modules.hpp:1073]   --->   Operation 28 'mul' 'ret_V' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %ret_V, i32 4, i32 19)" [src/modules.hpp:1073]   --->   Operation 29 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_4 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %ret_V, i32 3, i32 31)" [src/modules.hpp:1105]   --->   Operation 30 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.69>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_3_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5856, i32 0, i32 0, [1 x i8]* @p_str5857, [1 x i8]* @p_str5858, [1 x i8]* @p_str5859, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5860, [1 x i8]* @p_str5861)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_3_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5849, i32 0, i32 0, [1 x i8]* @p_str5850, [1 x i8]* @p_str5851, [1 x i8]* @p_str5852, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5853, [1 x i8]* @p_str5854)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_2_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5842, i32 0, i32 0, [1 x i8]* @p_str5843, [1 x i8]* @p_str5844, [1 x i8]* @p_str5845, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5846, [1 x i8]* @p_str5847)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_2_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5835, i32 0, i32 0, [1 x i8]* @p_str5836, [1 x i8]* @p_str5837, [1 x i8]* @p_str5838, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5839, [1 x i8]* @p_str5840)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_1_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5828, i32 0, i32 0, [1 x i8]* @p_str5829, [1 x i8]* @p_str5830, [1 x i8]* @p_str5831, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5832, [1 x i8]* @p_str5833)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_1_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5821, i32 0, i32 0, [1 x i8]* @p_str5822, [1 x i8]* @p_str5823, [1 x i8]* @p_str5824, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5825, [1 x i8]* @p_str5826)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_0_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5814, i32 0, i32 0, [1 x i8]* @p_str5815, [1 x i8]* @p_str5816, [1 x i8]* @p_str5817, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5818, [1 x i8]* @p_str5819)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_0_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5807, i32 0, i32 0, [1 x i8]* @p_str5808, [1 x i8]* @p_str5809, [1 x i8]* @p_str5810, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5811, [1 x i8]* @p_str5812)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_n_c_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str424, i32 0, i32 0, [1 x i8]* @p_str425, [1 x i8]* @p_str426, [1 x i8]* @p_str427, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str428, [1 x i8]* @p_str429)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_n_r_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str417, i32 0, i32 0, [1 x i8]* @p_str418, [1 x i8]* @p_str419, [1 x i8]* @p_str420, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str421, [1 x i8]* @p_str422)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str347, i32 0, i32 0, [1 x i8]* @p_str348, [1 x i8]* @p_str349, [1 x i8]* @p_str350, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str351, [1 x i8]* @p_str352)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str340, i32 0, i32 0, [1 x i8]* @p_str341, [1 x i8]* @p_str342, [1 x i8]* @p_str343, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str344, [1 x i8]* @p_str345)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str333, i32 0, i32 0, [1 x i8]* @p_str334, [1 x i8]* @p_str335, [1 x i8]* @p_str336, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str337, [1 x i8]* @p_str338)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str326, i32 0, i32 0, [1 x i8]* @p_str327, [1 x i8]* @p_str328, [1 x i8]* @p_str329, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str330, [1 x i8]* @p_str331)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str319, i32 0, i32 0, [1 x i8]* @p_str320, [1 x i8]* @p_str321, [1 x i8]* @p_str322, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str323, [1 x i8]* @p_str324)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_s = call i512 @_ssdm_op_BitConcatenate.i512.i448.i32.i32(i448 0, i32 %tmp_V_114, i32 %tmp_V)" [src/modules.hpp:1069]   --->   Operation 46 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.85ns)   --->   "%temp_user_V = add i16 1, %tmp" [src/modules.hpp:1073]   --->   Operation 47 'add' 'temp_user_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %p_Result_s, i8 4, i8 16, i16 %temp_user_V, i1 false)" [src/modules.hpp:1074]   --->   Operation 48 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%lhs_V_cast = zext i29 %tmp_4 to i30" [src/modules.hpp:1105]   --->   Operation 49 'zext' 'lhs_V_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.98ns)   --->   "%ret_V_1 = add i30 -1, %lhs_V_cast" [src/modules.hpp:1105]   --->   Operation 50 'add' 'ret_V_1' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.65ns)   --->   "br label %1" [src/modules.hpp:1083]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%i_op_assign = phi i29 [ 0, %0 ], [ %i, %._crit_edge ]"   --->   Operation 52 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.01ns)   --->   "%exitcond = icmp eq i29 %i_op_assign, %tmp_4" [src/modules.hpp:1083]   --->   Operation 53 'icmp' 'exitcond' <Predicate = true> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.98ns)   --->   "%i = add i29 %i_op_assign, 1" [src/modules.hpp:1083]   --->   Operation 54 'add' 'i' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [src/modules.hpp:1083]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%index = trunc i29 %i_op_assign to i1" [src/modules.hpp:1083]   --->   Operation 56 'trunc' 'index' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_54_cast = zext i29 %i_op_assign to i30" [src/modules.hpp:1105]   --->   Operation 57 'zext' 'tmp_54_cast' <Predicate = (!exitcond & index)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.00ns)   --->   "%temp_last_V = icmp eq i30 %tmp_54_cast, %ret_V_1" [src/modules.hpp:1105]   --->   Operation 58 'icmp' 'temp_last_V' <Predicate = (!exitcond & index)> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.12>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%out_data_8_V_load = load i32* %out_data_8_V" [src/modules.hpp:1093]   --->   Operation 59 'load' 'out_data_8_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%out_data_9_V_load = load i32* %out_data_9_V" [src/modules.hpp:1093]   --->   Operation 60 'load' 'out_data_9_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%out_data_10_V_load = load i32* %out_data_10_V" [src/modules.hpp:1093]   --->   Operation 61 'load' 'out_data_10_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%out_data_11_V_load = load i32* %out_data_11_V" [src/modules.hpp:1093]   --->   Operation 62 'load' 'out_data_11_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%out_data_12_V_load = load i32* %out_data_12_V" [src/modules.hpp:1093]   --->   Operation 63 'load' 'out_data_12_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%out_data_13_V_load = load i32* %out_data_13_V" [src/modules.hpp:1093]   --->   Operation 64 'load' 'out_data_13_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%out_data_14_V_load = load i32* %out_data_14_V" [src/modules.hpp:1093]   --->   Operation 65 'load' 'out_data_14_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%out_data_15_V_load = load i32* %out_data_15_V" [src/modules.hpp:1093]   --->   Operation 66 'load' 'out_data_15_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%out_data_8_V_3_load = load i32* %out_data_8_V_3" [src/modules.hpp:1093]   --->   Operation 67 'load' 'out_data_8_V_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%out_data_9_V_3_load = load i32* %out_data_9_V_3" [src/modules.hpp:1093]   --->   Operation 68 'load' 'out_data_9_V_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%out_data_10_V_3_loa = load i32* %out_data_10_V_3" [src/modules.hpp:1093]   --->   Operation 69 'load' 'out_data_10_V_3_loa' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%out_data_11_V_3_loa = load i32* %out_data_11_V_3" [src/modules.hpp:1093]   --->   Operation 70 'load' 'out_data_11_V_3_loa' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%out_data_12_V_3_loa = load i32* %out_data_12_V_3" [src/modules.hpp:1093]   --->   Operation 71 'load' 'out_data_12_V_3_loa' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%out_data_13_V_3_loa = load i32* %out_data_13_V_3" [src/modules.hpp:1093]   --->   Operation 72 'load' 'out_data_13_V_3_loa' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%out_data_14_V_3_loa = load i32* %out_data_14_V_3" [src/modules.hpp:1093]   --->   Operation 73 'load' 'out_data_14_V_3_loa' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%out_data_15_V_3_loa = load i32* %out_data_15_V_3" [src/modules.hpp:1093]   --->   Operation 74 'load' 'out_data_15_V_3_loa' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str32)" [src/modules.hpp:1083]   --->   Operation 75 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 32, i32 2048, i32 0, [1 x i8]* @p_str1) nounwind" [src/modules.hpp:1084]   --->   Operation 76 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/modules.hpp:1085]   --->   Operation 77 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.83ns)   --->   "%tmp_V_115 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_0_0_V_V)" [src/modules.hpp:1093]   --->   Operation 78 'read' 'tmp_V_115' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_95_t = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %index, i3 0)" [src/modules.hpp:1093]   --->   Operation 79 'bitconcatenate' 'tmp_95_t' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.72ns)   --->   "%cond = icmp eq i4 %tmp_95_t, 0" [src/modules.hpp:1093]   --->   Operation 80 'icmp' 'cond' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.44ns)   --->   "%out_data_8_V_1 = select i1 %cond, i32 %out_data_8_V_3_load, i32 %tmp_V_115" [src/modules.hpp:1093]   --->   Operation 81 'select' 'out_data_8_V_1' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.44ns)   --->   "%out_data_8_V_2 = select i1 %cond, i32 %tmp_V_115, i32 %out_data_8_V_load" [src/modules.hpp:1093]   --->   Operation 82 'select' 'out_data_8_V_2' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (1.83ns)   --->   "%tmp_V_116 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_0_1_V_V)" [src/modules.hpp:1093]   --->   Operation 83 'read' 'tmp_V_116' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node cond1)   --->   "%tmp_102_0_15_t = or i4 %tmp_95_t, 1" [src/modules.hpp:1093]   --->   Operation 84 'or' 'tmp_102_0_15_t' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.72ns) (out node of the LUT)   --->   "%cond1 = icmp eq i4 %tmp_102_0_15_t, 1" [src/modules.hpp:1093]   --->   Operation 85 'icmp' 'cond1' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.44ns)   --->   "%out_data_9_V_1 = select i1 %cond1, i32 %out_data_9_V_3_load, i32 %tmp_V_116" [src/modules.hpp:1093]   --->   Operation 86 'select' 'out_data_9_V_1' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.44ns)   --->   "%out_data_9_V_2 = select i1 %cond1, i32 %tmp_V_116, i32 %out_data_9_V_load" [src/modules.hpp:1093]   --->   Operation 87 'select' 'out_data_9_V_2' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (1.83ns)   --->   "%tmp_V_117 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_1_0_V_V)" [src/modules.hpp:1093]   --->   Operation 88 'read' 'tmp_V_117' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node cond2)   --->   "%tmp_101_1_06_t = or i4 %tmp_95_t, 2" [src/modules.hpp:1093]   --->   Operation 89 'or' 'tmp_101_1_06_t' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.72ns) (out node of the LUT)   --->   "%cond2 = icmp eq i4 %tmp_101_1_06_t, 2" [src/modules.hpp:1093]   --->   Operation 90 'icmp' 'cond2' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.44ns)   --->   "%out_data_10_V_1 = select i1 %cond2, i32 %out_data_10_V_3_loa, i32 %tmp_V_117" [src/modules.hpp:1093]   --->   Operation 91 'select' 'out_data_10_V_1' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.44ns)   --->   "%out_data_10_V_2 = select i1 %cond2, i32 %tmp_V_117, i32 %out_data_10_V_load" [src/modules.hpp:1093]   --->   Operation 92 'select' 'out_data_10_V_2' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (1.83ns)   --->   "%tmp_V_118 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_1_1_V_V)" [src/modules.hpp:1093]   --->   Operation 93 'read' 'tmp_V_118' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node cond3)   --->   "%tmp_102_1_18_t = or i4 %tmp_95_t, 3" [src/modules.hpp:1093]   --->   Operation 94 'or' 'tmp_102_1_18_t' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.72ns) (out node of the LUT)   --->   "%cond3 = icmp eq i4 %tmp_102_1_18_t, 3" [src/modules.hpp:1093]   --->   Operation 95 'icmp' 'cond3' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.44ns)   --->   "%out_data_11_V_1 = select i1 %cond3, i32 %out_data_11_V_3_loa, i32 %tmp_V_118" [src/modules.hpp:1093]   --->   Operation 96 'select' 'out_data_11_V_1' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.44ns)   --->   "%out_data_11_V_2 = select i1 %cond3, i32 %tmp_V_118, i32 %out_data_11_V_load" [src/modules.hpp:1093]   --->   Operation 97 'select' 'out_data_11_V_2' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (1.83ns)   --->   "%tmp_V_119 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_2_0_V_V)" [src/modules.hpp:1093]   --->   Operation 98 'read' 'tmp_V_119' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node cond4)   --->   "%tmp_101_2_09_t = or i4 %tmp_95_t, 4" [src/modules.hpp:1093]   --->   Operation 99 'or' 'tmp_101_2_09_t' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.72ns) (out node of the LUT)   --->   "%cond4 = icmp eq i4 %tmp_101_2_09_t, 4" [src/modules.hpp:1093]   --->   Operation 100 'icmp' 'cond4' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.44ns)   --->   "%out_data_12_V_1 = select i1 %cond4, i32 %out_data_12_V_3_loa, i32 %tmp_V_119" [src/modules.hpp:1093]   --->   Operation 101 'select' 'out_data_12_V_1' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.44ns)   --->   "%out_data_12_V_2 = select i1 %cond4, i32 %tmp_V_119, i32 %out_data_12_V_load" [src/modules.hpp:1093]   --->   Operation 102 'select' 'out_data_12_V_2' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (1.83ns)   --->   "%tmp_V_120 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_2_1_V_V)" [src/modules.hpp:1093]   --->   Operation 103 'read' 'tmp_V_120' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node cond5)   --->   "%tmp_102_2_111_t = or i4 %tmp_95_t, 5" [src/modules.hpp:1093]   --->   Operation 104 'or' 'tmp_102_2_111_t' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.72ns) (out node of the LUT)   --->   "%cond5 = icmp eq i4 %tmp_102_2_111_t, 5" [src/modules.hpp:1093]   --->   Operation 105 'icmp' 'cond5' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.44ns)   --->   "%out_data_13_V_1 = select i1 %cond5, i32 %out_data_13_V_3_loa, i32 %tmp_V_120" [src/modules.hpp:1093]   --->   Operation 106 'select' 'out_data_13_V_1' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.44ns)   --->   "%out_data_13_V_2 = select i1 %cond5, i32 %tmp_V_120, i32 %out_data_13_V_load" [src/modules.hpp:1093]   --->   Operation 107 'select' 'out_data_13_V_2' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (1.83ns)   --->   "%tmp_V_121 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_3_0_V_V)" [src/modules.hpp:1093]   --->   Operation 108 'read' 'tmp_V_121' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node cond6)   --->   "%tmp_101_3_012_t = or i4 %tmp_95_t, 6" [src/modules.hpp:1093]   --->   Operation 109 'or' 'tmp_101_3_012_t' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.72ns) (out node of the LUT)   --->   "%cond6 = icmp eq i4 %tmp_101_3_012_t, 6" [src/modules.hpp:1093]   --->   Operation 110 'icmp' 'cond6' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.44ns)   --->   "%out_data_14_V_1 = select i1 %cond6, i32 %out_data_14_V_3_loa, i32 %tmp_V_121" [src/modules.hpp:1093]   --->   Operation 111 'select' 'out_data_14_V_1' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.44ns)   --->   "%out_data_14_V_2 = select i1 %cond6, i32 %tmp_V_121, i32 %out_data_14_V_load" [src/modules.hpp:1093]   --->   Operation 112 'select' 'out_data_14_V_2' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (1.83ns)   --->   "%tmp_V_122 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_3_1_V_V)" [src/modules.hpp:1093]   --->   Operation 113 'read' 'tmp_V_122' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node cond7)   --->   "%tmp_102_3_114_t = or i4 %tmp_95_t, 7" [src/modules.hpp:1093]   --->   Operation 114 'or' 'tmp_102_3_114_t' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.72ns) (out node of the LUT)   --->   "%cond7 = icmp eq i4 %tmp_102_3_114_t, 7" [src/modules.hpp:1093]   --->   Operation 115 'icmp' 'cond7' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.44ns)   --->   "%out_data_15_V_1 = select i1 %cond7, i32 %out_data_15_V_3_loa, i32 %tmp_V_122" [src/modules.hpp:1093]   --->   Operation 116 'select' 'out_data_15_V_1' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.44ns)   --->   "%out_data_15_V_2 = select i1 %cond7, i32 %tmp_V_122, i32 %out_data_15_V_load" [src/modules.hpp:1093]   --->   Operation 117 'select' 'out_data_15_V_2' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "store i32 %out_data_15_V_1, i32* %out_data_15_V_3" [src/modules.hpp:1093]   --->   Operation 118 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "store i32 %out_data_14_V_1, i32* %out_data_14_V_3" [src/modules.hpp:1093]   --->   Operation 119 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "store i32 %out_data_13_V_1, i32* %out_data_13_V_3" [src/modules.hpp:1093]   --->   Operation 120 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "store i32 %out_data_12_V_1, i32* %out_data_12_V_3" [src/modules.hpp:1093]   --->   Operation 121 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "store i32 %out_data_11_V_1, i32* %out_data_11_V_3" [src/modules.hpp:1093]   --->   Operation 122 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "store i32 %out_data_10_V_1, i32* %out_data_10_V_3" [src/modules.hpp:1093]   --->   Operation 123 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "store i32 %out_data_9_V_1, i32* %out_data_9_V_3" [src/modules.hpp:1093]   --->   Operation 124 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "store i32 %out_data_8_V_1, i32* %out_data_8_V_3" [src/modules.hpp:1093]   --->   Operation 125 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "store i32 %out_data_15_V_2, i32* %out_data_15_V" [src/modules.hpp:1093]   --->   Operation 126 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "store i32 %out_data_14_V_2, i32* %out_data_14_V" [src/modules.hpp:1093]   --->   Operation 127 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "store i32 %out_data_13_V_2, i32* %out_data_13_V" [src/modules.hpp:1093]   --->   Operation 128 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "store i32 %out_data_12_V_2, i32* %out_data_12_V" [src/modules.hpp:1093]   --->   Operation 129 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "store i32 %out_data_11_V_2, i32* %out_data_11_V" [src/modules.hpp:1093]   --->   Operation 130 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "store i32 %out_data_10_V_2, i32* %out_data_10_V" [src/modules.hpp:1093]   --->   Operation 131 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "store i32 %out_data_9_V_2, i32* %out_data_9_V" [src/modules.hpp:1093]   --->   Operation 132 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "store i32 %out_data_8_V_2, i32* %out_data_8_V" [src/modules.hpp:1093]   --->   Operation 133 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %index, label %.preheader.0, label %._crit_edge" [src/modules.hpp:1097]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = call i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32(i32 %out_data_15_V_1, i32 %out_data_14_V_1, i32 %out_data_13_V_1, i32 %out_data_12_V_1, i32 %out_data_11_V_1, i32 %out_data_10_V_1, i32 %out_data_9_V_1, i32 %out_data_8_V_1, i32 %out_data_15_V_2, i32 %out_data_14_V_2, i32 %out_data_13_V_2, i32 %out_data_12_V_2, i32 %out_data_11_V_2, i32 %out_data_10_V_2, i32 %out_data_9_V_2, i32 %out_data_8_V_2)" [src/modules.hpp:1100]   --->   Operation 135 'bitconcatenate' 'tmp_data_V_3' <Predicate = (index)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %tmp_data_V_3, i8 4, i8 16, i16 %temp_user_V, i1 %temp_last_V)" [src/modules.hpp:1107]   --->   Operation 136 'write' <Predicate = (index)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "br label %._crit_edge" [src/modules.hpp:1108]   --->   Operation 137 'br' <Predicate = (index)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str32, i32 %tmp_s)" [src/modules.hpp:1109]   --->   Operation 138 'specregionend' 'empty' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "br label %1" [src/modules.hpp:1083]   --->   Operation 139 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "ret void" [src/modules.hpp:1110]   --->   Operation 140 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 4.37ns
The critical path consists of the following:
	fifo read on port 'in_n_r_V_V' (src/modules.hpp:1063) [47]  (1.84 ns)
	'mul' operation of DSP[54] ('ret.V', src/modules.hpp:1073) [54]  (2.53 ns)

 <State 2>: 2.69ns
The critical path consists of the following:
	'add' operation ('temp.user.V', src/modules.hpp:1073) [56]  (0.853 ns)
	fifo write on port 'out_V_data_V' (src/modules.hpp:1074) [57]  (1.84 ns)

 <State 3>: 1.3ns
The critical path consists of the following:
	'icmp' operation ('exitcond', src/modules.hpp:1083) [64]  (1.01 ns)
	blocking operation 0.287 ns on control path)

 <State 4>: 4.12ns
The critical path consists of the following:
	fifo read on port 'in_0_0_V_V' (src/modules.hpp:1093) [88]  (1.84 ns)
	'select' operation ('out_data[8].V', src/modules.hpp:1093) [91]  (0.449 ns)
	fifo write on port 'out_V_data_V' (src/modules.hpp:1107) [149]  (1.84 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
