// Seed: 497973859
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_16 = id_17;
endmodule
module module_1 #(
    parameter id_15 = 32'd25
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    _id_15,
    id_16
);
  input wire id_16;
  input wire _id_15;
  output logic [7:0] id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout reg id_9;
  output wand id_8;
  input wire id_7;
  output supply0 id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_12;
  assign id_6 = -1;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_13,
      id_6,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_13,
      id_13,
      id_7,
      id_7,
      id_13,
      id_8,
      id_2,
      id_4
  );
  wire [id_15  +  1 : -1] id_17;
  assign id_14[-1==-1] = (id_16);
  assign id_8 = 1;
  parameter id_18 = -1'd0;
  reg id_19;
  ;
  initial begin : LABEL_0
    $unsigned(54);
    ;
    begin : LABEL_1
      id_9  <= id_7;
      id_19 <= -1;
    end
  end
endmodule
