// Seed: 2119305826
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3, id_4;
  logic id_5;
  ;
endmodule
module module_1 (
    input  wand id_0,
    input  tri0 id_1,
    output tri1 id_2
);
  logic id_4;
  ;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2 (
    input  supply0 id_0,
    output logic   id_1
);
  always @(*) begin : LABEL_0
    begin : LABEL_1
      id_1 = id_0;
      id_1 = -1;
    end
  end
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  wire id_4;
  always @(posedge id_3)
    if (1'b0) id_1 <= id_4;
    else if (1) $signed(87);
  ;
endmodule
