INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/And_Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_Logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Immediate_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Immediate_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Instruction_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/PCplus4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCplus4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/RISCV_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sim_1/new/testTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testTB
