

module top;
  
`include "uvm_macros.svh"
import uvm_pkg::*;

`include "base_item.sv"
`include "base_driver.sv"
`include "base_monitor.sv"
`include "base_agent.sv"
`include "base_sequence.sv"
`include "base_env.sv"
`include "base_tb.sv"
`include "base_test.sv"
`include "dut_if.sv"
`include "dut.sv"
  
// interface 
dut_if  pif();

// DUT 
dut_dummy dut (pif);


// all non-testbench code
  always
    #5 pif.clk = ~pif.clk;
    
initial begin
  run_test();
end


endmodule
