<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › loongson › lemote-2f › irq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>irq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2007 Lemote Inc.</span>
<span class="cm"> * Author: Fuxin Zhang, zhangfx@lemote.com</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> *  under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> *  Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> *  option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>

<span class="cp">#include &lt;asm/irq_cpu.h&gt;</span>
<span class="cp">#include &lt;asm/i8259.h&gt;</span>
<span class="cp">#include &lt;asm/mipsregs.h&gt;</span>

<span class="cp">#include &lt;loongson.h&gt;</span>
<span class="cp">#include &lt;machine.h&gt;</span>

<span class="cp">#define LOONGSON_TIMER_IRQ	(MIPS_CPU_IRQ_BASE + 7)	</span><span class="cm">/* cpu timer */</span><span class="cp"></span>
<span class="cp">#define LOONGSON_NORTH_BRIDGE_IRQ	(MIPS_CPU_IRQ_BASE + 6)	</span><span class="cm">/* bonito */</span><span class="cp"></span>
<span class="cp">#define LOONGSON_UART_IRQ	(MIPS_CPU_IRQ_BASE + 3)	</span><span class="cm">/* cpu serial port */</span><span class="cp"></span>
<span class="cp">#define LOONGSON_SOUTH_BRIDGE_IRQ	(MIPS_CPU_IRQ_BASE + 2)	</span><span class="cm">/* i8259 */</span><span class="cp"></span>

<span class="cp">#define LOONGSON_INT_BIT_INT0		(1 &lt;&lt; 11)</span>
<span class="cp">#define LOONGSON_INT_BIT_INT1		(1 &lt;&lt; 12)</span>

<span class="cm">/*</span>
<span class="cm"> * The generic i8259_irq() make the kernel hang on booting.  Since we cannot</span>
<span class="cm"> * get the irq via the IRR directly, we access the ISR instead.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">mach_i8259_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="n">isr</span><span class="p">;</span>

	<span class="n">irq</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">LOONGSON_INTISR</span> <span class="o">&amp;</span> <span class="n">LOONGSON_INTEN</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">LOONGSON_INT_BIT_INT0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">raw_spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i8259A_lock</span><span class="p">);</span>
		<span class="n">isr</span> <span class="o">=</span> <span class="n">inb</span><span class="p">(</span><span class="n">PIC_MASTER_CMD</span><span class="p">)</span> <span class="o">&amp;</span>
			<span class="o">~</span><span class="n">inb</span><span class="p">(</span><span class="n">PIC_MASTER_IMR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">PIC_CASCADE_IR</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">isr</span><span class="p">)</span>
			<span class="n">isr</span> <span class="o">=</span> <span class="p">(</span><span class="n">inb</span><span class="p">(</span><span class="n">PIC_SLAVE_CMD</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">inb</span><span class="p">(</span><span class="n">PIC_SLAVE_IMR</span><span class="p">))</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">irq</span> <span class="o">=</span> <span class="n">ffs</span><span class="p">(</span><span class="n">isr</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">irq</span> <span class="o">==</span> <span class="mi">7</span><span class="p">))</span> <span class="p">{</span>
			<span class="cm">/*</span>
<span class="cm">			 * This may be a spurious interrupt.</span>
<span class="cm">			 *</span>
<span class="cm">			 * Read the interrupt status register (ISR). If the most</span>
<span class="cm">			 * significant bit is not set then there is no valid</span>
<span class="cm">			 * interrupt.</span>
<span class="cm">			 */</span>
			<span class="n">outb</span><span class="p">(</span><span class="mh">0x0B</span><span class="p">,</span> <span class="n">PIC_MASTER_ISR</span><span class="p">);</span>	<span class="cm">/* ISR register */</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">~</span><span class="n">inb</span><span class="p">(</span><span class="n">PIC_MASTER_ISR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">)</span>
				<span class="n">irq</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">raw_spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i8259A_lock</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">irq</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">mach_i8259_irq</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">i8259_irqdispatch</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>

	<span class="n">irq</span> <span class="o">=</span> <span class="n">mach_i8259_irq</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">do_IRQ</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">spurious_interrupt</span><span class="p">();</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">mach_irq_dispatch</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pending</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">CAUSEF_IP7</span><span class="p">)</span>
		<span class="n">do_IRQ</span><span class="p">(</span><span class="n">LOONGSON_TIMER_IRQ</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">CAUSEF_IP6</span><span class="p">)</span> <span class="p">{</span>	<span class="cm">/* North Bridge, Perf counter */</span>
		<span class="n">do_perfcnt_IRQ</span><span class="p">();</span>
		<span class="n">bonito_irqdispatch</span><span class="p">();</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">CAUSEF_IP3</span><span class="p">)</span>	<span class="cm">/* CPU UART */</span>
		<span class="n">do_IRQ</span><span class="p">(</span><span class="n">LOONGSON_UART_IRQ</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">CAUSEF_IP2</span><span class="p">)</span>	<span class="cm">/* South Bridge */</span>
		<span class="n">i8259_irqdispatch</span><span class="p">();</span>
	<span class="k">else</span>
		<span class="n">spurious_interrupt</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">ip6_action</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpl</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">irqaction</span> <span class="n">ip6_irqaction</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">handler</span> <span class="o">=</span> <span class="n">ip6_action</span><span class="p">,</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;cascade&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IRQF_SHARED</span> <span class="o">|</span> <span class="n">IRQF_NO_THREAD</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">irqaction</span> <span class="n">cascade_irqaction</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">handler</span> <span class="o">=</span> <span class="n">no_action</span><span class="p">,</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;cascade&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IRQF_NO_THREAD</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">mach_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* init all controller</span>
<span class="cm">	 *   0-15         ------&gt; i8259 interrupt</span>
<span class="cm">	 *   16-23        ------&gt; mips cpu interrupt</span>
<span class="cm">	 *   32-63        ------&gt; bonito irq</span>
<span class="cm">	 */</span>

	<span class="cm">/* setup cs5536 as high level trigger */</span>
	<span class="n">LOONGSON_INTPOL</span> <span class="o">=</span> <span class="n">LOONGSON_INT_BIT_INT0</span> <span class="o">|</span> <span class="n">LOONGSON_INT_BIT_INT1</span><span class="p">;</span>
	<span class="n">LOONGSON_INTEDGE</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">LOONGSON_INT_BIT_INT0</span> <span class="o">|</span> <span class="n">LOONGSON_INT_BIT_INT1</span><span class="p">);</span>

	<span class="cm">/* Sets the first-level interrupt dispatcher. */</span>
	<span class="n">mips_cpu_irq_init</span><span class="p">();</span>
	<span class="n">init_i8259_irqs</span><span class="p">();</span>
	<span class="n">bonito_irq_init</span><span class="p">();</span>

	<span class="cm">/* setup north bridge irq (bonito) */</span>
	<span class="n">setup_irq</span><span class="p">(</span><span class="n">LOONGSON_NORTH_BRIDGE_IRQ</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ip6_irqaction</span><span class="p">);</span>
	<span class="cm">/* setup source bridge irq (i8259) */</span>
	<span class="n">setup_irq</span><span class="p">(</span><span class="n">LOONGSON_SOUTH_BRIDGE_IRQ</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cascade_irqaction</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
