###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       185288   # Number of WRITE/WRITEP commands
num_reads_done                 =      1891994   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1474071   # Number of read row buffer hits
num_read_cmds                  =      1891985   # Number of READ/READP commands
num_writes_done                =       185339   # Number of read requests issued
num_write_row_hits             =       129209   # Number of write row buffer hits
num_act_cmds                   =       477716   # Number of ACT commands
num_pre_cmds                   =       477684   # Number of PRE commands
num_ondemand_pres              =       450172   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9646394   # Cyles of rank active rank.0
rank_active_cycles.1           =      9638500   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       353606   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       361500   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1946231   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        57463   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        18234   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        11979   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        10135   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         7028   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4815   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3530   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2575   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1916   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        13522   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            9   # Write cmd latency (cycles)
write_latency[20-39]           =           35   # Write cmd latency (cycles)
write_latency[40-59]           =           77   # Write cmd latency (cycles)
write_latency[60-79]           =          118   # Write cmd latency (cycles)
write_latency[80-99]           =          272   # Write cmd latency (cycles)
write_latency[100-119]         =          399   # Write cmd latency (cycles)
write_latency[120-139]         =          534   # Write cmd latency (cycles)
write_latency[140-159]         =          706   # Write cmd latency (cycles)
write_latency[160-179]         =          886   # Write cmd latency (cycles)
write_latency[180-199]         =         1072   # Write cmd latency (cycles)
write_latency[200-]            =       181180   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           14   # Read request latency (cycles)
read_latency[20-39]            =       376301   # Read request latency (cycles)
read_latency[40-59]            =       161735   # Read request latency (cycles)
read_latency[60-79]            =       185625   # Read request latency (cycles)
read_latency[80-99]            =       121132   # Read request latency (cycles)
read_latency[100-119]          =       100098   # Read request latency (cycles)
read_latency[120-139]          =        88758   # Read request latency (cycles)
read_latency[140-159]          =        72510   # Read request latency (cycles)
read_latency[160-179]          =        61928   # Read request latency (cycles)
read_latency[180-199]          =        53681   # Read request latency (cycles)
read_latency[200-]             =       670212   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.24958e+08   # Write energy
read_energy                    =  7.62848e+09   # Read energy
act_energy                     =  1.30703e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.69731e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   1.7352e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01935e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01442e+09   # Active standby energy rank.1
average_read_latency           =      272.379   # Average read request latency (cycles)
average_interarrival           =      4.81364   # Average request interarrival latency (cycles)
total_energy                   =  2.29421e+10   # Total energy (pJ)
average_power                  =      2294.21   # Average power (mW)
average_bandwidth              =      17.7266   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       189332   # Number of WRITE/WRITEP commands
num_reads_done                 =      1989210   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1609322   # Number of read row buffer hits
num_read_cmds                  =      1989207   # Number of READ/READP commands
num_writes_done                =       189364   # Number of read requests issued
num_write_row_hits             =       129240   # Number of write row buffer hits
num_act_cmds                   =       443903   # Number of ACT commands
num_pre_cmds                   =       443879   # Number of PRE commands
num_ondemand_pres              =       415478   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9646177   # Cyles of rank active rank.0
rank_active_cycles.1           =      9643930   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       353823   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       356070   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2050191   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        57930   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        16961   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        11256   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         9866   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6773   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4741   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3354   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2458   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1954   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        13116   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            8   # Write cmd latency (cycles)
write_latency[20-39]           =           20   # Write cmd latency (cycles)
write_latency[40-59]           =           24   # Write cmd latency (cycles)
write_latency[60-79]           =           79   # Write cmd latency (cycles)
write_latency[80-99]           =          156   # Write cmd latency (cycles)
write_latency[100-119]         =          255   # Write cmd latency (cycles)
write_latency[120-139]         =          363   # Write cmd latency (cycles)
write_latency[140-159]         =          557   # Write cmd latency (cycles)
write_latency[160-179]         =          701   # Write cmd latency (cycles)
write_latency[180-199]         =          967   # Write cmd latency (cycles)
write_latency[200-]            =       186202   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       359333   # Read request latency (cycles)
read_latency[40-59]            =       161208   # Read request latency (cycles)
read_latency[60-79]            =       170568   # Read request latency (cycles)
read_latency[80-99]            =       117023   # Read request latency (cycles)
read_latency[100-119]          =        99171   # Read request latency (cycles)
read_latency[120-139]          =        89369   # Read request latency (cycles)
read_latency[140-159]          =        74559   # Read request latency (cycles)
read_latency[160-179]          =        65562   # Read request latency (cycles)
read_latency[180-199]          =        57555   # Read request latency (cycles)
read_latency[200-]             =       794855   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.45145e+08   # Write energy
read_energy                    =  8.02048e+09   # Read energy
act_energy                     =  1.21452e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.69835e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.70914e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01921e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01781e+09   # Active standby energy rank.1
average_read_latency           =      307.915   # Average read request latency (cycles)
average_interarrival           =       4.5901   # Average request interarrival latency (cycles)
total_energy                   =  2.32626e+10   # Total energy (pJ)
average_power                  =      2326.26   # Average power (mW)
average_bandwidth              =      18.5905   # Average bandwidth
