var pairs =
{
"single-port":{"ram":1}
,"inferring":{"memory":1,"ram":1,"dual-port":1}
,"basic":{"inferred":1}
,"inferred":{"ram":1,"following":1}
,"ram":{"synchronous":1,"following":1,"asynchronous":1,"inferred":1,"indexed":1,"implemented":1,"consider":1,"clock":1,"address":1,"pseudo":1,"described":1,"verilog":1,"din":1,"vhdl":1}
,"synchronous":{"synchronous":1,"asynchronous":1,"reads":1,"read":1}
,"asynchronous":{"reads":1,"read":1}
,"reads":{"either":1,"inferring":1}
,"either":{"single-":1}
,"single-":{"dual-port":1}
,"dual-port":{"initial":1,"ram":1}
,"initial":{"values":1}
,"values":{"features":1,"ram":1}
,"features":{"resets":1}
,"resets":{"clock":1}
,"clock":{"enables":1,"edge":1}
,"enables":{"added":1}
,"added":{"desired":1}
,"desired":{"following":1,"assign":1}
,"following":{"text":1,"figure":1}
,"text":{"lists":1}
,"lists":{"rules":1}
,"rules":{"coding":1}
,"coding":{"inferred":1}
,"figure":{"verilog":1,"vhdl":1}
,"verilog":{"figure":1,"blocking":1}
,"vhdl":{"show":1}
,"show":{"code":1}
,"code":{"simple":1,"ram":1}
,"simple":{"single-port":1}
,"define":{"ram":1}
,"indexed":{"array":1,"memory":1}
,"array":{"registers":1,"addr_width":1}
,"control":{"ram":1,"clock":1,"write":1}
,"implemented":{"distributed":1}
,"distributed":{"block":1}
,"block":{"ram":1}
,"consider":{"adding":1}
,"adding":{"syn_ramstyle":1}
,"syn_ramstyle":{"attribute":1}
,"attribute":{"syn_ramstyle":1}
,"edge":{"write":1}
,"write":{"enable":1}
,"enable":{"signal":1}
,"address":{"bus":1}
,"bus":{"reading":1}
,"reading":{"writing":1}
,"pseudo":{"true":1}
,"true":{"inferring":1}
,"assign":{"initial":1,"dout":1}
,"described":{"initializing":1}
,"initializing":{"inferred":1}
,"module":{"ram":1}
,"din":{"addr":1,"std_logic_vector":1}
,"addr":{"write_en":1,"din":1,"std_logic_vector":1}
,"write_en":{"clk":1,"control":1,"std_logic":1}
,"clk":{"dout":1,"control":1,"std_logic":1,"--control":1}
,"parameter":{"addr_width":1,"data_width":1}
,"input":{"addr_width-1:0":1,"data_width-1:0":1,"write_en":1}
,"addr_width-1:0":{"addr":1}
,"data_width-1:0":{"din":1,"mem":1}
,"reg":{"data_width-1:0":1}
,"mem":{"addr_width":1,"addr":1,"mem_type":1,"conv_integer":1}
,"addr_width":{"-1:0":1,"natural":1,"downto":1}
,"memory":{"array":1}
,"always":{"posedge":1}
,"posedge":{"clk":1}
,"dout":{"mem":1,"std_logic_vector":1}
,"library":{"ieee":1}
,"entity":{"ram":1}
,"data_width":{"natural":1,"downto":1}
,"std_logic_vector":{"addr_width":1,"data_width":1}
,"end":{"ram":1,"process":1,"rtl":1}
,"architecture":{"rtl":1}
,"rtl":{"ram":1}
,"type":{"mem_type":1}
,"mem_type":{"array":1}
,"signal":{"mem":1}
,"process":{"clk":1}
,"clk\u0027event":{"clk":1}
,"--control":{"clock":1}
,"conv_integer":{"addr":1}
,"blocking":{"assignments":1}
}
;Search.control.loadWordPairs(pairs);
