// Seed: 1757961053
module module_0 ();
  assign id_1 = 1'h0;
  initial begin : LABEL_0
    @(negedge id_1) id_1 = 1'b0 === id_1;
    if (id_1) @(posedge id_1) id_1 <= 1;
    else begin : LABEL_0
      id_1 <= id_1;
    end
  end
  wire id_2, id_3;
  wire id_4;
  id_5(
      1
  );
endmodule
module module_1 (
    input tri0 id_0,
    output tri void id_1,
    input wor id_2,
    input tri0 id_3,
    input tri id_4
);
  supply1 id_6;
  assign id_6 = id_0 - id_6;
  assign id_6 = 1;
  integer id_7 (
      .id_0(1 - 1),
      .id_1(1),
      .id_2(id_0),
      .id_3((id_2)),
      .id_4(id_4 - 1 == 1),
      .id_5(1),
      .id_6(),
      .id_7(~id_3)
  );
  wire id_8;
  assign id_8 = id_8;
  module_0 modCall_1 ();
  uwire id_9, id_10;
  assign id_10 = 1 + 1;
  assign id_1  = 1;
endmodule
