Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Utility/Vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 29af34cca56546c5b126c4632506dfe0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_subtract_tb_behav xil_defaultlib.add_subtract_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'btn' [D:/Libraries/Documents/Vivado Projects/Lab 9/requirement_2/requirement_2.srcs/sim_1/new/add_subtract_tb.v:11]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [D:/Libraries/Documents/Vivado Projects/Lab 9/requirement_2/requirement_2.srcs/sim_1/new/add_subtract_tb.v:9]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add_subtract
Compiling module xil_defaultlib.add_subtract_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot add_subtract_tb_behav
