# Digital Electronic System Design  
**Politecnico di Milano (2024-2025)**  

## ğŸ“– Overview  
Welcome to the **Digital Electronic System Design Laboratory** repository!  
This repository contains VHDL projects and exercises from the course **Digital Electronic System Design** at **Politecnico di Milano** *(Course Code: 054083)*.  

The course focuses on:  
- **FPGA-based digital design**  
- **VHDL simulation, synthesis, and implementation**  

## ğŸ› ï¸ Tools & Hardware  
- **Software**:  
  - [Xilinx Vivado 2020.2](https://www.xilinx.com/products/design-tools/vivado.html) *(WebPack Edition)*  
- **Hardware**:  
  - [Digilent Basys 3](https://digilent.com/shop/basys-3-artix-7-fpga-trainer-board-recommended-for-introductory-users/)  
    - FPGA: *Xilinx Artix-7* (**XC7A35TCPG236C-1**)  

## ğŸ¯ Course Goals  
- Develop practical skills for **FPGA-based digital system design**  
- Implement and test **VHDL architectures** using Vivado and Basys 3  
- Learn about **FPGA timing, power, I/O, and memory management**  

## ğŸ“‚ Repository Structure
- `LABx/`
  - `src/`: VHDL source files  
  - `sim/`: Simulation files  
  - `cons/`: Constraint files  
  - `vivado/`: Vivado project files 

## ğŸ“¬ Contact  
For any questions or issues open an issue in this repository.