{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499266950422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499266950422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 05 12:02:30 2017 " "Processing started: Wed Jul 05 12:02:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499266950422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499266950422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RacingGame -c RacingGame " "Command: quartus_map --read_settings_files=on --write_settings_files=off RacingGame -c RacingGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499266950422 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1499266951039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux81.v 1 1 " "Found 1 design units, including 1 entities, in source file mux81.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux81 " "Found entity 1: Mux81" {  } { { "Mux81.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/Mux81.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499266951118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499266951118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7 " "Found entity 1: decoder7" {  } { { "decoder7.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/decoder7.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499266951122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499266951122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4-1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux4-1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux4-1 " "Found entity 1: mux4-1" {  } { { "mux4-1.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/mux4-1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499266951125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499266951125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mov_carrinho.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mov_carrinho.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mov_carrinho " "Found entity 1: mov_carrinho" {  } { { "mov_carrinho.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/mov_carrinho.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499266951128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499266951128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verificadorcomcarro.v 1 1 " "Found 1 design units, including 1 entities, in source file verificadorcomcarro.v" { { "Info" "ISGN_ENTITY_NAME" "1 VerificadorComCarro " "Found entity 1: VerificadorComCarro" {  } { { "VerificadorComCarro.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/VerificadorComCarro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499266951131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499266951131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8.v 1 1 " "Found 1 design units, including 1 entities, in source file reg8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg8 " "Found entity 1: Reg8" {  } { { "Reg8.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/Reg8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499266951135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499266951135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlematriz.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controlematriz.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ControleMatriz " "Found entity 1: ControleMatriz" {  } { { "ControleMatriz.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/ControleMatriz.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499266951138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499266951138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lifes.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lifes.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lifes " "Found entity 1: lifes" {  } { { "lifes.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/lifes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499266951140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499266951140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/clock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499266951143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499266951143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv " "Found entity 1: fdiv" {  } { { "fdiv.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/fdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499266951146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499266951146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carregisters.bdf 1 1 " "Found 1 design units, including 1 entities, in source file carregisters.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CarRegisters " "Found entity 1: CarRegisters" {  } { { "CarRegisters.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/CarRegisters.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499266951150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499266951150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "livescounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file livescounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LivesCounter " "Found entity 1: LivesCounter" {  } { { "LivesCounter.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/LivesCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499266951154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499266951154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testematriz.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testematriz.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TesteMatriz " "Found entity 1: TesteMatriz" {  } { { "TesteMatriz.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/TesteMatriz.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499266951159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499266951159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv100khz.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv100khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv100khz " "Found entity 1: fdiv100khz" {  } { { "fdiv100khz.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/fdiv100khz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499266951164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499266951164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv100kto1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv100kto1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv100kto1 " "Found entity 1: fdiv100kto1" {  } { { "fdiv100kto1hz.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/fdiv100kto1hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499266951169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499266951169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "racinggame.bdf 1 1 " "Found 1 design units, including 1 entities, in source file racinggame.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RacingGame " "Found entity 1: RacingGame" {  } { { "RacingGame.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/RacingGame.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499266951173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499266951173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pistareg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pistareg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PistaReg " "Found entity 1: PistaReg" {  } { { "PistaReg.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaReg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499266951176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499266951176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499266951179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499266951179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pistaverilog.v 1 1 " "Found 1 design units, including 1 entities, in source file pistaverilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 PistaVerilog " "Found entity 1: PistaVerilog" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499266951184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499266951184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux18.v 1 1 " "Found 1 design units, including 1 entities, in source file demux18.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeMux18 " "Found entity 1: DeMux18" {  } { { "DeMux18.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/DeMux18.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499266951189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499266951189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "velsdivider.bdf 1 1 " "Found 1 design units, including 1 entities, in source file velsdivider.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VelsDivider " "Found entity 1: VelsDivider" {  } { { "VelsDivider.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/VelsDivider.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499266951192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499266951192 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "fdiv_test.v " "Can't analyze file -- file fdiv_test.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1499266951197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv_05.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv_05.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv_05 " "Found entity 1: fdiv_05" {  } { { "fdiv_05.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/fdiv_05.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499266951200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499266951200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv_025.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv_025.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv_025 " "Found entity 1: fdiv_025" {  } { { "fdiv_025.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/fdiv_025.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499266951203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499266951203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv_1.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv_1 " "Found entity 1: fdiv_1" {  } { { "fdiv_1.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/fdiv_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499266951207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499266951207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv_2.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv_2 " "Found entity 1: fdiv_2" {  } { { "fdiv_2.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/fdiv_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499266951211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499266951211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv_000.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv_000.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv_000 " "Found entity 1: fdiv_000" {  } { { "fdiv_000.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/fdiv_000.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499266951215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499266951215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv_0125.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv_0125.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv_0125 " "Found entity 1: fdiv_0125" {  } { { "fdiv_0125.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/fdiv_0125.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499266951218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499266951218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv_4.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv_4 " "Found entity 1: fdiv_4" {  } { { "fdiv_4.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/fdiv_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499266951222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499266951222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv_8.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv_8 " "Found entity 1: fdiv_8" {  } { { "fdiv_8.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/fdiv_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499266951226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499266951226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv_16.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv_16 " "Found entity 1: fdiv_16" {  } { { "fdiv_16.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/fdiv_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499266951230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499266951230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv_32.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv_32 " "Found entity 1: fdiv_32" {  } { { "fdiv_32.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/fdiv_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499266951234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499266951234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 1 1 " "Found 1 design units, including 1 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "Contador.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/Contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499266951239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499266951239 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1499266951299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControleMatriz ControleMatriz:inst " "Elaborating entity \"ControleMatriz\" for hierarchy \"ControleMatriz:inst\"" {  } { { "test.bdf" "inst" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10376 -23600 -23432 -10152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499266951322 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Reg8 inst43 " "Block or symbol \"Reg8\" of instance \"inst43\" overlaps another block or symbol" {  } { { "ControleMatriz.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/ControleMatriz.bdf" { { 1064 544 704 1176 "inst43" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1499266951323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VerificadorComCarro ControleMatriz:inst\|VerificadorComCarro:inst52 " "Elaborating entity \"VerificadorComCarro\" for hierarchy \"ControleMatriz:inst\|VerificadorComCarro:inst52\"" {  } { { "ControleMatriz.bdf" "inst52" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/ControleMatriz.bdf" { { 1688 736 904 1768 "inst52" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499266951325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg8 ControleMatriz:inst\|Reg8:inst51 " "Elaborating entity \"Reg8\" for hierarchy \"ControleMatriz:inst\|Reg8:inst51\"" {  } { { "ControleMatriz.bdf" "inst51" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/ControleMatriz.bdf" { { 1688 536 696 1800 "inst51" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499266951329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdiv100khz ControleMatriz:inst\|fdiv100khz:inst36 " "Elaborating entity \"fdiv100khz\" for hierarchy \"ControleMatriz:inst\|fdiv100khz:inst36\"" {  } { { "ControleMatriz.bdf" "inst36" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/ControleMatriz.bdf" { { 1360 -40 104 1440 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499266951341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VelsDivider VelsDivider:inst26 " "Elaborating entity \"VelsDivider\" for hierarchy \"VelsDivider:inst26\"" {  } { { "test.bdf" "inst26" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10320 -24208 -24048 -10192 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499266951344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux81 VelsDivider:inst26\|Mux81:inst3 " "Elaborating entity \"Mux81\" for hierarchy \"VelsDivider:inst26\|Mux81:inst3\"" {  } { { "VelsDivider.bdf" "inst3" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/VelsDivider.bdf" { { -1272 -1488 -1344 -1064 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499266951347 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d0 Mux81.v(8) " "Verilog HDL Always Construct warning at Mux81.v(8): variable \"d0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mux81.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/Mux81.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499266951347 "|Mux81"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d1 Mux81.v(9) " "Verilog HDL Always Construct warning at Mux81.v(9): variable \"d1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mux81.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/Mux81.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499266951347 "|Mux81"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d2 Mux81.v(10) " "Verilog HDL Always Construct warning at Mux81.v(10): variable \"d2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mux81.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/Mux81.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499266951348 "|Mux81"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d3 Mux81.v(11) " "Verilog HDL Always Construct warning at Mux81.v(11): variable \"d3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mux81.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/Mux81.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499266951348 "|Mux81"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d4 Mux81.v(12) " "Verilog HDL Always Construct warning at Mux81.v(12): variable \"d4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mux81.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/Mux81.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499266951348 "|Mux81"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d5 Mux81.v(13) " "Verilog HDL Always Construct warning at Mux81.v(13): variable \"d5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mux81.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/Mux81.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499266951348 "|Mux81"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d6 Mux81.v(14) " "Verilog HDL Always Construct warning at Mux81.v(14): variable \"d6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mux81.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/Mux81.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499266951348 "|Mux81"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d7 Mux81.v(15) " "Verilog HDL Always Construct warning at Mux81.v(15): variable \"d7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mux81.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/Mux81.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499266951348 "|Mux81"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdiv_000 VelsDivider:inst26\|fdiv_000:inst " "Elaborating entity \"fdiv_000\" for hierarchy \"VelsDivider:inst26\|fdiv_000:inst\"" {  } { { "VelsDivider.bdf" "inst" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/VelsDivider.bdf" { { -1336 -1824 -1680 -1256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499266951350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeMux18 VelsDivider:inst26\|DeMux18:inst2 " "Elaborating entity \"DeMux18\" for hierarchy \"VelsDivider:inst26\|DeMux18:inst2\"" {  } { { "VelsDivider.bdf" "inst2" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/VelsDivider.bdf" { { -1264 -2072 -1952 -1088 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499266951352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdiv_025 VelsDivider:inst26\|fdiv_025:inst7 " "Elaborating entity \"fdiv_025\" for hierarchy \"VelsDivider:inst26\|fdiv_025:inst7\"" {  } { { "VelsDivider.bdf" "inst7" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/VelsDivider.bdf" { { -1240 -1824 -1680 -1160 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499266951356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdiv_05 VelsDivider:inst26\|fdiv_05:inst8 " "Elaborating entity \"fdiv_05\" for hierarchy \"VelsDivider:inst26\|fdiv_05:inst8\"" {  } { { "VelsDivider.bdf" "inst8" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/VelsDivider.bdf" { { -1144 -1824 -1680 -1064 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499266951360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdiv_1 VelsDivider:inst26\|fdiv_1:inst9 " "Elaborating entity \"fdiv_1\" for hierarchy \"VelsDivider:inst26\|fdiv_1:inst9\"" {  } { { "VelsDivider.bdf" "inst9" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/VelsDivider.bdf" { { -1048 -1824 -1680 -968 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499266951364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdiv_2 VelsDivider:inst26\|fdiv_2:inst10 " "Elaborating entity \"fdiv_2\" for hierarchy \"VelsDivider:inst26\|fdiv_2:inst10\"" {  } { { "VelsDivider.bdf" "inst10" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/VelsDivider.bdf" { { -952 -1824 -1680 -872 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499266951368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdiv_4 VelsDivider:inst26\|fdiv_4:inst11 " "Elaborating entity \"fdiv_4\" for hierarchy \"VelsDivider:inst26\|fdiv_4:inst11\"" {  } { { "VelsDivider.bdf" "inst11" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/VelsDivider.bdf" { { -856 -1824 -1680 -776 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499266951372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdiv_8 VelsDivider:inst26\|fdiv_8:inst12 " "Elaborating entity \"fdiv_8\" for hierarchy \"VelsDivider:inst26\|fdiv_8:inst12\"" {  } { { "VelsDivider.bdf" "inst12" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/VelsDivider.bdf" { { -760 -1824 -1680 -680 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499266951375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdiv_32 VelsDivider:inst26\|fdiv_32:inst14 " "Elaborating entity \"fdiv_32\" for hierarchy \"VelsDivider:inst26\|fdiv_32:inst14\"" {  } { { "VelsDivider.bdf" "inst14" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/VelsDivider.bdf" { { -656 -1824 -1680 -576 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499266951378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mov_carrinho mov_carrinho:inst8 " "Elaborating entity \"mov_carrinho\" for hierarchy \"mov_carrinho:inst8\"" {  } { { "test.bdf" "inst8" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10208 -23784 -23648 -10080 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499266951383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4-1 mov_carrinho:inst8\|mux4-1:inst6 " "Elaborating entity \"mux4-1\" for hierarchy \"mov_carrinho:inst8\|mux4-1:inst6\"" {  } { { "mov_carrinho.bdf" "inst6" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/mov_carrinho.bdf" { { 1096 -568 -432 1224 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499266951385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PistaVerilog PistaVerilog:inst1 " "Elaborating entity \"PistaVerilog\" for hierarchy \"PistaVerilog:inst1\"" {  } { { "test.bdf" "inst1" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10408 -23800 -23640 -10328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499266951405 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[0\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[0\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951409 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[0\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[0\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951409 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[0\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[0\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951409 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[0\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[0\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951409 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[0\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[0\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951409 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[0\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[0\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951409 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[0\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[0\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951409 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[0\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[0\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951410 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[1\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[1\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951410 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[1\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[1\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951410 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[1\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[1\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951410 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[1\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[1\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951410 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[1\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[1\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951410 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[1\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[1\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951410 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[1\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[1\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951410 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[1\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[1\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951410 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[2\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[2\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951410 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[2\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[2\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951410 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[2\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[2\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951410 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[2\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[2\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951410 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[2\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[2\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951410 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[2\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[2\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951410 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[2\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[2\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951411 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[2\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[2\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951411 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[3\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[3\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951411 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[3\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[3\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951411 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[3\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[3\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951411 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[3\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[3\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951411 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[3\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[3\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951411 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[3\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[3\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951411 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[3\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[3\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951411 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[3\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[3\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951411 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[4\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[4\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951411 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[4\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[4\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951411 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[4\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[4\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951411 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[4\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[4\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951411 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[4\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[4\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951411 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[4\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[4\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951411 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[4\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[4\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951412 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[4\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[4\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951412 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[5\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[5\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951412 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[5\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[5\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951412 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[5\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[5\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951412 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[5\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[5\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951412 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[5\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[5\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951412 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[5\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[5\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951412 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[5\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[5\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951412 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[5\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[5\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951412 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[6\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[6\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951412 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[6\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[6\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951412 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[6\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[6\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951412 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[6\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[6\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951412 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[6\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[6\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951412 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[6\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[6\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951412 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[6\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[6\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951413 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[6\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[6\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951413 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[7\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[7\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951413 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[7\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[7\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951413 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[7\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[7\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951413 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[7\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[7\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951413 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[7\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[7\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951413 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[7\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[7\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951413 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[7\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[7\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951413 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[7\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[7\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951413 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[8\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[8\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951413 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[8\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[8\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951413 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[8\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[8\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951414 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[8\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[8\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951414 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[8\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[8\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951414 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[8\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[8\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951414 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[8\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[8\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951414 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[8\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[8\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951414 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[9\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[9\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951414 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[9\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[9\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951414 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[9\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[9\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951414 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[9\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[9\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951414 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[9\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[9\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951414 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[9\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[9\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951414 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[9\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[9\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951415 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[9\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[9\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951415 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[10\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[10\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951415 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[10\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[10\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951415 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[10\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[10\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951415 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[10\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[10\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951415 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[10\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[10\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951415 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[10\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[10\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951415 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[10\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[10\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951415 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[10\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[10\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951415 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[11\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[11\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951415 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[11\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[11\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951415 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[11\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[11\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951415 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[11\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[11\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951415 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[11\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[11\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951415 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[11\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[11\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951415 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[11\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[11\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951415 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[11\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[11\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951416 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[12\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[12\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951416 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[12\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[12\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951416 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[12\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[12\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951416 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[12\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[12\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951416 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[12\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[12\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951416 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[12\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[12\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951416 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[12\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[12\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951416 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[12\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[12\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951416 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[13\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[13\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951416 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[13\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[13\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951416 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[13\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[13\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951416 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[13\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[13\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951416 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[13\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[13\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951416 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[13\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[13\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951416 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[13\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[13\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951416 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[13\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[13\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951416 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[14\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[14\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951416 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[14\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[14\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951417 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[14\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[14\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951417 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[14\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[14\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951417 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[14\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[14\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951417 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[14\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[14\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951417 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[14\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[14\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951417 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[14\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[14\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951417 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[15\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[15\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951417 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[15\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[15\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951417 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[15\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[15\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951417 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[15\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[15\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951417 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[15\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[15\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951417 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[15\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[15\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951417 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[15\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[15\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951417 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[15\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[15\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951417 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[16\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[16\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951417 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[16\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[16\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951417 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[16\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[16\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951418 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[16\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[16\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951418 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[16\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[16\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951418 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[16\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[16\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951418 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[16\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[16\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951418 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[16\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[16\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951418 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[17\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[17\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951418 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[17\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[17\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951418 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[17\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[17\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951418 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[17\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[17\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951418 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[17\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[17\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951418 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[17\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[17\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951418 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[17\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[17\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951418 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[17\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[17\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951418 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[18\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[18\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951418 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[18\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[18\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951418 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[18\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[18\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951419 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[18\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[18\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951419 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[18\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[18\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951419 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[18\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[18\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951419 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[18\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[18\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951419 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[18\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[18\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951419 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[19\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[19\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951419 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[19\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[19\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951419 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[19\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[19\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951419 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[19\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[19\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951419 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[19\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[19\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951419 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[19\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[19\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951419 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[19\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[19\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951419 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[19\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[19\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951419 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[20\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[20\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951420 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[20\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[20\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951420 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[20\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[20\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951420 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[20\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[20\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951420 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[20\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[20\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951420 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[20\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[20\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951420 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[20\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[20\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951420 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[20\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[20\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951420 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[21\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[21\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951420 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[21\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[21\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951420 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[21\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[21\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951420 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[21\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[21\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951420 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[21\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[21\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951420 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[21\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[21\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951420 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[21\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[21\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951420 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[21\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[21\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951420 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[22\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[22\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951420 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[22\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[22\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951421 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[22\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[22\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951421 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[22\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[22\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951421 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[22\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[22\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951421 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[22\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[22\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951421 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[22\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[22\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951421 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[22\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[22\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951421 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[23\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[23\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951421 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[23\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[23\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951421 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[23\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[23\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951421 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[23\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[23\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951421 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[23\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[23\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951421 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[23\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[23\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951421 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[23\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[23\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951421 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[23\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[23\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951421 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[24\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[24\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951422 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[24\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[24\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951422 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[24\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[24\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951422 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[24\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[24\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951422 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[24\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[24\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951422 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[24\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[24\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951422 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[24\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[24\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951422 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[24\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[24\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951422 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[25\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[25\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951422 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[25\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[25\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951422 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[25\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[25\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951422 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[25\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[25\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951422 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[25\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[25\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951422 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[25\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[25\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951422 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[25\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[25\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951422 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[25\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[25\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951422 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[26\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[26\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951423 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[26\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[26\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951423 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[26\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[26\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951423 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[26\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[26\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951423 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[26\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[26\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951423 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[26\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[26\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951423 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[26\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[26\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951423 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[26\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[26\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951423 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[27\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[27\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951423 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[27\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[27\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951423 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[27\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[27\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951423 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[27\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[27\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951423 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[27\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[27\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951423 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[27\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[27\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951423 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[27\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[27\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951423 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[27\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[27\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951424 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[28\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[28\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951424 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[28\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[28\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951424 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[28\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[28\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951424 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[28\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[28\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951424 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[28\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[28\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951424 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[28\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[28\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951424 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[28\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[28\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951424 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[28\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[28\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951424 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[29\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[29\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951424 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[29\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[29\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951424 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[29\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[29\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951424 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[29\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[29\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951424 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[29\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[29\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951424 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[29\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[29\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951424 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[29\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[29\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951424 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[29\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[29\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951425 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[30\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[30\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951425 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[30\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[30\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951425 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[30\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[30\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951425 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[30\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[30\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951425 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[30\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[30\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951425 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[30\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[30\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951425 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[30\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[30\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951425 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[30\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[30\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951425 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[31\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[31\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951425 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[31\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[31\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951425 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[31\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[31\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951425 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[31\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[31\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951425 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[31\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[31\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951425 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[31\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[31\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951425 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[31\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[31\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951426 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[31\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[31\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951426 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[32\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[32\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951426 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[32\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[32\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951426 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[32\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[32\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951426 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[32\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[32\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951426 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[32\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[32\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951426 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[32\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[32\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951426 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[32\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[32\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951426 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[32\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[32\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951426 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[33\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[33\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951426 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[33\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[33\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951426 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[33\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[33\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951426 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[33\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[33\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951426 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[33\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[33\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951426 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[33\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[33\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951427 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[33\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[33\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951427 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[33\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[33\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951427 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[34\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[34\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951427 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[34\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[34\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951427 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[34\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[34\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951427 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[34\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[34\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951427 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[34\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[34\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951427 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[34\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[34\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951427 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[34\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[34\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951427 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[34\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[34\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951427 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[35\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[35\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951427 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[35\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[35\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951427 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[35\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[35\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951427 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[35\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[35\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951427 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[35\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[35\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951428 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[35\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[35\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951428 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[35\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[35\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951428 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[35\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[35\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951428 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[36\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[36\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951428 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[36\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[36\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951428 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[36\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[36\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951428 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[36\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[36\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951428 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[36\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[36\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951428 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[36\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[36\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951428 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[36\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[36\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951428 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[36\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[36\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951428 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[37\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[37\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951429 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[37\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[37\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951429 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[37\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[37\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951429 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[37\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[37\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951429 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[37\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[37\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951429 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[37\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[37\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951429 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[37\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[37\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951429 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[37\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[37\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951429 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[38\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[38\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951429 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[38\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[38\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951429 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[38\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[38\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951429 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[38\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[38\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951429 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[38\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[38\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951429 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[38\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[38\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951429 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[38\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[38\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951429 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[38\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[38\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951430 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[39\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[39\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951430 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[39\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[39\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951430 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[39\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[39\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951430 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[39\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[39\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951430 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[39\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[39\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951430 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[39\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[39\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951430 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[39\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[39\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951430 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[39\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[39\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951430 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[40\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[40\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951430 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[40\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[40\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951430 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[40\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[40\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951430 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[40\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[40\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951430 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[40\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[40\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951430 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[40\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[40\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951430 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[40\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[40\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951430 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[40\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[40\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951431 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[41\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[41\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951431 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[41\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[41\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951431 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[41\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[41\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951431 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[41\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[41\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951431 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[41\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[41\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951431 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[41\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[41\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951431 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[41\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[41\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951431 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[41\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[41\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951431 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[42\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[42\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951431 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[42\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[42\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951431 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[42\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[42\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951431 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[42\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[42\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951431 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[42\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[42\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951431 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[42\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[42\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951432 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[42\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[42\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951432 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[42\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[42\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951432 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[43\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[43\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951432 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[43\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[43\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951432 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[43\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[43\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951432 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[43\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[43\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951432 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[43\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[43\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951432 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[43\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[43\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951432 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[43\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[43\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951432 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[43\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[43\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951432 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[44\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[44\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951432 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[44\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[44\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951432 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[44\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[44\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951432 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[44\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[44\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951432 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[44\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[44\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951433 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[44\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[44\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951433 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[44\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[44\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951433 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[44\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[44\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951433 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[45\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[45\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951433 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[45\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[45\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951433 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[45\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[45\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951433 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[45\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[45\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951433 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[45\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[45\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951433 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[45\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[45\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951433 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[45\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[45\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951434 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[45\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[45\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951434 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[46\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[46\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951434 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[46\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[46\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951434 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[46\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[46\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951434 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[46\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[46\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951434 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[46\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[46\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951434 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[46\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[46\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951434 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[46\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[46\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951434 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[46\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[46\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951434 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[47\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[47\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951434 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[47\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[47\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951434 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[47\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[47\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951434 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[47\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[47\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951434 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[47\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[47\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951434 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[47\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[47\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951435 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[47\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[47\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951435 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[47\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[47\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951435 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[48\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[48\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951435 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[48\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[48\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951435 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[48\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[48\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951435 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[48\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[48\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951435 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[48\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[48\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951435 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[48\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[48\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951435 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[48\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[48\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951435 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[48\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[48\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951435 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[49\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[49\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951435 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[49\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[49\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951435 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[49\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[49\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951435 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[49\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[49\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951435 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[49\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[49\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951435 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[49\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[49\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951435 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[49\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[49\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951436 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[49\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[49\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951436 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[50\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[50\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951436 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[50\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[50\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951436 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[50\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[50\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951436 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[50\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[50\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951436 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[50\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[50\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951436 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[50\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[50\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951436 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[50\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[50\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951436 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[50\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[50\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951436 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[51\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[51\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951436 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[51\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[51\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951436 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[51\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[51\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951436 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[51\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[51\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951436 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[51\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[51\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951436 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[51\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[51\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951436 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[51\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[51\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951436 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[51\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[51\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951436 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[52\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[52\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951437 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[52\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[52\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951437 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[52\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[52\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951437 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[52\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[52\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951437 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[52\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[52\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951437 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[52\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[52\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951437 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[52\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[52\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951437 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[52\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[52\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951437 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[53\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[53\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951437 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[53\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[53\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951437 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[53\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[53\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951437 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[53\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[53\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951437 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[53\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[53\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951437 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[53\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[53\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951437 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[53\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[53\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951438 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[53\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[53\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951438 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[54\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[54\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951438 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[54\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[54\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951438 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[54\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[54\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951438 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[54\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[54\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951438 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[54\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[54\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951438 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[54\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[54\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951438 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[54\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[54\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951438 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[54\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[54\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951438 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[55\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[55\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951438 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[55\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[55\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951438 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[55\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[55\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951438 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[55\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[55\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951438 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[55\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[55\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951438 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[55\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[55\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951438 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[55\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[55\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951438 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[55\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[55\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951438 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[56\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[56\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951439 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[56\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[56\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951439 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[56\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[56\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951439 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[56\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[56\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951439 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[56\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[56\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951439 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[56\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[56\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951439 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[56\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[56\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951439 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[56\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[56\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951439 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[57\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[57\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951439 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[57\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[57\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951439 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[57\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[57\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951439 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[57\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[57\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951439 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[57\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[57\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951439 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[57\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[57\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951439 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[57\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[57\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951439 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[57\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[57\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951439 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[58\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[58\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951439 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[58\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[58\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951439 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[58\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[58\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951440 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[58\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[58\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951440 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[58\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[58\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951440 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[58\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[58\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951440 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[58\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[58\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951440 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[58\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[58\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951440 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[59\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[59\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951440 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[59\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[59\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951440 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[59\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[59\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951440 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[59\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[59\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951440 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[59\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[59\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951440 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[59\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[59\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951440 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[59\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[59\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951440 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[59\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[59\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951440 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[60\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[60\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951440 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[60\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[60\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951440 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[60\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[60\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951440 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[60\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[60\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951440 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[60\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[60\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951441 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[60\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[60\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951441 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[60\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[60\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951441 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[60\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[60\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951441 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[61\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[61\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951441 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[61\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[61\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951441 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[61\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[61\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951441 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[61\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[61\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951441 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[61\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[61\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951441 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[61\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[61\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951441 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[61\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[61\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951441 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[61\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[61\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951441 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[62\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[62\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951441 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[62\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[62\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951441 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[62\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[62\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951441 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[62\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[62\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951441 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[62\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[62\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951441 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[62\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[62\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951441 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[62\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[62\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951442 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[62\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[62\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951442 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[63\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[63\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951442 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[63\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[63\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951442 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[63\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[63\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951442 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[63\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[63\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951442 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[63\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[63\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951442 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[63\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[63\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951442 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[63\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[63\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951442 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[63\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[63\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499266951442 "|PistaVerilog"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7 decoder7:inst9213 " "Elaborating entity \"decoder7\" for hierarchy \"decoder7:inst9213\"" {  } { { "test.bdf" "inst9213" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10088 -23096 -22936 -10008 "inst9213" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499266951444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador Contador:inst433 " "Elaborating entity \"Contador\" for hierarchy \"Contador:inst433\"" {  } { { "test.bdf" "inst433" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10144 -23376 -23208 -10064 "inst433" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499266951447 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Contador.v(12) " "Verilog HDL assignment warning at Contador.v(12): truncated value with size 32 to match size of target (8)" {  } { { "Contador.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/Contador.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499266951448 "|test|Contador:inst433"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LivesCounter LivesCounter:inst11 " "Elaborating entity \"LivesCounter\" for hierarchy \"LivesCounter:inst11\"" {  } { { "test.bdf" "inst11" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10048 -23784 -23648 -9952 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499266951453 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "VelsDivider:inst26\|Mux81:inst3\|Mux0 " "Found clock multiplexer VelsDivider:inst26\|Mux81:inst3\|Mux0" {  } { { "Mux81.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/Mux81.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1499266951661 "|test|VelsDivider:inst26|Mux81:inst3|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1499266951661 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[0\]\" and its non-tri-state driver." {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1499266952321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[1\]\" and its non-tri-state driver." {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1499266952321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[2\]\" and its non-tri-state driver." {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1499266952321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[3\]\" and its non-tri-state driver." {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1499266952321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[4\]\" and its non-tri-state driver." {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1499266952321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[5\]\" and its non-tri-state driver." {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1499266952321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[6\]\" and its non-tri-state driver." {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1499266952321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[7\]\" and its non-tri-state driver." {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1499266952321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[10\]\" and its non-tri-state driver." {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1499266952321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[11\]\" and its non-tri-state driver." {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1499266952321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[12\]\" and its non-tri-state driver." {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1499266952321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[13\]\" and its non-tri-state driver." {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1499266952321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[14\]\" and its non-tri-state driver." {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1499266952321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[15\]\" and its non-tri-state driver." {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1499266952321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[16\]\" and its non-tri-state driver." {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1499266952321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[17\]\" and its non-tri-state driver." {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1499266952321 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1499266952321 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[8\] VCC pin " "The pin \"GPIO_1\[8\]\" is fed by VCC" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1499266952323 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[9\] VCC pin " "The pin \"GPIO_1\[9\]\" is fed by VCC" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1499266952323 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1499266952323 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "LivesCounter.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/LivesCounter.bdf" { { 160 312 376 240 "inst1" "" } } } } { "LivesCounter.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/LivesCounter.bdf" { { 160 160 224 240 "inst" "" } } } } { "LivesCounter.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/LivesCounter.bdf" { { 160 464 528 240 "inst2" "" } } } } { "mov_carrinho.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/mov_carrinho.bdf" { { 736 -368 -304 816 "inst12" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1499266952348 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1499266952349 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499266952568 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499266952568 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499266952568 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499266952568 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499266952568 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499266952568 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499266952568 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499266952568 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499266952568 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499266952568 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499266952568 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499266952568 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499266952568 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499266952568 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499266952568 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499266952568 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499266952568 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499266952568 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1499266952568 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1499266953685 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499266953685 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "754 " "Implemented 754 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1499266953909 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1499266953909 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1499266953909 ""} { "Info" "ICUT_CUT_TM_LCELLS" "703 " "Implemented 703 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1499266953909 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1499266953909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "488 " "Peak virtual memory: 488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499266954004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 05 12:02:34 2017 " "Processing ended: Wed Jul 05 12:02:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499266954004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499266954004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499266954004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499266954004 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499266955369 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499266955370 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 05 12:02:34 2017 " "Processing started: Wed Jul 05 12:02:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499266955370 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1499266955370 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RacingGame -c RacingGame " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RacingGame -c RacingGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1499266955370 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1499266955481 ""}
{ "Info" "0" "" "Project  = RacingGame" {  } {  } 0 0 "Project  = RacingGame" 0 0 "Fitter" 0 0 1499266955481 ""}
{ "Info" "0" "" "Revision = RacingGame" {  } {  } 0 0 "Revision = RacingGame" 0 0 "Fitter" 0 0 1499266955482 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1499266955636 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RacingGame EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"RacingGame\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1499266955647 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1499266955686 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1499266955686 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1499266955788 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1499266955803 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1499266956508 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1499266956508 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1499266956508 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 1904 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1499266956513 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 1905 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1499266956513 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1499266956513 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RacingGame.sdc " "Synopsys Design Constraints File file not found: 'RacingGame.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1499266956890 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1499266956890 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1499266956901 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1499266956969 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VelsDivider:inst26\|DeMux18:inst2\|d0 " "Destination node VelsDivider:inst26\|DeMux18:inst2\|d0" {  } { { "DeMux18.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/DeMux18.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VelsDivider:inst26|DeMux18:inst2|d0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 796 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499266956969 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VelsDivider:inst26\|DeMux18:inst2\|d1 " "Destination node VelsDivider:inst26\|DeMux18:inst2\|d1" {  } { { "DeMux18.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/DeMux18.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VelsDivider:inst26|DeMux18:inst2|d1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 797 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499266956969 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VelsDivider:inst26\|DeMux18:inst2\|d2 " "Destination node VelsDivider:inst26\|DeMux18:inst2\|d2" {  } { { "DeMux18.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/DeMux18.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VelsDivider:inst26|DeMux18:inst2|d2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 798 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499266956969 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VelsDivider:inst26\|DeMux18:inst2\|d3 " "Destination node VelsDivider:inst26\|DeMux18:inst2\|d3" {  } { { "DeMux18.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/DeMux18.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VelsDivider:inst26|DeMux18:inst2|d3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 799 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499266956969 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VelsDivider:inst26\|DeMux18:inst2\|d4 " "Destination node VelsDivider:inst26\|DeMux18:inst2\|d4" {  } { { "DeMux18.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/DeMux18.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VelsDivider:inst26|DeMux18:inst2|d4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 800 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499266956969 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VelsDivider:inst26\|DeMux18:inst2\|d5 " "Destination node VelsDivider:inst26\|DeMux18:inst2\|d5" {  } { { "DeMux18.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/DeMux18.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VelsDivider:inst26|DeMux18:inst2|d5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 801 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499266956969 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VelsDivider:inst26\|DeMux18:inst2\|d6 " "Destination node VelsDivider:inst26\|DeMux18:inst2\|d6" {  } { { "DeMux18.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/DeMux18.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VelsDivider:inst26|DeMux18:inst2|d6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 802 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499266956969 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VelsDivider:inst26\|DeMux18:inst2\|d7 " "Destination node VelsDivider:inst26\|DeMux18:inst2\|d7" {  } { { "DeMux18.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/DeMux18.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VelsDivider:inst26|DeMux18:inst2|d7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 803 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499266956969 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1499266956969 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10328 -24496 -24328 -10312 "CLOCK_50" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1499266956969 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst5  " "Automatically promoted node inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1499266956971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControleMatriz:inst\|Reg8:inst51\|Q\[2\] " "Destination node ControleMatriz:inst\|Reg8:inst51\|Q\[2\]" {  } { { "Reg8.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/Reg8.v" 13 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControleMatriz:inst|Reg8:inst51|Q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 882 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499266956971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControleMatriz:inst\|Reg8:inst51\|Q\[3\] " "Destination node ControleMatriz:inst\|Reg8:inst51\|Q\[3\]" {  } { { "Reg8.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/Reg8.v" 13 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControleMatriz:inst|Reg8:inst51|Q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 881 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499266956971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControleMatriz:inst\|Reg8:inst51\|Q\[4\] " "Destination node ControleMatriz:inst\|Reg8:inst51\|Q\[4\]" {  } { { "Reg8.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/Reg8.v" 13 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControleMatriz:inst|Reg8:inst51|Q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 880 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499266956971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControleMatriz:inst\|Reg8:inst51\|Q\[5\] " "Destination node ControleMatriz:inst\|Reg8:inst51\|Q\[5\]" {  } { { "Reg8.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/Reg8.v" 13 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControleMatriz:inst|Reg8:inst51|Q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 879 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499266956971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControleMatriz:inst\|Reg8:inst51\|Q\[6\] " "Destination node ControleMatriz:inst\|Reg8:inst51\|Q\[6\]" {  } { { "Reg8.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/Reg8.v" 13 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControleMatriz:inst|Reg8:inst51|Q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 878 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499266956971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mov_carrinho:inst8\|assad " "Destination node mov_carrinho:inst8\|assad" {  } { { "mov_carrinho.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/mov_carrinho.bdf" { { -120 -544 -480 -72 "assad" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mov_carrinho:inst8|assad } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 536 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499266956971 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1499266956971 ""}  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10288 -23912 -23848 -10240 "inst5" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 910 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1499266956971 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VelsDivider:inst26\|DeMux18:inst2\|d0  " "Automatically promoted node VelsDivider:inst26\|DeMux18:inst2\|d0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1499266956973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VelsDivider:inst26\|fdiv_000:inst\|clkout " "Destination node VelsDivider:inst26\|fdiv_000:inst\|clkout" {  } { { "fdiv_000.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/fdiv_000.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VelsDivider:inst26|fdiv_000:inst|clkout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 837 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499266956973 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1499266956973 ""}  } { { "DeMux18.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/DeMux18.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VelsDivider:inst26|DeMux18:inst2|d0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 796 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1499266956973 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VelsDivider:inst26\|DeMux18:inst2\|d1  " "Automatically promoted node VelsDivider:inst26\|DeMux18:inst2\|d1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1499266956973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VelsDivider:inst26\|fdiv_025:inst7\|clkout " "Destination node VelsDivider:inst26\|fdiv_025:inst7\|clkout" {  } { { "fdiv_025.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/fdiv_025.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VelsDivider:inst26|fdiv_025:inst7|clkout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 793 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499266956973 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1499266956973 ""}  } { { "DeMux18.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/DeMux18.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VelsDivider:inst26|DeMux18:inst2|d1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 797 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1499266956973 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VelsDivider:inst26\|DeMux18:inst2\|d2  " "Automatically promoted node VelsDivider:inst26\|DeMux18:inst2\|d2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1499266956974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VelsDivider:inst26\|fdiv_05:inst8\|clkout " "Destination node VelsDivider:inst26\|fdiv_05:inst8\|clkout" {  } { { "fdiv_05.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/fdiv_05.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VelsDivider:inst26|fdiv_05:inst8|clkout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 757 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499266956974 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1499266956974 ""}  } { { "DeMux18.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/DeMux18.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VelsDivider:inst26|DeMux18:inst2|d2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 798 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1499266956974 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VelsDivider:inst26\|DeMux18:inst2\|d3  " "Automatically promoted node VelsDivider:inst26\|DeMux18:inst2\|d3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1499266956975 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VelsDivider:inst26\|fdiv_1:inst9\|clkout " "Destination node VelsDivider:inst26\|fdiv_1:inst9\|clkout" {  } { { "fdiv_1.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/fdiv_1.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VelsDivider:inst26|fdiv_1:inst9|clkout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 721 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499266956975 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1499266956975 ""}  } { { "DeMux18.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/DeMux18.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VelsDivider:inst26|DeMux18:inst2|d3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 799 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1499266956975 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VelsDivider:inst26\|DeMux18:inst2\|d4  " "Automatically promoted node VelsDivider:inst26\|DeMux18:inst2\|d4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1499266956975 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VelsDivider:inst26\|fdiv_2:inst10\|clkout " "Destination node VelsDivider:inst26\|fdiv_2:inst10\|clkout" {  } { { "fdiv_2.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/fdiv_2.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VelsDivider:inst26|fdiv_2:inst10|clkout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 685 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499266956975 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1499266956975 ""}  } { { "DeMux18.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/DeMux18.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VelsDivider:inst26|DeMux18:inst2|d4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 800 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1499266956975 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VelsDivider:inst26\|DeMux18:inst2\|d5  " "Automatically promoted node VelsDivider:inst26\|DeMux18:inst2\|d5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1499266956976 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VelsDivider:inst26\|fdiv_4:inst11\|clkout " "Destination node VelsDivider:inst26\|fdiv_4:inst11\|clkout" {  } { { "fdiv_4.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/fdiv_4.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VelsDivider:inst26|fdiv_4:inst11|clkout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 649 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499266956976 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1499266956976 ""}  } { { "DeMux18.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/DeMux18.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VelsDivider:inst26|DeMux18:inst2|d5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 801 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1499266956976 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VelsDivider:inst26\|DeMux18:inst2\|d6  " "Automatically promoted node VelsDivider:inst26\|DeMux18:inst2\|d6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1499266956977 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VelsDivider:inst26\|fdiv_8:inst12\|clkout " "Destination node VelsDivider:inst26\|fdiv_8:inst12\|clkout" {  } { { "fdiv_8.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/fdiv_8.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VelsDivider:inst26|fdiv_8:inst12|clkout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 613 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499266956977 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1499266956977 ""}  } { { "DeMux18.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/DeMux18.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VelsDivider:inst26|DeMux18:inst2|d6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 802 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1499266956977 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VelsDivider:inst26\|DeMux18:inst2\|d7  " "Automatically promoted node VelsDivider:inst26\|DeMux18:inst2\|d7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1499266956978 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VelsDivider:inst26\|fdiv_32:inst14\|clkout " "Destination node VelsDivider:inst26\|fdiv_32:inst14\|clkout" {  } { { "fdiv_32.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/fdiv_32.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VelsDivider:inst26|fdiv_32:inst14|clkout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 577 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499266956978 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1499266956978 ""}  } { { "DeMux18.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/DeMux18.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VelsDivider:inst26|DeMux18:inst2|d7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 803 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1499266956978 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControleMatriz:inst\|fdiv100khz:inst36\|clkout  " "Automatically promoted node ControleMatriz:inst\|fdiv100khz:inst36\|clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1499266956979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControleMatriz:inst\|fdiv100khz:inst36\|clkout~0 " "Destination node ControleMatriz:inst\|fdiv100khz:inst36\|clkout~0" {  } { { "fdiv100khz.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/fdiv100khz.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControleMatriz:inst|fdiv100khz:inst36|clkout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 1781 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499266956979 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1499266956979 ""}  } { { "fdiv100khz.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/fdiv100khz.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControleMatriz:inst|fdiv100khz:inst36|clkout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 874 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1499266956979 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControleMatriz:inst\|VerificadorComCarro:inst52\|WideOr0  " "Automatically promoted node ControleMatriz:inst\|VerificadorComCarro:inst52\|WideOr0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1499266956979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst15 " "Destination node inst15" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10400 -24072 -24008 -10352 "inst15" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 909 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499266956979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDR\[0\] " "Destination node LEDR\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } } { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10192 -23416 -23240 -10176 "LEDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499266956979 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1499266956979 ""}  } { { "VerificadorComCarro.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/VerificadorComCarro.v" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControleMatriz:inst|VerificadorComCarro:inst52|WideOr0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 884 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1499266956979 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SW\[1\] (placed in PIN N26 (CLK5, LVDSCLK2n, Input)) " "Automatically promoted node SW\[1\] (placed in PIN N26 (CLK5, LVDSCLK2n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1499266956980 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10200 -24472 -24304 -10184 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1499266956980 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1499266957146 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1499266957149 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1499266957149 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1499266957152 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1499266957154 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1499266957156 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1499266957156 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1499266957157 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1499266957211 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1499266957214 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1499266957214 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK " "Node \"VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[8\] " "Node \"VGA_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[9\] " "Node \"VGA_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[8\] " "Node \"VGA_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[9\] " "Node \"VGA_G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[8\] " "Node \"VGA_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[9\] " "Node \"VGA_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC " "Node \"VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1499266957262 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1499266957262 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499266957291 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1499266959990 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499266960516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1499266960528 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1499266963339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499266963339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1499266963518 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1499266965685 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1499266965685 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499266967118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1499266967121 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1499266967121 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.98 " "Total time spent on timing analysis during the Fitter is 0.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1499266967145 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1499266967149 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "42 " "Found 42 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499266967173 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1499266967173 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1499266967463 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1499266967517 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1499266967855 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499266968298 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1499266968445 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "18 " "Following 18 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently enabled " "Pin GPIO_1\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1499266968447 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently enabled " "Pin GPIO_1\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1499266968447 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently enabled " "Pin GPIO_1\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1499266968447 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently enabled " "Pin GPIO_1\[3\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1499266968447 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently enabled " "Pin GPIO_1\[4\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1499266968447 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently enabled " "Pin GPIO_1\[5\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1499266968447 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently enabled " "Pin GPIO_1\[6\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1499266968447 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently enabled " "Pin GPIO_1\[7\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1499266968447 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently enabled " "Pin GPIO_1\[8\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1499266968447 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently enabled " "Pin GPIO_1\[9\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1499266968447 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently enabled " "Pin GPIO_1\[10\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1499266968447 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently enabled " "Pin GPIO_1\[11\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1499266968447 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently enabled " "Pin GPIO_1\[12\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1499266968447 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently enabled " "Pin GPIO_1\[13\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1499266968447 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently enabled " "Pin GPIO_1\[14\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1499266968447 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently enabled " "Pin GPIO_1\[15\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1499266968447 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently enabled " "Pin GPIO_1\[16\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1499266968447 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently enabled " "Pin GPIO_1\[17\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1499266968447 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1499266968447 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1499266968450 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/output_files/RacingGame.fit.smsg " "Generated suppressed messages file C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/output_files/RacingGame.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1499266968666 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 382 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 382 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "773 " "Peak virtual memory: 773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499266969291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 05 12:02:49 2017 " "Processing ended: Wed Jul 05 12:02:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499266969291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499266969291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499266969291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1499266969291 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1499266970571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499266970572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 05 12:02:50 2017 " "Processing started: Wed Jul 05 12:02:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499266970572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1499266970572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RacingGame -c RacingGame " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RacingGame -c RacingGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1499266970572 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1499266972457 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1499266972594 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "442 " "Peak virtual memory: 442 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499266973636 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 05 12:02:53 2017 " "Processing ended: Wed Jul 05 12:02:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499266973636 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499266973636 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499266973636 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1499266973636 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1499266974255 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1499266974915 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499266974915 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 05 12:02:54 2017 " "Processing started: Wed Jul 05 12:02:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499266974915 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499266974915 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RacingGame -c RacingGame " "Command: quartus_sta RacingGame -c RacingGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499266974916 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1499266975031 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1499266975277 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1499266975324 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1499266975324 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RacingGame.sdc " "Synopsys Design Constraints File file not found: 'RacingGame.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1499266975512 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1499266975512 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[0\] SW\[0\] " "create_clock -period 1.000 -name SW\[0\] SW\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975518 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975518 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ControleMatriz:inst\|Reg8:inst51\|Q\[1\] ControleMatriz:inst\|Reg8:inst51\|Q\[1\] " "create_clock -period 1.000 -name ControleMatriz:inst\|Reg8:inst51\|Q\[1\] ControleMatriz:inst\|Reg8:inst51\|Q\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975518 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ControleMatriz:inst\|fdiv100khz:inst36\|clkout ControleMatriz:inst\|fdiv100khz:inst36\|clkout " "create_clock -period 1.000 -name ControleMatriz:inst\|fdiv100khz:inst36\|clkout ControleMatriz:inst\|fdiv100khz:inst36\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975518 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975518 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1499266975526 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1499266975539 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1499266975584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.605 " "Worst-case setup slack is -4.605" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.605      -705.391 CLOCK_50  " "   -4.605      -705.391 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.770       -34.802 SW\[0\]  " "   -1.770       -34.802 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.806        -1.438 ControleMatriz:inst\|fdiv100khz:inst36\|clkout  " "   -0.806        -1.438 ControleMatriz:inst\|fdiv100khz:inst36\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.034        -0.034 ControleMatriz:inst\|Reg8:inst51\|Q\[1\]  " "   -0.034        -0.034 ControleMatriz:inst\|Reg8:inst51\|Q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499266975592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.546 " "Worst-case hold slack is -2.546" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.546        -2.546 CLOCK_50  " "   -2.546        -2.546 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 ControleMatriz:inst\|Reg8:inst51\|Q\[1\]  " "    0.391         0.000 ControleMatriz:inst\|Reg8:inst51\|Q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 SW\[0\]  " "    0.391         0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.537         0.000 ControleMatriz:inst\|fdiv100khz:inst36\|clkout  " "    0.537         0.000 ControleMatriz:inst\|fdiv100khz:inst36\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499266975606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.546 " "Worst-case recovery slack is -2.546" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.546      -124.547 SW\[0\]  " "   -2.546      -124.547 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499266975616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.650 " "Worst-case removal slack is -2.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.650      -125.285 SW\[0\]  " "   -2.650      -125.285 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499266975626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -298.380 CLOCK_50  " "   -1.380      -298.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -77.380 SW\[0\]  " "   -1.380       -77.380 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 ControleMatriz:inst\|fdiv100khz:inst36\|clkout  " "   -0.500        -8.000 ControleMatriz:inst\|fdiv100khz:inst36\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -3.000 ControleMatriz:inst\|Reg8:inst51\|Q\[1\]  " "   -0.500        -3.000 ControleMatriz:inst\|Reg8:inst51\|Q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499266975636 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1499266975923 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1499266975924 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1499266975967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.850 " "Worst-case setup slack is -1.850" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.850      -179.030 CLOCK_50  " "   -1.850      -179.030 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.429        -3.938 SW\[0\]  " "   -0.429        -3.938 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193         0.000 ControleMatriz:inst\|fdiv100khz:inst36\|clkout  " "    0.193         0.000 ControleMatriz:inst\|fdiv100khz:inst36\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.520         0.000 ControleMatriz:inst\|Reg8:inst51\|Q\[1\]  " "    0.520         0.000 ControleMatriz:inst\|Reg8:inst51\|Q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499266975979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.587 " "Worst-case hold slack is -1.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.587        -1.587 CLOCK_50  " "   -1.587        -1.587 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 ControleMatriz:inst\|Reg8:inst51\|Q\[1\]  " "    0.215         0.000 ControleMatriz:inst\|Reg8:inst51\|Q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 SW\[0\]  " "    0.215         0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248         0.000 ControleMatriz:inst\|fdiv100khz:inst36\|clkout  " "    0.248         0.000 ControleMatriz:inst\|fdiv100khz:inst36\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266975999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499266975999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.679 " "Worst-case recovery slack is -0.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266976014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266976014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.679        -9.557 SW\[0\]  " "   -0.679        -9.557 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266976014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499266976014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.611 " "Worst-case removal slack is -1.611" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266976027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266976027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.611       -83.145 SW\[0\]  " "   -1.611       -83.145 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266976027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499266976027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266976042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266976042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -298.380 CLOCK_50  " "   -1.380      -298.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266976042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -77.380 SW\[0\]  " "   -1.380       -77.380 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266976042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 ControleMatriz:inst\|fdiv100khz:inst36\|clkout  " "   -0.500        -8.000 ControleMatriz:inst\|fdiv100khz:inst36\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266976042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -3.000 ControleMatriz:inst\|Reg8:inst51\|Q\[1\]  " "   -0.500        -3.000 ControleMatriz:inst\|Reg8:inst51\|Q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499266976042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499266976042 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1499266976915 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1499266977005 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1499266977006 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "451 " "Peak virtual memory: 451 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499266977287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 05 12:02:57 2017 " "Processing ended: Wed Jul 05 12:02:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499266977287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499266977287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499266977287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499266977287 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 439 s " "Quartus II Full Compilation was successful. 0 errors, 439 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499266978073 ""}
