# traffic-light-controller-using-verilog-hdl
ğŸš¦ Traffic Light Controller using Verilog HDL
ğŸ“Œ Project Overview
This project implements a Traffic Light Controller using Verilog HDL and is simulated in ModelSim. The system operates using a Finite State Machine (FSM) to control traffic lights in a single direction.

ğŸ› ï¸ Features
âœ”ï¸ Finite State Machine (FSM) based design
âœ”ï¸ Three traffic light states:

ğŸŸ¥ Red Light (Stop) â†’ 20s
ğŸŸ¨ Yellow Light (Caution) â†’ 5s
ğŸŸ© Green Light (Go) â†’ 15s
âœ”ï¸ Synchronous state transitions with a clock signal
âœ”ï¸ Reset functionality for initial conditions
âœ”ï¸ ModelSim simulation for functional verification
ğŸ—ï¸ Finite State Machine (FSM)
The controller transitions through three states in a continuous loop:

1ï¸âƒ£ State 1: Red Light ON (20 seconds)
2ï¸âƒ£ State 2: Yellow Light ON (5 seconds)
3ï¸âƒ£ State 3: Green Light ON (15 seconds)
ğŸ–¥ï¸ Simulation in ModelSim
The project was simulated in ModelSim, where the FSM transitions were verified.

ğŸ–¼ï¸ Simulation Waveform Output
ğŸ“Œ The waveform output confirms the correct timing and state transitions of the traffic lights.

(ğŸ‘‰ Add a screenshot of your waveform output here ğŸ“·)

ğŸš€ How to Run
1ï¸âƒ£ Clone this repository

bash
Copy
Edit
git clone https://github.com/yourusername/traffic-light-controller-verilog.git
cd traffic-light-controller-verilog
2ï¸âƒ£ Open ModelSim and load the Verilog files
3ï¸âƒ£ Compile and simulate the project
4ï¸âƒ£ Observe the FSM transitions and traffic light timings

ğŸ“Œ Applications
âœ”ï¸ Can be extended for real-world traffic systems ğŸš¦
âœ”ï¸ Useful for learning FSM-based Verilog design ğŸ—ï¸
âœ”ï¸ Can be integrated into FPGA-based projects ğŸ”¬

ğŸ“¢ Future Enhancements
ğŸ”¹ Expand the system for multi-directional traffic control
ğŸ”¹ Add pedestrian crossing signals ğŸš¶â€â™‚ï¸ğŸš¦
ğŸ”¹ Implement sensor-based adaptive traffic control

