INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alex/Documents/GitHub/OnlineVersion2/Firmware Vivado Project/redpitaya.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alex/Documents/GitHub/OnlineVersion2/Firmware Vivado Project/redpitaya.ip_user_files/ipstatic/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0_1
INFO: [VRFC 10-307] analyzing entity glb_srl_fifo
INFO: [VRFC 10-307] analyzing entity glb_ifx_slave
INFO: [VRFC 10-307] analyzing entity glb_ifx_master
INFO: [VRFC 10-307] analyzing entity axi_slave_2to1
INFO: [VRFC 10-307] analyzing entity axi_slave_3to1
INFO: [VRFC 10-307] analyzing entity axi_slave_4to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alex/Documents/GitHub/OnlineVersion2/Firmware Vivado Project/redpitaya.ip_user_files/ipstatic/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd" into library fir_compiler_v7_2_5
INFO: [VRFC 10-307] analyzing entity sp_mem
INFO: [VRFC 10-307] analyzing entity dpr_mem
INFO: [VRFC 10-307] analyzing entity dpt_mem
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity muxf_bus
INFO: [VRFC 10-307] analyzing entity buff
INFO: [VRFC 10-307] analyzing entity wrap_buff
INFO: [VRFC 10-307] analyzing entity cntrl_delay
INFO: [VRFC 10-307] analyzing entity add_sub
INFO: [VRFC 10-307] analyzing entity calc
INFO: [VRFC 10-307] analyzing entity add_accum
INFO: [VRFC 10-307] analyzing entity addsub_mult_add
INFO: [VRFC 10-307] analyzing entity addsub_mult_accum
INFO: [VRFC 10-307] analyzing entity rounder
INFO: [VRFC 10-307] analyzing entity filt_mem
INFO: [VRFC 10-307] analyzing entity cnfg_and_reload
INFO: [VRFC 10-307] analyzing entity ext_mult
INFO: [VRFC 10-307] analyzing entity single_rate
INFO: [VRFC 10-307] analyzing entity halfband_interpolation
INFO: [VRFC 10-307] analyzing entity halfband_decimation
INFO: [VRFC 10-307] analyzing entity polyphase_decimation
INFO: [VRFC 10-307] analyzing entity decimation
INFO: [VRFC 10-307] analyzing entity polyphase_interpolation
INFO: [VRFC 10-307] analyzing entity transpose_single_rate
INFO: [VRFC 10-307] analyzing entity transpose_decimation
INFO: [VRFC 10-307] analyzing entity transpose_interpolation
INFO: [VRFC 10-307] analyzing entity single_rate_hb_hilb_ipol
INFO: [VRFC 10-307] analyzing entity fir_compiler_v7_2_5_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alex/Documents/GitHub/OnlineVersion2/Firmware Vivado Project/redpitaya.ip_user_files/ipstatic/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2.vhd" into library fir_compiler_v7_2_5
INFO: [VRFC 10-307] analyzing entity fir_compiler_v7_2_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alex/Documents/GitHub/OnlineVersion2/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/sim/fir_compiler_minimumphase_N_times_clk.vhd" into library work
INFO: [VRFC 10-307] analyzing entity fir_compiler_minimumphase_N_times_clk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alex/Documents/GitHub/OnlineVersion2/Firmware Vivado Project/redpitaya.srcs/sources_1/DigitalPLL/programmable_delay_line.vhd" into library work
INFO: [VRFC 10-307] analyzing entity programmable_delay_line
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alex/Documents/GitHub/OnlineVersion2/Firmware Vivado Project/redpitaya.srcs/sources_1/DigitalPLL/boxcar_4_pts_filter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity boxcar_4_pts_filter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alex/Documents/GitHub/OnlineVersion2/Firmware Vivado Project/redpitaya.srcs/sources_1/DigitalPLL/boxcar_2_pts_filter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity boxcar_2_pts_filter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alex/Documents/GitHub/OnlineVersion2/Firmware Vivado Project/redpitaya.srcs/sources_1/DigitalPLL/adjustable_boxcar_filter_v2.vhd" into library work
INFO: [VRFC 10-307] analyzing entity adjustable_boxcar_filter_v2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alex/Documents/GitHub/OnlineVersion2/Firmware Vivado Project/redpitaya.srcs/sources_1/DigitalPLL/N_times_clk_FIR_wrapper.vhd" into library work
INFO: [VRFC 10-307] analyzing entity N_times_clk_FIR_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alex/Documents/GitHub/OnlineVersion2/Firmware Vivado Project/redpitaya.srcs/sources_1/DigitalPLL/ddc_frontend_lowpass_filter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ddc_frontend_lowpass_filter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alex/Documents/GitHub/OnlineVersion2/Firmware Vivado Project/redpitaya.srcs/sim_1/imports/DigitalPLL/ddc_frontend_lowpass_filter_testbench.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ddc_frontend_lowpass_filter_testbench
