{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 29 22:04:37 2017 " "Info: Processing started: Tue Aug 29 22:04:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SuperMario -c SuperMario --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SuperMario -c SuperMario --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 register mario:inst\|sigX\[2\] register mario_draw:inst1\|mVGA_RGB\[5\] 24.0 ns " "Info: Slack time is 24.0 ns for clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" between source register \"mario:inst\|sigX\[2\]\" and destination register \"mario_draw:inst1\|mVGA_RGB\[5\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "76.7 MHz 13.037 ns " "Info: Fmax is 76.7 MHz (period= 13.037 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "36.842 ns + Largest register register " "Info: + Largest register to register requirement is 36.842 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "37.037 ns + " "Info: + Setup relationship between source and destination is 37.037 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 38.009 ns " "Info: + Latch edge is 38.009 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 0.972 ns  50 " "Info: Clock period of Destination clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 0.972 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.972 ns " "Info: - Launch edge is 0.972 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 0.972 ns  50 " "Info: Clock period of Source clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 0.972 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.019 ns + Largest " "Info: + Largest clock skew is 0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 2.633 ns + Shortest register " "Info: + Shortest clock path from clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 206 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 206; COMB Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.633 ns mario_draw:inst1\|mVGA_RGB\[5\] 3 REG LCFF_X23_Y22_N25 1 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.633 ns; Loc. = LCFF_X23_Y22_N25; Fanout = 1; REG Node = 'mario_draw:inst1\|mVGA_RGB\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario_draw:inst1|mVGA_RGB[5] } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.39 % ) " "Info: Total cell delay = 0.537 ns ( 20.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.096 ns ( 79.61 % ) " "Info: Total interconnect delay = 2.096 ns ( 79.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario_draw:inst1|mVGA_RGB[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} mario_draw:inst1|mVGA_RGB[5] {} } { 0.000ns 1.075ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.614 ns - Longest register " "Info: - Longest clock path from clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 2.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 206 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 206; COMB Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 2.614 ns mario:inst\|sigX\[2\] 3 REG LCFF_X37_Y23_N19 7 " "Info: 3: + IC(1.002 ns) + CELL(0.537 ns) = 2.614 ns; Loc. = LCFF_X37_Y23_N19; Fanout = 7; REG Node = 'mario:inst\|sigX\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario:inst|sigX[2] } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.54 % ) " "Info: Total cell delay = 0.537 ns ( 20.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.077 ns ( 79.46 % ) " "Info: Total interconnect delay = 2.077 ns ( 79.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.614 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario:inst|sigX[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.614 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} mario:inst|sigX[2] {} } { 0.000ns 1.075ns 1.002ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario_draw:inst1|mVGA_RGB[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} mario_draw:inst1|mVGA_RGB[5] {} } { 0.000ns 1.075ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.614 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario:inst|sigX[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.614 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} mario:inst|sigX[2] {} } { 0.000ns 1.075ns 1.002ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "mario.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario.vhd" 55 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 135 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario_draw:inst1|mVGA_RGB[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} mario_draw:inst1|mVGA_RGB[5] {} } { 0.000ns 1.075ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.614 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario:inst|sigX[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.614 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} mario:inst|sigX[2] {} } { 0.000ns 1.075ns 1.002ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.842 ns - Longest register register " "Info: - Longest register to register delay is 12.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mario:inst\|sigX\[2\] 1 REG LCFF_X37_Y23_N19 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y23_N19; Fanout = 7; REG Node = 'mario:inst\|sigX\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mario:inst|sigX[2] } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.494 ns) + CELL(0.414 ns) 1.908 ns mario_draw:inst1\|Add0~1 2 COMB LCCOMB_X27_Y24_N6 2 " "Info: 2: + IC(1.494 ns) + CELL(0.414 ns) = 1.908 ns; Loc. = LCCOMB_X27_Y24_N6; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.908 ns" { mario:inst|sigX[2] mario_draw:inst1|Add0~1 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.979 ns mario_draw:inst1\|Add0~3 3 COMB LCCOMB_X27_Y24_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.979 ns; Loc. = LCCOMB_X27_Y24_N8; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add0~1 mario_draw:inst1|Add0~3 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.050 ns mario_draw:inst1\|Add0~5 4 COMB LCCOMB_X27_Y24_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 2.050 ns; Loc. = LCCOMB_X27_Y24_N10; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add0~3 mario_draw:inst1|Add0~5 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.121 ns mario_draw:inst1\|Add0~7 5 COMB LCCOMB_X27_Y24_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.121 ns; Loc. = LCCOMB_X27_Y24_N12; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add0~5 mario_draw:inst1|Add0~7 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.280 ns mario_draw:inst1\|Add0~9 6 COMB LCCOMB_X27_Y24_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 2.280 ns; Loc. = LCCOMB_X27_Y24_N14; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { mario_draw:inst1|Add0~7 mario_draw:inst1|Add0~9 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.690 ns mario_draw:inst1\|Add0~10 7 COMB LCCOMB_X27_Y24_N16 1 " "Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 2.690 ns; Loc. = LCCOMB_X27_Y24_N16; Fanout = 1; COMB Node = 'mario_draw:inst1\|Add0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { mario_draw:inst1|Add0~9 mario_draw:inst1|Add0~10 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.414 ns) 3.777 ns mario_draw:inst1\|LessThan1~15 8 COMB LCCOMB_X28_Y24_N20 1 " "Info: 8: + IC(0.673 ns) + CELL(0.414 ns) = 3.777 ns; Loc. = LCCOMB_X28_Y24_N20; Fanout = 1; COMB Node = 'mario_draw:inst1\|LessThan1~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { mario_draw:inst1|Add0~10 mario_draw:inst1|LessThan1~15 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.848 ns mario_draw:inst1\|LessThan1~17 9 COMB LCCOMB_X28_Y24_N22 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.848 ns; Loc. = LCCOMB_X28_Y24_N22; Fanout = 1; COMB Node = 'mario_draw:inst1\|LessThan1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|LessThan1~15 mario_draw:inst1|LessThan1~17 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.258 ns mario_draw:inst1\|LessThan1~18 10 COMB LCCOMB_X28_Y24_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 4.258 ns; Loc. = LCCOMB_X28_Y24_N24; Fanout = 2; COMB Node = 'mario_draw:inst1\|LessThan1~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { mario_draw:inst1|LessThan1~17 mario_draw:inst1|LessThan1~18 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.707 ns) + CELL(0.275 ns) 5.240 ns mario_draw:inst1\|drawing_request~4 11 COMB LCCOMB_X27_Y24_N0 22 " "Info: 11: + IC(0.707 ns) + CELL(0.275 ns) = 5.240 ns; Loc. = LCCOMB_X27_Y24_N0; Fanout = 22; COMB Node = 'mario_draw:inst1\|drawing_request~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { mario_draw:inst1|LessThan1~18 mario_draw:inst1|drawing_request~4 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.419 ns) 5.945 ns mario_draw:inst1\|bCoord_X\[1\]~11 12 COMB LCCOMB_X27_Y24_N4 137 " "Info: 12: + IC(0.286 ns) + CELL(0.419 ns) = 5.945 ns; Loc. = LCCOMB_X27_Y24_N4; Fanout = 137; COMB Node = 'mario_draw:inst1\|bCoord_X\[1\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { mario_draw:inst1|drawing_request~4 mario_draw:inst1|bCoord_X[1]~11 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.710 ns) + CELL(0.275 ns) 7.930 ns mario_draw:inst1\|Mux22~0 13 COMB LCCOMB_X22_Y24_N16 4 " "Info: 13: + IC(1.710 ns) + CELL(0.275 ns) = 7.930 ns; Loc. = LCCOMB_X22_Y24_N16; Fanout = 4; COMB Node = 'mario_draw:inst1\|Mux22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.985 ns" { mario_draw:inst1|bCoord_X[1]~11 mario_draw:inst1|Mux22~0 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.275 ns) 9.187 ns mario_draw:inst1\|Mux98~1 14 COMB LCCOMB_X23_Y22_N18 3 " "Info: 14: + IC(0.982 ns) + CELL(0.275 ns) = 9.187 ns; Loc. = LCCOMB_X23_Y22_N18; Fanout = 3; COMB Node = 'mario_draw:inst1\|Mux98~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { mario_draw:inst1|Mux22~0 mario_draw:inst1|Mux98~1 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.275 ns) 9.913 ns mario_draw:inst1\|Mux118~0 15 COMB LCCOMB_X23_Y22_N6 1 " "Info: 15: + IC(0.451 ns) + CELL(0.275 ns) = 9.913 ns; Loc. = LCCOMB_X23_Y22_N6; Fanout = 1; COMB Node = 'mario_draw:inst1\|Mux118~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.726 ns" { mario_draw:inst1|Mux98~1 mario_draw:inst1|Mux118~0 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.438 ns) 10.642 ns mario_draw:inst1\|Mux118~1 16 COMB LCCOMB_X23_Y22_N16 2 " "Info: 16: + IC(0.291 ns) + CELL(0.438 ns) = 10.642 ns; Loc. = LCCOMB_X23_Y22_N16; Fanout = 2; COMB Node = 'mario_draw:inst1\|Mux118~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { mario_draw:inst1|Mux118~0 mario_draw:inst1|Mux118~1 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.438 ns) 11.352 ns mario_draw:inst1\|Mux118~4 17 COMB LCCOMB_X23_Y22_N14 2 " "Info: 17: + IC(0.272 ns) + CELL(0.438 ns) = 11.352 ns; Loc. = LCCOMB_X23_Y22_N14; Fanout = 2; COMB Node = 'mario_draw:inst1\|Mux118~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.710 ns" { mario_draw:inst1|Mux118~1 mario_draw:inst1|Mux118~4 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.420 ns) 12.031 ns mario_draw:inst1\|Mux114~0 18 COMB LCCOMB_X23_Y22_N10 1 " "Info: 18: + IC(0.259 ns) + CELL(0.420 ns) = 12.031 ns; Loc. = LCCOMB_X23_Y22_N10; Fanout = 1; COMB Node = 'mario_draw:inst1\|Mux114~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { mario_draw:inst1|Mux118~4 mario_draw:inst1|Mux114~0 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.438 ns) 12.758 ns mario_draw:inst1\|Mux114~1 19 COMB LCCOMB_X23_Y22_N24 1 " "Info: 19: + IC(0.289 ns) + CELL(0.438 ns) = 12.758 ns; Loc. = LCCOMB_X23_Y22_N24; Fanout = 1; COMB Node = 'mario_draw:inst1\|Mux114~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { mario_draw:inst1|Mux114~0 mario_draw:inst1|Mux114~1 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 12.842 ns mario_draw:inst1\|mVGA_RGB\[5\] 20 REG LCFF_X23_Y22_N25 1 " "Info: 20: + IC(0.000 ns) + CELL(0.084 ns) = 12.842 ns; Loc. = LCFF_X23_Y22_N25; Fanout = 1; REG Node = 'mario_draw:inst1\|mVGA_RGB\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { mario_draw:inst1|Mux114~1 mario_draw:inst1|mVGA_RGB[5] } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.428 ns ( 42.27 % ) " "Info: Total cell delay = 5.428 ns ( 42.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.414 ns ( 57.73 % ) " "Info: Total interconnect delay = 7.414 ns ( 57.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.842 ns" { mario:inst|sigX[2] mario_draw:inst1|Add0~1 mario_draw:inst1|Add0~3 mario_draw:inst1|Add0~5 mario_draw:inst1|Add0~7 mario_draw:inst1|Add0~9 mario_draw:inst1|Add0~10 mario_draw:inst1|LessThan1~15 mario_draw:inst1|LessThan1~17 mario_draw:inst1|LessThan1~18 mario_draw:inst1|drawing_request~4 mario_draw:inst1|bCoord_X[1]~11 mario_draw:inst1|Mux22~0 mario_draw:inst1|Mux98~1 mario_draw:inst1|Mux118~0 mario_draw:inst1|Mux118~1 mario_draw:inst1|Mux118~4 mario_draw:inst1|Mux114~0 mario_draw:inst1|Mux114~1 mario_draw:inst1|mVGA_RGB[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.842 ns" { mario:inst|sigX[2] {} mario_draw:inst1|Add0~1 {} mario_draw:inst1|Add0~3 {} mario_draw:inst1|Add0~5 {} mario_draw:inst1|Add0~7 {} mario_draw:inst1|Add0~9 {} mario_draw:inst1|Add0~10 {} mario_draw:inst1|LessThan1~15 {} mario_draw:inst1|LessThan1~17 {} mario_draw:inst1|LessThan1~18 {} mario_draw:inst1|drawing_request~4 {} mario_draw:inst1|bCoord_X[1]~11 {} mario_draw:inst1|Mux22~0 {} mario_draw:inst1|Mux98~1 {} mario_draw:inst1|Mux118~0 {} mario_draw:inst1|Mux118~1 {} mario_draw:inst1|Mux118~4 {} mario_draw:inst1|Mux114~0 {} mario_draw:inst1|Mux114~1 {} mario_draw:inst1|mVGA_RGB[5] {} } { 0.000ns 1.494ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.673ns 0.000ns 0.000ns 0.707ns 0.286ns 1.710ns 0.982ns 0.451ns 0.291ns 0.272ns 0.259ns 0.289ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.414ns 0.071ns 0.410ns 0.275ns 0.419ns 0.275ns 0.275ns 0.275ns 0.438ns 0.438ns 0.420ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario_draw:inst1|mVGA_RGB[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} mario_draw:inst1|mVGA_RGB[5] {} } { 0.000ns 1.075ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.614 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario:inst|sigX[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.614 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} mario:inst|sigX[2] {} } { 0.000ns 1.075ns 1.002ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.842 ns" { mario:inst|sigX[2] mario_draw:inst1|Add0~1 mario_draw:inst1|Add0~3 mario_draw:inst1|Add0~5 mario_draw:inst1|Add0~7 mario_draw:inst1|Add0~9 mario_draw:inst1|Add0~10 mario_draw:inst1|LessThan1~15 mario_draw:inst1|LessThan1~17 mario_draw:inst1|LessThan1~18 mario_draw:inst1|drawing_request~4 mario_draw:inst1|bCoord_X[1]~11 mario_draw:inst1|Mux22~0 mario_draw:inst1|Mux98~1 mario_draw:inst1|Mux118~0 mario_draw:inst1|Mux118~1 mario_draw:inst1|Mux118~4 mario_draw:inst1|Mux114~0 mario_draw:inst1|Mux114~1 mario_draw:inst1|mVGA_RGB[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.842 ns" { mario:inst|sigX[2] {} mario_draw:inst1|Add0~1 {} mario_draw:inst1|Add0~3 {} mario_draw:inst1|Add0~5 {} mario_draw:inst1|Add0~7 {} mario_draw:inst1|Add0~9 {} mario_draw:inst1|Add0~10 {} mario_draw:inst1|LessThan1~15 {} mario_draw:inst1|LessThan1~17 {} mario_draw:inst1|LessThan1~18 {} mario_draw:inst1|drawing_request~4 {} mario_draw:inst1|bCoord_X[1]~11 {} mario_draw:inst1|Mux22~0 {} mario_draw:inst1|Mux98~1 {} mario_draw:inst1|Mux118~0 {} mario_draw:inst1|Mux118~1 {} mario_draw:inst1|Mux118~4 {} mario_draw:inst1|Mux114~0 {} mario_draw:inst1|Mux114~1 {} mario_draw:inst1|mVGA_RGB[5] {} } { 0.000ns 1.494ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.673ns 0.000ns 0.000ns 0.707ns 0.286ns 1.710ns 0.982ns 0.451ns 0.291ns 0.272ns 0.259ns 0.289ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.414ns 0.071ns 0.410ns 0.275ns 0.419ns 0.275ns 0.275ns 0.275ns 0.438ns 0.438ns 0.420ns 0.438ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_27 register misc:inst5\|Reset_Delay:r0\|Cont\[14\] register misc:inst5\|Reset_Delay:r0\|Cont\[15\] 33.029 ns " "Info: Slack time is 33.029 ns for clock \"CLOCK_27\" between source register \"misc:inst5\|Reset_Delay:r0\|Cont\[14\]\" and destination register \"misc:inst5\|Reset_Delay:r0\|Cont\[15\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "249.5 MHz 4.008 ns " "Info: Fmax is 249.5 MHz (period= 4.008 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "36.823 ns + Largest register register " "Info: + Largest register to register requirement is 36.823 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "37.037 ns + " "Info: + Setup relationship between source and destination is 37.037 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.037 ns " "Info: + Latch edge is 37.037 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 2.638 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_27\" to destination register is 2.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G9 21 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 21; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 2.638 ns misc:inst5\|Reset_Delay:r0\|Cont\[15\] 3 REG LCFF_X41_Y31_N31 3 " "Info: 3: + IC(1.009 ns) + CELL(0.537 ns) = 2.638 ns; Loc. = LCFF_X41_Y31_N31; Fanout = 3; REG Node = 'misc:inst5\|Reset_Delay:r0\|Cont\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[15] } "NODE_NAME" } } { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.47 % ) " "Info: Total cell delay = 1.516 ns ( 57.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.122 ns ( 42.53 % ) " "Info: Total interconnect delay = 1.122 ns ( 42.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[15] {} } { 0.000ns 0.000ns 0.113ns 1.009ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 2.638 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_27\" to source register is 2.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G9 21 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 21; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 2.638 ns misc:inst5\|Reset_Delay:r0\|Cont\[14\] 3 REG LCFF_X41_Y31_N29 3 " "Info: 3: + IC(1.009 ns) + CELL(0.537 ns) = 2.638 ns; Loc. = LCFF_X41_Y31_N29; Fanout = 3; REG Node = 'misc:inst5\|Reset_Delay:r0\|Cont\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[14] } "NODE_NAME" } } { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.47 % ) " "Info: Total cell delay = 1.516 ns ( 57.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.122 ns ( 42.53 % ) " "Info: Total interconnect delay = 1.122 ns ( 42.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[14] {} } { 0.000ns 0.000ns 0.113ns 1.009ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[15] {} } { 0.000ns 0.000ns 0.113ns 1.009ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[14] {} } { 0.000ns 0.000ns 0.113ns 1.009ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[15] {} } { 0.000ns 0.000ns 0.113ns 1.009ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[14] {} } { 0.000ns 0.000ns 0.113ns 1.009ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.794 ns - Longest register register " "Info: - Longest register to register delay is 3.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|Reset_Delay:r0\|Cont\[14\] 1 REG LCFF_X41_Y31_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y31_N29; Fanout = 3; REG Node = 'misc:inst5\|Reset_Delay:r0\|Cont\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst5|Reset_Delay:r0|Cont[14] } "NODE_NAME" } } { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.788 ns) + CELL(0.398 ns) 1.186 ns misc:inst5\|Reset_Delay:r0\|Equal0~4 2 COMB LCCOMB_X41_Y32_N8 1 " "Info: 2: + IC(0.788 ns) + CELL(0.398 ns) = 1.186 ns; Loc. = LCCOMB_X41_Y32_N8; Fanout = 1; COMB Node = 'misc:inst5\|Reset_Delay:r0\|Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.186 ns" { misc:inst5|Reset_Delay:r0|Cont[14] misc:inst5|Reset_Delay:r0|Equal0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.275 ns) 1.720 ns misc:inst5\|Reset_Delay:r0\|Equal0~5 3 COMB LCCOMB_X41_Y32_N10 2 " "Info: 3: + IC(0.259 ns) + CELL(0.275 ns) = 1.720 ns; Loc. = LCCOMB_X41_Y32_N10; Fanout = 2; COMB Node = 'misc:inst5\|Reset_Delay:r0\|Equal0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { misc:inst5|Reset_Delay:r0|Equal0~4 misc:inst5|Reset_Delay:r0|Equal0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.438 ns) 2.432 ns misc:inst5\|Reset_Delay:r0\|Equal0~6 4 COMB LCCOMB_X41_Y32_N12 20 " "Info: 4: + IC(0.274 ns) + CELL(0.438 ns) = 2.432 ns; Loc. = LCCOMB_X41_Y32_N12; Fanout = 20; COMB Node = 'misc:inst5\|Reset_Delay:r0\|Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { misc:inst5|Reset_Delay:r0|Equal0~5 misc:inst5|Reset_Delay:r0|Equal0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.660 ns) 3.794 ns misc:inst5\|Reset_Delay:r0\|Cont\[15\] 5 REG LCFF_X41_Y31_N31 3 " "Info: 5: + IC(0.702 ns) + CELL(0.660 ns) = 3.794 ns; Loc. = LCFF_X41_Y31_N31; Fanout = 3; REG Node = 'misc:inst5\|Reset_Delay:r0\|Cont\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { misc:inst5|Reset_Delay:r0|Equal0~6 misc:inst5|Reset_Delay:r0|Cont[15] } "NODE_NAME" } } { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.771 ns ( 46.68 % ) " "Info: Total cell delay = 1.771 ns ( 46.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.023 ns ( 53.32 % ) " "Info: Total interconnect delay = 2.023 ns ( 53.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.794 ns" { misc:inst5|Reset_Delay:r0|Cont[14] misc:inst5|Reset_Delay:r0|Equal0~4 misc:inst5|Reset_Delay:r0|Equal0~5 misc:inst5|Reset_Delay:r0|Equal0~6 misc:inst5|Reset_Delay:r0|Cont[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.794 ns" { misc:inst5|Reset_Delay:r0|Cont[14] {} misc:inst5|Reset_Delay:r0|Equal0~4 {} misc:inst5|Reset_Delay:r0|Equal0~5 {} misc:inst5|Reset_Delay:r0|Equal0~6 {} misc:inst5|Reset_Delay:r0|Cont[15] {} } { 0.000ns 0.788ns 0.259ns 0.274ns 0.702ns } { 0.000ns 0.398ns 0.275ns 0.438ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[15] {} } { 0.000ns 0.000ns 0.113ns 1.009ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[14] {} } { 0.000ns 0.000ns 0.113ns 1.009ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.794 ns" { misc:inst5|Reset_Delay:r0|Cont[14] misc:inst5|Reset_Delay:r0|Equal0~4 misc:inst5|Reset_Delay:r0|Equal0~5 misc:inst5|Reset_Delay:r0|Equal0~6 misc:inst5|Reset_Delay:r0|Cont[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.794 ns" { misc:inst5|Reset_Delay:r0|Cont[14] {} misc:inst5|Reset_Delay:r0|Equal0~4 {} misc:inst5|Reset_Delay:r0|Equal0~5 {} misc:inst5|Reset_Delay:r0|Equal0~6 {} misc:inst5|Reset_Delay:r0|Cont[15] {} } { 0.000ns 0.788ns 0.259ns 0.274ns 0.702ns } { 0.000ns 0.398ns 0.275ns 0.438ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 register VGA_Controller:inst6\|oVGA_V_SYNC_t register VGA_Controller:inst6\|oVGA_V_SYNC_t 391 ps " "Info: Minimum slack time is 391 ps for clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" between source register \"VGA_Controller:inst6\|oVGA_V_SYNC_t\" and destination register \"VGA_Controller:inst6\|oVGA_V_SYNC_t\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:inst6\|oVGA_V_SYNC_t 1 REG LCFF_X29_Y23_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y23_N7; Fanout = 3; REG Node = 'VGA_Controller:inst6\|oVGA_V_SYNC_t'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns VGA_Controller:inst6\|oVGA_V_SYNC_t~0 2 COMB LCCOMB_X29_Y23_N6 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X29_Y23_N6; Fanout = 1; COMB Node = 'VGA_Controller:inst6\|oVGA_V_SYNC_t~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { VGA_Controller:inst6|oVGA_V_SYNC_t VGA_Controller:inst6|oVGA_V_SYNC_t~0 } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns VGA_Controller:inst6\|oVGA_V_SYNC_t 3 REG LCFF_X29_Y23_N7 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X29_Y23_N7; Fanout = 3; REG Node = 'VGA_Controller:inst6\|oVGA_V_SYNC_t'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VGA_Controller:inst6|oVGA_V_SYNC_t~0 VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { VGA_Controller:inst6|oVGA_V_SYNC_t VGA_Controller:inst6|oVGA_V_SYNC_t~0 VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { VGA_Controller:inst6|oVGA_V_SYNC_t {} VGA_Controller:inst6|oVGA_V_SYNC_t~0 {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.972 ns " "Info: + Latch edge is 0.972 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 0.972 ns  50 " "Info: Clock period of Destination clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 0.972 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.972 ns " "Info: - Launch edge is 0.972 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 0.972 ns  50 " "Info: Clock period of Source clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 0.972 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 2.635 ns + Longest register " "Info: + Longest clock path from clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 206 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 206; COMB Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.635 ns VGA_Controller:inst6\|oVGA_V_SYNC_t 3 REG LCFF_X29_Y23_N7 3 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.635 ns; Loc. = LCFF_X29_Y23_N7; Fanout = 3; REG Node = 'VGA_Controller:inst6\|oVGA_V_SYNC_t'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.38 % ) " "Info: Total cell delay = 0.537 ns ( 20.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.098 ns ( 79.62 % ) " "Info: Total interconnect delay = 2.098 ns ( 79.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.635 ns - Shortest register " "Info: - Shortest clock path from clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 2.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 206 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 206; COMB Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.635 ns VGA_Controller:inst6\|oVGA_V_SYNC_t 3 REG LCFF_X29_Y23_N7 3 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.635 ns; Loc. = LCFF_X29_Y23_N7; Fanout = 3; REG Node = 'VGA_Controller:inst6\|oVGA_V_SYNC_t'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.38 % ) " "Info: Total cell delay = 0.537 ns ( 20.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.098 ns ( 79.62 % ) " "Info: Total interconnect delay = 2.098 ns ( 79.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { VGA_Controller:inst6|oVGA_V_SYNC_t VGA_Controller:inst6|oVGA_V_SYNC_t~0 VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { VGA_Controller:inst6|oVGA_V_SYNC_t {} VGA_Controller:inst6|oVGA_V_SYNC_t~0 {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_27 register misc:inst5\|Reset_Delay:r0\|Cont\[0\] register misc:inst5\|Reset_Delay:r0\|Cont\[0\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_27\" between source register \"misc:inst5\|Reset_Delay:r0\|Cont\[0\]\" and destination register \"misc:inst5\|Reset_Delay:r0\|Cont\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|Reset_Delay:r0\|Cont\[0\] 1 REG LCFF_X40_Y32_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y32_N17; Fanout = 4; REG Node = 'misc:inst5\|Reset_Delay:r0\|Cont\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns misc:inst5\|Reset_Delay:r0\|Cont\[0\]~0 2 COMB LCCOMB_X40_Y32_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X40_Y32_N16; Fanout = 1; COMB Node = 'misc:inst5\|Reset_Delay:r0\|Cont\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { misc:inst5|Reset_Delay:r0|Cont[0] misc:inst5|Reset_Delay:r0|Cont[0]~0 } "NODE_NAME" } } { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns misc:inst5\|Reset_Delay:r0\|Cont\[0\] 3 REG LCFF_X40_Y32_N17 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X40_Y32_N17; Fanout = 4; REG Node = 'misc:inst5\|Reset_Delay:r0\|Cont\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { misc:inst5|Reset_Delay:r0|Cont[0]~0 misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { misc:inst5|Reset_Delay:r0|Cont[0] misc:inst5|Reset_Delay:r0|Cont[0]~0 misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { misc:inst5|Reset_Delay:r0|Cont[0] {} misc:inst5|Reset_Delay:r0|Cont[0]~0 {} misc:inst5|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 2.642 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_27\" to destination register is 2.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G9 21 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 21; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.642 ns misc:inst5\|Reset_Delay:r0\|Cont\[0\] 3 REG LCFF_X40_Y32_N17 4 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.642 ns; Loc. = LCFF_X40_Y32_N17; Fanout = 4; REG Node = 'misc:inst5\|Reset_Delay:r0\|Cont\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.38 % ) " "Info: Total cell delay = 1.516 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.126 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.126 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 1.013ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 2.642 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_27\" to source register is 2.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G9 21 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 21; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.642 ns misc:inst5\|Reset_Delay:r0\|Cont\[0\] 3 REG LCFF_X40_Y32_N17 4 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.642 ns; Loc. = LCFF_X40_Y32_N17; Fanout = 4; REG Node = 'misc:inst5\|Reset_Delay:r0\|Cont\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.38 % ) " "Info: Total cell delay = 1.516 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.126 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.126 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 1.013ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 1.013ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 1.013ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 1.013ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 1.013ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { misc:inst5|Reset_Delay:r0|Cont[0] misc:inst5|Reset_Delay:r0|Cont[0]~0 misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { misc:inst5|Reset_Delay:r0|Cont[0] {} misc:inst5|Reset_Delay:r0|Cont[0]~0 {} misc:inst5|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 1.013ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 1.013ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "KBD:inst7\|bitrec:inst2\|shift_reg\[8\] RESETn CLOCK_27 5.513 ns register " "Info: tsu for register \"KBD:inst7\|bitrec:inst2\|shift_reg\[8\]\" (data pin = \"RESETn\", clock pin = \"CLOCK_27\") is 5.513 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.144 ns + Longest pin register " "Info: + Longest pin to register delay is 9.144 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns RESETn 1 PIN PIN_G26 189 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 189; PIN Node = 'RESETn'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESETn } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 456 672 840 472 "RESETn" "" } { 504 928 979 520 "RESETn" "" } { 448 840 881 464 "RESETn" "" } { 464 1776 1817 480 "RESETn" "" } { 624 1464 1515 640 "RESETn" "" } { 768 576 627 784 "RESETn" "" } { 720 1056 1097 736 "RESETn" "" } { 768 816 867 784 "RESETn" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.423 ns) + CELL(0.275 ns) 7.560 ns KBD:inst7\|bitrec:inst2\|shift_reg\[8\]~0 2 COMB LCCOMB_X42_Y21_N20 10 " "Info: 2: + IC(6.423 ns) + CELL(0.275 ns) = 7.560 ns; Loc. = LCCOMB_X42_Y21_N20; Fanout = 10; COMB Node = 'KBD:inst7\|bitrec:inst2\|shift_reg\[8\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.698 ns" { RESETn KBD:inst7|bitrec:inst2|shift_reg[8]~0 } "NODE_NAME" } } { "Keyboard/bitrec.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/Keyboard/bitrec.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.660 ns) 9.144 ns KBD:inst7\|bitrec:inst2\|shift_reg\[8\] 3 REG LCFF_X40_Y22_N17 2 " "Info: 3: + IC(0.924 ns) + CELL(0.660 ns) = 9.144 ns; Loc. = LCFF_X40_Y22_N17; Fanout = 2; REG Node = 'KBD:inst7\|bitrec:inst2\|shift_reg\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { KBD:inst7|bitrec:inst2|shift_reg[8]~0 KBD:inst7|bitrec:inst2|shift_reg[8] } "NODE_NAME" } } { "Keyboard/bitrec.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/Keyboard/bitrec.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.797 ns ( 19.65 % ) " "Info: Total cell delay = 1.797 ns ( 19.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.347 ns ( 80.35 % ) " "Info: Total interconnect delay = 7.347 ns ( 80.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.144 ns" { RESETn KBD:inst7|bitrec:inst2|shift_reg[8]~0 KBD:inst7|bitrec:inst2|shift_reg[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.144 ns" { RESETn {} RESETn~combout {} KBD:inst7|bitrec:inst2|shift_reg[8]~0 {} KBD:inst7|bitrec:inst2|shift_reg[8] {} } { 0.000ns 0.000ns 6.423ns 0.924ns } { 0.000ns 0.862ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Keyboard/bitrec.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/Keyboard/bitrec.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 0.972 ns - " "Info: - Offset between input clock \"CLOCK_27\" and output clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 0.972 ns" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 2.623 ns - Shortest register " "Info: - Shortest clock path from clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 206 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 206; COMB Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 2.623 ns KBD:inst7\|bitrec:inst2\|shift_reg\[8\] 3 REG LCFF_X40_Y22_N17 2 " "Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.623 ns; Loc. = LCFF_X40_Y22_N17; Fanout = 2; REG Node = 'KBD:inst7\|bitrec:inst2\|shift_reg\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl KBD:inst7|bitrec:inst2|shift_reg[8] } "NODE_NAME" } } { "Keyboard/bitrec.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/Keyboard/bitrec.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.47 % ) " "Info: Total cell delay = 0.537 ns ( 20.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.086 ns ( 79.53 % ) " "Info: Total interconnect delay = 2.086 ns ( 79.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl KBD:inst7|bitrec:inst2|shift_reg[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} KBD:inst7|bitrec:inst2|shift_reg[8] {} } { 0.000ns 1.075ns 1.011ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.144 ns" { RESETn KBD:inst7|bitrec:inst2|shift_reg[8]~0 KBD:inst7|bitrec:inst2|shift_reg[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.144 ns" { RESETn {} RESETn~combout {} KBD:inst7|bitrec:inst2|shift_reg[8]~0 {} KBD:inst7|bitrec:inst2|shift_reg[8] {} } { 0.000ns 0.000ns 6.423ns 0.924ns } { 0.000ns 0.862ns 0.275ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl KBD:inst7|bitrec:inst2|shift_reg[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} KBD:inst7|bitrec:inst2|shift_reg[8] {} } { 0.000ns 1.075ns 1.011ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_27 VGA_R\[8\] VGA_Controller:inst6\|V_Cont\[7\] 13.736 ns register " "Info: tco from clock \"CLOCK_27\" to destination pin \"VGA_R\[8\]\" through register \"VGA_Controller:inst6\|V_Cont\[7\]\" is 13.736 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 0.972 ns + " "Info: + Offset between input clock \"CLOCK_27\" and output clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 0.972 ns" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.636 ns + Longest register " "Info: + Longest clock path from clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 2.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 206 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 206; COMB Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.636 ns VGA_Controller:inst6\|V_Cont\[7\] 3 REG LCFF_X30_Y23_N25 6 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.636 ns; Loc. = LCFF_X30_Y23_N25; Fanout = 6; REG Node = 'VGA_Controller:inst6\|V_Cont\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|V_Cont[7] } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.37 % ) " "Info: Total cell delay = 0.537 ns ( 20.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.099 ns ( 79.63 % ) " "Info: Total interconnect delay = 2.099 ns ( 79.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|V_Cont[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|V_Cont[7] {} } { 0.000ns 1.075ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.878 ns + Longest register pin " "Info: + Longest register to pin delay is 9.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:inst6\|V_Cont\[7\] 1 REG LCFF_X30_Y23_N25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y23_N25; Fanout = 6; REG Node = 'VGA_Controller:inst6\|V_Cont\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:inst6|V_Cont[7] } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.630 ns) + CELL(0.398 ns) 2.028 ns VGA_Controller:inst6\|LessThan8~0 2 COMB LCCOMB_X29_Y23_N16 2 " "Info: 2: + IC(1.630 ns) + CELL(0.398 ns) = 2.028 ns; Loc. = LCCOMB_X29_Y23_N16; Fanout = 2; COMB Node = 'VGA_Controller:inst6\|LessThan8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.028 ns" { VGA_Controller:inst6|V_Cont[7] VGA_Controller:inst6|LessThan8~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.150 ns) 2.845 ns VGA_Controller:inst6\|LessThan5~0 3 COMB LCCOMB_X30_Y22_N22 2 " "Info: 3: + IC(0.667 ns) + CELL(0.150 ns) = 2.845 ns; Loc. = LCCOMB_X30_Y22_N22; Fanout = 2; COMB Node = 'VGA_Controller:inst6\|LessThan5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { VGA_Controller:inst6|LessThan8~0 VGA_Controller:inst6|LessThan5~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.275 ns) 4.115 ns VGA_Controller:inst6\|oVGA_R~0 4 COMB LCCOMB_X29_Y23_N26 9 " "Info: 4: + IC(0.995 ns) + CELL(0.275 ns) = 4.115 ns; Loc. = LCCOMB_X29_Y23_N26; Fanout = 9; COMB Node = 'VGA_Controller:inst6\|oVGA_R~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { VGA_Controller:inst6|LessThan5~0 VGA_Controller:inst6|oVGA_R~0 } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.419 ns) 4.836 ns VGA_Controller:inst6\|oVGA_R\[8\]~3 5 COMB LCCOMB_X29_Y23_N22 1 " "Info: 5: + IC(0.302 ns) + CELL(0.419 ns) = 4.836 ns; Loc. = LCCOMB_X29_Y23_N22; Fanout = 1; COMB Node = 'VGA_Controller:inst6\|oVGA_R\[8\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.721 ns" { VGA_Controller:inst6|oVGA_R~0 VGA_Controller:inst6|oVGA_R[8]~3 } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.274 ns) + CELL(2.768 ns) 9.878 ns VGA_R\[8\] 6 PIN PIN_F11 0 " "Info: 6: + IC(2.274 ns) + CELL(2.768 ns) = 9.878 ns; Loc. = PIN_F11; Fanout = 0; PIN Node = 'VGA_R\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.042 ns" { VGA_Controller:inst6|oVGA_R[8]~3 VGA_R[8] } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 504 2032 2208 520 "VGA_R\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.010 ns ( 40.60 % ) " "Info: Total cell delay = 4.010 ns ( 40.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.868 ns ( 59.40 % ) " "Info: Total interconnect delay = 5.868 ns ( 59.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.878 ns" { VGA_Controller:inst6|V_Cont[7] VGA_Controller:inst6|LessThan8~0 VGA_Controller:inst6|LessThan5~0 VGA_Controller:inst6|oVGA_R~0 VGA_Controller:inst6|oVGA_R[8]~3 VGA_R[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.878 ns" { VGA_Controller:inst6|V_Cont[7] {} VGA_Controller:inst6|LessThan8~0 {} VGA_Controller:inst6|LessThan5~0 {} VGA_Controller:inst6|oVGA_R~0 {} VGA_Controller:inst6|oVGA_R[8]~3 {} VGA_R[8] {} } { 0.000ns 1.630ns 0.667ns 0.995ns 0.302ns 2.274ns } { 0.000ns 0.398ns 0.150ns 0.275ns 0.419ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|V_Cont[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|V_Cont[7] {} } { 0.000ns 1.075ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.878 ns" { VGA_Controller:inst6|V_Cont[7] VGA_Controller:inst6|LessThan8~0 VGA_Controller:inst6|LessThan5~0 VGA_Controller:inst6|oVGA_R~0 VGA_Controller:inst6|oVGA_R[8]~3 VGA_R[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.878 ns" { VGA_Controller:inst6|V_Cont[7] {} VGA_Controller:inst6|LessThan8~0 {} VGA_Controller:inst6|LessThan5~0 {} VGA_Controller:inst6|oVGA_R~0 {} VGA_Controller:inst6|oVGA_R[8]~3 {} VGA_R[8] {} } { 0.000ns 1.630ns 0.667ns 0.995ns 0.302ns 2.274ns } { 0.000ns 0.398ns 0.150ns 0.275ns 0.419ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "KBD:inst7\|lpf:cleaner\|shiftreg\[0\] KBD_CLK CLOCK_27 -3.200 ns register " "Info: th for register \"KBD:inst7\|lpf:cleaner\|shiftreg\[0\]\" (data pin = \"KBD_CLK\", clock pin = \"CLOCK_27\") is -3.200 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 0.972 ns + " "Info: + Offset between input clock \"CLOCK_27\" and output clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 0.972 ns" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 2.629 ns + Longest register " "Info: + Longest clock path from clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 206 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 206; COMB Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.629 ns KBD:inst7\|lpf:cleaner\|shiftreg\[0\] 3 REG LCFF_X43_Y21_N11 2 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.629 ns; Loc. = LCFF_X43_Y21_N11; Fanout = 2; REG Node = 'KBD:inst7\|lpf:cleaner\|shiftreg\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl KBD:inst7|lpf:cleaner|shiftreg[0] } "NODE_NAME" } } { "Keyboard/lpf.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/Keyboard/lpf.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.43 % ) " "Info: Total cell delay = 0.537 ns ( 20.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.092 ns ( 79.57 % ) " "Info: Total interconnect delay = 2.092 ns ( 79.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl KBD:inst7|lpf:cleaner|shiftreg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} KBD:inst7|lpf:cleaner|shiftreg[0] {} } { 0.000ns 1.075ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Keyboard/lpf.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/Keyboard/lpf.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.067 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.067 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns KBD_CLK 1 PIN PIN_D26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_D26; Fanout = 1; PIN Node = 'KBD_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KBD_CLK } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 792 448 616 808 "KBD_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.829 ns) + CELL(0.366 ns) 7.067 ns KBD:inst7\|lpf:cleaner\|shiftreg\[0\] 2 REG LCFF_X43_Y21_N11 2 " "Info: 2: + IC(5.829 ns) + CELL(0.366 ns) = 7.067 ns; Loc. = LCFF_X43_Y21_N11; Fanout = 2; REG Node = 'KBD:inst7\|lpf:cleaner\|shiftreg\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.195 ns" { KBD_CLK KBD:inst7|lpf:cleaner|shiftreg[0] } "NODE_NAME" } } { "Keyboard/lpf.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/Keyboard/lpf.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.238 ns ( 17.52 % ) " "Info: Total cell delay = 1.238 ns ( 17.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.829 ns ( 82.48 % ) " "Info: Total interconnect delay = 5.829 ns ( 82.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.067 ns" { KBD_CLK KBD:inst7|lpf:cleaner|shiftreg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.067 ns" { KBD_CLK {} KBD_CLK~combout {} KBD:inst7|lpf:cleaner|shiftreg[0] {} } { 0.000ns 0.000ns 5.829ns } { 0.000ns 0.872ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl KBD:inst7|lpf:cleaner|shiftreg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} KBD:inst7|lpf:cleaner|shiftreg[0] {} } { 0.000ns 1.075ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.067 ns" { KBD_CLK KBD:inst7|lpf:cleaner|shiftreg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.067 ns" { KBD_CLK {} KBD_CLK~combout {} KBD:inst7|lpf:cleaner|shiftreg[0] {} } { 0.000ns 0.000ns 5.829ns } { 0.000ns 0.872ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 29 22:04:37 2017 " "Info: Processing ended: Tue Aug 29 22:04:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
