{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529063627012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529063627014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 15 13:53:46 2018 " "Processing started: Fri Jun 15 13:53:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529063627014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529063627014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off esl_demonstrator -c esl_demonstrator " "Command: quartus_map --read_settings_files=on --write_settings_files=off esl_demonstrator -c esl_demonstrator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529063627015 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1529063627325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "esl_as4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file esl_as4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 esl_as4 " "Found entity 1: esl_as4" {  } { { "esl_as4.bdf" "" { Schematic "/home/esl21/ESL21/esl_demonstrator/esl_as4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063627455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/QuadratureDecoder/QuadratureDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/QuadratureDecoder/QuadratureDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QuadratureDecoder-behavior " "Found design unit 1: QuadratureDecoder-behavior" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627884 ""} { "Info" "ISGN_ENTITY_NAME" "1 QuadratureDecoder " "Found entity 1: QuadratureDecoder" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063627884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/QuadratureDecoder/esl_demonstrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/QuadratureDecoder/esl_demonstrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 esl_demonstrator-behavior " "Found design unit 1: esl_demonstrator-behavior" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627888 ""} { "Info" "ISGN_ENTITY_NAME" "1 esl_demonstrator " "Found entity 1: esl_demonstrator" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063627888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/Quad_Dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Quad_Dec/synthesis/Quad_Dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Quad_Dec-rtl " "Found design unit 1: Quad_Dec-rtl" {  } { { "Quad_Dec/synthesis/Quad_Dec.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627913 ""} { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec " "Found entity 1: Quad_Dec" {  } { { "Quad_Dec/synthesis/Quad_Dec.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063627913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Quad_Dec/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063627938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Quad_Dec/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063627939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_irq_mapper " "Found entity 1: Quad_Dec_irq_mapper" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_irq_mapper.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063627940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0 " "Found entity 1: Quad_Dec_mm_interconnect_0" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063627952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627953 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063627953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063627955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: Quad_Dec_mm_interconnect_0_rsp_xbar_mux" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063627957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063627958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: Quad_Dec_mm_interconnect_0_rsp_xbar_demux" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063627959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063627961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: Quad_Dec_mm_interconnect_0_cmd_xbar_mux" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063627962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063627964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: Quad_Dec_mm_interconnect_0_cmd_xbar_demux" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063627965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063627968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file Quad_Dec/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627970 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063627970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Quad_Dec/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063627973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Quad_Dec/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063627974 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Quad_Dec_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529063627975 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Quad_Dec_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529063627976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: Quad_Dec_mm_interconnect_0_id_router_002_default_decode" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627976 ""} { "Info" "ISGN_ENTITY_NAME" "2 Quad_Dec_mm_interconnect_0_id_router_002 " "Found entity 2: Quad_Dec_mm_interconnect_0_id_router_002" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063627976 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Quad_Dec_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529063627977 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Quad_Dec_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529063627977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_id_router_default_decode " "Found entity 1: Quad_Dec_mm_interconnect_0_id_router_default_decode" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627978 ""} { "Info" "ISGN_ENTITY_NAME" "2 Quad_Dec_mm_interconnect_0_id_router " "Found entity 2: Quad_Dec_mm_interconnect_0_id_router" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063627978 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Quad_Dec_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529063627979 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Quad_Dec_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529063627979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: Quad_Dec_mm_interconnect_0_addr_router_001_default_decode" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627980 ""} { "Info" "ISGN_ENTITY_NAME" "2 Quad_Dec_mm_interconnect_0_addr_router_001 " "Found entity 2: Quad_Dec_mm_interconnect_0_addr_router_001" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063627980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Quad_Dec_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529063627981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Quad_Dec_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529063627981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_addr_router_default_decode " "Found entity 1: Quad_Dec_mm_interconnect_0_addr_router_default_decode" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627982 ""} { "Info" "ISGN_ENTITY_NAME" "2 Quad_Dec_mm_interconnect_0_addr_router " "Found entity 2: Quad_Dec_mm_interconnect_0_addr_router" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063627982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063627984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063627986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063627988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063627990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063627992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_uart_0_tx " "Found entity 1: Quad_Dec_uart_0_tx" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627996 ""} { "Info" "ISGN_ENTITY_NAME" "2 Quad_Dec_uart_0_rx_stimulus_source " "Found entity 2: Quad_Dec_uart_0_rx_stimulus_source" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627996 ""} { "Info" "ISGN_ENTITY_NAME" "3 Quad_Dec_uart_0_rx " "Found entity 3: Quad_Dec_uart_0_rx" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627996 ""} { "Info" "ISGN_ENTITY_NAME" "4 Quad_Dec_uart_0_regs " "Found entity 4: Quad_Dec_uart_0_regs" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627996 ""} { "Info" "ISGN_ENTITY_NAME" "5 Quad_Dec_uart_0 " "Found entity 5: Quad_Dec_uart_0" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063627996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/NIOS_Interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/NIOS_Interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NIOS_Interface-behavior " "Found design unit 1: NIOS_Interface-behavior" {  } { { "Quad_Dec/synthesis/submodules/NIOS_Interface.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/NIOS_Interface.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627997 ""} { "Info" "ISGN_ENTITY_NAME" "1 NIOS_Interface " "Found entity 1: NIOS_Interface" {  } { { "Quad_Dec/synthesis/submodules/NIOS_Interface.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/NIOS_Interface.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063627997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Motor_Controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Motor_Controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Motor_Controller-behavior " "Found design unit 1: Motor_Controller-behavior" {  } { { "Quad_Dec/synthesis/submodules/Motor_Controller.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Motor_Controller.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627999 ""} { "Info" "ISGN_ENTITY_NAME" "1 Motor_Controller " "Found entity 1: Motor_Controller" {  } { { "Quad_Dec/synthesis/submodules/Motor_Controller.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Motor_Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063627999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063627999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 esl_demonstrator-behavior " "Found design unit 1: esl_demonstrator-behavior" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628000 ""} { "Info" "ISGN_ENTITY_NAME" "1 esl_demonstrator " "Found entity 1: esl_demonstrator" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063628000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QuadratureDecoder-behavior " "Found design unit 1: QuadratureDecoder-behavior" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628001 ""} { "Info" "ISGN_ENTITY_NAME" "1 QuadratureDecoder " "Found entity 1: QuadratureDecoder" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063628001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_sysid " "Found entity 1: Quad_Dec_sysid" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_sysid.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063628002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_sys_clk_timer " "Found entity 1: Quad_Dec_sys_clk_timer" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_sys_clk_timer.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063628004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_jtag_uart_sim_scfifo_w " "Found entity 1: Quad_Dec_jtag_uart_sim_scfifo_w" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628007 ""} { "Info" "ISGN_ENTITY_NAME" "2 Quad_Dec_jtag_uart_scfifo_w " "Found entity 2: Quad_Dec_jtag_uart_scfifo_w" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628007 ""} { "Info" "ISGN_ENTITY_NAME" "3 Quad_Dec_jtag_uart_sim_scfifo_r " "Found entity 3: Quad_Dec_jtag_uart_sim_scfifo_r" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628007 ""} { "Info" "ISGN_ENTITY_NAME" "4 Quad_Dec_jtag_uart_scfifo_r " "Found entity 4: Quad_Dec_jtag_uart_scfifo_r" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628007 ""} { "Info" "ISGN_ENTITY_NAME" "5 Quad_Dec_jtag_uart " "Found entity 5: Quad_Dec_jtag_uart" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063628007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_cpu_ic_data_module " "Found entity 1: Quad_Dec_cpu_ic_data_module" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628952 ""} { "Info" "ISGN_ENTITY_NAME" "2 Quad_Dec_cpu_ic_tag_module " "Found entity 2: Quad_Dec_cpu_ic_tag_module" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628952 ""} { "Info" "ISGN_ENTITY_NAME" "3 Quad_Dec_cpu_register_bank_a_module " "Found entity 3: Quad_Dec_cpu_register_bank_a_module" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628952 ""} { "Info" "ISGN_ENTITY_NAME" "4 Quad_Dec_cpu_register_bank_b_module " "Found entity 4: Quad_Dec_cpu_register_bank_b_module" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628952 ""} { "Info" "ISGN_ENTITY_NAME" "5 Quad_Dec_cpu_nios2_oci_debug " "Found entity 5: Quad_Dec_cpu_nios2_oci_debug" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628952 ""} { "Info" "ISGN_ENTITY_NAME" "6 Quad_Dec_cpu_ociram_sp_ram_module " "Found entity 6: Quad_Dec_cpu_ociram_sp_ram_module" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628952 ""} { "Info" "ISGN_ENTITY_NAME" "7 Quad_Dec_cpu_nios2_ocimem " "Found entity 7: Quad_Dec_cpu_nios2_ocimem" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628952 ""} { "Info" "ISGN_ENTITY_NAME" "8 Quad_Dec_cpu_nios2_avalon_reg " "Found entity 8: Quad_Dec_cpu_nios2_avalon_reg" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 677 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628952 ""} { "Info" "ISGN_ENTITY_NAME" "9 Quad_Dec_cpu_nios2_oci_break " "Found entity 9: Quad_Dec_cpu_nios2_oci_break" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628952 ""} { "Info" "ISGN_ENTITY_NAME" "10 Quad_Dec_cpu_nios2_oci_xbrk " "Found entity 10: Quad_Dec_cpu_nios2_oci_xbrk" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1063 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628952 ""} { "Info" "ISGN_ENTITY_NAME" "11 Quad_Dec_cpu_nios2_oci_dbrk " "Found entity 11: Quad_Dec_cpu_nios2_oci_dbrk" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628952 ""} { "Info" "ISGN_ENTITY_NAME" "12 Quad_Dec_cpu_nios2_oci_itrace " "Found entity 12: Quad_Dec_cpu_nios2_oci_itrace" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628952 ""} { "Info" "ISGN_ENTITY_NAME" "13 Quad_Dec_cpu_nios2_oci_td_mode " "Found entity 13: Quad_Dec_cpu_nios2_oci_td_mode" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628952 ""} { "Info" "ISGN_ENTITY_NAME" "14 Quad_Dec_cpu_nios2_oci_dtrace " "Found entity 14: Quad_Dec_cpu_nios2_oci_dtrace" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628952 ""} { "Info" "ISGN_ENTITY_NAME" "15 Quad_Dec_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: Quad_Dec_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628952 ""} { "Info" "ISGN_ENTITY_NAME" "16 Quad_Dec_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: Quad_Dec_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2062 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628952 ""} { "Info" "ISGN_ENTITY_NAME" "17 Quad_Dec_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: Quad_Dec_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628952 ""} { "Info" "ISGN_ENTITY_NAME" "18 Quad_Dec_cpu_nios2_oci_fifo " "Found entity 18: Quad_Dec_cpu_nios2_oci_fifo" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628952 ""} { "Info" "ISGN_ENTITY_NAME" "19 Quad_Dec_cpu_nios2_oci_pib " "Found entity 19: Quad_Dec_cpu_nios2_oci_pib" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628952 ""} { "Info" "ISGN_ENTITY_NAME" "20 Quad_Dec_cpu_nios2_oci_im " "Found entity 20: Quad_Dec_cpu_nios2_oci_im" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2719 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628952 ""} { "Info" "ISGN_ENTITY_NAME" "21 Quad_Dec_cpu_nios2_performance_monitors " "Found entity 21: Quad_Dec_cpu_nios2_performance_monitors" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2835 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628952 ""} { "Info" "ISGN_ENTITY_NAME" "22 Quad_Dec_cpu_nios2_oci " "Found entity 22: Quad_Dec_cpu_nios2_oci" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628952 ""} { "Info" "ISGN_ENTITY_NAME" "23 Quad_Dec_cpu " "Found entity 23: Quad_Dec_cpu" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063628952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_cpu_test_bench " "Found entity 1: Quad_Dec_cpu_test_bench" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_test_bench.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063628956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_cpu_jtag_debug_module_sysclk " "Found entity 1: Quad_Dec_cpu_jtag_debug_module_sysclk" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_sysclk.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063628958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_cpu_oci_test_bench " "Found entity 1: Quad_Dec_cpu_oci_test_bench" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_oci_test_bench.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063628959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_cpu_jtag_debug_module_wrapper " "Found entity 1: Quad_Dec_cpu_jtag_debug_module_wrapper" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063628961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_cpu_jtag_debug_module_tck " "Found entity 1: Quad_Dec_cpu_jtag_debug_module_tck" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_tck.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063628963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad_Dec/synthesis/submodules/Quad_Dec_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file Quad_Dec/synthesis/submodules/Quad_Dec_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_onchip_mem " "Found entity 1: Quad_Dec_onchip_mem" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_onchip_mem.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063628964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063628964 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Quad_Dec_cpu.v(1798) " "Verilog HDL or VHDL warning at Quad_Dec_cpu.v(1798): conditional expression evaluates to a constant" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1798 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1529063629004 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Quad_Dec_cpu.v(1800) " "Verilog HDL or VHDL warning at Quad_Dec_cpu.v(1800): conditional expression evaluates to a constant" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1800 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1529063629004 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Quad_Dec_cpu.v(1956) " "Verilog HDL or VHDL warning at Quad_Dec_cpu.v(1956): conditional expression evaluates to a constant" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1956 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1529063629005 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Quad_Dec_cpu.v(2780) " "Verilog HDL or VHDL warning at Quad_Dec_cpu.v(2780): conditional expression evaluates to a constant" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2780 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1529063629009 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "esl_as4 " "Elaborating entity \"esl_as4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1529063629131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec Quad_Dec:inst " "Elaborating entity \"Quad_Dec\" for hierarchy \"Quad_Dec:inst\"" {  } { { "esl_as4.bdf" "inst" { Schematic "/home/esl21/ESL21/esl_demonstrator/esl_as4.bdf" { { 168 712 1224 536 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_onchip_mem Quad_Dec:inst\|Quad_Dec_onchip_mem:onchip_mem " "Elaborating entity \"Quad_Dec_onchip_mem\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_onchip_mem:onchip_mem\"" {  } { { "Quad_Dec/synthesis/Quad_Dec.vhd" "onchip_mem" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.vhd" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Quad_Dec:inst\|Quad_Dec_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_onchip_mem.v" "the_altsyncram" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_onchip_mem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Quad_Dec:inst\|Quad_Dec_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Quad_Dec:inst\|Quad_Dec_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_onchip_mem.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_onchip_mem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529063629224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Quad_Dec:inst\|Quad_Dec_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"Quad_Dec:inst\|Quad_Dec_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Quad_Dec_onchip_mem.hex " "Parameter \"init_file\" = \"Quad_Dec_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629224 ""}  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_onchip_mem.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_onchip_mem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529063629224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0kc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0kc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0kc1 " "Found entity 1: altsyncram_0kc1" {  } { { "db/altsyncram_0kc1.tdf" "" { Text "/home/esl21/ESL21/esl_demonstrator/db/altsyncram_0kc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063629295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063629295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0kc1 Quad_Dec:inst\|Quad_Dec_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_0kc1:auto_generated " "Elaborating entity \"altsyncram_0kc1\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_0kc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu Quad_Dec:inst\|Quad_Dec_cpu:cpu " "Elaborating entity \"Quad_Dec_cpu\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\"" {  } { { "Quad_Dec/synthesis/Quad_Dec.vhd" "cpu" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_test_bench Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_test_bench:the_Quad_Dec_cpu_test_bench " "Elaborating entity \"Quad_Dec_cpu_test_bench\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_test_bench:the_Quad_Dec_cpu_test_bench\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_test_bench" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 4857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_ic_data_module Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data " "Elaborating entity \"Quad_Dec_cpu_ic_data_module\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "Quad_Dec_cpu_ic_data" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 5715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_altsyncram" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529063629355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629355 ""}  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529063629355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/esl21/ESL21/esl_demonstrator/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063629424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063629424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_ic_tag_module Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag " "Elaborating entity \"Quad_Dec_cpu_ic_tag_module\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "Quad_Dec_cpu_ic_tag" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 5781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_altsyncram" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529063629440 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Quad_Dec_cpu_ic_tag_ram.mif " "Parameter \"init_file\" = \"Quad_Dec_cpu_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 13 " "Parameter \"width_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629440 ""}  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529063629440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_72h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_72h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_72h1 " "Found entity 1: altsyncram_72h1" {  } { { "db/altsyncram_72h1.tdf" "" { Text "/home/esl21/ESL21/esl_demonstrator/db/altsyncram_72h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063629503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063629503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_72h1 Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_72h1:auto_generated " "Elaborating entity \"altsyncram_72h1\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_72h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_register_bank_a_module Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a " "Elaborating entity \"Quad_Dec_cpu_register_bank_a_module\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "Quad_Dec_cpu_register_bank_a" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 6324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_altsyncram" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 195 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529063629522 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Quad_Dec_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"Quad_Dec_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629522 ""}  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 195 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529063629522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aog1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aog1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aog1 " "Found entity 1: altsyncram_aog1" {  } { { "db/altsyncram_aog1.tdf" "" { Text "/home/esl21/ESL21/esl_demonstrator/db/altsyncram_aog1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063629591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063629591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aog1 Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_aog1:auto_generated " "Elaborating entity \"altsyncram_aog1\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_aog1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_register_bank_b_module Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b " "Elaborating entity \"Quad_Dec_cpu_register_bank_b_module\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "Quad_Dec_cpu_register_bank_b" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 6346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_altsyncram" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 263 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529063629617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Quad_Dec_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"Quad_Dec_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629617 ""}  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 263 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529063629617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bog1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bog1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bog1 " "Found entity 1: altsyncram_bog1" {  } { { "db/altsyncram_bog1.tdf" "" { Text "/home/esl21/ESL21/esl_demonstrator/db/altsyncram_bog1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063629686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063629686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bog1 Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bog1:auto_generated " "Elaborating entity \"altsyncram_bog1\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bog1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci " "Elaborating entity \"Quad_Dec_cpu_nios2_oci\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 6904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_debug Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_debug\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_debug" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_altera_std_synchronizer" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629715 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 358 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529063629715 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629715 ""}  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 358 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529063629715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_ocimem Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem " "Elaborating entity \"Quad_Dec_cpu_nios2_ocimem\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_ocimem" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_ociram_sp_ram_module Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem\|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram " "Elaborating entity \"Quad_Dec_cpu_ociram_sp_ram_module\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem\|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "Quad_Dec_cpu_ociram_sp_ram" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem\|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem\|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_altsyncram" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem\|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem\|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 472 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529063629733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem\|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem\|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Quad_Dec_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"Quad_Dec_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629733 ""}  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 472 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529063629733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ae81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ae81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ae81 " "Found entity 1: altsyncram_ae81" {  } { { "db/altsyncram_ae81.tdf" "" { Text "/home/esl21/ESL21/esl_demonstrator/db/altsyncram_ae81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063629800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063629800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ae81 Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem\|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ae81:auto_generated " "Elaborating entity \"altsyncram_ae81\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem\|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ae81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_avalon_reg Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg " "Elaborating entity \"Quad_Dec_cpu_nios2_avalon_reg\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_avalon_reg" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_break Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_break:the_Quad_Dec_cpu_nios2_oci_break " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_break\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_break:the_Quad_Dec_cpu_nios2_oci_break\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_break" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_xbrk Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_xbrk:the_Quad_Dec_cpu_nios2_oci_xbrk " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_xbrk\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_xbrk:the_Quad_Dec_cpu_nios2_oci_xbrk\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_xbrk" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_dbrk Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_dbrk:the_Quad_Dec_cpu_nios2_oci_dbrk " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_dbrk\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_dbrk:the_Quad_Dec_cpu_nios2_oci_dbrk\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_dbrk" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_itrace Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_itrace:the_Quad_Dec_cpu_nios2_oci_itrace " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_itrace\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_itrace:the_Quad_Dec_cpu_nios2_oci_itrace\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_itrace" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_dtrace Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_dtrace:the_Quad_Dec_cpu_nios2_oci_dtrace " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_dtrace\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_dtrace:the_Quad_Dec_cpu_nios2_oci_dtrace\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_dtrace" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_td_mode Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_dtrace:the_Quad_Dec_cpu_nios2_oci_dtrace\|Quad_Dec_cpu_nios2_oci_td_mode:Quad_Dec_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_td_mode\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_dtrace:the_Quad_Dec_cpu_nios2_oci_dtrace\|Quad_Dec_cpu_nios2_oci_td_mode:Quad_Dec_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "Quad_Dec_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_fifo Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_fifo:the_Quad_Dec_cpu_nios2_oci_fifo " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_fifo\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_fifo:the_Quad_Dec_cpu_nios2_oci_fifo\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_fifo" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_compute_input_tm_cnt Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_fifo:the_Quad_Dec_cpu_nios2_oci_fifo\|Quad_Dec_cpu_nios2_oci_compute_input_tm_cnt:the_Quad_Dec_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_fifo:the_Quad_Dec_cpu_nios2_oci_fifo\|Quad_Dec_cpu_nios2_oci_compute_input_tm_cnt:the_Quad_Dec_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_fifo_wrptr_inc Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_fifo:the_Quad_Dec_cpu_nios2_oci_fifo\|Quad_Dec_cpu_nios2_oci_fifo_wrptr_inc:the_Quad_Dec_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_fifo:the_Quad_Dec_cpu_nios2_oci_fifo\|Quad_Dec_cpu_nios2_oci_fifo_wrptr_inc:the_Quad_Dec_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_fifo_cnt_inc Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_fifo:the_Quad_Dec_cpu_nios2_oci_fifo\|Quad_Dec_cpu_nios2_oci_fifo_cnt_inc:the_Quad_Dec_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_fifo:the_Quad_Dec_cpu_nios2_oci_fifo\|Quad_Dec_cpu_nios2_oci_fifo_cnt_inc:the_Quad_Dec_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_oci_test_bench Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_fifo:the_Quad_Dec_cpu_nios2_oci_fifo\|Quad_Dec_cpu_oci_test_bench:the_Quad_Dec_cpu_oci_test_bench " "Elaborating entity \"Quad_Dec_cpu_oci_test_bench\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_fifo:the_Quad_Dec_cpu_nios2_oci_fifo\|Quad_Dec_cpu_oci_test_bench:the_Quad_Dec_cpu_oci_test_bench\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_oci_test_bench" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_pib Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_pib:the_Quad_Dec_cpu_nios2_oci_pib " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_pib\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_pib:the_Quad_Dec_cpu_nios2_oci_pib\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_pib" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_im Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_im:the_Quad_Dec_cpu_nios2_oci_im " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_im\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_im:the_Quad_Dec_cpu_nios2_oci_im\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_im" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_jtag_debug_module_wrapper Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper " "Elaborating entity \"Quad_Dec_cpu_jtag_debug_module_wrapper\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_jtag_debug_module_wrapper" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_jtag_debug_module_tck Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck " "Elaborating entity \"Quad_Dec_cpu_jtag_debug_module_tck\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" "the_Quad_Dec_cpu_jtag_debug_module_tck" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_jtag_debug_module_sysclk Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk " "Elaborating entity \"Quad_Dec_cpu_jtag_debug_module_sysclk\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" "the_Quad_Dec_cpu_jtag_debug_module_sysclk" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Quad_Dec_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Quad_Dec_cpu_jtag_debug_module_phy\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" "Quad_Dec_cpu_jtag_debug_module_phy" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629873 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Quad_Dec_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Quad_Dec_cpu_jtag_debug_module_phy\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529063629874 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Quad_Dec_cpu_jtag_debug_module_phy " "Instantiated megafunction \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Quad_Dec_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629874 ""}  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529063629874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Quad_Dec_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Quad_Dec_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629876 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Quad_Dec_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Quad_Dec_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Quad_Dec_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Quad_Dec_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_jtag_uart Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart " "Elaborating entity \"Quad_Dec_jtag_uart\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\"" {  } { { "Quad_Dec/synthesis/Quad_Dec.vhd" "jtag_uart" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.vhd" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_jtag_uart_scfifo_w Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w " "Elaborating entity \"Quad_Dec_jtag_uart_scfifo_w\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "the_Quad_Dec_jtag_uart_scfifo_w" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "wfifo" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629949 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529063629950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063629950 ""}  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529063629950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/esl21/ESL21/esl_demonstrator/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063630008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063630008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "/home/esl21/ESL21/esl_demonstrator/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063630014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063630014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/esl21/ESL21/esl_demonstrator/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/esl21/ESL21/esl_demonstrator/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063630021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063630021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "/home/esl21/ESL21/esl_demonstrator/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/esl21/ESL21/esl_demonstrator/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063630081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063630081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/esl21/ESL21/esl_demonstrator/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "/home/esl21/ESL21/esl_demonstrator/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063630141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063630141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "/home/esl21/ESL21/esl_demonstrator/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "/home/esl21/ESL21/esl_demonstrator/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063630202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063630202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "/home/esl21/ESL21/esl_demonstrator/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/esl21/ESL21/esl_demonstrator/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063630262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063630262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "/home/esl21/ESL21/esl_demonstrator/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_jtag_uart_scfifo_r Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r " "Elaborating entity \"Quad_Dec_jtag_uart_scfifo_r\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "the_Quad_Dec_jtag_uart_scfifo_r" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "Quad_Dec_jtag_uart_alt_jtag_atlantic" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529063630401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630401 ""}  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529063630401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_sys_clk_timer Quad_Dec:inst\|Quad_Dec_sys_clk_timer:sys_clk_timer " "Elaborating entity \"Quad_Dec_sys_clk_timer\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_sys_clk_timer:sys_clk_timer\"" {  } { { "Quad_Dec/synthesis/Quad_Dec.vhd" "sys_clk_timer" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.vhd" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_sysid Quad_Dec:inst\|Quad_Dec_sysid:sysid " "Elaborating entity \"Quad_Dec_sysid\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_sysid:sysid\"" {  } { { "Quad_Dec/synthesis/Quad_Dec.vhd" "sysid" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.vhd" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "esl_demonstrator Quad_Dec:inst\|esl_demonstrator:quadraturedecoder_0 " "Elaborating entity \"esl_demonstrator\" for hierarchy \"Quad_Dec:inst\|esl_demonstrator:quadraturedecoder_0\"" {  } { { "Quad_Dec/synthesis/Quad_Dec.vhd" "quadraturedecoder_0" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.vhd" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630413 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "enable esl_demonstrator.vhd(27) " "VHDL Signal Declaration warning at esl_demonstrator.vhd(27): used explicit default value for signal \"enable\" because signal was never assigned a value" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1529063630414 "|esl_as4|Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadratureDecoder Quad_Dec:inst\|esl_demonstrator:quadraturedecoder_0\|QuadratureDecoder:encoder " "Elaborating entity \"QuadratureDecoder\" for hierarchy \"Quad_Dec:inst\|esl_demonstrator:quadraturedecoder_0\|QuadratureDecoder:encoder\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "encoder" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630415 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0_IN_debounced_out QuadratureDecoder.vhd(14) " "VHDL Signal Declaration warning at QuadratureDecoder.vhd(14): used implicit default value for signal \"GPIO_0_IN_debounced_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1529063630417 "|esl_as4|Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_Interface Quad_Dec:inst\|NIOS_Interface:motor_controller_0 " "Elaborating entity \"NIOS_Interface\" for hierarchy \"Quad_Dec:inst\|NIOS_Interface:motor_controller_0\"" {  } { { "Quad_Dec/synthesis/Quad_Dec.vhd" "motor_controller_0" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.vhd" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630420 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "slave_readdata NIOS_Interface.vhd(21) " "VHDL Signal Declaration warning at NIOS_Interface.vhd(21): used implicit default value for signal \"slave_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Quad_Dec/synthesis/submodules/NIOS_Interface.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/NIOS_Interface.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1529063630422 "|esl_as4|Quad_Dec:inst|NIOS_Interface:motor_controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Motor_Controller Quad_Dec:inst\|NIOS_Interface:motor_controller_0\|Motor_Controller:encoder " "Elaborating entity \"Motor_Controller\" for hierarchy \"Quad_Dec:inst\|NIOS_Interface:motor_controller_0\|Motor_Controller:encoder\"" {  } { { "Quad_Dec/synthesis/submodules/NIOS_Interface.vhd" "encoder" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/NIOS_Interface.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_uart_0 Quad_Dec:inst\|Quad_Dec_uart_0:uart_0 " "Elaborating entity \"Quad_Dec_uart_0\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_uart_0:uart_0\"" {  } { { "Quad_Dec/synthesis/Quad_Dec.vhd" "uart_0" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.vhd" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_uart_0_tx Quad_Dec:inst\|Quad_Dec_uart_0:uart_0\|Quad_Dec_uart_0_tx:the_Quad_Dec_uart_0_tx " "Elaborating entity \"Quad_Dec_uart_0_tx\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_uart_0:uart_0\|Quad_Dec_uart_0_tx:the_Quad_Dec_uart_0_tx\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" "the_Quad_Dec_uart_0_tx" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_uart_0_rx Quad_Dec:inst\|Quad_Dec_uart_0:uart_0\|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx " "Elaborating entity \"Quad_Dec_uart_0_rx\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_uart_0:uart_0\|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" "the_Quad_Dec_uart_0_rx" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_uart_0_rx_stimulus_source Quad_Dec:inst\|Quad_Dec_uart_0:uart_0\|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx\|Quad_Dec_uart_0_rx_stimulus_source:the_Quad_Dec_uart_0_rx_stimulus_source " "Elaborating entity \"Quad_Dec_uart_0_rx_stimulus_source\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_uart_0:uart_0\|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx\|Quad_Dec_uart_0_rx_stimulus_source:the_Quad_Dec_uart_0_rx_stimulus_source\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" "the_Quad_Dec_uart_0_rx_stimulus_source" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_uart_0_regs Quad_Dec:inst\|Quad_Dec_uart_0:uart_0\|Quad_Dec_uart_0_regs:the_Quad_Dec_uart_0_regs " "Elaborating entity \"Quad_Dec_uart_0_regs\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_uart_0:uart_0\|Quad_Dec_uart_0_regs:the_Quad_Dec_uart_0_regs\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" "the_Quad_Dec_uart_0_regs" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0 Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Quad_Dec_mm_interconnect_0\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Quad_Dec/synthesis/Quad_Dec.vhd" "mm_interconnect_0" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.vhd" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 1037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 1103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "quadraturedecoder_0_avalon_slave_0_translator" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "uart_0_s1_translator" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 1367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 1449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 1531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 1614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 1655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_addr_router Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"Quad_Dec_mm_interconnect_0_addr_router\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_addr_router:addr_router\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "addr_router" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 2663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_addr_router_default_decode Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_addr_router:addr_router\|Quad_Dec_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"Quad_Dec_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_addr_router:addr_router\|Quad_Dec_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_addr_router_001 Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"Quad_Dec_mm_interconnect_0_addr_router_001\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "addr_router_001" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 2679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_addr_router_001_default_decode Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_addr_router_001:addr_router_001\|Quad_Dec_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"Quad_Dec_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_addr_router_001:addr_router_001\|Quad_Dec_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_id_router Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_id_router:id_router " "Elaborating entity \"Quad_Dec_mm_interconnect_0_id_router\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_id_router:id_router\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "id_router" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 2695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_id_router_default_decode Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_id_router:id_router\|Quad_Dec_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"Quad_Dec_mm_interconnect_0_id_router_default_decode\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_id_router:id_router\|Quad_Dec_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_id_router_002 Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"Quad_Dec_mm_interconnect_0_id_router_002\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "id_router_002" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 2727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_id_router_002_default_decode Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_id_router_002:id_router_002\|Quad_Dec_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"Quad_Dec_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_id_router_002:id_router_002\|Quad_Dec_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "limiter" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_cmd_xbar_demux Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"Quad_Dec_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "cmd_xbar_demux" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 2894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001 Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 2959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_cmd_xbar_mux Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"Quad_Dec_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "cmd_xbar_mux" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 2982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002 Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "cmd_xbar_mux_002" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 3022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_rsp_xbar_demux Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"Quad_Dec_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "rsp_xbar_demux" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 3147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002 Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "rsp_xbar_demux_002" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 3187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_rsp_xbar_mux Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"Quad_Dec_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "rsp_xbar_mux" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 3312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001 Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 3377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_irq_mapper Quad_Dec:inst\|Quad_Dec_irq_mapper:irq_mapper " "Elaborating entity \"Quad_Dec_irq_mapper\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_irq_mapper:irq_mapper\"" {  } { { "Quad_Dec/synthesis/Quad_Dec.vhd" "irq_mapper" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.vhd" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Quad_Dec:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Quad_Dec:inst\|altera_reset_controller:rst_controller\"" {  } { { "Quad_Dec/synthesis/Quad_Dec.vhd" "rst_controller" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.vhd" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Quad_Dec:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Quad_Dec:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Quad_Dec/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Quad_Dec:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Quad_Dec:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Quad_Dec/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063630684 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_Quad_Dec_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_Quad_Dec_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_itrace" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3228 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1529063632221 "|esl_as4|Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_itrace:the_Quad_Dec_cpu_nios2_oci_itrace"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Add8\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "Add8" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 6472 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529063636038 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1529063636038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|lpm_add_sub:Add8 " "Elaborated megafunction instantiation \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|lpm_add_sub:Add8\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 6472 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529063636075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|lpm_add_sub:Add8 " "Instantiated megafunction \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|lpm_add_sub:Add8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063636075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063636075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063636075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529063636075 ""}  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 6472 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529063636075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "/home/esl21/ESL21/esl_demonstrator/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529063636132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529063636132 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1529063636701 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" 44 -1 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" 60 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 4762 -1 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 348 -1 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 4484 -1 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 4771 -1 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 393 -1 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 4511 -1 0 } } { "Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" 42 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 752 -1 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 4803 -1 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 6229 -1 0 } } { "Quad_Dec/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_uart_0.v" 43 -1 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_sys_clk_timer.v" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_sys_clk_timer.v" 166 -1 0 } } { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 44 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1529063636863 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1529063636864 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Quad_Dec:inst\|esl_demonstrator:quadraturedecoder_0\|QuadratureDecoder:encoder\|GPIO_0_IN_old\[0\] High " "Register Quad_Dec:inst\|esl_demonstrator:quadraturedecoder_0\|QuadratureDecoder:encoder\|GPIO_0_IN_old\[0\] will power up to High" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 44 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1529063638590 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Quad_Dec:inst\|esl_demonstrator:quadraturedecoder_0\|QuadratureDecoder:encoder\|GPIO_0_IN_old\[1\] High " "Register Quad_Dec:inst\|esl_demonstrator:quadraturedecoder_0\|QuadratureDecoder:encoder\|GPIO_0_IN_old\[1\] will power up to High" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 44 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1529063638590 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Quad_Dec:inst\|esl_demonstrator:quadraturedecoder_1\|QuadratureDecoder:encoder\|GPIO_0_IN_old\[0\] High " "Register Quad_Dec:inst\|esl_demonstrator:quadraturedecoder_1\|QuadratureDecoder:encoder\|GPIO_0_IN_old\[0\] will power up to High" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 44 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1529063638590 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Quad_Dec:inst\|esl_demonstrator:quadraturedecoder_1\|QuadratureDecoder:encoder\|GPIO_0_IN_old\[1\] High " "Register Quad_Dec:inst\|esl_demonstrator:quadraturedecoder_1\|QuadratureDecoder:encoder\|GPIO_0_IN_old\[1\] will power up to High" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 44 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1529063638590 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1529063638590 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529063639024 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "71 " "71 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1529063641219 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/esl21/ESL21/esl_demonstrator/output_files/esl_demonstrator.map.smsg " "Generated suppressed messages file /home/esl21/ESL21/esl_demonstrator/output_files/esl_demonstrator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1529063641461 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1529063642283 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529063642283 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3337 " "Implemented 3337 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1529063642984 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1529063642984 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3132 " "Implemented 3132 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1529063642984 ""} { "Info" "ICUT_CUT_TM_RAMS" "189 " "Implemented 189 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1529063642984 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1529063642984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "511 " "Peak virtual memory: 511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529063643037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 15 13:54:03 2018 " "Processing ended: Fri Jun 15 13:54:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529063643037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529063643037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529063643037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529063643037 ""}
