
../repos/coreutils/src/runcon:     file format elf32-littlearm


Disassembly of section .init:

00010eac <.init>:
   10eac:	push	{r3, lr}
   10eb0:	bl	118c4 <abort@plt+0x734>
   10eb4:	pop	{r3, pc}

Disassembly of section .plt:

00010eb8 <calloc@plt-0x14>:
   10eb8:	push	{lr}		; (str lr, [sp, #-4]!)
   10ebc:	ldr	lr, [pc, #4]	; 10ec8 <calloc@plt-0x4>
   10ec0:	add	lr, pc, lr
   10ec4:	ldr	pc, [lr, #8]!
   10ec8:	andeq	r5, r1, r8, lsr r1

00010ecc <calloc@plt>:
   10ecc:	add	ip, pc, #0, 12
   10ed0:	add	ip, ip, #86016	; 0x15000
   10ed4:	ldr	pc, [ip, #312]!	; 0x138

00010ed8 <fputs_unlocked@plt>:
   10ed8:	add	ip, pc, #0, 12
   10edc:	add	ip, ip, #86016	; 0x15000
   10ee0:	ldr	pc, [ip, #304]!	; 0x130

00010ee4 <string_to_security_class@plt>:
   10ee4:	add	ip, pc, #0, 12
   10ee8:	add	ip, ip, #86016	; 0x15000
   10eec:	ldr	pc, [ip, #296]!	; 0x128

00010ef0 <is_selinux_enabled@plt>:
   10ef0:	add	ip, pc, #0, 12
   10ef4:	add	ip, ip, #86016	; 0x15000
   10ef8:	ldr	pc, [ip, #288]!	; 0x120

00010efc <strcmp@plt>:
   10efc:	add	ip, pc, #0, 12
   10f00:	add	ip, ip, #86016	; 0x15000
   10f04:	ldr	pc, [ip, #280]!	; 0x118

00010f08 <fflush@plt>:
   10f08:	add	ip, pc, #0, 12
   10f0c:	add	ip, ip, #86016	; 0x15000
   10f10:	ldr	pc, [ip, #272]!	; 0x110

00010f14 <free@plt>:
   10f14:	add	ip, pc, #0, 12
   10f18:	add	ip, ip, #86016	; 0x15000
   10f1c:	ldr	pc, [ip, #264]!	; 0x108

00010f20 <_exit@plt>:
   10f20:	add	ip, pc, #0, 12
   10f24:	add	ip, ip, #86016	; 0x15000
   10f28:	ldr	pc, [ip, #256]!	; 0x100

00010f2c <memcpy@plt>:
   10f2c:	add	ip, pc, #0, 12
   10f30:	add	ip, ip, #86016	; 0x15000
   10f34:	ldr	pc, [ip, #248]!	; 0xf8

00010f38 <execvp@plt>:
   10f38:	add	ip, pc, #0, 12
   10f3c:	add	ip, ip, #86016	; 0x15000
   10f40:	ldr	pc, [ip, #240]!	; 0xf0

00010f44 <mbsinit@plt>:
   10f44:	add	ip, pc, #0, 12
   10f48:	add	ip, ip, #86016	; 0x15000
   10f4c:	ldr	pc, [ip, #232]!	; 0xe8

00010f50 <context_new@plt>:
   10f50:	add	ip, pc, #0, 12
   10f54:	add	ip, ip, #86016	; 0x15000
   10f58:	ldr	pc, [ip, #224]!	; 0xe0

00010f5c <memcmp@plt>:
   10f5c:	add	ip, pc, #0, 12
   10f60:	add	ip, ip, #86016	; 0x15000
   10f64:	ldr	pc, [ip, #216]!	; 0xd8

00010f68 <fputc_unlocked@plt>:
   10f68:	add	ip, pc, #0, 12
   10f6c:	add	ip, ip, #86016	; 0x15000
   10f70:	ldr	pc, [ip, #208]!	; 0xd0

00010f74 <context_role_set@plt>:
   10f74:	add	ip, pc, #0, 12
   10f78:	add	ip, ip, #86016	; 0x15000
   10f7c:	ldr	pc, [ip, #200]!	; 0xc8

00010f80 <dcgettext@plt>:
   10f80:	add	ip, pc, #0, 12
   10f84:	add	ip, ip, #86016	; 0x15000
   10f88:	ldr	pc, [ip, #192]!	; 0xc0

00010f8c <context_type_set@plt>:
   10f8c:	add	ip, pc, #0, 12
   10f90:	add	ip, ip, #86016	; 0x15000
   10f94:	ldr	pc, [ip, #184]!	; 0xb8

00010f98 <realloc@plt>:
   10f98:	add	ip, pc, #0, 12
   10f9c:	add	ip, ip, #86016	; 0x15000
   10fa0:	ldr	pc, [ip, #176]!	; 0xb0

00010fa4 <fgetfilecon@plt>:
   10fa4:	add	ip, pc, #0, 12
   10fa8:	add	ip, ip, #86016	; 0x15000
   10fac:	ldr	pc, [ip, #168]!	; 0xa8

00010fb0 <textdomain@plt>:
   10fb0:	add	ip, pc, #0, 12
   10fb4:	add	ip, ip, #86016	; 0x15000
   10fb8:	ldr	pc, [ip, #160]!	; 0xa0

00010fbc <iswprint@plt>:
   10fbc:	add	ip, pc, #0, 12
   10fc0:	add	ip, ip, #86016	; 0x15000
   10fc4:	ldr	pc, [ip, #152]!	; 0x98

00010fc8 <fwrite@plt>:
   10fc8:	add	ip, pc, #0, 12
   10fcc:	add	ip, ip, #86016	; 0x15000
   10fd0:	ldr	pc, [ip, #144]!	; 0x90

00010fd4 <lseek64@plt>:
   10fd4:	add	ip, pc, #0, 12
   10fd8:	add	ip, ip, #86016	; 0x15000
   10fdc:	ldr	pc, [ip, #136]!	; 0x88

00010fe0 <__ctype_get_mb_cur_max@plt>:
   10fe0:	add	ip, pc, #0, 12
   10fe4:	add	ip, ip, #86016	; 0x15000
   10fe8:	ldr	pc, [ip, #128]!	; 0x80

00010fec <getcon@plt>:
   10fec:	add	ip, pc, #0, 12
   10ff0:	add	ip, ip, #86016	; 0x15000
   10ff4:	ldr	pc, [ip, #120]!	; 0x78

00010ff8 <__fpending@plt>:
   10ff8:	add	ip, pc, #0, 12
   10ffc:	add	ip, ip, #86016	; 0x15000
   11000:	ldr	pc, [ip, #112]!	; 0x70

00011004 <mbrtowc@plt>:
   11004:	add	ip, pc, #0, 12
   11008:	add	ip, ip, #86016	; 0x15000
   1100c:	ldr	pc, [ip, #104]!	; 0x68

00011010 <error@plt>:
   11010:	add	ip, pc, #0, 12
   11014:	add	ip, ip, #86016	; 0x15000
   11018:	ldr	pc, [ip, #96]!	; 0x60

0001101c <security_check_context@plt>:
   1101c:	add	ip, pc, #0, 12
   11020:	add	ip, ip, #86016	; 0x15000
   11024:	ldr	pc, [ip, #88]!	; 0x58

00011028 <lgetfilecon@plt>:
   11028:	add	ip, pc, #0, 12
   1102c:	add	ip, ip, #86016	; 0x15000
   11030:	ldr	pc, [ip, #80]!	; 0x50

00011034 <malloc@plt>:
   11034:	add	ip, pc, #0, 12
   11038:	add	ip, ip, #86016	; 0x15000
   1103c:	ldr	pc, [ip, #72]!	; 0x48

00011040 <__libc_start_main@plt>:
   11040:	add	ip, pc, #0, 12
   11044:	add	ip, ip, #86016	; 0x15000
   11048:	ldr	pc, [ip, #64]!	; 0x40

0001104c <__freading@plt>:
   1104c:	add	ip, pc, #0, 12
   11050:	add	ip, ip, #86016	; 0x15000
   11054:	ldr	pc, [ip, #56]!	; 0x38

00011058 <__gmon_start__@plt>:
   11058:	add	ip, pc, #0, 12
   1105c:	add	ip, ip, #86016	; 0x15000
   11060:	ldr	pc, [ip, #48]!	; 0x30

00011064 <getopt_long@plt>:
   11064:	add	ip, pc, #0, 12
   11068:	add	ip, ip, #86016	; 0x15000
   1106c:	ldr	pc, [ip, #40]!	; 0x28

00011070 <__ctype_b_loc@plt>:
   11070:	add	ip, pc, #0, 12
   11074:	add	ip, ip, #86016	; 0x15000
   11078:	ldr	pc, [ip, #32]!

0001107c <exit@plt>:
   1107c:	add	ip, pc, #0, 12
   11080:	add	ip, ip, #86016	; 0x15000
   11084:	ldr	pc, [ip, #24]!

00011088 <context_user_set@plt>:
   11088:	add	ip, pc, #0, 12
   1108c:	add	ip, ip, #86016	; 0x15000
   11090:	ldr	pc, [ip, #16]!

00011094 <getfilecon@plt>:
   11094:	add	ip, pc, #0, 12
   11098:	add	ip, ip, #86016	; 0x15000
   1109c:	ldr	pc, [ip, #8]!

000110a0 <strlen@plt>:
   110a0:	add	ip, pc, #0, 12
   110a4:	add	ip, ip, #86016	; 0x15000
   110a8:	ldr	pc, [ip, #0]!

000110ac <__errno_location@plt>:
   110ac:	add	ip, pc, #0, 12
   110b0:	add	ip, ip, #20, 20	; 0x14000
   110b4:	ldr	pc, [ip, #4088]!	; 0xff8

000110b8 <__cxa_atexit@plt>:
   110b8:	add	ip, pc, #0, 12
   110bc:	add	ip, ip, #20, 20	; 0x14000
   110c0:	ldr	pc, [ip, #4080]!	; 0xff0

000110c4 <memset@plt>:
   110c4:	add	ip, pc, #0, 12
   110c8:	add	ip, ip, #20, 20	; 0x14000
   110cc:	ldr	pc, [ip, #4072]!	; 0xfe8

000110d0 <__printf_chk@plt>:
   110d0:	add	ip, pc, #0, 12
   110d4:	add	ip, ip, #20, 20	; 0x14000
   110d8:	ldr	pc, [ip, #4064]!	; 0xfe0

000110dc <fileno@plt>:
   110dc:	add	ip, pc, #0, 12
   110e0:	add	ip, ip, #20, 20	; 0x14000
   110e4:	ldr	pc, [ip, #4056]!	; 0xfd8

000110e8 <__fprintf_chk@plt>:
   110e8:	add	ip, pc, #0, 12
   110ec:	add	ip, ip, #20, 20	; 0x14000
   110f0:	ldr	pc, [ip, #4048]!	; 0xfd0

000110f4 <fclose@plt>:
   110f4:	add	ip, pc, #0, 12
   110f8:	add	ip, ip, #20, 20	; 0x14000
   110fc:	ldr	pc, [ip, #4040]!	; 0xfc8

00011100 <fseeko64@plt>:
   11100:	add	ip, pc, #0, 12
   11104:	add	ip, ip, #20, 20	; 0x14000
   11108:	ldr	pc, [ip, #4032]!	; 0xfc0

0001110c <__overflow@plt>:
   1110c:	add	ip, pc, #0, 12
   11110:	add	ip, ip, #20, 20	; 0x14000
   11114:	ldr	pc, [ip, #4024]!	; 0xfb8

00011118 <setlocale@plt>:
   11118:	add	ip, pc, #0, 12
   1111c:	add	ip, ip, #20, 20	; 0x14000
   11120:	ldr	pc, [ip, #4016]!	; 0xfb0

00011124 <strrchr@plt>:
   11124:	add	ip, pc, #0, 12
   11128:	add	ip, ip, #20, 20	; 0x14000
   1112c:	ldr	pc, [ip, #4008]!	; 0xfa8

00011130 <nl_langinfo@plt>:
   11130:	add	ip, pc, #0, 12
   11134:	add	ip, ip, #20, 20	; 0x14000
   11138:	ldr	pc, [ip, #4000]!	; 0xfa0

0001113c <security_compute_create@plt>:
   1113c:	add	ip, pc, #0, 12
   11140:	add	ip, ip, #20, 20	; 0x14000
   11144:	ldr	pc, [ip, #3992]!	; 0xf98

00011148 <freecon@plt>:
   11148:	add	ip, pc, #0, 12
   1114c:	add	ip, ip, #20, 20	; 0x14000
   11150:	ldr	pc, [ip, #3984]!	; 0xf90

00011154 <bindtextdomain@plt>:
   11154:	add	ip, pc, #0, 12
   11158:	add	ip, ip, #20, 20	; 0x14000
   1115c:	ldr	pc, [ip, #3976]!	; 0xf88

00011160 <context_range_set@plt>:
   11160:	add	ip, pc, #0, 12
   11164:	add	ip, ip, #20, 20	; 0x14000
   11168:	ldr	pc, [ip, #3968]!	; 0xf80

0001116c <setexeccon@plt>:
   1116c:	add	ip, pc, #0, 12
   11170:	add	ip, ip, #20, 20	; 0x14000
   11174:	ldr	pc, [ip, #3960]!	; 0xf78

00011178 <context_str@plt>:
   11178:	add	ip, pc, #0, 12
   1117c:	add	ip, ip, #20, 20	; 0x14000
   11180:	ldr	pc, [ip, #3952]!	; 0xf70

00011184 <strncmp@plt>:
   11184:	add	ip, pc, #0, 12
   11188:	add	ip, ip, #20, 20	; 0x14000
   1118c:	ldr	pc, [ip, #3944]!	; 0xf68

00011190 <abort@plt>:
   11190:	add	ip, pc, #0, 12
   11194:	add	ip, ip, #20, 20	; 0x14000
   11198:	ldr	pc, [ip, #3936]!	; 0xf60

Disassembly of section .text:

0001119c <.text>:
   1119c:	mov	r3, #0
   111a0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   111a4:	movw	r5, #22316	; 0x572c
   111a8:	movt	r5, #1
   111ac:	strd	r6, [sp, #8]
   111b0:	mov	r6, r3
   111b4:	strd	r8, [sp, #16]
   111b8:	mov	r8, r0
   111bc:	mov	r7, r1
   111c0:	strd	sl, [sp, #24]
   111c4:	movw	r9, #24936	; 0x6168
   111c8:	movt	r9, #2
   111cc:	str	lr, [sp, #32]
   111d0:	sub	sp, sp, #44	; 0x2c
   111d4:	ldr	r0, [r1]
   111d8:	add	sl, sp, #36	; 0x24
   111dc:	str	r3, [sp, #8]
   111e0:	str	r3, [sp, #12]
   111e4:	str	r3, [sp, #16]
   111e8:	str	r3, [sp, #20]
   111ec:	str	r3, [sp, #24]
   111f0:	str	r3, [sp, #28]
   111f4:	str	r3, [sp, #32]
   111f8:	bl	11dd8 <abort@plt+0xc48>
   111fc:	movw	r1, #21996	; 0x55ec
   11200:	movt	r1, #1
   11204:	ldr	fp, [pc, #1656]	; 11884 <abort@plt+0x6f4>
   11208:	mov	r0, #6
   1120c:	bl	11118 <setlocale@plt>
   11210:	movw	r1, #22292	; 0x5714
   11214:	movt	r1, #1
   11218:	movw	r0, #22124	; 0x566c
   1121c:	movt	r0, #1
   11220:	bl	11154 <bindtextdomain@plt>
   11224:	movw	r0, #22124	; 0x566c
   11228:	movt	r0, #1
   1122c:	bl	10fb0 <textdomain@plt>
   11230:	movw	r0, #7404	; 0x1cec
   11234:	movt	r0, #1
   11238:	bl	15270 <abort@plt+0x40e0>
   1123c:	mov	r4, #0
   11240:	mov	r3, fp
   11244:	str	sl, [sp]
   11248:	mov	r2, r5
   1124c:	mov	r1, r7
   11250:	mov	r0, r8
   11254:	str	r4, [sp, #36]	; 0x24
   11258:	bl	11064 <getopt_long@plt>
   1125c:	cmn	r0, #1
   11260:	beq	11350 <abort@plt+0x1c0>
   11264:	cmp	r0, #108	; 0x6c
   11268:	beq	11308 <abort@plt+0x178>
   1126c:	ble	11298 <abort@plt+0x108>
   11270:	cmp	r0, #116	; 0x74
   11274:	beq	11320 <abort@plt+0x190>
   11278:	cmp	r0, #117	; 0x75
   1127c:	bne	112b0 <abort@plt+0x120>
   11280:	ldr	r3, [sp, #12]
   11284:	cmp	r3, #0
   11288:	bne	11648 <abort@plt+0x4b8>
   1128c:	ldr	r3, [r9]
   11290:	str	r3, [sp, #12]
   11294:	b	1123c <abort@plt+0xac>
   11298:	cmn	r0, #2
   1129c:	beq	11640 <abort@plt+0x4b0>
   112a0:	cmp	r0, #99	; 0x63
   112a4:	bne	112c0 <abort@plt+0x130>
   112a8:	mov	r6, #1
   112ac:	b	1123c <abort@plt+0xac>
   112b0:	cmp	r0, #114	; 0x72
   112b4:	beq	11338 <abort@plt+0x1a8>
   112b8:	mov	r0, #1
   112bc:	bl	11978 <abort@plt+0x7e8>
   112c0:	cmn	r0, #3
   112c4:	bne	112b8 <abort@plt+0x128>
   112c8:	movw	r2, #22400	; 0x5780
   112cc:	movt	r2, #1
   112d0:	movw	r3, #24840	; 0x6108
   112d4:	movt	r3, #2
   112d8:	movw	r0, #24932	; 0x6164
   112dc:	movt	r0, #2
   112e0:	stm	sp, {r2, r4}
   112e4:	movw	r1, #21324	; 0x534c
   112e8:	movt	r1, #1
   112ec:	ldr	r0, [r0]
   112f0:	movw	r2, #22120	; 0x5668
   112f4:	movt	r2, #1
   112f8:	ldr	r3, [r3]
   112fc:	bl	1465c <abort@plt+0x34cc>
   11300:	mov	r0, r4
   11304:	bl	1107c <exit@plt>
   11308:	ldr	r3, [sp, #16]
   1130c:	cmp	r3, #0
   11310:	bne	11684 <abort@plt+0x4f4>
   11314:	ldr	r3, [r9]
   11318:	str	r3, [sp, #16]
   1131c:	b	1123c <abort@plt+0xac>
   11320:	ldr	r3, [sp, #20]
   11324:	cmp	r3, #0
   11328:	bne	1166c <abort@plt+0x4dc>
   1132c:	ldr	r3, [r9]
   11330:	str	r3, [sp, #20]
   11334:	b	1123c <abort@plt+0xac>
   11338:	ldr	r3, [sp, #8]
   1133c:	cmp	r3, #0
   11340:	bne	11678 <abort@plt+0x4e8>
   11344:	ldr	r3, [r9]
   11348:	str	r3, [sp, #8]
   1134c:	b	1123c <abort@plt+0xac>
   11350:	movw	r5, #24920	; 0x6158
   11354:	movt	r5, #2
   11358:	ldr	r3, [r5]
   1135c:	cmp	r3, r8
   11360:	beq	115ec <abort@plt+0x45c>
   11364:	ldr	r2, [sp, #8]
   11368:	ldr	r1, [sp, #12]
   1136c:	orrs	r9, r2, r1
   11370:	beq	11458 <abort@plt+0x2c8>
   11374:	mov	r9, r4
   11378:	ldr	r3, [r5]
   1137c:	cmp	r3, r8
   11380:	bge	117cc <abort@plt+0x63c>
   11384:	bl	10ef0 <is_selinux_enabled@plt>
   11388:	cmp	r0, #1
   1138c:	mov	sl, r0
   11390:	bne	1179c <abort@plt+0x60c>
   11394:	bl	110ac <__errno_location@plt>
   11398:	cmp	r9, #0
   1139c:	mov	r8, r0
   113a0:	beq	114b0 <abort@plt+0x320>
   113a4:	mov	r0, r9
   113a8:	bl	10f50 <context_new@plt>
   113ac:	subs	r4, r0, #0
   113b0:	beq	117f8 <abort@plt+0x668>
   113b4:	mov	r0, r4
   113b8:	bl	11178 <context_str@plt>
   113bc:	bl	1101c <security_check_context@plt>
   113c0:	cmp	r0, #0
   113c4:	movwlt	r1, #22792	; 0x5908
   113c8:	movtlt	r1, #1
   113cc:	blt	1170c <abort@plt+0x57c>
   113d0:	mov	r0, r4
   113d4:	bl	11178 <context_str@plt>
   113d8:	bl	1116c <setexeccon@plt>
   113dc:	cmp	r0, #0
   113e0:	bne	11704 <abort@plt+0x574>
   113e4:	ldr	r0, [sp, #24]
   113e8:	cmp	r0, #0
   113ec:	beq	113f4 <abort@plt+0x264>
   113f0:	bl	11148 <freecon@plt>
   113f4:	ldr	r3, [r5]
   113f8:	add	r1, r7, r3, lsl #2
   113fc:	ldr	r0, [r7, r3, lsl #2]
   11400:	bl	10f38 <execvp@plt>
   11404:	ldr	r3, [r5]
   11408:	ldr	r6, [r8]
   1140c:	ldr	r0, [r7, r3, lsl #2]
   11410:	cmp	r6, #2
   11414:	moveq	r4, #127	; 0x7f
   11418:	movne	r4, #126	; 0x7e
   1141c:	bl	140c8 <abort@plt+0x2f38>
   11420:	mov	r3, r0
   11424:	movw	r2, #22788	; 0x5904
   11428:	movt	r2, #1
   1142c:	mov	r1, r6
   11430:	mov	r0, #0
   11434:	bl	11010 <error@plt>
   11438:	mov	r0, r4
   1143c:	add	sp, sp, #44	; 0x2c
   11440:	ldrd	r4, [sp]
   11444:	ldrd	r6, [sp, #8]
   11448:	ldrd	r8, [sp, #16]
   1144c:	ldrd	sl, [sp, #24]
   11450:	add	sp, sp, #32
   11454:	pop	{pc}		; (ldr pc, [sp], #4)
   11458:	ldr	r2, [sp, #16]
   1145c:	ldr	r1, [sp, #20]
   11460:	orrs	r2, r2, r1
   11464:	moveq	r4, r6
   11468:	movne	r4, #1
   1146c:	cmp	r4, #0
   11470:	bne	11378 <abort@plt+0x1e8>
   11474:	cmp	r3, r8
   11478:	addlt	r2, r3, #1
   1147c:	ldrlt	r9, [r7, r3, lsl #2]
   11480:	strlt	r2, [r5]
   11484:	blt	11378 <abort@plt+0x1e8>
   11488:	mov	r2, #5
   1148c:	mov	r0, r4
   11490:	movw	r1, #22448	; 0x57b0
   11494:	movt	r1, #1
   11498:	bl	10f80 <dcgettext@plt>
   1149c:	mov	r2, r0
   114a0:	mov	r1, r4
   114a4:	mov	r0, r4
   114a8:	bl	11010 <error@plt>
   114ac:	b	112b8 <abort@plt+0x128>
   114b0:	add	r0, sp, #24
   114b4:	bl	10fec <getcon@plt>
   114b8:	cmp	r0, #0
   114bc:	blt	11784 <abort@plt+0x5f4>
   114c0:	cmp	r6, #0
   114c4:	beq	11528 <abort@plt+0x398>
   114c8:	ldr	r3, [r5]
   114cc:	add	r1, sp, #28
   114d0:	ldr	r0, [r7, r3, lsl #2]
   114d4:	bl	1416c <abort@plt+0x2fdc>
   114d8:	cmn	r0, #1
   114dc:	beq	11844 <abort@plt+0x6b4>
   114e0:	ldr	r4, [sp, #24]
   114e4:	movw	r0, #22640	; 0x5870
   114e8:	movt	r0, #1
   114ec:	ldr	r6, [sp, #28]
   114f0:	bl	10ee4 <string_to_security_class@plt>
   114f4:	mov	r2, r0
   114f8:	add	r3, sp, #32
   114fc:	mov	r0, r4
   11500:	mov	r1, r6
   11504:	bl	1113c <security_compute_create@plt>
   11508:	cmp	r0, #0
   1150c:	bne	1182c <abort@plt+0x69c>
   11510:	ldr	r0, [sp, #28]
   11514:	bl	11148 <freecon@plt>
   11518:	ldr	r0, [sp, #24]
   1151c:	bl	11148 <freecon@plt>
   11520:	ldr	r3, [sp, #32]
   11524:	str	r3, [sp, #24]
   11528:	ldr	r0, [sp, #24]
   1152c:	bl	10f50 <context_new@plt>
   11530:	subs	r4, r0, #0
   11534:	beq	11740 <abort@plt+0x5b0>
   11538:	ldr	r3, [sp, #12]
   1153c:	cmp	r3, #0
   11540:	beq	11554 <abort@plt+0x3c4>
   11544:	mov	r1, r3
   11548:	bl	11088 <context_user_set@plt>
   1154c:	cmp	r0, #0
   11550:	bne	11760 <abort@plt+0x5d0>
   11554:	ldr	r3, [sp, #20]
   11558:	cmp	r3, #0
   1155c:	beq	11574 <abort@plt+0x3e4>
   11560:	mov	r1, r3
   11564:	mov	r0, r4
   11568:	bl	10f8c <context_type_set@plt>
   1156c:	cmp	r0, #0
   11570:	bne	116bc <abort@plt+0x52c>
   11574:	ldr	r3, [sp, #16]
   11578:	cmp	r3, #0
   1157c:	beq	11594 <abort@plt+0x404>
   11580:	mov	r1, r3
   11584:	mov	r0, r4
   11588:	bl	11160 <context_range_set@plt>
   1158c:	cmp	r0, #0
   11590:	bne	116e0 <abort@plt+0x550>
   11594:	ldr	r3, [sp, #8]
   11598:	cmp	r3, #0
   1159c:	beq	113b4 <abort@plt+0x224>
   115a0:	mov	r1, r3
   115a4:	mov	r0, r4
   115a8:	bl	10f74 <context_role_set@plt>
   115ac:	cmp	r0, #0
   115b0:	beq	113b4 <abort@plt+0x224>
   115b4:	movw	r1, #22764	; 0x58ec
   115b8:	movt	r1, #1
   115bc:	ldr	r4, [r8]
   115c0:	mov	r2, #5
   115c4:	mov	r0, #0
   115c8:	bl	10f80 <dcgettext@plt>
   115cc:	mov	r5, r0
   115d0:	ldr	r0, [sp, #8]
   115d4:	bl	140c8 <abort@plt+0x2f38>
   115d8:	mov	r3, r0
   115dc:	mov	r2, r5
   115e0:	mov	r1, r4
   115e4:	mov	r0, #1
   115e8:	bl	11010 <error@plt>
   115ec:	add	r0, sp, #24
   115f0:	bl	10fec <getcon@plt>
   115f4:	cmp	r0, #0
   115f8:	blt	11690 <abort@plt+0x500>
   115fc:	movw	r5, #24932	; 0x6164
   11600:	movt	r5, #2
   11604:	ldr	r0, [sp, #24]
   11608:	ldr	r1, [r5]
   1160c:	bl	10ed8 <fputs_unlocked@plt>
   11610:	ldr	r0, [r5]
   11614:	ldr	r3, [r0, #20]
   11618:	ldr	r2, [r0, #24]
   1161c:	cmp	r2, r3
   11620:	addhi	r1, r3, #1
   11624:	movhi	r2, #10
   11628:	strhi	r1, [r0, #20]
   1162c:	strbhi	r2, [r3]
   11630:	bhi	11438 <abort@plt+0x2a8>
   11634:	mov	r1, #10
   11638:	bl	1110c <__overflow@plt>
   1163c:	b	11438 <abort@plt+0x2a8>
   11640:	mov	r0, r4
   11644:	bl	11978 <abort@plt+0x7e8>
   11648:	movw	r1, #22360	; 0x5758
   1164c:	movt	r1, #1
   11650:	mov	r2, #5
   11654:	mov	r0, r4
   11658:	bl	10f80 <dcgettext@plt>
   1165c:	mov	r2, r0
   11660:	mov	r1, r4
   11664:	mov	r0, #1
   11668:	bl	11010 <error@plt>
   1166c:	movw	r1, #22344	; 0x5748
   11670:	movt	r1, #1
   11674:	b	11650 <abort@plt+0x4c0>
   11678:	movw	r1, #22328	; 0x5738
   1167c:	movt	r1, #1
   11680:	b	11650 <abort@plt+0x4c0>
   11684:	movw	r1, #22376	; 0x5768
   11688:	movt	r1, #1
   1168c:	b	11650 <abort@plt+0x4c0>
   11690:	bl	110ac <__errno_location@plt>
   11694:	ldr	r5, [r0]
   11698:	mov	r2, #5
   1169c:	movw	r1, #22416	; 0x5790
   116a0:	movt	r1, #1
   116a4:	mov	r0, r4
   116a8:	bl	10f80 <dcgettext@plt>
   116ac:	mov	r2, r0
   116b0:	mov	r0, #1
   116b4:	mov	r1, r5
   116b8:	bl	11010 <error@plt>
   116bc:	movw	r1, #22708	; 0x58b4
   116c0:	movt	r1, #1
   116c4:	ldr	r4, [r8]
   116c8:	mov	r2, #5
   116cc:	mov	r0, #0
   116d0:	bl	10f80 <dcgettext@plt>
   116d4:	mov	r5, r0
   116d8:	ldr	r0, [sp, #20]
   116dc:	b	115d4 <abort@plt+0x444>
   116e0:	movw	r1, #22736	; 0x58d0
   116e4:	movt	r1, #1
   116e8:	ldr	r4, [r8]
   116ec:	mov	r2, #5
   116f0:	mov	r0, #0
   116f4:	bl	10f80 <dcgettext@plt>
   116f8:	mov	r5, r0
   116fc:	ldr	r0, [sp, #16]
   11700:	b	115d4 <abort@plt+0x444>
   11704:	movw	r1, #22812	; 0x591c
   11708:	movt	r1, #1
   1170c:	mov	r2, #5
   11710:	mov	r0, #0
   11714:	ldr	r5, [r8]
   11718:	bl	10f80 <dcgettext@plt>
   1171c:	mov	r6, r0
   11720:	mov	r0, r4
   11724:	bl	11178 <context_str@plt>
   11728:	bl	140c8 <abort@plt+0x2f38>
   1172c:	mov	r3, r0
   11730:	mov	r2, r6
   11734:	mov	r1, r5
   11738:	mov	r0, #1
   1173c:	bl	11010 <error@plt>
   11740:	movw	r1, #22560	; 0x5820
   11744:	movt	r1, #1
   11748:	ldr	r4, [r8]
   1174c:	mov	r2, #5
   11750:	bl	10f80 <dcgettext@plt>
   11754:	mov	r5, r0
   11758:	ldr	r0, [sp, #24]
   1175c:	b	115d4 <abort@plt+0x444>
   11760:	movw	r1, #22680	; 0x5898
   11764:	movt	r1, #1
   11768:	ldr	r4, [r8]
   1176c:	mov	r2, #5
   11770:	mov	r0, #0
   11774:	bl	10f80 <dcgettext@plt>
   11778:	mov	r5, r0
   1177c:	ldr	r0, [sp, #12]
   11780:	b	115d4 <abort@plt+0x444>
   11784:	movw	r1, #22416	; 0x5790
   11788:	movt	r1, #1
   1178c:	ldr	r4, [r8]
   11790:	mov	r0, r9
   11794:	mov	r2, #5
   11798:	b	11658 <abort@plt+0x4c8>
   1179c:	mov	r2, #5
   117a0:	movw	r1, #22520	; 0x57f8
   117a4:	movt	r1, #1
   117a8:	mov	r0, #0
   117ac:	bl	10f80 <dcgettext@plt>
   117b0:	movw	r3, #24952	; 0x6178
   117b4:	movt	r3, #2
   117b8:	mov	r2, r0
   117bc:	mov	r1, #0
   117c0:	ldr	r3, [r3]
   117c4:	mov	r0, #1
   117c8:	bl	11010 <error@plt>
   117cc:	mov	r2, #5
   117d0:	movw	r1, #22496	; 0x57e0
   117d4:	movt	r1, #1
   117d8:	mov	r0, #0
   117dc:	bl	10f80 <dcgettext@plt>
   117e0:	mov	r1, #0
   117e4:	mov	r2, r0
   117e8:	mov	r0, r1
   117ec:	bl	11010 <error@plt>
   117f0:	mov	r0, #1
   117f4:	bl	11978 <abort@plt+0x7e8>
   117f8:	ldr	r4, [r8]
   117fc:	mov	r2, #5
   11800:	movw	r1, #22560	; 0x5820
   11804:	movt	r1, #1
   11808:	bl	10f80 <dcgettext@plt>
   1180c:	mov	r5, r0
   11810:	mov	r0, r9
   11814:	bl	140c8 <abort@plt+0x2f38>
   11818:	mov	r3, r0
   1181c:	mov	r2, r5
   11820:	mov	r1, r4
   11824:	mov	r0, sl
   11828:	bl	11010 <error@plt>
   1182c:	movw	r1, #22648	; 0x5878
   11830:	movt	r1, #1
   11834:	ldr	r4, [r8]
   11838:	mov	r0, r9
   1183c:	mov	r2, #5
   11840:	b	11658 <abort@plt+0x4c8>
   11844:	mov	r2, #5
   11848:	mov	r0, r9
   1184c:	ldr	r4, [r8]
   11850:	movw	r1, #22600	; 0x5848
   11854:	movt	r1, #1
   11858:	bl	10f80 <dcgettext@plt>
   1185c:	ldr	r3, [r5]
   11860:	mov	r6, r0
   11864:	mov	r0, #4
   11868:	ldr	r1, [r7, r3, lsl #2]
   1186c:	bl	13e14 <abort@plt+0x2c84>
   11870:	mov	r3, r0
   11874:	mov	r2, r6
   11878:	mov	r1, r4
   1187c:	mov	r0, sl
   11880:	bl	11010 <error@plt>
   11884:	andeq	r5, r1, ip, asr #5
   11888:	mov	fp, #0
   1188c:	mov	lr, #0
   11890:	pop	{r1}		; (ldr r1, [sp], #4)
   11894:	mov	r2, sp
   11898:	push	{r2}		; (str r2, [sp, #-4]!)
   1189c:	push	{r0}		; (str r0, [sp, #-4]!)
   118a0:	ldr	ip, [pc, #16]	; 118b8 <abort@plt+0x728>
   118a4:	push	{ip}		; (str ip, [sp, #-4]!)
   118a8:	ldr	r0, [pc, #12]	; 118bc <abort@plt+0x72c>
   118ac:	ldr	r3, [pc, #12]	; 118c0 <abort@plt+0x730>
   118b0:	bl	11040 <__libc_start_main@plt>
   118b4:	bl	11190 <abort@plt>
   118b8:	andeq	r5, r1, ip, ror #4
   118bc:	muleq	r1, ip, r1
   118c0:	andeq	r5, r1, ip, lsl #4
   118c4:	ldr	r3, [pc, #20]	; 118e0 <abort@plt+0x750>
   118c8:	ldr	r2, [pc, #20]	; 118e4 <abort@plt+0x754>
   118cc:	add	r3, pc, r3
   118d0:	ldr	r2, [r3, r2]
   118d4:	cmp	r2, #0
   118d8:	bxeq	lr
   118dc:	b	11058 <__gmon_start__@plt>
   118e0:	andeq	r4, r1, ip, lsr #14
   118e4:	strdeq	r0, [r0], -ip
   118e8:	ldr	r0, [pc, #24]	; 11908 <abort@plt+0x778>
   118ec:	ldr	r3, [pc, #24]	; 1190c <abort@plt+0x77c>
   118f0:	cmp	r3, r0
   118f4:	bxeq	lr
   118f8:	ldr	r3, [pc, #16]	; 11910 <abort@plt+0x780>
   118fc:	cmp	r3, #0
   11900:	bxeq	lr
   11904:	bx	r3
   11908:	andeq	r6, r2, r0, asr r1
   1190c:	andeq	r6, r2, r0, asr r1
   11910:	andeq	r0, r0, r0
   11914:	ldr	r0, [pc, #36]	; 11940 <abort@plt+0x7b0>
   11918:	ldr	r1, [pc, #36]	; 11944 <abort@plt+0x7b4>
   1191c:	sub	r1, r1, r0
   11920:	asr	r1, r1, #2
   11924:	add	r1, r1, r1, lsr #31
   11928:	asrs	r1, r1, #1
   1192c:	bxeq	lr
   11930:	ldr	r3, [pc, #16]	; 11948 <abort@plt+0x7b8>
   11934:	cmp	r3, #0
   11938:	bxeq	lr
   1193c:	bx	r3
   11940:	andeq	r6, r2, r0, asr r1
   11944:	andeq	r6, r2, r0, asr r1
   11948:	andeq	r0, r0, r0
   1194c:	push	{r4, lr}
   11950:	ldr	r4, [pc, #24]	; 11970 <abort@plt+0x7e0>
   11954:	ldrb	r3, [r4]
   11958:	cmp	r3, #0
   1195c:	popne	{r4, pc}
   11960:	bl	118e8 <abort@plt+0x758>
   11964:	mov	r3, #1
   11968:	strb	r3, [r4]
   1196c:	pop	{r4, pc}
   11970:	andeq	r6, r2, ip, ror #2
   11974:	b	11914 <abort@plt+0x784>
   11978:	subs	r6, r0, #0
   1197c:	str	r7, [sp, #-8]!
   11980:	str	lr, [sp, #4]
   11984:	sub	sp, sp, #56	; 0x38
   11988:	beq	119d0 <abort@plt+0x840>
   1198c:	movw	r3, #24928	; 0x6160
   11990:	movt	r3, #2
   11994:	ldr	r4, [r3]
   11998:	mov	r2, #5
   1199c:	movw	r1, #21332	; 0x5354
   119a0:	movt	r1, #1
   119a4:	mov	r0, #0
   119a8:	bl	10f80 <dcgettext@plt>
   119ac:	movw	r3, #24952	; 0x6178
   119b0:	movt	r3, #2
   119b4:	mov	r2, r0
   119b8:	mov	r1, #1
   119bc:	ldr	r3, [r3]
   119c0:	mov	r0, r4
   119c4:	bl	110e8 <__fprintf_chk@plt>
   119c8:	mov	r0, r6
   119cc:	bl	1107c <exit@plt>
   119d0:	mov	r2, #5
   119d4:	movw	r1, #21372	; 0x537c
   119d8:	movt	r1, #1
   119dc:	movw	r7, #24932	; 0x6164
   119e0:	movt	r7, #2
   119e4:	bl	10f80 <dcgettext@plt>
   119e8:	movw	r3, #24952	; 0x6178
   119ec:	movt	r3, #2
   119f0:	ldr	r3, [r3]
   119f4:	mov	r1, r0
   119f8:	mov	r0, #1
   119fc:	mov	r2, r3
   11a00:	bl	110d0 <__printf_chk@plt>
   11a04:	mov	r2, #5
   11a08:	movw	r1, #21480	; 0x53e8
   11a0c:	movt	r1, #1
   11a10:	mov	r0, r6
   11a14:	bl	10f80 <dcgettext@plt>
   11a18:	ldr	r1, [r7]
   11a1c:	bl	10ed8 <fputs_unlocked@plt>
   11a20:	mov	r2, #5
   11a24:	movw	r1, #21608	; 0x5468
   11a28:	movt	r1, #1
   11a2c:	mov	r0, r6
   11a30:	bl	10f80 <dcgettext@plt>
   11a34:	ldr	r1, [r7]
   11a38:	bl	10ed8 <fputs_unlocked@plt>
   11a3c:	mov	r2, #5
   11a40:	movw	r1, #21684	; 0x54b4
   11a44:	movt	r1, #1
   11a48:	mov	r0, r6
   11a4c:	bl	10f80 <dcgettext@plt>
   11a50:	ldr	r1, [r7]
   11a54:	bl	10ed8 <fputs_unlocked@plt>
   11a58:	mov	r2, #5
   11a5c:	movw	r1, #21952	; 0x55c0
   11a60:	movt	r1, #1
   11a64:	mov	r0, r6
   11a68:	bl	10f80 <dcgettext@plt>
   11a6c:	ldr	r1, [r7]
   11a70:	bl	10ed8 <fputs_unlocked@plt>
   11a74:	mov	r2, #5
   11a78:	movw	r1, #22000	; 0x55f0
   11a7c:	movt	r1, #1
   11a80:	mov	r0, r6
   11a84:	bl	10f80 <dcgettext@plt>
   11a88:	ldr	r1, [r7]
   11a8c:	bl	10ed8 <fputs_unlocked@plt>
   11a90:	movw	lr, #21140	; 0x5294
   11a94:	movt	lr, #1
   11a98:	ldr	ip, [lr]
   11a9c:	ldr	r4, [lr, #4]
   11aa0:	ldrd	r8, [lr, #8]
   11aa4:	subs	r1, ip, #0
   11aa8:	str	ip, [sp]
   11aac:	ldrd	r2, [lr, #16]
   11ab0:	str	r4, [sp, #4]
   11ab4:	ldrd	r4, [lr, #24]
   11ab8:	strd	r8, [sp, #8]
   11abc:	ldrd	r8, [lr, #32]
   11ac0:	strd	r2, [sp, #16]
   11ac4:	ldrd	r2, [lr, #40]	; 0x28
   11ac8:	strd	r4, [sp, #24]
   11acc:	ldrd	r4, [lr, #48]	; 0x30
   11ad0:	strd	r8, [sp, #32]
   11ad4:	strd	r2, [sp, #40]	; 0x28
   11ad8:	strd	r4, [sp, #48]	; 0x30
   11adc:	movwne	r5, #21324	; 0x534c
   11ae0:	mov	r4, sp
   11ae4:	movtne	r5, #1
   11ae8:	bne	11be0 <abort@plt+0xa50>
   11aec:	ldr	r4, [r4, #4]
   11af0:	movw	r1, #22056	; 0x5628
   11af4:	movt	r1, #1
   11af8:	mov	r2, #5
   11afc:	cmp	r4, #0
   11b00:	beq	11bf4 <abort@plt+0xa64>
   11b04:	mov	r0, #0
   11b08:	bl	10f80 <dcgettext@plt>
   11b0c:	mov	r1, r0
   11b10:	movw	r3, #22080	; 0x5640
   11b14:	movt	r3, #1
   11b18:	movw	r2, #22120	; 0x5668
   11b1c:	movt	r2, #1
   11b20:	mov	r0, #1
   11b24:	bl	110d0 <__printf_chk@plt>
   11b28:	mov	r1, #0
   11b2c:	mov	r0, #5
   11b30:	bl	11118 <setlocale@plt>
   11b34:	cmp	r0, #0
   11b38:	movweq	r5, #21324	; 0x534c
   11b3c:	movteq	r5, #1
   11b40:	beq	11b64 <abort@plt+0x9d4>
   11b44:	movw	r1, #22136	; 0x5678
   11b48:	movt	r1, #1
   11b4c:	mov	r2, #3
   11b50:	movw	r5, #21324	; 0x534c
   11b54:	movt	r5, #1
   11b58:	bl	11184 <strncmp@plt>
   11b5c:	cmp	r0, #0
   11b60:	bne	11cac <abort@plt+0xb1c>
   11b64:	mov	r2, #5
   11b68:	movw	r1, #22212	; 0x56c4
   11b6c:	movt	r1, #1
   11b70:	mov	r0, #0
   11b74:	bl	10f80 <dcgettext@plt>
   11b78:	mov	r1, r0
   11b7c:	movw	r3, #21324	; 0x534c
   11b80:	movt	r3, #1
   11b84:	movw	r2, #22080	; 0x5640
   11b88:	movt	r2, #1
   11b8c:	mov	r0, #1
   11b90:	bl	110d0 <__printf_chk@plt>
   11b94:	mov	r2, #5
   11b98:	movw	r1, #22240	; 0x56e0
   11b9c:	movt	r1, #1
   11ba0:	mov	r0, #0
   11ba4:	bl	10f80 <dcgettext@plt>
   11ba8:	movw	r2, #22856	; 0x5948
   11bac:	movt	r2, #1
   11bb0:	cmp	r4, r5
   11bb4:	movw	r3, #21996	; 0x55ec
   11bb8:	movt	r3, #1
   11bbc:	mov	r1, r0
   11bc0:	moveq	r3, r2
   11bc4:	mov	r2, r4
   11bc8:	mov	r0, #1
   11bcc:	bl	110d0 <__printf_chk@plt>
   11bd0:	b	119c8 <abort@plt+0x838>
   11bd4:	ldr	r1, [r4, #8]!
   11bd8:	cmp	r1, #0
   11bdc:	beq	11aec <abort@plt+0x95c>
   11be0:	mov	r0, r5
   11be4:	bl	10efc <strcmp@plt>
   11be8:	cmp	r0, #0
   11bec:	bne	11bd4 <abort@plt+0xa44>
   11bf0:	b	11aec <abort@plt+0x95c>
   11bf4:	mov	r0, r4
   11bf8:	bl	10f80 <dcgettext@plt>
   11bfc:	mov	r1, r0
   11c00:	movw	r3, #22080	; 0x5640
   11c04:	movt	r3, #1
   11c08:	movw	r2, #22120	; 0x5668
   11c0c:	movt	r2, #1
   11c10:	mov	r0, #1
   11c14:	bl	110d0 <__printf_chk@plt>
   11c18:	mov	r1, r4
   11c1c:	mov	r0, #5
   11c20:	bl	11118 <setlocale@plt>
   11c24:	cmp	r0, #0
   11c28:	beq	11c44 <abort@plt+0xab4>
   11c2c:	movw	r1, #22136	; 0x5678
   11c30:	movt	r1, #1
   11c34:	mov	r2, #3
   11c38:	bl	11184 <strncmp@plt>
   11c3c:	cmp	r0, #0
   11c40:	bne	11ca0 <abort@plt+0xb10>
   11c44:	mov	r2, #5
   11c48:	movw	r1, #22212	; 0x56c4
   11c4c:	movt	r1, #1
   11c50:	mov	r0, #0
   11c54:	bl	10f80 <dcgettext@plt>
   11c58:	mov	r1, r0
   11c5c:	movw	r3, #21324	; 0x534c
   11c60:	movt	r3, #1
   11c64:	movw	r2, #22080	; 0x5640
   11c68:	movt	r2, #1
   11c6c:	mov	r0, #1
   11c70:	bl	110d0 <__printf_chk@plt>
   11c74:	movw	r1, #22240	; 0x56e0
   11c78:	movt	r1, #1
   11c7c:	mov	r2, #5
   11c80:	mov	r0, #0
   11c84:	bl	10f80 <dcgettext@plt>
   11c88:	movw	r4, #21324	; 0x534c
   11c8c:	movt	r4, #1
   11c90:	movw	r3, #22856	; 0x5948
   11c94:	movt	r3, #1
   11c98:	mov	r1, r0
   11c9c:	b	11bc4 <abort@plt+0xa34>
   11ca0:	movw	r5, #21324	; 0x534c
   11ca4:	movt	r5, #1
   11ca8:	mov	r4, r5
   11cac:	mov	r2, #5
   11cb0:	movw	r1, #22140	; 0x567c
   11cb4:	movt	r1, #1
   11cb8:	mov	r0, #0
   11cbc:	bl	10f80 <dcgettext@plt>
   11cc0:	ldr	r1, [r7]
   11cc4:	bl	10ed8 <fputs_unlocked@plt>
   11cc8:	b	11b64 <abort@plt+0x9d4>
   11ccc:	movw	r3, #24944	; 0x6170
   11cd0:	movt	r3, #2
   11cd4:	str	r0, [r3]
   11cd8:	bx	lr
   11cdc:	movw	r3, #24944	; 0x6170
   11ce0:	movt	r3, #2
   11ce4:	strb	r0, [r3, #4]
   11ce8:	bx	lr
   11cec:	movw	r3, #24932	; 0x6164
   11cf0:	movt	r3, #2
   11cf4:	strd	r4, [sp, #-16]!
   11cf8:	ldr	r0, [r3]
   11cfc:	str	r6, [sp, #8]
   11d00:	str	lr, [sp, #12]
   11d04:	sub	sp, sp, #8
   11d08:	bl	14d30 <abort@plt+0x3ba0>
   11d0c:	cmp	r0, #0
   11d10:	beq	11d3c <abort@plt+0xbac>
   11d14:	movw	r4, #24944	; 0x6170
   11d18:	movt	r4, #2
   11d1c:	ldrb	r6, [r4, #4]
   11d20:	bl	110ac <__errno_location@plt>
   11d24:	mov	r5, r0
   11d28:	cmp	r6, #0
   11d2c:	beq	11d68 <abort@plt+0xbd8>
   11d30:	ldr	r3, [r0]
   11d34:	cmp	r3, #32
   11d38:	bne	11d68 <abort@plt+0xbd8>
   11d3c:	movw	r3, #24928	; 0x6160
   11d40:	movt	r3, #2
   11d44:	ldr	r0, [r3]
   11d48:	bl	14d30 <abort@plt+0x3ba0>
   11d4c:	cmp	r0, #0
   11d50:	bne	11db0 <abort@plt+0xc20>
   11d54:	add	sp, sp, #8
   11d58:	ldrd	r4, [sp]
   11d5c:	ldr	r6, [sp, #8]
   11d60:	add	sp, sp, #12
   11d64:	pop	{pc}		; (ldr pc, [sp], #4)
   11d68:	movw	r1, #23028	; 0x59f4
   11d6c:	movt	r1, #1
   11d70:	mov	r2, #5
   11d74:	mov	r0, #0
   11d78:	bl	10f80 <dcgettext@plt>
   11d7c:	mov	r6, r0
   11d80:	ldr	r0, [r4]
   11d84:	cmp	r0, #0
   11d88:	beq	11dc0 <abort@plt+0xc30>
   11d8c:	ldr	r4, [r5]
   11d90:	bl	13edc <abort@plt+0x2d4c>
   11d94:	mov	r3, r0
   11d98:	movw	r2, #23040	; 0x5a00
   11d9c:	movt	r2, #1
   11da0:	mov	r0, #0
   11da4:	str	r6, [sp]
   11da8:	mov	r1, r4
   11dac:	bl	11010 <error@plt>
   11db0:	movw	r3, #24844	; 0x610c
   11db4:	movt	r3, #2
   11db8:	ldr	r0, [r3]
   11dbc:	bl	10f20 <_exit@plt>
   11dc0:	mov	r3, r6
   11dc4:	movw	r2, #22788	; 0x5904
   11dc8:	movt	r2, #1
   11dcc:	ldr	r1, [r5]
   11dd0:	bl	11010 <error@plt>
   11dd4:	b	11db0 <abort@plt+0xc20>
   11dd8:	strd	r4, [sp, #-16]!
   11ddc:	subs	r4, r0, #0
   11de0:	str	r6, [sp, #8]
   11de4:	str	lr, [sp, #12]
   11de8:	beq	11e80 <abort@plt+0xcf0>
   11dec:	mov	r1, #47	; 0x2f
   11df0:	bl	11124 <strrchr@plt>
   11df4:	subs	r5, r0, #0
   11df8:	beq	11e58 <abort@plt+0xcc8>
   11dfc:	add	r6, r5, #1
   11e00:	sub	r3, r6, r4
   11e04:	cmp	r3, #6
   11e08:	ble	11e58 <abort@plt+0xcc8>
   11e0c:	movw	r1, #23104	; 0x5a40
   11e10:	movt	r1, #1
   11e14:	mov	r2, #7
   11e18:	sub	r0, r5, #6
   11e1c:	bl	11184 <strncmp@plt>
   11e20:	cmp	r0, #0
   11e24:	bne	11e58 <abort@plt+0xcc8>
   11e28:	movw	r1, #23112	; 0x5a48
   11e2c:	movt	r1, #1
   11e30:	mov	r2, #3
   11e34:	mov	r0, r6
   11e38:	bl	11184 <strncmp@plt>
   11e3c:	cmp	r0, #0
   11e40:	movne	r4, r6
   11e44:	bne	11e58 <abort@plt+0xcc8>
   11e48:	add	r4, r5, #4
   11e4c:	movw	r3, #24912	; 0x6150
   11e50:	movt	r3, #2
   11e54:	str	r4, [r3]
   11e58:	movw	r2, #24952	; 0x6178
   11e5c:	movt	r2, #2
   11e60:	ldr	r6, [sp, #8]
   11e64:	movw	r3, #24916	; 0x6154
   11e68:	movt	r3, #2
   11e6c:	str	r4, [r2]
   11e70:	str	r4, [r3]
   11e74:	ldrd	r4, [sp]
   11e78:	add	sp, sp, #12
   11e7c:	pop	{pc}		; (ldr pc, [sp], #4)
   11e80:	movw	r3, #24928	; 0x6160
   11e84:	movt	r3, #2
   11e88:	movw	r0, #23048	; 0x5a08
   11e8c:	movt	r0, #1
   11e90:	ldr	r3, [r3]
   11e94:	mov	r2, #55	; 0x37
   11e98:	mov	r1, #1
   11e9c:	bl	10fc8 <fwrite@plt>
   11ea0:	bl	11190 <abort@plt>
   11ea4:	strd	r4, [sp, #-16]!
   11ea8:	mov	r4, #0
   11eac:	mov	r5, #0
   11eb0:	cmp	r1, #10
   11eb4:	str	r6, [sp, #8]
   11eb8:	strd	r4, [r0]
   11ebc:	strd	r4, [r0, #8]
   11ec0:	str	lr, [sp, #12]
   11ec4:	strd	r4, [r0, #16]
   11ec8:	strd	r4, [r0, #24]
   11ecc:	strd	r4, [r0, #32]
   11ed0:	strd	r4, [r0, #40]	; 0x28
   11ed4:	beq	11eec <abort@plt+0xd5c>
   11ed8:	ldrd	r4, [sp]
   11edc:	str	r1, [r0]
   11ee0:	ldr	r6, [sp, #8]
   11ee4:	add	sp, sp, #12
   11ee8:	pop	{pc}		; (ldr pc, [sp], #4)
   11eec:	bl	11190 <abort@plt>
   11ef0:	mov	r2, #5
   11ef4:	strd	r4, [sp, #-16]!
   11ef8:	mov	r5, r0
   11efc:	str	r6, [sp, #8]
   11f00:	mov	r6, r1
   11f04:	mov	r1, r0
   11f08:	mov	r0, #0
   11f0c:	str	lr, [sp, #12]
   11f10:	bl	10f80 <dcgettext@plt>
   11f14:	cmp	r5, r0
   11f18:	mov	r4, r0
   11f1c:	beq	11f34 <abort@plt+0xda4>
   11f20:	mov	r0, r4
   11f24:	ldrd	r4, [sp]
   11f28:	ldr	r6, [sp, #8]
   11f2c:	add	sp, sp, #12
   11f30:	pop	{pc}		; (ldr pc, [sp], #4)
   11f34:	bl	14ffc <abort@plt+0x3e6c>
   11f38:	ldrb	r3, [r0]
   11f3c:	bic	r3, r3, #32
   11f40:	cmp	r3, #85	; 0x55
   11f44:	bne	11fac <abort@plt+0xe1c>
   11f48:	ldrb	r3, [r0, #1]
   11f4c:	bic	r3, r3, #32
   11f50:	cmp	r3, #84	; 0x54
   11f54:	bne	1202c <abort@plt+0xe9c>
   11f58:	ldrb	r3, [r0, #2]
   11f5c:	bic	r3, r3, #32
   11f60:	cmp	r3, #70	; 0x46
   11f64:	bne	1202c <abort@plt+0xe9c>
   11f68:	ldrb	r3, [r0, #3]
   11f6c:	cmp	r3, #45	; 0x2d
   11f70:	bne	1202c <abort@plt+0xe9c>
   11f74:	ldrb	r3, [r0, #4]
   11f78:	cmp	r3, #56	; 0x38
   11f7c:	bne	1202c <abort@plt+0xe9c>
   11f80:	ldrb	r3, [r0, #5]
   11f84:	cmp	r3, #0
   11f88:	bne	1202c <abort@plt+0xe9c>
   11f8c:	ldrb	r2, [r4]
   11f90:	movw	r3, #23204	; 0x5aa4
   11f94:	movt	r3, #1
   11f98:	movw	r4, #23216	; 0x5ab0
   11f9c:	movt	r4, #1
   11fa0:	cmp	r2, #96	; 0x60
   11fa4:	movne	r4, r3
   11fa8:	b	11f20 <abort@plt+0xd90>
   11fac:	cmp	r3, #71	; 0x47
   11fb0:	bne	1202c <abort@plt+0xe9c>
   11fb4:	ldrb	r3, [r0, #1]
   11fb8:	bic	r3, r3, #32
   11fbc:	cmp	r3, #66	; 0x42
   11fc0:	bne	1202c <abort@plt+0xe9c>
   11fc4:	ldrb	r3, [r0, #2]
   11fc8:	cmp	r3, #49	; 0x31
   11fcc:	bne	1202c <abort@plt+0xe9c>
   11fd0:	ldrb	r3, [r0, #3]
   11fd4:	cmp	r3, #56	; 0x38
   11fd8:	bne	1202c <abort@plt+0xe9c>
   11fdc:	ldrb	r3, [r0, #4]
   11fe0:	cmp	r3, #48	; 0x30
   11fe4:	bne	1202c <abort@plt+0xe9c>
   11fe8:	ldrb	r3, [r0, #5]
   11fec:	cmp	r3, #51	; 0x33
   11ff0:	bne	1202c <abort@plt+0xe9c>
   11ff4:	ldrb	r3, [r0, #6]
   11ff8:	cmp	r3, #48	; 0x30
   11ffc:	bne	1202c <abort@plt+0xe9c>
   12000:	ldrb	r3, [r0, #7]
   12004:	cmp	r3, #0
   12008:	bne	1202c <abort@plt+0xe9c>
   1200c:	ldrb	r2, [r4]
   12010:	movw	r3, #23208	; 0x5aa8
   12014:	movt	r3, #1
   12018:	movw	r4, #23212	; 0x5aac
   1201c:	movt	r4, #1
   12020:	cmp	r2, #96	; 0x60
   12024:	movne	r4, r3
   12028:	b	11f20 <abort@plt+0xd90>
   1202c:	movw	r3, #23220	; 0x5ab4
   12030:	movt	r3, #1
   12034:	cmp	r6, #9
   12038:	movw	r4, #23200	; 0x5aa0
   1203c:	movt	r4, #1
   12040:	movne	r4, r3
   12044:	b	11f20 <abort@plt+0xd90>
   12048:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1204c:	strd	r6, [sp, #8]
   12050:	strd	r8, [sp, #16]
   12054:	strd	sl, [sp, #24]
   12058:	mov	fp, r0
   1205c:	mov	sl, r1
   12060:	str	lr, [sp, #32]
   12064:	sub	sp, sp, #116	; 0x74
   12068:	ldr	r8, [sp, #152]	; 0x98
   1206c:	str	r3, [sp, #28]
   12070:	ldr	r3, [sp, #156]	; 0x9c
   12074:	str	r2, [sp, #32]
   12078:	and	r4, r3, #2
   1207c:	ubfx	r3, r3, #1, #1
   12080:	str	r3, [sp, #44]	; 0x2c
   12084:	bl	10fe0 <__ctype_get_mb_cur_max@plt>
   12088:	str	r0, [sp, #64]	; 0x40
   1208c:	cmp	r8, #10
   12090:	ldrls	pc, [pc, r8, lsl #2]
   12094:	b	13804 <abort@plt+0x2674>
   12098:	muleq	r1, ip, r4
   1209c:	andeq	r2, r1, r8, lsr r5
   120a0:	andeq	r2, r1, r4, lsl fp
   120a4:	andeq	r2, r1, r8, asr r5
   120a8:	andeq	r2, r1, r0, lsl #8
   120ac:	andeq	r2, r1, ip, asr #8
   120b0:	andeq	r2, r1, ip, asr #9
   120b4:	andeq	r2, r1, r8, lsl #10
   120b8:	andeq	r2, r1, r4, asr #1
   120bc:	andeq	r2, r1, r4, asr #1
   120c0:	andeq	r2, r1, r4, asr #1
   120c4:	cmp	r8, #10
   120c8:	beq	120f4 <abort@plt+0xf64>
   120cc:	mov	r1, r8
   120d0:	movw	r0, #23224	; 0x5ab8
   120d4:	movt	r0, #1
   120d8:	bl	11ef0 <abort@plt+0xd60>
   120dc:	mov	r1, r8
   120e0:	str	r0, [sp, #164]	; 0xa4
   120e4:	movw	r0, #23220	; 0x5ab4
   120e8:	movt	r0, #1
   120ec:	bl	11ef0 <abort@plt+0xd60>
   120f0:	str	r0, [sp, #168]	; 0xa8
   120f4:	cmp	r4, #0
   120f8:	movne	r4, #0
   120fc:	beq	134e0 <abort@plt+0x2350>
   12100:	mov	r3, #1
   12104:	mov	r5, #0
   12108:	ldr	r0, [sp, #168]	; 0xa8
   1210c:	str	r3, [sp, #36]	; 0x24
   12110:	str	r3, [sp, #40]	; 0x28
   12114:	str	r5, [sp, #68]	; 0x44
   12118:	bl	110a0 <strlen@plt>
   1211c:	ldr	r3, [sp, #168]	; 0xa8
   12120:	str	r5, [sp, #48]	; 0x30
   12124:	str	r0, [sp, #56]	; 0x38
   12128:	str	r3, [sp, #60]	; 0x3c
   1212c:	str	r5, [sp, #72]	; 0x48
   12130:	str	r8, [sp, #152]	; 0x98
   12134:	mov	r8, fp
   12138:	mov	r9, #0
   1213c:	ldr	fp, [sp, #152]	; 0x98
   12140:	ldr	r3, [sp, #28]
   12144:	cmn	r3, #1
   12148:	beq	126a8 <abort@plt+0x1518>
   1214c:	ldr	r3, [sp, #28]
   12150:	subs	r6, r3, r9
   12154:	movne	r6, #1
   12158:	cmp	r6, #0
   1215c:	beq	126c0 <abort@plt+0x1530>
   12160:	ldr	r0, [sp, #32]
   12164:	ldr	r7, [sp, #40]	; 0x28
   12168:	add	r3, r0, r9
   1216c:	cmp	fp, #2
   12170:	moveq	r7, #0
   12174:	andne	r7, r7, #1
   12178:	str	r3, [sp, #52]	; 0x34
   1217c:	cmp	r7, #0
   12180:	beq	12b5c <abort@plt+0x19cc>
   12184:	ldr	r2, [sp, #56]	; 0x38
   12188:	cmp	r2, #0
   1218c:	beq	12df8 <abort@plt+0x1c68>
   12190:	ldr	r1, [sp, #28]
   12194:	cmp	r2, #1
   12198:	mov	r3, r2
   1219c:	movls	r3, #0
   121a0:	movhi	r3, #1
   121a4:	add	r5, r9, r2
   121a8:	cmn	r1, #1
   121ac:	movne	r3, #0
   121b0:	cmp	r3, #0
   121b4:	beq	121c0 <abort@plt+0x1030>
   121b8:	bl	110a0 <strlen@plt>
   121bc:	str	r0, [sp, #28]
   121c0:	ldr	r3, [sp, #28]
   121c4:	cmp	r5, r3
   121c8:	bhi	12df8 <abort@plt+0x1c68>
   121cc:	ldr	r0, [sp, #52]	; 0x34
   121d0:	ldr	r2, [sp, #56]	; 0x38
   121d4:	ldr	r1, [sp, #60]	; 0x3c
   121d8:	bl	10f5c <memcmp@plt>
   121dc:	cmp	r0, #0
   121e0:	bne	12df8 <abort@plt+0x1c68>
   121e4:	ldr	r3, [sp, #44]	; 0x2c
   121e8:	cmp	r3, #0
   121ec:	bne	13728 <abort@plt+0x2598>
   121f0:	ldr	r3, [sp, #52]	; 0x34
   121f4:	ldrb	r5, [r3]
   121f8:	cmp	r5, #126	; 0x7e
   121fc:	ldrls	pc, [pc, r5, lsl #2]
   12200:	b	12ab8 <abort@plt+0x1928>
   12204:			; <UNDEFINED> instruction: 0x000129bc
   12208:			; <UNDEFINED> instruction: 0x00012ab8
   1220c:			; <UNDEFINED> instruction: 0x00012ab8
   12210:			; <UNDEFINED> instruction: 0x00012ab8
   12214:			; <UNDEFINED> instruction: 0x00012ab8
   12218:			; <UNDEFINED> instruction: 0x00012ab8
   1221c:			; <UNDEFINED> instruction: 0x00012ab8
   12220:	muleq	r1, r0, r9
   12224:	andeq	r2, r1, r8, lsl #19
   12228:	ldrdeq	r2, [r1], -r0
   1222c:	andeq	r2, r1, ip, ror r9
   12230:	andeq	r2, r1, r8, asr #17
   12234:	andeq	r2, r1, r8, asr r9
   12238:	andeq	r2, r1, r4, lsr #19
   1223c:			; <UNDEFINED> instruction: 0x00012ab8
   12240:			; <UNDEFINED> instruction: 0x00012ab8
   12244:			; <UNDEFINED> instruction: 0x00012ab8
   12248:			; <UNDEFINED> instruction: 0x00012ab8
   1224c:			; <UNDEFINED> instruction: 0x00012ab8
   12250:			; <UNDEFINED> instruction: 0x00012ab8
   12254:			; <UNDEFINED> instruction: 0x00012ab8
   12258:			; <UNDEFINED> instruction: 0x00012ab8
   1225c:			; <UNDEFINED> instruction: 0x00012ab8
   12260:			; <UNDEFINED> instruction: 0x00012ab8
   12264:			; <UNDEFINED> instruction: 0x00012ab8
   12268:			; <UNDEFINED> instruction: 0x00012ab8
   1226c:			; <UNDEFINED> instruction: 0x00012ab8
   12270:			; <UNDEFINED> instruction: 0x00012ab8
   12274:			; <UNDEFINED> instruction: 0x00012ab8
   12278:			; <UNDEFINED> instruction: 0x00012ab8
   1227c:			; <UNDEFINED> instruction: 0x00012ab8
   12280:			; <UNDEFINED> instruction: 0x00012ab8
   12284:	muleq	r1, r4, sl
   12288:	muleq	r1, ip, r9
   1228c:	muleq	r1, ip, r9
   12290:	andeq	r2, r1, r8, ror sl
   12294:	muleq	r1, ip, r9
   12298:	andeq	r2, r1, ip, lsr #21
   1229c:	muleq	r1, ip, r9
   122a0:	strdeq	r2, [r1], -r8
   122a4:	muleq	r1, ip, r9
   122a8:	muleq	r1, ip, r9
   122ac:	muleq	r1, ip, r9
   122b0:	andeq	r2, r1, ip, lsr #21
   122b4:	andeq	r2, r1, ip, lsr #21
   122b8:	andeq	r2, r1, ip, lsr #21
   122bc:	andeq	r2, r1, ip, lsr #21
   122c0:	andeq	r2, r1, ip, lsr #21
   122c4:	andeq	r2, r1, ip, lsr #21
   122c8:	andeq	r2, r1, ip, lsr #21
   122cc:	andeq	r2, r1, ip, lsr #21
   122d0:	andeq	r2, r1, ip, lsr #21
   122d4:	andeq	r2, r1, ip, lsr #21
   122d8:	andeq	r2, r1, ip, lsr #21
   122dc:	andeq	r2, r1, ip, lsr #21
   122e0:	andeq	r2, r1, ip, lsr #21
   122e4:	andeq	r2, r1, ip, lsr #21
   122e8:	andeq	r2, r1, ip, lsr #21
   122ec:	andeq	r2, r1, ip, lsr #21
   122f0:	muleq	r1, ip, r9
   122f4:	muleq	r1, ip, r9
   122f8:	muleq	r1, ip, r9
   122fc:	muleq	r1, ip, r9
   12300:	andeq	r2, r1, ip, asr #15
   12304:			; <UNDEFINED> instruction: 0x00012ab8
   12308:	andeq	r2, r1, ip, lsr #21
   1230c:	andeq	r2, r1, ip, lsr #21
   12310:	andeq	r2, r1, ip, lsr #21
   12314:	andeq	r2, r1, ip, lsr #21
   12318:	andeq	r2, r1, ip, lsr #21
   1231c:	andeq	r2, r1, ip, lsr #21
   12320:	andeq	r2, r1, ip, lsr #21
   12324:	andeq	r2, r1, ip, lsr #21
   12328:	andeq	r2, r1, ip, lsr #21
   1232c:	andeq	r2, r1, ip, lsr #21
   12330:	andeq	r2, r1, ip, lsr #21
   12334:	andeq	r2, r1, ip, lsr #21
   12338:	andeq	r2, r1, ip, lsr #21
   1233c:	andeq	r2, r1, ip, lsr #21
   12340:	andeq	r2, r1, ip, lsr #21
   12344:	andeq	r2, r1, ip, lsr #21
   12348:	andeq	r2, r1, ip, lsr #21
   1234c:	andeq	r2, r1, ip, lsr #21
   12350:	andeq	r2, r1, ip, lsr #21
   12354:	andeq	r2, r1, ip, lsr #21
   12358:	andeq	r2, r1, ip, lsr #21
   1235c:	andeq	r2, r1, ip, lsr #21
   12360:	andeq	r2, r1, ip, lsr #21
   12364:	andeq	r2, r1, ip, lsr #21
   12368:	andeq	r2, r1, ip, lsr #21
   1236c:	andeq	r2, r1, ip, lsr #21
   12370:	muleq	r1, ip, r9
   12374:	andeq	r2, r1, r4, ror r7
   12378:	andeq	r2, r1, ip, lsr #21
   1237c:	muleq	r1, ip, r9
   12380:	andeq	r2, r1, ip, lsr #21
   12384:	muleq	r1, ip, r9
   12388:	andeq	r2, r1, ip, lsr #21
   1238c:	andeq	r2, r1, ip, lsr #21
   12390:	andeq	r2, r1, ip, lsr #21
   12394:	andeq	r2, r1, ip, lsr #21
   12398:	andeq	r2, r1, ip, lsr #21
   1239c:	andeq	r2, r1, ip, lsr #21
   123a0:	andeq	r2, r1, ip, lsr #21
   123a4:	andeq	r2, r1, ip, lsr #21
   123a8:	andeq	r2, r1, ip, lsr #21
   123ac:	andeq	r2, r1, ip, lsr #21
   123b0:	andeq	r2, r1, ip, lsr #21
   123b4:	andeq	r2, r1, ip, lsr #21
   123b8:	andeq	r2, r1, ip, lsr #21
   123bc:	andeq	r2, r1, ip, lsr #21
   123c0:	andeq	r2, r1, ip, lsr #21
   123c4:	andeq	r2, r1, ip, lsr #21
   123c8:	andeq	r2, r1, ip, lsr #21
   123cc:	andeq	r2, r1, ip, lsr #21
   123d0:	andeq	r2, r1, ip, lsr #21
   123d4:	andeq	r2, r1, ip, lsr #21
   123d8:	andeq	r2, r1, ip, lsr #21
   123dc:	andeq	r2, r1, ip, lsr #21
   123e0:	andeq	r2, r1, ip, lsr #21
   123e4:	andeq	r2, r1, ip, lsr #21
   123e8:	andeq	r2, r1, ip, lsr #21
   123ec:	andeq	r2, r1, ip, lsr #21
   123f0:	muleq	r1, r8, r5
   123f4:	muleq	r1, ip, r9
   123f8:	muleq	r1, r8, r5
   123fc:	andeq	r2, r1, r8, ror sl
   12400:	cmp	r4, #0
   12404:	moveq	r3, #1
   12408:	streq	r3, [sp, #40]	; 0x28
   1240c:	beq	12b20 <abort@plt+0x1990>
   12410:	mov	r3, #0
   12414:	mov	r2, #1
   12418:	mov	r4, r3
   1241c:	str	r2, [sp, #36]	; 0x24
   12420:	str	r2, [sp, #44]	; 0x2c
   12424:	str	r2, [sp, #56]	; 0x38
   12428:	str	r3, [sp, #68]	; 0x44
   1242c:	movw	r3, #23220	; 0x5ab4
   12430:	movt	r3, #1
   12434:	str	r4, [sp, #40]	; 0x28
   12438:	mov	r8, #2
   1243c:	str	r4, [sp, #48]	; 0x30
   12440:	str	r3, [sp, #60]	; 0x3c
   12444:	str	r4, [sp, #72]	; 0x48
   12448:	b	12130 <abort@plt+0xfa0>
   1244c:	cmp	r4, #0
   12450:	bne	1369c <abort@plt+0x250c>
   12454:	cmp	sl, #0
   12458:	beq	1345c <abort@plt+0x22cc>
   1245c:	mov	r3, #34	; 0x22
   12460:	mov	r1, r4
   12464:	mov	r2, #1
   12468:	strb	r3, [fp]
   1246c:	movw	r3, #23200	; 0x5aa0
   12470:	movt	r3, #1
   12474:	mov	r4, r2
   12478:	str	r2, [sp, #36]	; 0x24
   1247c:	str	r2, [sp, #40]	; 0x28
   12480:	str	r1, [sp, #44]	; 0x2c
   12484:	str	r1, [sp, #48]	; 0x30
   12488:	str	r2, [sp, #56]	; 0x38
   1248c:	str	r3, [sp, #60]	; 0x3c
   12490:	str	r1, [sp, #68]	; 0x44
   12494:	str	r1, [sp, #72]	; 0x48
   12498:	b	12130 <abort@plt+0xfa0>
   1249c:	mov	r3, #0
   124a0:	mov	r4, r8
   124a4:	str	r3, [sp, #40]	; 0x28
   124a8:	str	r3, [sp, #44]	; 0x2c
   124ac:	str	r3, [sp, #48]	; 0x30
   124b0:	str	r8, [sp, #56]	; 0x38
   124b4:	str	r3, [sp, #60]	; 0x3c
   124b8:	str	r3, [sp, #68]	; 0x44
   124bc:	mov	r3, #1
   124c0:	str	r3, [sp, #36]	; 0x24
   124c4:	str	r8, [sp, #72]	; 0x48
   124c8:	b	12130 <abort@plt+0xfa0>
   124cc:	mov	r3, #1
   124d0:	mov	r2, #0
   124d4:	mov	r4, r2
   124d8:	mov	r8, #5
   124dc:	str	r3, [sp, #36]	; 0x24
   124e0:	str	r3, [sp, #40]	; 0x28
   124e4:	str	r3, [sp, #44]	; 0x2c
   124e8:	str	r2, [sp, #48]	; 0x30
   124ec:	str	r3, [sp, #56]	; 0x38
   124f0:	movw	r3, #23200	; 0x5aa0
   124f4:	movt	r3, #1
   124f8:	str	r3, [sp, #60]	; 0x3c
   124fc:	str	r2, [sp, #68]	; 0x44
   12500:	str	r2, [sp, #72]	; 0x48
   12504:	b	12130 <abort@plt+0xfa0>
   12508:	mov	r3, #0
   1250c:	mov	r2, #1
   12510:	mov	r4, r3
   12514:	str	r2, [sp, #36]	; 0x24
   12518:	str	r2, [sp, #40]	; 0x28
   1251c:	str	r3, [sp, #44]	; 0x2c
   12520:	str	r3, [sp, #48]	; 0x30
   12524:	str	r3, [sp, #56]	; 0x38
   12528:	str	r3, [sp, #60]	; 0x3c
   1252c:	str	r3, [sp, #68]	; 0x44
   12530:	str	r3, [sp, #72]	; 0x48
   12534:	b	12130 <abort@plt+0xfa0>
   12538:	mov	r2, #1
   1253c:	mov	r3, #0
   12540:	mov	r4, r3
   12544:	str	r2, [sp, #36]	; 0x24
   12548:	str	r2, [sp, #44]	; 0x2c
   1254c:	str	r8, [sp, #56]	; 0x38
   12550:	str	r3, [sp, #68]	; 0x44
   12554:	b	1242c <abort@plt+0x129c>
   12558:	mov	r3, #1
   1255c:	mov	r2, #0
   12560:	mov	r4, r2
   12564:	mov	r8, #2
   12568:	str	r3, [sp, #36]	; 0x24
   1256c:	str	r3, [sp, #40]	; 0x28
   12570:	str	r3, [sp, #44]	; 0x2c
   12574:	str	r2, [sp, #48]	; 0x30
   12578:	str	r3, [sp, #56]	; 0x38
   1257c:	movw	r3, #23220	; 0x5ab4
   12580:	movt	r3, #1
   12584:	str	r3, [sp, #60]	; 0x3c
   12588:	str	r2, [sp, #68]	; 0x44
   1258c:	str	r2, [sp, #72]	; 0x48
   12590:	b	12130 <abort@plt+0xfa0>
   12594:	mov	r7, #0
   12598:	ldr	r3, [sp, #28]
   1259c:	cmn	r3, #1
   125a0:	beq	13078 <abort@plt+0x1ee8>
   125a4:	ldr	r3, [sp, #28]
   125a8:	subs	r2, r3, #1
   125ac:	movne	r2, #1
   125b0:	sub	r3, fp, #2
   125b4:	cmp	r2, #0
   125b8:	clz	r3, r3
   125bc:	lsr	r3, r3, #5
   125c0:	bne	125cc <abort@plt+0x143c>
   125c4:	cmp	r9, #0
   125c8:	beq	12dd8 <abort@plt+0x1c48>
   125cc:	mov	r6, #0
   125d0:	ldr	r2, [sp, #40]	; 0x28
   125d4:	eor	r2, r2, #1
   125d8:	orrs	r3, r3, r2
   125dc:	bne	127b4 <abort@plt+0x1624>
   125e0:	ldr	r2, [sp, #160]	; 0xa0
   125e4:	cmp	r2, #0
   125e8:	beq	12608 <abort@plt+0x1478>
   125ec:	ldr	r0, [sp, #160]	; 0xa0
   125f0:	ubfx	r1, r5, #5, #8
   125f4:	and	r2, r5, #31
   125f8:	ldr	r1, [r0, r1, lsl #2]
   125fc:	lsr	r2, r1, r2
   12600:	tst	r2, #1
   12604:	bne	12610 <abort@plt+0x1480>
   12608:	cmp	r7, #0
   1260c:	beq	12880 <abort@plt+0x16f0>
   12610:	ldr	r2, [sp, #44]	; 0x2c
   12614:	sub	r3, fp, #2
   12618:	clz	r3, r3
   1261c:	lsr	r3, r3, #5
   12620:	cmp	r2, #0
   12624:	bne	133cc <abort@plt+0x223c>
   12628:	ldr	r2, [sp, #48]	; 0x30
   1262c:	eor	r2, r2, #1
   12630:	ands	r3, r3, r2
   12634:	beq	1266c <abort@plt+0x14dc>
   12638:	cmp	sl, r4
   1263c:	str	r3, [sp, #48]	; 0x30
   12640:	movhi	r2, #39	; 0x27
   12644:	strbhi	r2, [r8, r4]
   12648:	add	r2, r4, #1
   1264c:	cmp	sl, r2
   12650:	movhi	r1, #36	; 0x24
   12654:	strbhi	r1, [r8, r2]
   12658:	add	r2, r4, #2
   1265c:	add	r4, r4, #3
   12660:	cmp	sl, r2
   12664:	movhi	r1, #39	; 0x27
   12668:	strbhi	r1, [r8, r2]
   1266c:	cmp	r4, sl
   12670:	add	r9, r9, #1
   12674:	movcc	r3, #92	; 0x5c
   12678:	strbcc	r3, [r8, r4]
   1267c:	add	r4, r4, #1
   12680:	cmp	r4, sl
   12684:	ldr	r3, [sp, #36]	; 0x24
   12688:	strbcc	r5, [r8, r4]
   1268c:	cmp	r6, #0
   12690:	add	r4, r4, #1
   12694:	moveq	r3, #0
   12698:	str	r3, [sp, #36]	; 0x24
   1269c:	ldr	r3, [sp, #28]
   126a0:	cmn	r3, #1
   126a4:	bne	1214c <abort@plt+0xfbc>
   126a8:	ldr	r3, [sp, #32]
   126ac:	ldrb	r6, [r3, r9]
   126b0:	adds	r6, r6, #0
   126b4:	movne	r6, #1
   126b8:	cmp	r6, #0
   126bc:	bne	12160 <abort@plt+0xfd0>
   126c0:	str	fp, [sp, #152]	; 0x98
   126c4:	mov	fp, r8
   126c8:	cmp	r4, #0
   126cc:	ldr	r1, [sp, #44]	; 0x2c
   126d0:	movne	r3, #0
   126d4:	ldr	r8, [sp, #152]	; 0x98
   126d8:	sub	r2, r8, #2
   126dc:	clz	r2, r2
   126e0:	lsr	r2, r2, #5
   126e4:	andeq	r3, r2, r1
   126e8:	cmp	r3, #0
   126ec:	bne	137a8 <abort@plt+0x2618>
   126f0:	eor	r3, r1, #1
   126f4:	ands	r2, r2, r3
   126f8:	beq	136d4 <abort@plt+0x2544>
   126fc:	ldr	r3, [sp, #68]	; 0x44
   12700:	cmp	r3, #0
   12704:	beq	136d8 <abort@plt+0x2548>
   12708:	ldr	r3, [sp, #36]	; 0x24
   1270c:	cmp	r3, #0
   12710:	bne	13764 <abort@plt+0x25d4>
   12714:	ldr	r3, [sp, #72]	; 0x48
   12718:	adds	r3, r3, #0
   1271c:	movne	r3, #1
   12720:	cmp	sl, #0
   12724:	movne	r3, #0
   12728:	cmp	r3, #0
   1272c:	ldreq	r2, [sp, #68]	; 0x44
   12730:	beq	136d8 <abort@plt+0x2548>
   12734:	ldr	r2, [sp, #72]	; 0x48
   12738:	str	r3, [sp, #68]	; 0x44
   1273c:	movw	r3, #23220	; 0x5ab4
   12740:	movt	r3, #1
   12744:	mov	r1, #39	; 0x27
   12748:	mov	r4, #1
   1274c:	ldr	sl, [sp, #72]	; 0x48
   12750:	mov	r8, #2
   12754:	str	r3, [sp, #60]	; 0x3c
   12758:	mov	r3, #0
   1275c:	strb	r1, [fp]
   12760:	str	r3, [sp, #44]	; 0x2c
   12764:	str	r4, [sp, #56]	; 0x38
   12768:	str	r2, [sp, #72]	; 0x48
   1276c:	b	12130 <abort@plt+0xfa0>
   12770:	mov	r7, #0
   12774:	cmp	fp, #2
   12778:	beq	13058 <abort@plt+0x1ec8>
   1277c:	ldr	r2, [sp, #40]	; 0x28
   12780:	ldr	r3, [sp, #56]	; 0x38
   12784:	ldr	r1, [sp, #44]	; 0x2c
   12788:	cmp	r3, #0
   1278c:	moveq	r3, #0
   12790:	andne	r3, r2, r1
   12794:	cmp	r3, #0
   12798:	moveq	r5, #92	; 0x5c
   1279c:	moveq	r3, r5
   127a0:	bne	13064 <abort@plt+0x1ed4>
   127a4:	ldr	r2, [sp, #40]	; 0x28
   127a8:	cmp	r2, #0
   127ac:	bne	134a0 <abort@plt+0x2310>
   127b0:	mov	r6, #0
   127b4:	ldr	r3, [sp, #44]	; 0x2c
   127b8:	cmp	r3, #0
   127bc:	beq	13050 <abort@plt+0x1ec0>
   127c0:	mov	r3, #0
   127c4:	b	125e0 <abort@plt+0x1450>
   127c8:	mov	r7, #0
   127cc:	cmp	fp, #2
   127d0:	beq	130c8 <abort@plt+0x1f38>
   127d4:	cmp	fp, #5
   127d8:	beq	1308c <abort@plt+0x1efc>
   127dc:	sub	r3, fp, #2
   127e0:	mov	r6, #0
   127e4:	clz	r3, r3
   127e8:	mov	r5, #63	; 0x3f
   127ec:	lsr	r3, r3, #5
   127f0:	b	125d0 <abort@plt+0x1440>
   127f4:	mov	r7, #0
   127f8:	cmp	fp, #2
   127fc:	movne	r3, #0
   12800:	movne	r5, #39	; 0x27
   12804:	strne	r6, [sp, #68]	; 0x44
   12808:	bne	125d0 <abort@plt+0x1440>
   1280c:	ldr	r3, [sp, #44]	; 0x2c
   12810:	cmp	r3, #0
   12814:	bne	134d0 <abort@plt+0x2340>
   12818:	ldr	r3, [sp, #72]	; 0x48
   1281c:	cmp	sl, #0
   12820:	clz	r3, r3
   12824:	lsr	r3, r3, #5
   12828:	moveq	r3, #0
   1282c:	cmp	r3, #0
   12830:	bne	133fc <abort@plt+0x226c>
   12834:	cmp	sl, r4
   12838:	movhi	r3, #39	; 0x27
   1283c:	strbhi	r3, [r8, r4]
   12840:	add	r3, r4, #1
   12844:	cmp	sl, r3
   12848:	movhi	r2, #92	; 0x5c
   1284c:	strbhi	r2, [r8, r3]
   12850:	add	r3, r4, #2
   12854:	cmp	sl, r3
   12858:	bls	12864 <abort@plt+0x16d4>
   1285c:	mov	r2, #39	; 0x27
   12860:	strb	r2, [r8, r3]
   12864:	mov	r3, #0
   12868:	cmp	r7, #0
   1286c:	add	r4, r4, #3
   12870:	mov	r5, #39	; 0x27
   12874:	str	r3, [sp, #48]	; 0x30
   12878:	str	r6, [sp, #68]	; 0x44
   1287c:	bne	12610 <abort@plt+0x1480>
   12880:	ldr	r2, [sp, #48]	; 0x30
   12884:	eor	r3, r3, #1
   12888:	add	r9, r9, #1
   1288c:	and	r3, r3, r2
   12890:	uxtb	r3, r3
   12894:	cmp	r3, #0
   12898:	beq	12680 <abort@plt+0x14f0>
   1289c:	cmp	sl, r4
   128a0:	movhi	r3, #39	; 0x27
   128a4:	strbhi	r3, [r8, r4]
   128a8:	add	r3, r4, #1
   128ac:	add	r4, r4, #2
   128b0:	cmp	sl, r3
   128b4:	movhi	r2, #39	; 0x27
   128b8:	strbhi	r2, [r8, r3]
   128bc:	mov	r3, #0
   128c0:	str	r3, [sp, #48]	; 0x30
   128c4:	b	12680 <abort@plt+0x14f0>
   128c8:	mov	r3, #118	; 0x76
   128cc:	b	127a4 <abort@plt+0x1614>
   128d0:	mov	r3, #116	; 0x74
   128d4:	ldr	r2, [sp, #44]	; 0x2c
   128d8:	cmp	fp, #2
   128dc:	movne	r2, #0
   128e0:	andeq	r2, r2, #1
   128e4:	cmp	r2, #0
   128e8:	beq	127a4 <abort@plt+0x1614>
   128ec:	mov	fp, r8
   128f0:	mov	r8, #2
   128f4:	ldr	r3, [sp, #40]	; 0x28
   128f8:	cmp	r3, #0
   128fc:	movne	r8, #4
   12900:	mov	lr, #0
   12904:	mov	r0, fp
   12908:	ldr	r2, [sp, #32]
   1290c:	ldr	r3, [sp, #156]	; 0x9c
   12910:	ldr	r1, [sp, #164]	; 0xa4
   12914:	bic	ip, r3, #2
   12918:	ldr	r3, [sp, #28]
   1291c:	stm	sp, {r8, ip, lr}
   12920:	ldr	ip, [sp, #168]	; 0xa8
   12924:	str	r1, [sp, #12]
   12928:	mov	r1, sl
   1292c:	str	ip, [sp, #16]
   12930:	bl	12048 <abort@plt+0xeb8>
   12934:	mov	r4, r0
   12938:	mov	r0, r4
   1293c:	add	sp, sp, #116	; 0x74
   12940:	ldrd	r4, [sp]
   12944:	ldrd	r6, [sp, #8]
   12948:	ldrd	r8, [sp, #16]
   1294c:	ldrd	sl, [sp, #24]
   12950:	add	sp, sp, #32
   12954:	pop	{pc}		; (ldr pc, [sp], #4)
   12958:	mov	r5, #102	; 0x66
   1295c:	ldr	r2, [sp, #44]	; 0x2c
   12960:	sub	r3, fp, #2
   12964:	clz	r3, r3
   12968:	lsr	r3, r3, #5
   1296c:	cmp	r2, #0
   12970:	bne	133cc <abort@plt+0x223c>
   12974:	mov	r6, r2
   12978:	b	1266c <abort@plt+0x14dc>
   1297c:	mov	r5, #110	; 0x6e
   12980:	mov	r6, #0
   12984:	b	12610 <abort@plt+0x1480>
   12988:	mov	r5, #98	; 0x62
   1298c:	b	1295c <abort@plt+0x17cc>
   12990:	mov	r5, #97	; 0x61
   12994:	b	1295c <abort@plt+0x17cc>
   12998:	mov	r7, #0
   1299c:	mov	r6, #0
   129a0:	b	127c0 <abort@plt+0x1630>
   129a4:	mov	r5, #114	; 0x72
   129a8:	b	12980 <abort@plt+0x17f0>
   129ac:	ldr	r3, [sp, #44]	; 0x2c
   129b0:	cmp	r3, #0
   129b4:	bne	13744 <abort@plt+0x25b4>
   129b8:	mov	r7, r3
   129bc:	ldr	r3, [sp, #48]	; 0x30
   129c0:	sub	r2, fp, #2
   129c4:	clz	r2, r2
   129c8:	lsr	r2, r2, #5
   129cc:	eor	r3, r3, #1
   129d0:	ands	r3, r2, r3
   129d4:	beq	133e8 <abort@plt+0x2258>
   129d8:	cmp	sl, r4
   129dc:	movhi	r1, #39	; 0x27
   129e0:	strbhi	r1, [r8, r4]
   129e4:	add	r1, r4, #1
   129e8:	cmp	sl, r1
   129ec:	movhi	r0, #36	; 0x24
   129f0:	strbhi	r0, [r8, r1]
   129f4:	add	r1, r4, #2
   129f8:	cmp	sl, r1
   129fc:	movhi	r0, #39	; 0x27
   12a00:	strbhi	r0, [r8, r1]
   12a04:	add	r1, r4, #3
   12a08:	cmp	sl, r1
   12a0c:	bls	13440 <abort@plt+0x22b0>
   12a10:	mov	r4, r1
   12a14:	mov	r1, #92	; 0x5c
   12a18:	mov	r0, r4
   12a1c:	str	r3, [sp, #48]	; 0x30
   12a20:	strb	r1, [r8, r4]
   12a24:	cmp	fp, #2
   12a28:	add	r4, r4, #1
   12a2c:	beq	13490 <abort@plt+0x2300>
   12a30:	ldr	r1, [sp, #28]
   12a34:	add	r3, r9, #1
   12a38:	cmp	r3, r1
   12a3c:	bcs	12a54 <abort@plt+0x18c4>
   12a40:	ldr	r1, [sp, #32]
   12a44:	ldrb	r3, [r1, r3]
   12a48:	sub	r3, r3, #48	; 0x30
   12a4c:	cmp	r3, #9
   12a50:	bls	134a8 <abort@plt+0x2318>
   12a54:	mov	r5, #48	; 0x30
   12a58:	ldr	r3, [sp, #40]	; 0x28
   12a5c:	eor	r3, r3, #1
   12a60:	orrs	r2, r2, r3
   12a64:	mov	r3, r6
   12a68:	moveq	r6, r2
   12a6c:	beq	125e0 <abort@plt+0x1450>
   12a70:	mov	r6, #0
   12a74:	b	12608 <abort@plt+0x1478>
   12a78:	cmp	r9, #0
   12a7c:	mov	r2, r7
   12a80:	bne	13020 <abort@plt+0x1e90>
   12a84:	mov	r6, r7
   12a88:	mov	r3, r9
   12a8c:	mov	r7, r2
   12a90:	b	125d0 <abort@plt+0x1440>
   12a94:	mov	r2, r7
   12a98:	mov	r6, r7
   12a9c:	mov	r3, #0
   12aa0:	mov	r7, r2
   12aa4:	mov	r5, #32
   12aa8:	b	125d0 <abort@plt+0x1440>
   12aac:	mov	r6, r7
   12ab0:	b	127c0 <abort@plt+0x1630>
   12ab4:	mov	r7, #0
   12ab8:	ldr	r3, [sp, #64]	; 0x40
   12abc:	cmp	r3, #1
   12ac0:	bne	130e0 <abort@plt+0x1f50>
   12ac4:	bl	11070 <__ctype_b_loc@plt>
   12ac8:	ldr	r2, [r0]
   12acc:	sxth	r3, r5
   12ad0:	lsl	r3, r3, #1
   12ad4:	ldr	r1, [sp, #64]	; 0x40
   12ad8:	ldrh	r3, [r2, r3]
   12adc:	mov	ip, r1
   12ae0:	and	r3, r3, #16384	; 0x4000
   12ae4:	cmp	r3, #0
   12ae8:	ldr	r3, [sp, #40]	; 0x28
   12aec:	movne	r6, #1
   12af0:	moveq	r6, #0
   12af4:	movne	r2, #0
   12af8:	andeq	r2, r3, #1
   12afc:	cmp	r2, #0
   12b00:	bne	13428 <abort@plt+0x2298>
   12b04:	sub	r3, fp, #2
   12b08:	clz	r3, r3
   12b0c:	lsr	r3, r3, #5
   12b10:	b	125d0 <abort@plt+0x1440>
   12b14:	cmp	r4, #0
   12b18:	bne	137b8 <abort@plt+0x2628>
   12b1c:	str	r4, [sp, #40]	; 0x28
   12b20:	cmp	sl, #0
   12b24:	bne	137e8 <abort@plt+0x2658>
   12b28:	mov	r3, #1
   12b2c:	movw	r2, #23220	; 0x5ab4
   12b30:	movt	r2, #1
   12b34:	mov	r4, r3
   12b38:	mov	r8, #2
   12b3c:	str	r3, [sp, #36]	; 0x24
   12b40:	str	sl, [sp, #44]	; 0x2c
   12b44:	str	sl, [sp, #48]	; 0x30
   12b48:	str	r3, [sp, #56]	; 0x38
   12b4c:	str	r2, [sp, #60]	; 0x3c
   12b50:	str	sl, [sp, #68]	; 0x44
   12b54:	str	sl, [sp, #72]	; 0x48
   12b58:	b	12130 <abort@plt+0xfa0>
   12b5c:	ldr	r3, [sp, #32]
   12b60:	ldrb	r5, [r3, r9]
   12b64:	cmp	r5, #126	; 0x7e
   12b68:	ldrls	pc, [pc, r5, lsl #2]
   12b6c:	b	12ab8 <abort@plt+0x1928>
   12b70:	muleq	r1, r4, sp
   12b74:			; <UNDEFINED> instruction: 0x00012ab8
   12b78:			; <UNDEFINED> instruction: 0x00012ab8
   12b7c:			; <UNDEFINED> instruction: 0x00012ab8
   12b80:			; <UNDEFINED> instruction: 0x00012ab8
   12b84:			; <UNDEFINED> instruction: 0x00012ab8
   12b88:			; <UNDEFINED> instruction: 0x00012ab8
   12b8c:	andeq	r2, r1, ip, lsl #27
   12b90:	andeq	r2, r1, r4, lsl #27
   12b94:	ldrdeq	r2, [r1], -r0
   12b98:	andeq	r2, r1, ip, ror sp
   12b9c:	andeq	r2, r1, r8, asr #17
   12ba0:	andeq	r2, r1, r4, ror sp
   12ba4:	andeq	r2, r1, ip, ror #26
   12ba8:			; <UNDEFINED> instruction: 0x00012ab8
   12bac:			; <UNDEFINED> instruction: 0x00012ab8
   12bb0:			; <UNDEFINED> instruction: 0x00012ab8
   12bb4:			; <UNDEFINED> instruction: 0x00012ab8
   12bb8:			; <UNDEFINED> instruction: 0x00012ab8
   12bbc:			; <UNDEFINED> instruction: 0x00012ab8
   12bc0:			; <UNDEFINED> instruction: 0x00012ab8
   12bc4:			; <UNDEFINED> instruction: 0x00012ab8
   12bc8:			; <UNDEFINED> instruction: 0x00012ab8
   12bcc:			; <UNDEFINED> instruction: 0x00012ab8
   12bd0:			; <UNDEFINED> instruction: 0x00012ab8
   12bd4:			; <UNDEFINED> instruction: 0x00012ab8
   12bd8:			; <UNDEFINED> instruction: 0x00012ab8
   12bdc:			; <UNDEFINED> instruction: 0x00012ab8
   12be0:			; <UNDEFINED> instruction: 0x00012ab8
   12be4:			; <UNDEFINED> instruction: 0x00012ab8
   12be8:			; <UNDEFINED> instruction: 0x00012ab8
   12bec:			; <UNDEFINED> instruction: 0x00012ab8
   12bf0:	andeq	r2, r1, r8, ror #27
   12bf4:	andeq	r2, r1, r8, asr #27
   12bf8:	andeq	r2, r1, r8, asr #27
   12bfc:			; <UNDEFINED> instruction: 0x00012db8
   12c00:	andeq	r2, r1, r8, asr #27
   12c04:	andeq	r2, r1, r4, lsl #22
   12c08:	andeq	r2, r1, r8, asr #27
   12c0c:	strdeq	r2, [r1], -r8
   12c10:	andeq	r2, r1, r8, asr #27
   12c14:	andeq	r2, r1, r8, asr #27
   12c18:	andeq	r2, r1, r8, asr #27
   12c1c:	andeq	r2, r1, r4, lsl #22
   12c20:	andeq	r2, r1, r4, lsl #22
   12c24:	andeq	r2, r1, r4, lsl #22
   12c28:	andeq	r2, r1, r4, lsl #22
   12c2c:	andeq	r2, r1, r4, lsl #22
   12c30:	andeq	r2, r1, r4, lsl #22
   12c34:	andeq	r2, r1, r4, lsl #22
   12c38:	andeq	r2, r1, r4, lsl #22
   12c3c:	andeq	r2, r1, r4, lsl #22
   12c40:	andeq	r2, r1, r4, lsl #22
   12c44:	andeq	r2, r1, r4, lsl #22
   12c48:	andeq	r2, r1, r4, lsl #22
   12c4c:	andeq	r2, r1, r4, lsl #22
   12c50:	andeq	r2, r1, r4, lsl #22
   12c54:	andeq	r2, r1, r4, lsl #22
   12c58:	andeq	r2, r1, r4, lsl #22
   12c5c:	andeq	r2, r1, r8, asr #27
   12c60:	andeq	r2, r1, r8, asr #27
   12c64:	andeq	r2, r1, r8, asr #27
   12c68:	andeq	r2, r1, r8, asr #27
   12c6c:	andeq	r2, r1, ip, asr #15
   12c70:			; <UNDEFINED> instruction: 0x00012ab8
   12c74:	andeq	r2, r1, r4, lsl #22
   12c78:	andeq	r2, r1, r4, lsl #22
   12c7c:	andeq	r2, r1, r4, lsl #22
   12c80:	andeq	r2, r1, r4, lsl #22
   12c84:	andeq	r2, r1, r4, lsl #22
   12c88:	andeq	r2, r1, r4, lsl #22
   12c8c:	andeq	r2, r1, r4, lsl #22
   12c90:	andeq	r2, r1, r4, lsl #22
   12c94:	andeq	r2, r1, r4, lsl #22
   12c98:	andeq	r2, r1, r4, lsl #22
   12c9c:	andeq	r2, r1, r4, lsl #22
   12ca0:	andeq	r2, r1, r4, lsl #22
   12ca4:	andeq	r2, r1, r4, lsl #22
   12ca8:	andeq	r2, r1, r4, lsl #22
   12cac:	andeq	r2, r1, r4, lsl #22
   12cb0:	andeq	r2, r1, r4, lsl #22
   12cb4:	andeq	r2, r1, r4, lsl #22
   12cb8:	andeq	r2, r1, r4, lsl #22
   12cbc:	andeq	r2, r1, r4, lsl #22
   12cc0:	andeq	r2, r1, r4, lsl #22
   12cc4:	andeq	r2, r1, r4, lsl #22
   12cc8:	andeq	r2, r1, r4, lsl #22
   12ccc:	andeq	r2, r1, r4, lsl #22
   12cd0:	andeq	r2, r1, r4, lsl #22
   12cd4:	andeq	r2, r1, r4, lsl #22
   12cd8:	andeq	r2, r1, r4, lsl #22
   12cdc:	andeq	r2, r1, r8, asr #27
   12ce0:	andeq	r2, r1, r4, ror r7
   12ce4:	andeq	r2, r1, r4, lsl #22
   12ce8:	andeq	r2, r1, r8, asr #27
   12cec:	andeq	r2, r1, r4, lsl #22
   12cf0:	andeq	r2, r1, r8, asr #27
   12cf4:	andeq	r2, r1, r4, lsl #22
   12cf8:	andeq	r2, r1, r4, lsl #22
   12cfc:	andeq	r2, r1, r4, lsl #22
   12d00:	andeq	r2, r1, r4, lsl #22
   12d04:	andeq	r2, r1, r4, lsl #22
   12d08:	andeq	r2, r1, r4, lsl #22
   12d0c:	andeq	r2, r1, r4, lsl #22
   12d10:	andeq	r2, r1, r4, lsl #22
   12d14:	andeq	r2, r1, r4, lsl #22
   12d18:	andeq	r2, r1, r4, lsl #22
   12d1c:	andeq	r2, r1, r4, lsl #22
   12d20:	andeq	r2, r1, r4, lsl #22
   12d24:	andeq	r2, r1, r4, lsl #22
   12d28:	andeq	r2, r1, r4, lsl #22
   12d2c:	andeq	r2, r1, r4, lsl #22
   12d30:	andeq	r2, r1, r4, lsl #22
   12d34:	andeq	r2, r1, r4, lsl #22
   12d38:	andeq	r2, r1, r4, lsl #22
   12d3c:	andeq	r2, r1, r4, lsl #22
   12d40:	andeq	r2, r1, r4, lsl #22
   12d44:	andeq	r2, r1, r4, lsl #22
   12d48:	andeq	r2, r1, r4, lsl #22
   12d4c:	andeq	r2, r1, r4, lsl #22
   12d50:	andeq	r2, r1, r4, lsl #22
   12d54:	andeq	r2, r1, r4, lsl #22
   12d58:	andeq	r2, r1, r4, lsl #22
   12d5c:	muleq	r1, r8, r5
   12d60:	andeq	r2, r1, r8, asr #27
   12d64:	muleq	r1, r8, r5
   12d68:			; <UNDEFINED> instruction: 0x00012db8
   12d6c:	mov	r3, #114	; 0x72
   12d70:	b	128d4 <abort@plt+0x1744>
   12d74:	mov	r3, #102	; 0x66
   12d78:	b	127a4 <abort@plt+0x1614>
   12d7c:	mov	r3, #110	; 0x6e
   12d80:	b	128d4 <abort@plt+0x1744>
   12d84:	mov	r3, #98	; 0x62
   12d88:	b	127a4 <abort@plt+0x1614>
   12d8c:	mov	r3, #97	; 0x61
   12d90:	b	127a4 <abort@plt+0x1614>
   12d94:	ldr	r3, [sp, #40]	; 0x28
   12d98:	cmp	r3, #0
   12d9c:	bne	129ac <abort@plt+0x181c>
   12da0:	ldr	r3, [sp, #156]	; 0x9c
   12da4:	tst	r3, #1
   12da8:	addne	r9, r9, #1
   12dac:	bne	12140 <abort@plt+0xfb0>
   12db0:	ldr	r7, [sp, #40]	; 0x28
   12db4:	b	127b0 <abort@plt+0x1620>
   12db8:	sub	r3, fp, #2
   12dbc:	clz	r3, r3
   12dc0:	lsr	r3, r3, #5
   12dc4:	b	125c4 <abort@plt+0x1434>
   12dc8:	sub	r3, fp, #2
   12dcc:	mov	r6, #0
   12dd0:	clz	r3, r3
   12dd4:	lsr	r3, r3, #5
   12dd8:	ldr	r2, [sp, #44]	; 0x2c
   12ddc:	tst	r2, r3
   12de0:	beq	125d0 <abort@plt+0x1440>
   12de4:	b	128ec <abort@plt+0x175c>
   12de8:	sub	r3, fp, #2
   12dec:	clz	r3, r3
   12df0:	lsr	r3, r3, #5
   12df4:	b	12dd8 <abort@plt+0x1c48>
   12df8:	ldr	r3, [sp, #52]	; 0x34
   12dfc:	ldrb	r5, [r3]
   12e00:	cmp	r5, #126	; 0x7e
   12e04:	ldrls	pc, [pc, r5, lsl #2]
   12e08:	b	12ab4 <abort@plt+0x1924>
   12e0c:	andeq	r2, r1, ip, lsr #19
   12e10:			; <UNDEFINED> instruction: 0x00012ab4
   12e14:			; <UNDEFINED> instruction: 0x00012ab4
   12e18:			; <UNDEFINED> instruction: 0x00012ab4
   12e1c:			; <UNDEFINED> instruction: 0x00012ab4
   12e20:			; <UNDEFINED> instruction: 0x00012ab4
   12e24:			; <UNDEFINED> instruction: 0x00012ab4
   12e28:	muleq	r1, r0, r9
   12e2c:	andeq	r2, r1, r8, lsl #19
   12e30:	andeq	r3, r1, r4, asr #32
   12e34:	andeq	r2, r1, ip, ror r9
   12e38:	andeq	r3, r1, r8, lsr r0
   12e3c:	andeq	r2, r1, r8, asr r9
   12e40:	andeq	r2, r1, r4, lsr #19
   12e44:			; <UNDEFINED> instruction: 0x00012ab4
   12e48:			; <UNDEFINED> instruction: 0x00012ab4
   12e4c:			; <UNDEFINED> instruction: 0x00012ab4
   12e50:			; <UNDEFINED> instruction: 0x00012ab4
   12e54:			; <UNDEFINED> instruction: 0x00012ab4
   12e58:			; <UNDEFINED> instruction: 0x00012ab4
   12e5c:			; <UNDEFINED> instruction: 0x00012ab4
   12e60:			; <UNDEFINED> instruction: 0x00012ab4
   12e64:			; <UNDEFINED> instruction: 0x00012ab4
   12e68:			; <UNDEFINED> instruction: 0x00012ab4
   12e6c:			; <UNDEFINED> instruction: 0x00012ab4
   12e70:			; <UNDEFINED> instruction: 0x00012ab4
   12e74:			; <UNDEFINED> instruction: 0x00012ab4
   12e78:			; <UNDEFINED> instruction: 0x00012ab4
   12e7c:			; <UNDEFINED> instruction: 0x00012ab4
   12e80:			; <UNDEFINED> instruction: 0x00012ab4
   12e84:			; <UNDEFINED> instruction: 0x00012ab4
   12e88:			; <UNDEFINED> instruction: 0x00012ab4
   12e8c:	andeq	r3, r1, r0, lsr r0
   12e90:	muleq	r1, r8, r9
   12e94:	muleq	r1, r8, r9
   12e98:	andeq	r3, r1, r4, lsl r0
   12e9c:	muleq	r1, r8, r9
   12ea0:	andeq	r3, r1, r8
   12ea4:	muleq	r1, r8, r9
   12ea8:	strdeq	r2, [r1], -r4
   12eac:	muleq	r1, r8, r9
   12eb0:	muleq	r1, r8, r9
   12eb4:	muleq	r1, r8, r9
   12eb8:	andeq	r3, r1, r8
   12ebc:	andeq	r3, r1, r8
   12ec0:	andeq	r3, r1, r8
   12ec4:	andeq	r3, r1, r8
   12ec8:	andeq	r3, r1, r8
   12ecc:	andeq	r3, r1, r8
   12ed0:	andeq	r3, r1, r8
   12ed4:	andeq	r3, r1, r8
   12ed8:	andeq	r3, r1, r8
   12edc:	andeq	r3, r1, r8
   12ee0:	andeq	r3, r1, r8
   12ee4:	andeq	r3, r1, r8
   12ee8:	andeq	r3, r1, r8
   12eec:	andeq	r3, r1, r8
   12ef0:	andeq	r3, r1, r8
   12ef4:	andeq	r3, r1, r8
   12ef8:	muleq	r1, r8, r9
   12efc:	muleq	r1, r8, r9
   12f00:	muleq	r1, r8, r9
   12f04:	muleq	r1, r8, r9
   12f08:	andeq	r2, r1, r8, asr #15
   12f0c:			; <UNDEFINED> instruction: 0x00012ab4
   12f10:	andeq	r3, r1, r8
   12f14:	andeq	r3, r1, r8
   12f18:	andeq	r3, r1, r8
   12f1c:	andeq	r3, r1, r8
   12f20:	andeq	r3, r1, r8
   12f24:	andeq	r3, r1, r8
   12f28:	andeq	r3, r1, r8
   12f2c:	andeq	r3, r1, r8
   12f30:	andeq	r3, r1, r8
   12f34:	andeq	r3, r1, r8
   12f38:	andeq	r3, r1, r8
   12f3c:	andeq	r3, r1, r8
   12f40:	andeq	r3, r1, r8
   12f44:	andeq	r3, r1, r8
   12f48:	andeq	r3, r1, r8
   12f4c:	andeq	r3, r1, r8
   12f50:	andeq	r3, r1, r8
   12f54:	andeq	r3, r1, r8
   12f58:	andeq	r3, r1, r8
   12f5c:	andeq	r3, r1, r8
   12f60:	andeq	r3, r1, r8
   12f64:	andeq	r3, r1, r8
   12f68:	andeq	r3, r1, r8
   12f6c:	andeq	r3, r1, r8
   12f70:	andeq	r3, r1, r8
   12f74:	andeq	r3, r1, r8
   12f78:	muleq	r1, r8, r9
   12f7c:	andeq	r2, r1, r0, ror r7
   12f80:	andeq	r3, r1, r8
   12f84:	muleq	r1, r8, r9
   12f88:	andeq	r3, r1, r8
   12f8c:	muleq	r1, r8, r9
   12f90:	andeq	r3, r1, r8
   12f94:	andeq	r3, r1, r8
   12f98:	andeq	r3, r1, r8
   12f9c:	andeq	r3, r1, r8
   12fa0:	andeq	r3, r1, r8
   12fa4:	andeq	r3, r1, r8
   12fa8:	andeq	r3, r1, r8
   12fac:	andeq	r3, r1, r8
   12fb0:	andeq	r3, r1, r8
   12fb4:	andeq	r3, r1, r8
   12fb8:	andeq	r3, r1, r8
   12fbc:	andeq	r3, r1, r8
   12fc0:	andeq	r3, r1, r8
   12fc4:	andeq	r3, r1, r8
   12fc8:	andeq	r3, r1, r8
   12fcc:	andeq	r3, r1, r8
   12fd0:	andeq	r3, r1, r8
   12fd4:	andeq	r3, r1, r8
   12fd8:	andeq	r3, r1, r8
   12fdc:	andeq	r3, r1, r8
   12fe0:	andeq	r3, r1, r8
   12fe4:	andeq	r3, r1, r8
   12fe8:	andeq	r3, r1, r8
   12fec:	andeq	r3, r1, r8
   12ff0:	andeq	r3, r1, r8
   12ff4:	andeq	r3, r1, r8
   12ff8:	muleq	r1, r4, r5
   12ffc:	muleq	r1, r8, r9
   13000:	muleq	r1, r4, r5
   13004:	andeq	r3, r1, r4, lsl r0
   13008:	mov	r6, r7
   1300c:	mov	r7, #0
   13010:	b	127c0 <abort@plt+0x1630>
   13014:	cmp	r9, #0
   13018:	mov	r2, #0
   1301c:	beq	12a84 <abort@plt+0x18f4>
   13020:	mov	r6, #0
   13024:	mov	r7, r2
   13028:	mov	r3, r6
   1302c:	b	125e0 <abort@plt+0x1450>
   13030:	mov	r2, #0
   13034:	b	12a98 <abort@plt+0x1908>
   13038:	mov	r7, #0
   1303c:	mov	r3, #118	; 0x76
   13040:	b	127a4 <abort@plt+0x1614>
   13044:	mov	r7, #0
   13048:	mov	r3, #116	; 0x74
   1304c:	b	128d4 <abort@plt+0x1744>
   13050:	ldr	r3, [sp, #44]	; 0x2c
   13054:	b	12608 <abort@plt+0x1478>
   13058:	ldr	r3, [sp, #44]	; 0x2c
   1305c:	cmp	r3, #0
   13060:	bne	134d0 <abort@plt+0x2340>
   13064:	add	r9, r9, #1
   13068:	mov	r6, #0
   1306c:	ldr	r3, [sp, #48]	; 0x30
   13070:	mov	r5, #92	; 0x5c
   13074:	b	12894 <abort@plt+0x1704>
   13078:	ldr	r3, [sp, #32]
   1307c:	ldrb	r2, [r3, #1]
   13080:	adds	r2, r2, #0
   13084:	movne	r2, #1
   13088:	b	125b0 <abort@plt+0x1420>
   1308c:	ldr	r3, [sp, #156]	; 0x9c
   13090:	ands	r3, r3, #4
   13094:	beq	130bc <abort@plt+0x1f2c>
   13098:	ldr	r2, [sp, #28]
   1309c:	add	r3, r9, #2
   130a0:	cmp	r3, r2
   130a4:	bcs	130b8 <abort@plt+0x1f28>
   130a8:	ldr	r2, [sp, #52]	; 0x34
   130ac:	ldrb	r5, [r2, #1]
   130b0:	cmp	r5, #63	; 0x3f
   130b4:	beq	13534 <abort@plt+0x23a4>
   130b8:	mov	r3, #0
   130bc:	mov	r5, #63	; 0x3f
   130c0:	mov	r6, r3
   130c4:	b	125d0 <abort@plt+0x1440>
   130c8:	ldr	r3, [sp, #44]	; 0x2c
   130cc:	cmp	r3, #0
   130d0:	bne	134d0 <abort@plt+0x2340>
   130d4:	mov	r6, r3
   130d8:	mov	r5, #63	; 0x3f
   130dc:	b	12608 <abort@plt+0x1478>
   130e0:	ldr	r1, [sp, #28]
   130e4:	mov	r2, #0
   130e8:	mov	r3, #0
   130ec:	strd	r2, [sp, #104]	; 0x68
   130f0:	cmn	r1, #1
   130f4:	bne	13104 <abort@plt+0x1f74>
   130f8:	ldr	r0, [sp, #32]
   130fc:	bl	110a0 <strlen@plt>
   13100:	str	r0, [sp, #28]
   13104:	str	r8, [sp, #76]	; 0x4c
   13108:	mov	r3, #0
   1310c:	str	sl, [sp, #80]	; 0x50
   13110:	ldr	sl, [sp, #32]
   13114:	str	r5, [sp, #84]	; 0x54
   13118:	mov	r5, r3
   1311c:	ldr	r8, [sp, #44]	; 0x2c
   13120:	str	r7, [sp, #88]	; 0x58
   13124:	str	r4, [sp, #92]	; 0x5c
   13128:	ldr	r2, [sp, #28]
   1312c:	add	r4, r9, r5
   13130:	add	r3, sp, #104	; 0x68
   13134:	add	r7, sl, r4
   13138:	add	r0, sp, #100	; 0x64
   1313c:	mov	r1, r7
   13140:	sub	r2, r2, r4
   13144:	bl	15048 <abort@plt+0x3eb8>
   13148:	subs	r1, r0, #0
   1314c:	beq	13198 <abort@plt+0x2008>
   13150:	cmn	r1, #1
   13154:	beq	13510 <abort@plt+0x2380>
   13158:	cmn	r1, #2
   1315c:	beq	13630 <abort@plt+0x24a0>
   13160:	cmp	fp, #2
   13164:	movne	r3, #0
   13168:	andeq	r3, r8, #1
   1316c:	cmp	r3, #0
   13170:	bne	132fc <abort@plt+0x216c>
   13174:	ldr	r0, [sp, #100]	; 0x64
   13178:	add	r5, r5, r1
   1317c:	bl	10fbc <iswprint@plt>
   13180:	cmp	r0, #0
   13184:	add	r0, sp, #104	; 0x68
   13188:	moveq	r6, #0
   1318c:	bl	10f44 <mbsinit@plt>
   13190:	cmp	r0, #0
   13194:	beq	13128 <abort@plt+0x1f98>
   13198:	ldr	r3, [sp, #40]	; 0x28
   1319c:	mov	ip, r5
   131a0:	eor	r2, r6, #1
   131a4:	ldr	r8, [sp, #76]	; 0x4c
   131a8:	ldr	sl, [sp, #80]	; 0x50
   131ac:	and	r2, r2, r3
   131b0:	ldr	r5, [sp, #84]	; 0x54
   131b4:	ldr	r7, [sp, #88]	; 0x58
   131b8:	ldr	r4, [sp, #92]	; 0x5c
   131bc:	cmp	ip, #1
   131c0:	bls	12afc <abort@plt+0x196c>
   131c4:	add	r1, ip, r9
   131c8:	mov	r0, #39	; 0x27
   131cc:	ldr	lr, [sp, #52]	; 0x34
   131d0:	mov	ip, #0
   131d4:	str	r6, [sp, #52]	; 0x34
   131d8:	ldr	r6, [sp, #48]	; 0x30
   131dc:	b	13298 <abort@plt+0x2108>
   131e0:	ldr	ip, [sp, #44]	; 0x2c
   131e4:	sub	r3, fp, #2
   131e8:	clz	r3, r3
   131ec:	lsr	r3, r3, #5
   131f0:	cmp	ip, #0
   131f4:	bne	13408 <abort@plt+0x2278>
   131f8:	eor	ip, r6, #1
   131fc:	ands	r3, r3, ip
   13200:	beq	13230 <abort@plt+0x20a0>
   13204:	cmp	sl, r4
   13208:	add	ip, r4, #1
   1320c:	strbhi	r0, [r8, r4]
   13210:	cmp	sl, ip
   13214:	movhi	r6, #36	; 0x24
   13218:	strbhi	r6, [r8, ip]
   1321c:	add	ip, r4, #2
   13220:	mov	r6, r3
   13224:	cmp	sl, ip
   13228:	add	r4, r4, #3
   1322c:	strbhi	r0, [r8, ip]
   13230:	cmp	sl, r4
   13234:	movhi	r3, #92	; 0x5c
   13238:	strbhi	r3, [r8, r4]
   1323c:	add	r3, r4, #1
   13240:	cmp	sl, r3
   13244:	bls	13254 <abort@plt+0x20c4>
   13248:	lsr	ip, r5, #6
   1324c:	add	ip, ip, #48	; 0x30
   13250:	strb	ip, [r8, r3]
   13254:	add	r3, r4, #2
   13258:	cmp	sl, r3
   1325c:	bls	1326c <abort@plt+0x20dc>
   13260:	ubfx	ip, r5, #3, #3
   13264:	add	ip, ip, #48	; 0x30
   13268:	strb	ip, [r8, r3]
   1326c:	add	r9, r9, #1
   13270:	and	r5, r5, #7
   13274:	cmp	r9, r1
   13278:	add	r5, r5, #48	; 0x30
   1327c:	add	r4, r4, #3
   13280:	bcs	13434 <abort@plt+0x22a4>
   13284:	mov	ip, r2
   13288:	cmp	sl, r4
   1328c:	strbhi	r5, [r8, r4]
   13290:	add	r4, r4, #1
   13294:	ldrb	r5, [lr, #1]!
   13298:	cmp	r2, #0
   1329c:	bne	131e0 <abort@plt+0x2050>
   132a0:	eor	r3, ip, #1
   132a4:	cmp	r7, #0
   132a8:	and	r3, r3, r6
   132ac:	uxtb	r3, r3
   132b0:	beq	132c4 <abort@plt+0x2134>
   132b4:	cmp	sl, r4
   132b8:	movhi	r7, #92	; 0x5c
   132bc:	strbhi	r7, [r8, r4]
   132c0:	add	r4, r4, #1
   132c4:	add	r9, r9, #1
   132c8:	cmp	r9, r1
   132cc:	bcs	1341c <abort@plt+0x228c>
   132d0:	cmp	r3, #0
   132d4:	beq	13454 <abort@plt+0x22c4>
   132d8:	cmp	sl, r4
   132dc:	add	r3, r4, #1
   132e0:	mov	r7, #0
   132e4:	strbhi	r0, [r8, r4]
   132e8:	cmp	sl, r3
   132ec:	add	r4, r4, #2
   132f0:	mov	r6, r7
   132f4:	strbhi	r0, [r8, r3]
   132f8:	b	13288 <abort@plt+0x20f8>
   132fc:	cmp	r1, #1
   13300:	beq	13174 <abort@plt+0x1fe4>
   13304:	add	r2, r4, #1
   13308:	add	r3, sl, r1
   1330c:	add	r2, sl, r2
   13310:	add	r4, r3, r4
   13314:	ldrb	r3, [r2], #1
   13318:	sub	r3, r3, #91	; 0x5b
   1331c:	cmp	r3, #33	; 0x21
   13320:	ldrls	pc, [pc, r3, lsl #2]
   13324:	b	133b0 <abort@plt+0x2220>
   13328:			; <UNDEFINED> instruction: 0x000133bc
   1332c:			; <UNDEFINED> instruction: 0x000133bc
   13330:			; <UNDEFINED> instruction: 0x000133b0
   13334:			; <UNDEFINED> instruction: 0x000133bc
   13338:			; <UNDEFINED> instruction: 0x000133b0
   1333c:			; <UNDEFINED> instruction: 0x000133bc
   13340:			; <UNDEFINED> instruction: 0x000133b0
   13344:			; <UNDEFINED> instruction: 0x000133b0
   13348:			; <UNDEFINED> instruction: 0x000133b0
   1334c:			; <UNDEFINED> instruction: 0x000133b0
   13350:			; <UNDEFINED> instruction: 0x000133b0
   13354:			; <UNDEFINED> instruction: 0x000133b0
   13358:			; <UNDEFINED> instruction: 0x000133b0
   1335c:			; <UNDEFINED> instruction: 0x000133b0
   13360:			; <UNDEFINED> instruction: 0x000133b0
   13364:			; <UNDEFINED> instruction: 0x000133b0
   13368:			; <UNDEFINED> instruction: 0x000133b0
   1336c:			; <UNDEFINED> instruction: 0x000133b0
   13370:			; <UNDEFINED> instruction: 0x000133b0
   13374:			; <UNDEFINED> instruction: 0x000133b0
   13378:			; <UNDEFINED> instruction: 0x000133b0
   1337c:			; <UNDEFINED> instruction: 0x000133b0
   13380:			; <UNDEFINED> instruction: 0x000133b0
   13384:			; <UNDEFINED> instruction: 0x000133b0
   13388:			; <UNDEFINED> instruction: 0x000133b0
   1338c:			; <UNDEFINED> instruction: 0x000133b0
   13390:			; <UNDEFINED> instruction: 0x000133b0
   13394:			; <UNDEFINED> instruction: 0x000133b0
   13398:			; <UNDEFINED> instruction: 0x000133b0
   1339c:			; <UNDEFINED> instruction: 0x000133b0
   133a0:			; <UNDEFINED> instruction: 0x000133b0
   133a4:			; <UNDEFINED> instruction: 0x000133b0
   133a8:			; <UNDEFINED> instruction: 0x000133b0
   133ac:			; <UNDEFINED> instruction: 0x000133bc
   133b0:	cmp	r4, r2
   133b4:	bne	13314 <abort@plt+0x2184>
   133b8:	b	13174 <abort@plt+0x1fe4>
   133bc:	mov	r8, #2
   133c0:	ldr	fp, [sp, #76]	; 0x4c
   133c4:	ldr	sl, [sp, #80]	; 0x50
   133c8:	b	128f4 <abort@plt+0x1764>
   133cc:	ldr	r2, [sp, #40]	; 0x28
   133d0:	str	fp, [sp, #152]	; 0x98
   133d4:	mov	fp, r8
   133d8:	ldr	r8, [sp, #152]	; 0x98
   133dc:	and	r2, r2, r3
   133e0:	str	r2, [sp, #40]	; 0x28
   133e4:	b	128f4 <abort@plt+0x1764>
   133e8:	cmp	sl, r4
   133ec:	movls	r0, r4
   133f0:	bls	12a24 <abort@plt+0x1894>
   133f4:	ldr	r3, [sp, #48]	; 0x30
   133f8:	b	12a14 <abort@plt+0x1884>
   133fc:	str	sl, [sp, #72]	; 0x48
   13400:	ldr	sl, [sp, #44]	; 0x2c
   13404:	b	12864 <abort@plt+0x16d4>
   13408:	str	r3, [sp, #40]	; 0x28
   1340c:	str	fp, [sp, #152]	; 0x98
   13410:	mov	fp, r8
   13414:	ldr	r8, [sp, #152]	; 0x98
   13418:	b	128f4 <abort@plt+0x1764>
   1341c:	str	r6, [sp, #48]	; 0x30
   13420:	ldr	r6, [sp, #52]	; 0x34
   13424:	b	12894 <abort@plt+0x1704>
   13428:	mov	r6, #0
   1342c:	ldr	r2, [sp, #40]	; 0x28
   13430:	b	131c4 <abort@plt+0x2034>
   13434:	str	r6, [sp, #48]	; 0x30
   13438:	ldr	r6, [sp, #52]	; 0x34
   1343c:	b	12680 <abort@plt+0x14f0>
   13440:	add	r4, r4, #4
   13444:	mov	r6, #0
   13448:	str	r3, [sp, #48]	; 0x30
   1344c:	mov	r5, #48	; 0x30
   13450:	b	12608 <abort@plt+0x1478>
   13454:	mov	r7, r3
   13458:	b	13288 <abort@plt+0x20f8>
   1345c:	mov	r3, #1
   13460:	movw	r2, #23200	; 0x5aa0
   13464:	movt	r2, #1
   13468:	mov	r4, r3
   1346c:	str	r3, [sp, #36]	; 0x24
   13470:	str	r3, [sp, #40]	; 0x28
   13474:	str	sl, [sp, #44]	; 0x2c
   13478:	str	sl, [sp, #48]	; 0x30
   1347c:	str	r3, [sp, #56]	; 0x38
   13480:	str	r2, [sp, #60]	; 0x3c
   13484:	str	sl, [sp, #68]	; 0x44
   13488:	str	sl, [sp, #72]	; 0x48
   1348c:	b	12130 <abort@plt+0xfa0>
   13490:	mov	r3, r6
   13494:	mov	r5, #48	; 0x30
   13498:	mov	r6, #0
   1349c:	b	12608 <abort@plt+0x1478>
   134a0:	mov	r5, r3
   134a4:	b	12980 <abort@plt+0x17f0>
   134a8:	cmp	sl, r4
   134ac:	mov	r5, #48	; 0x30
   134b0:	movhi	r3, #48	; 0x30
   134b4:	strbhi	r3, [r8, r4]
   134b8:	add	r3, r0, #2
   134bc:	add	r4, r0, #3
   134c0:	cmp	sl, r3
   134c4:	movhi	r1, #48	; 0x30
   134c8:	strbhi	r1, [r8, r3]
   134cc:	b	12a58 <abort@plt+0x18c8>
   134d0:	str	fp, [sp, #152]	; 0x98
   134d4:	mov	fp, r8
   134d8:	ldr	r8, [sp, #152]	; 0x98
   134dc:	b	128f4 <abort@plt+0x1764>
   134e0:	ldr	r3, [sp, #164]	; 0xa4
   134e4:	ldrb	r3, [r3]
   134e8:	cmp	r3, #0
   134ec:	beq	12100 <abort@plt+0xf70>
   134f0:	ldr	r2, [sp, #164]	; 0xa4
   134f4:	cmp	sl, r4
   134f8:	strbhi	r3, [fp, r4]
   134fc:	add	r4, r4, #1
   13500:	ldrb	r3, [r2, #1]!
   13504:	cmp	r3, #0
   13508:	bne	134f4 <abort@plt+0x2364>
   1350c:	b	12100 <abort@plt+0xf70>
   13510:	mov	ip, r5
   13514:	mov	r6, #0
   13518:	ldr	r2, [sp, #40]	; 0x28
   1351c:	ldr	r8, [sp, #76]	; 0x4c
   13520:	ldr	sl, [sp, #80]	; 0x50
   13524:	ldr	r5, [sp, #84]	; 0x54
   13528:	ldr	r7, [sp, #88]	; 0x58
   1352c:	ldr	r4, [sp, #92]	; 0x5c
   13530:	b	131bc <abort@plt+0x202c>
   13534:	ldr	r2, [sp, #32]
   13538:	ldrb	r1, [r2, r3]
   1353c:	sub	r2, r1, #33	; 0x21
   13540:	cmp	r2, #29
   13544:	ldrls	pc, [pc, r2, lsl #2]
   13548:	b	13624 <abort@plt+0x2494>
   1354c:	andeq	r3, r1, r4, asr #11
   13550:	andeq	r3, r1, r4, lsr #12
   13554:	andeq	r3, r1, r4, lsr #12
   13558:	andeq	r3, r1, r4, lsr #12
   1355c:	andeq	r3, r1, r4, lsr #12
   13560:	andeq	r3, r1, r4, lsr #12
   13564:	andeq	r3, r1, r4, asr #11
   13568:	andeq	r3, r1, r4, asr #11
   1356c:	andeq	r3, r1, r4, asr #11
   13570:	andeq	r3, r1, r4, lsr #12
   13574:	andeq	r3, r1, r4, lsr #12
   13578:	andeq	r3, r1, r4, lsr #12
   1357c:	andeq	r3, r1, r4, asr #11
   13580:	andeq	r3, r1, r4, lsr #12
   13584:	andeq	r3, r1, r4, asr #11
   13588:	andeq	r3, r1, r4, lsr #12
   1358c:	andeq	r3, r1, r4, lsr #12
   13590:	andeq	r3, r1, r4, lsr #12
   13594:	andeq	r3, r1, r4, lsr #12
   13598:	andeq	r3, r1, r4, lsr #12
   1359c:	andeq	r3, r1, r4, lsr #12
   135a0:	andeq	r3, r1, r4, lsr #12
   135a4:	andeq	r3, r1, r4, lsr #12
   135a8:	andeq	r3, r1, r4, lsr #12
   135ac:	andeq	r3, r1, r4, lsr #12
   135b0:	andeq	r3, r1, r4, lsr #12
   135b4:	andeq	r3, r1, r4, lsr #12
   135b8:	andeq	r3, r1, r4, asr #11
   135bc:	andeq	r3, r1, r4, asr #11
   135c0:	andeq	r3, r1, r4, asr #11
   135c4:	ldr	r2, [sp, #44]	; 0x2c
   135c8:	cmp	r2, #0
   135cc:	bne	13728 <abort@plt+0x2598>
   135d0:	cmp	sl, r4
   135d4:	mov	r5, r1
   135d8:	movhi	r2, #63	; 0x3f
   135dc:	mov	r9, r3
   135e0:	strbhi	r2, [r8, r4]
   135e4:	add	r2, r4, #1
   135e8:	cmp	sl, r2
   135ec:	movhi	r0, #34	; 0x22
   135f0:	strbhi	r0, [r8, r2]
   135f4:	add	r2, r4, #2
   135f8:	cmp	sl, r2
   135fc:	movhi	r0, #34	; 0x22
   13600:	strbhi	r0, [r8, r2]
   13604:	add	r2, r4, #3
   13608:	add	r4, r4, #4
   1360c:	cmp	sl, r2
   13610:	movhi	r0, #63	; 0x3f
   13614:	strbhi	r0, [r8, r2]
   13618:	mov	r2, #0
   1361c:	mov	r6, r2
   13620:	b	12a58 <abort@plt+0x18c8>
   13624:	mov	r3, #0
   13628:	mov	r6, r3
   1362c:	b	125d0 <abort@plt+0x1440>
   13630:	ldr	r0, [sp, #28]
   13634:	mov	r1, r4
   13638:	mov	r2, r7
   1363c:	mov	r3, r5
   13640:	mov	ip, r5
   13644:	ldr	r8, [sp, #76]	; 0x4c
   13648:	ldr	sl, [sp, #80]	; 0x50
   1364c:	cmp	r1, r0
   13650:	ldr	r5, [sp, #84]	; 0x54
   13654:	ldr	r7, [sp, #88]	; 0x58
   13658:	ldr	r4, [sp, #92]	; 0x5c
   1365c:	bcs	13690 <abort@plt+0x2500>
   13660:	ldrb	r6, [r2]
   13664:	cmp	r6, #0
   13668:	bne	1367c <abort@plt+0x24ec>
   1366c:	b	137b0 <abort@plt+0x2620>
   13670:	ldrb	r6, [r2, #1]!
   13674:	cmp	r6, #0
   13678:	beq	13738 <abort@plt+0x25a8>
   1367c:	add	r3, r3, #1
   13680:	add	r1, r9, r3
   13684:	cmp	r1, r0
   13688:	bcc	13670 <abort@plt+0x24e0>
   1368c:	mov	ip, r3
   13690:	mov	r6, #0
   13694:	ldr	r2, [sp, #40]	; 0x28
   13698:	b	131bc <abort@plt+0x202c>
   1369c:	mov	r3, #1
   136a0:	mov	r2, #0
   136a4:	mov	r4, r2
   136a8:	str	r3, [sp, #36]	; 0x24
   136ac:	str	r3, [sp, #40]	; 0x28
   136b0:	str	r3, [sp, #44]	; 0x2c
   136b4:	str	r2, [sp, #48]	; 0x30
   136b8:	str	r3, [sp, #56]	; 0x38
   136bc:	movw	r3, #23200	; 0x5aa0
   136c0:	movt	r3, #1
   136c4:	str	r3, [sp, #60]	; 0x3c
   136c8:	str	r2, [sp, #68]	; 0x44
   136cc:	str	r2, [sp, #72]	; 0x48
   136d0:	b	12130 <abort@plt+0xfa0>
   136d4:	mov	r2, r3
   136d8:	ldr	r3, [sp, #60]	; 0x3c
   136dc:	cmp	r3, #0
   136e0:	moveq	r2, #0
   136e4:	andne	r2, r2, #1
   136e8:	cmp	r2, #0
   136ec:	beq	13718 <abort@plt+0x2588>
   136f0:	mov	r2, r3
   136f4:	ldrb	r3, [r3]
   136f8:	cmp	r3, #0
   136fc:	beq	13718 <abort@plt+0x2588>
   13700:	cmp	sl, r4
   13704:	strbhi	r3, [fp, r4]
   13708:	add	r4, r4, #1
   1370c:	ldrb	r3, [r2, #1]!
   13710:	cmp	r3, #0
   13714:	bne	13700 <abort@plt+0x2570>
   13718:	cmp	sl, r4
   1371c:	movhi	r3, #0
   13720:	strbhi	r3, [fp, r4]
   13724:	b	12938 <abort@plt+0x17a8>
   13728:	str	fp, [sp, #152]	; 0x98
   1372c:	mov	fp, r8
   13730:	ldr	r8, [sp, #152]	; 0x98
   13734:	b	12900 <abort@plt+0x1770>
   13738:	mov	ip, r3
   1373c:	ldr	r2, [sp, #40]	; 0x28
   13740:	b	131bc <abort@plt+0x202c>
   13744:	str	fp, [sp, #152]	; 0x98
   13748:	mov	fp, r8
   1374c:	ldr	r8, [sp, #152]	; 0x98
   13750:	sub	r3, r8, #2
   13754:	clz	r3, r3
   13758:	lsr	r3, r3, #5
   1375c:	str	r3, [sp, #40]	; 0x28
   13760:	b	128f4 <abort@plt+0x1764>
   13764:	mov	ip, #5
   13768:	ldr	r3, [sp, #28]
   1376c:	str	ip, [sp]
   13770:	ldr	r2, [sp, #156]	; 0x9c
   13774:	ldr	ip, [sp, #164]	; 0xa4
   13778:	ldr	r0, [sp, #160]	; 0xa0
   1377c:	str	r2, [sp, #4]
   13780:	ldr	r2, [sp, #32]
   13784:	ldr	r1, [sp, #72]	; 0x48
   13788:	str	ip, [sp, #12]
   1378c:	ldr	ip, [sp, #168]	; 0xa8
   13790:	str	r0, [sp, #8]
   13794:	mov	r0, fp
   13798:	str	ip, [sp, #16]
   1379c:	bl	12048 <abort@plt+0xeb8>
   137a0:	mov	r4, r0
   137a4:	b	12938 <abort@plt+0x17a8>
   137a8:	mov	r8, #2
   137ac:	b	128f4 <abort@plt+0x1764>
   137b0:	ldr	r2, [sp, #40]	; 0x28
   137b4:	b	131bc <abort@plt+0x202c>
   137b8:	mov	r3, #0
   137bc:	mov	r2, #1
   137c0:	mov	r4, r3
   137c4:	strd	r2, [sp, #36]	; 0x24
   137c8:	strd	r2, [sp, #44]	; 0x2c
   137cc:	str	r2, [sp, #56]	; 0x38
   137d0:	str	r3, [sp, #68]	; 0x44
   137d4:	str	r3, [sp, #72]	; 0x48
   137d8:	movw	r3, #23220	; 0x5ab4
   137dc:	movt	r3, #1
   137e0:	str	r3, [sp, #60]	; 0x3c
   137e4:	b	12130 <abort@plt+0xfa0>
   137e8:	mov	r3, #0
   137ec:	mov	r1, #1
   137f0:	mov	r2, r3
   137f4:	str	r1, [sp, #36]	; 0x24
   137f8:	str	r3, [sp, #48]	; 0x30
   137fc:	str	sl, [sp, #72]	; 0x48
   13800:	b	12738 <abort@plt+0x15a8>
   13804:	bl	11190 <abort@plt>
   13808:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1380c:	mov	r4, r0
   13810:	mov	r5, r3
   13814:	strd	r6, [sp, #8]
   13818:	movw	r7, #24848	; 0x6110
   1381c:	movt	r7, #2
   13820:	strd	r8, [sp, #16]
   13824:	strd	sl, [sp, #24]
   13828:	mov	sl, r1
   1382c:	mov	fp, r2
   13830:	str	lr, [sp, #32]
   13834:	sub	sp, sp, #60	; 0x3c
   13838:	bl	110ac <__errno_location@plt>
   1383c:	mov	r8, r0
   13840:	cmn	r4, #-2147483647	; 0x80000001
   13844:	ldr	r6, [r7]
   13848:	movne	r0, #0
   1384c:	moveq	r0, #1
   13850:	ldr	r3, [r8]
   13854:	orrs	r0, r0, r4, lsr #31
   13858:	str	r3, [sp, #28]
   1385c:	bne	139ec <abort@plt+0x285c>
   13860:	ldr	r3, [r7, #4]
   13864:	cmp	r3, r4
   13868:	bgt	138c8 <abort@plt+0x2738>
   1386c:	add	r1, r7, #8
   13870:	sub	r2, r4, r3
   13874:	str	r3, [sp, #52]	; 0x34
   13878:	cmp	r6, r1
   1387c:	add	r2, r2, #1
   13880:	beq	139c4 <abort@plt+0x2834>
   13884:	mov	r1, #8
   13888:	mov	r0, r6
   1388c:	mvn	r3, #-2147483648	; 0x80000000
   13890:	str	r1, [sp]
   13894:	add	r1, sp, #52	; 0x34
   13898:	bl	14964 <abort@plt+0x37d4>
   1389c:	mov	r6, r0
   138a0:	str	r0, [r7]
   138a4:	ldr	r0, [r7, #4]
   138a8:	mov	r1, #0
   138ac:	ldr	r2, [sp, #52]	; 0x34
   138b0:	sub	r2, r2, r0
   138b4:	add	r0, r6, r0, lsl #3
   138b8:	lsl	r2, r2, #3
   138bc:	bl	110c4 <memset@plt>
   138c0:	ldr	r3, [sp, #52]	; 0x34
   138c4:	str	r3, [r7, #4]
   138c8:	ldr	r1, [r5, #4]
   138cc:	add	r0, r6, r4, lsl #3
   138d0:	add	ip, r5, #8
   138d4:	mov	r3, fp
   138d8:	mov	r2, sl
   138dc:	ldr	r7, [r0, #4]
   138e0:	str	r0, [sp, #36]	; 0x24
   138e4:	str	ip, [sp, #40]	; 0x28
   138e8:	orr	r0, r1, #1
   138ec:	ldr	r9, [r6, r4, lsl #3]
   138f0:	str	ip, [sp, #8]
   138f4:	ldr	lr, [r5, #44]	; 0x2c
   138f8:	str	r0, [sp, #4]
   138fc:	ldr	ip, [r5]
   13900:	mov	r1, r9
   13904:	str	ip, [sp, #32]
   13908:	ldr	ip, [r5, #40]	; 0x28
   1390c:	str	ip, [sp, #12]
   13910:	ldr	ip, [sp, #32]
   13914:	str	lr, [sp, #16]
   13918:	str	r0, [sp, #44]	; 0x2c
   1391c:	mov	r0, r7
   13920:	str	ip, [sp]
   13924:	bl	12048 <abort@plt+0xeb8>
   13928:	cmp	r9, r0
   1392c:	bhi	1399c <abort@plt+0x280c>
   13930:	add	r9, r0, #1
   13934:	movw	r3, #24956	; 0x617c
   13938:	movt	r3, #2
   1393c:	cmp	r7, r3
   13940:	str	r9, [r6, r4, lsl #3]
   13944:	beq	13950 <abort@plt+0x27c0>
   13948:	mov	r0, r7
   1394c:	bl	14ecc <abort@plt+0x3d3c>
   13950:	mov	r0, r9
   13954:	bl	147b4 <abort@plt+0x3624>
   13958:	ldr	ip, [r5]
   1395c:	mov	r3, fp
   13960:	mov	r2, sl
   13964:	mov	r1, r9
   13968:	mov	r7, r0
   1396c:	ldr	lr, [sp, #36]	; 0x24
   13970:	ldr	r4, [r5, #40]	; 0x28
   13974:	str	r0, [lr, #4]
   13978:	ldr	lr, [r5, #44]	; 0x2c
   1397c:	str	ip, [sp]
   13980:	ldr	ip, [sp, #44]	; 0x2c
   13984:	str	ip, [sp, #4]
   13988:	ldr	ip, [sp, #40]	; 0x28
   1398c:	str	r4, [sp, #12]
   13990:	str	lr, [sp, #16]
   13994:	str	ip, [sp, #8]
   13998:	bl	12048 <abort@plt+0xeb8>
   1399c:	ldr	r3, [sp, #28]
   139a0:	mov	r0, r7
   139a4:	str	r3, [r8]
   139a8:	add	sp, sp, #60	; 0x3c
   139ac:	ldrd	r4, [sp]
   139b0:	ldrd	r6, [sp, #8]
   139b4:	ldrd	r8, [sp, #16]
   139b8:	ldrd	sl, [sp, #24]
   139bc:	add	sp, sp, #32
   139c0:	pop	{pc}		; (ldr pc, [sp], #4)
   139c4:	mov	r1, #8
   139c8:	mvn	r3, #-2147483648	; 0x80000000
   139cc:	str	r1, [sp]
   139d0:	add	r1, sp, #52	; 0x34
   139d4:	bl	14964 <abort@plt+0x37d4>
   139d8:	ldrd	r2, [r7, #8]
   139dc:	mov	r6, r0
   139e0:	str	r0, [r7]
   139e4:	strd	r2, [r0]
   139e8:	b	138a4 <abort@plt+0x2714>
   139ec:	bl	11190 <abort@plt>
   139f0:	strd	r4, [sp, #-16]!
   139f4:	mov	r5, r0
   139f8:	str	r6, [sp, #8]
   139fc:	str	lr, [sp, #12]
   13a00:	bl	110ac <__errno_location@plt>
   13a04:	mov	r4, r0
   13a08:	cmp	r5, #0
   13a0c:	ldr	r0, [pc, #32]	; 13a34 <abort@plt+0x28a4>
   13a10:	mov	r1, #48	; 0x30
   13a14:	movne	r0, r5
   13a18:	ldr	r6, [r4]
   13a1c:	bl	14adc <abort@plt+0x394c>
   13a20:	str	r6, [r4]
   13a24:	ldrd	r4, [sp]
   13a28:	ldr	r6, [sp, #8]
   13a2c:	add	sp, sp, #12
   13a30:	pop	{pc}		; (ldr pc, [sp], #4)
   13a34:	andeq	r6, r2, ip, ror r2
   13a38:	ldr	r3, [pc, #12]	; 13a4c <abort@plt+0x28bc>
   13a3c:	cmp	r0, #0
   13a40:	moveq	r0, r3
   13a44:	ldr	r0, [r0]
   13a48:	bx	lr
   13a4c:	andeq	r6, r2, ip, ror r2
   13a50:	ldr	r3, [pc, #12]	; 13a64 <abort@plt+0x28d4>
   13a54:	cmp	r0, #0
   13a58:	moveq	r0, r3
   13a5c:	str	r1, [r0]
   13a60:	bx	lr
   13a64:	andeq	r6, r2, ip, ror r2
   13a68:	ldr	r3, [pc, #52]	; 13aa4 <abort@plt+0x2914>
   13a6c:	cmp	r0, #0
   13a70:	push	{lr}		; (str lr, [sp, #-4]!)
   13a74:	lsr	lr, r1, #5
   13a78:	and	r1, r1, #31
   13a7c:	moveq	r0, r3
   13a80:	add	r3, r0, #8
   13a84:	ldr	ip, [r3, lr, lsl #2]
   13a88:	lsr	r0, ip, r1
   13a8c:	eor	r2, r2, r0
   13a90:	and	r0, r0, #1
   13a94:	and	r2, r2, #1
   13a98:	eor	r1, ip, r2, lsl r1
   13a9c:	str	r1, [r3, lr, lsl #2]
   13aa0:	pop	{pc}		; (ldr pc, [sp], #4)
   13aa4:	andeq	r6, r2, ip, ror r2
   13aa8:	ldr	r3, [pc, #16]	; 13ac0 <abort@plt+0x2930>
   13aac:	cmp	r0, #0
   13ab0:	movne	r3, r0
   13ab4:	ldr	r0, [r3, #4]
   13ab8:	str	r1, [r3, #4]
   13abc:	bx	lr
   13ac0:	andeq	r6, r2, ip, ror r2
   13ac4:	ldr	r3, [pc, #48]	; 13afc <abort@plt+0x296c>
   13ac8:	cmp	r0, #0
   13acc:	mov	ip, #10
   13ad0:	moveq	r0, r3
   13ad4:	cmp	r2, #0
   13ad8:	cmpne	r1, #0
   13adc:	str	ip, [r0]
   13ae0:	beq	13af0 <abort@plt+0x2960>
   13ae4:	str	r1, [r0, #40]	; 0x28
   13ae8:	str	r2, [r0, #44]	; 0x2c
   13aec:	bx	lr
   13af0:	str	r4, [sp, #-8]!
   13af4:	str	lr, [sp, #4]
   13af8:	bl	11190 <abort@plt>
   13afc:	andeq	r6, r2, ip, ror r2
   13b00:	strd	r4, [sp, #-28]!	; 0xffffffe4
   13b04:	strd	r6, [sp, #8]
   13b08:	mov	r7, r0
   13b0c:	mov	r6, r1
   13b10:	strd	r8, [sp, #16]
   13b14:	mov	r8, r2
   13b18:	mov	r9, r3
   13b1c:	str	lr, [sp, #24]
   13b20:	sub	sp, sp, #28
   13b24:	ldr	r4, [sp, #56]	; 0x38
   13b28:	ldr	ip, [pc, #104]	; 13b98 <abort@plt+0x2a08>
   13b2c:	cmp	r4, #0
   13b30:	moveq	r4, ip
   13b34:	bl	110ac <__errno_location@plt>
   13b38:	ldr	ip, [r4, #44]	; 0x2c
   13b3c:	mov	r5, r0
   13b40:	mov	r1, r6
   13b44:	add	lr, r4, #8
   13b48:	mov	r3, r9
   13b4c:	ldr	r6, [r5]
   13b50:	mov	r2, r8
   13b54:	mov	r0, r7
   13b58:	str	ip, [sp, #16]
   13b5c:	ldr	ip, [r4, #40]	; 0x28
   13b60:	str	lr, [sp, #8]
   13b64:	str	ip, [sp, #12]
   13b68:	ldr	ip, [r4, #4]
   13b6c:	str	ip, [sp, #4]
   13b70:	ldr	ip, [r4]
   13b74:	str	ip, [sp]
   13b78:	bl	12048 <abort@plt+0xeb8>
   13b7c:	str	r6, [r5]
   13b80:	add	sp, sp, #28
   13b84:	ldrd	r4, [sp]
   13b88:	ldrd	r6, [sp, #8]
   13b8c:	ldrd	r8, [sp, #16]
   13b90:	add	sp, sp, #24
   13b94:	pop	{pc}		; (ldr pc, [sp], #4)
   13b98:	andeq	r6, r2, ip, ror r2
   13b9c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   13ba0:	cmp	r3, #0
   13ba4:	ldr	r4, [pc, #220]	; 13c88 <abort@plt+0x2af8>
   13ba8:	movne	r4, r3
   13bac:	strd	r6, [sp, #8]
   13bb0:	mov	r6, r2
   13bb4:	strd	r8, [sp, #16]
   13bb8:	mov	r9, r0
   13bbc:	strd	sl, [sp, #24]
   13bc0:	mov	sl, r1
   13bc4:	str	lr, [sp, #32]
   13bc8:	sub	sp, sp, #44	; 0x2c
   13bcc:	bl	110ac <__errno_location@plt>
   13bd0:	ldr	r5, [r4, #4]
   13bd4:	mov	r7, r0
   13bd8:	mov	r1, #0
   13bdc:	add	r8, r4, #8
   13be0:	mov	r3, sl
   13be4:	ldr	ip, [r4, #44]	; 0x2c
   13be8:	mov	r2, r9
   13bec:	mov	r0, r1
   13bf0:	ldr	lr, [r7]
   13bf4:	cmp	r6, r1
   13bf8:	orreq	r5, r5, #1
   13bfc:	str	ip, [sp, #16]
   13c00:	ldr	ip, [r4, #40]	; 0x28
   13c04:	stmib	sp, {r5, r8, ip}
   13c08:	ldr	ip, [r4]
   13c0c:	str	lr, [sp, #28]
   13c10:	str	ip, [sp]
   13c14:	bl	12048 <abort@plt+0xeb8>
   13c18:	add	r1, r0, #1
   13c1c:	mov	fp, r0
   13c20:	mov	r0, r1
   13c24:	str	r1, [sp, #36]	; 0x24
   13c28:	bl	147b4 <abort@plt+0x3624>
   13c2c:	ldr	ip, [r4, #44]	; 0x2c
   13c30:	mov	r3, sl
   13c34:	mov	r2, r9
   13c38:	ldr	r1, [sp, #36]	; 0x24
   13c3c:	str	ip, [sp, #16]
   13c40:	ldr	ip, [r4, #40]	; 0x28
   13c44:	str	r0, [sp, #32]
   13c48:	stmib	sp, {r5, r8, ip}
   13c4c:	ldr	ip, [r4]
   13c50:	str	ip, [sp]
   13c54:	bl	12048 <abort@plt+0xeb8>
   13c58:	ldr	lr, [sp, #28]
   13c5c:	cmp	r6, #0
   13c60:	ldr	r0, [sp, #32]
   13c64:	str	lr, [r7]
   13c68:	strne	fp, [r6]
   13c6c:	add	sp, sp, #44	; 0x2c
   13c70:	ldrd	r4, [sp]
   13c74:	ldrd	r6, [sp, #8]
   13c78:	ldrd	r8, [sp, #16]
   13c7c:	ldrd	sl, [sp, #24]
   13c80:	add	sp, sp, #32
   13c84:	pop	{pc}		; (ldr pc, [sp], #4)
   13c88:	andeq	r6, r2, ip, ror r2
   13c8c:	mov	r3, r2
   13c90:	mov	r2, #0
   13c94:	b	13b9c <abort@plt+0x2a0c>
   13c98:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13c9c:	movw	r5, #24848	; 0x6110
   13ca0:	movt	r5, #2
   13ca4:	ldr	r3, [r5, #4]
   13ca8:	strd	r6, [sp, #8]
   13cac:	str	r8, [sp, #16]
   13cb0:	str	lr, [sp, #20]
   13cb4:	ldr	r7, [r5]
   13cb8:	cmp	r3, #1
   13cbc:	ble	13ce0 <abort@plt+0x2b50>
   13cc0:	mov	r4, #1
   13cc4:	add	r6, r7, #4
   13cc8:	ldr	r0, [r6, r4, lsl #3]
   13ccc:	add	r4, r4, #1
   13cd0:	bl	14ecc <abort@plt+0x3d3c>
   13cd4:	ldr	r3, [r5, #4]
   13cd8:	cmp	r3, r4
   13cdc:	bgt	13cc8 <abort@plt+0x2b38>
   13ce0:	ldr	r0, [r7, #4]
   13ce4:	movw	r4, #24956	; 0x617c
   13ce8:	movt	r4, #2
   13cec:	cmp	r0, r4
   13cf0:	beq	13d04 <abort@plt+0x2b74>
   13cf4:	bl	14ecc <abort@plt+0x3d3c>
   13cf8:	mov	r3, #256	; 0x100
   13cfc:	str	r3, [r5, #8]
   13d00:	str	r4, [r5, #12]
   13d04:	ldr	r4, [pc, #44]	; 13d38 <abort@plt+0x2ba8>
   13d08:	cmp	r7, r4
   13d0c:	beq	13d1c <abort@plt+0x2b8c>
   13d10:	mov	r0, r7
   13d14:	bl	14ecc <abort@plt+0x3d3c>
   13d18:	str	r4, [r5]
   13d1c:	mov	r3, #1
   13d20:	ldrd	r6, [sp, #8]
   13d24:	str	r3, [r5, #4]
   13d28:	ldrd	r4, [sp]
   13d2c:	ldr	r8, [sp, #16]
   13d30:	add	sp, sp, #20
   13d34:	pop	{pc}		; (ldr pc, [sp], #4)
   13d38:	andeq	r6, r2, r8, lsl r1
   13d3c:	ldr	r3, [pc, #4]	; 13d48 <abort@plt+0x2bb8>
   13d40:	mvn	r2, #0
   13d44:	b	13808 <abort@plt+0x2678>
   13d48:	andeq	r6, r2, ip, ror r2
   13d4c:	ldr	r3, [pc]	; 13d54 <abort@plt+0x2bc4>
   13d50:	b	13808 <abort@plt+0x2678>
   13d54:	andeq	r6, r2, ip, ror r2
   13d58:	mov	r1, r0
   13d5c:	ldr	r3, [pc, #8]	; 13d6c <abort@plt+0x2bdc>
   13d60:	mvn	r2, #0
   13d64:	mov	r0, #0
   13d68:	b	13808 <abort@plt+0x2678>
   13d6c:	andeq	r6, r2, ip, ror r2
   13d70:	mov	r2, r1
   13d74:	ldr	r3, [pc, #8]	; 13d84 <abort@plt+0x2bf4>
   13d78:	mov	r1, r0
   13d7c:	mov	r0, #0
   13d80:	b	13808 <abort@plt+0x2678>
   13d84:	andeq	r6, r2, ip, ror r2
   13d88:	strd	r4, [sp, #-12]!
   13d8c:	mov	r5, r2
   13d90:	mov	r4, r0
   13d94:	str	lr, [sp, #8]
   13d98:	sub	sp, sp, #52	; 0x34
   13d9c:	mov	r0, sp
   13da0:	bl	11ea4 <abort@plt+0xd14>
   13da4:	mov	r3, sp
   13da8:	mov	r1, r5
   13dac:	mov	r0, r4
   13db0:	mvn	r2, #0
   13db4:	bl	13808 <abort@plt+0x2678>
   13db8:	add	sp, sp, #52	; 0x34
   13dbc:	ldrd	r4, [sp]
   13dc0:	add	sp, sp, #8
   13dc4:	pop	{pc}		; (ldr pc, [sp], #4)
   13dc8:	strd	r4, [sp, #-16]!
   13dcc:	mov	r5, r2
   13dd0:	mov	r4, r0
   13dd4:	str	r6, [sp, #8]
   13dd8:	mov	r6, r3
   13ddc:	str	lr, [sp, #12]
   13de0:	sub	sp, sp, #48	; 0x30
   13de4:	mov	r0, sp
   13de8:	bl	11ea4 <abort@plt+0xd14>
   13dec:	mov	r3, sp
   13df0:	mov	r2, r6
   13df4:	mov	r1, r5
   13df8:	mov	r0, r4
   13dfc:	bl	13808 <abort@plt+0x2678>
   13e00:	add	sp, sp, #48	; 0x30
   13e04:	ldrd	r4, [sp]
   13e08:	ldr	r6, [sp, #8]
   13e0c:	add	sp, sp, #12
   13e10:	pop	{pc}		; (ldr pc, [sp], #4)
   13e14:	mov	r2, r1
   13e18:	mov	r1, r0
   13e1c:	mov	r0, #0
   13e20:	b	13d88 <abort@plt+0x2bf8>
   13e24:	mov	r3, r2
   13e28:	mov	r2, r1
   13e2c:	mov	r1, r0
   13e30:	mov	r0, #0
   13e34:	b	13dc8 <abort@plt+0x2c38>
   13e38:	ldr	ip, [pc, #140]	; 13ecc <abort@plt+0x2d3c>
   13e3c:	strd	r4, [sp, #-28]!	; 0xffffffe4
   13e40:	ldrd	r4, [ip]
   13e44:	strd	r6, [sp, #8]
   13e48:	ldrd	r6, [ip, #8]
   13e4c:	strd	r8, [sp, #16]
   13e50:	lsr	r9, r2, #5
   13e54:	str	lr, [sp, #24]
   13e58:	sub	sp, sp, #52	; 0x34
   13e5c:	and	lr, r2, #31
   13e60:	add	r8, sp, #8
   13e64:	mov	r2, r1
   13e68:	strd	r4, [sp]
   13e6c:	mov	r1, r0
   13e70:	mov	r3, sp
   13e74:	strd	r6, [sp, #8]
   13e78:	mov	r0, #0
   13e7c:	ldrd	r4, [ip, #16]
   13e80:	ldrd	r6, [ip, #24]
   13e84:	strd	r4, [sp, #16]
   13e88:	ldrd	r4, [ip, #32]
   13e8c:	strd	r6, [sp, #24]
   13e90:	ldrd	r6, [ip, #40]	; 0x28
   13e94:	strd	r4, [sp, #32]
   13e98:	strd	r6, [sp, #40]	; 0x28
   13e9c:	ldr	ip, [r8, r9, lsl #2]
   13ea0:	mvn	r4, ip, lsr lr
   13ea4:	and	r4, r4, #1
   13ea8:	eor	lr, ip, r4, lsl lr
   13eac:	str	lr, [r8, r9, lsl #2]
   13eb0:	bl	13808 <abort@plt+0x2678>
   13eb4:	add	sp, sp, #52	; 0x34
   13eb8:	ldrd	r4, [sp]
   13ebc:	ldrd	r6, [sp, #8]
   13ec0:	ldrd	r8, [sp, #16]
   13ec4:	add	sp, sp, #24
   13ec8:	pop	{pc}		; (ldr pc, [sp], #4)
   13ecc:	andeq	r6, r2, ip, ror r2
   13ed0:	mov	r2, r1
   13ed4:	mvn	r1, #0
   13ed8:	b	13e38 <abort@plt+0x2ca8>
   13edc:	mov	r2, #58	; 0x3a
   13ee0:	mvn	r1, #0
   13ee4:	b	13e38 <abort@plt+0x2ca8>
   13ee8:	mov	r2, #58	; 0x3a
   13eec:	b	13e38 <abort@plt+0x2ca8>
   13ef0:	strd	r4, [sp, #-20]!	; 0xffffffec
   13ef4:	strd	r6, [sp, #8]
   13ef8:	mov	r6, r0
   13efc:	mov	r7, r2
   13f00:	str	lr, [sp, #16]
   13f04:	sub	sp, sp, #100	; 0x64
   13f08:	mov	r0, sp
   13f0c:	bl	11ea4 <abort@plt+0xd14>
   13f10:	ldrd	r4, [sp, #8]
   13f14:	mov	r1, r7
   13f18:	mov	r0, r6
   13f1c:	add	r3, sp, #48	; 0x30
   13f20:	mvn	r2, #0
   13f24:	ldrd	r6, [sp]
   13f28:	strd	r4, [sp, #56]	; 0x38
   13f2c:	ldrd	r4, [sp, #16]
   13f30:	strd	r6, [sp, #48]	; 0x30
   13f34:	ldrd	r6, [sp, #32]
   13f38:	ldr	lr, [sp, #60]	; 0x3c
   13f3c:	strd	r4, [sp, #64]	; 0x40
   13f40:	ldrd	r4, [sp, #24]
   13f44:	mvn	ip, lr
   13f48:	and	ip, ip, #67108864	; 0x4000000
   13f4c:	strd	r4, [sp, #72]	; 0x48
   13f50:	eor	ip, ip, lr
   13f54:	ldrd	r4, [sp, #40]	; 0x28
   13f58:	str	ip, [sp, #60]	; 0x3c
   13f5c:	strd	r6, [sp, #80]	; 0x50
   13f60:	strd	r4, [sp, #88]	; 0x58
   13f64:	bl	13808 <abort@plt+0x2678>
   13f68:	add	sp, sp, #100	; 0x64
   13f6c:	ldrd	r4, [sp]
   13f70:	ldrd	r6, [sp, #8]
   13f74:	add	sp, sp, #16
   13f78:	pop	{pc}		; (ldr pc, [sp], #4)
   13f7c:	ldr	ip, [pc, #156]	; 14020 <abort@plt+0x2e90>
   13f80:	cmp	r2, #0
   13f84:	cmpne	r1, #0
   13f88:	strd	r4, [sp, #-32]!	; 0xffffffe0
   13f8c:	strd	r6, [sp, #8]
   13f90:	mov	r6, r2
   13f94:	str	r8, [sp, #16]
   13f98:	mov	r8, r3
   13f9c:	strd	sl, [sp, #20]
   13fa0:	ldrd	r4, [ip]
   13fa4:	str	lr, [sp, #28]
   13fa8:	sub	sp, sp, #48	; 0x30
   13fac:	mov	lr, #10
   13fb0:	ldrd	r2, [ip, #8]
   13fb4:	ldrd	sl, [ip, #16]
   13fb8:	strd	r4, [sp]
   13fbc:	ldrd	r4, [ip, #32]
   13fc0:	str	lr, [sp]
   13fc4:	strd	r2, [sp, #8]
   13fc8:	strd	sl, [sp, #16]
   13fcc:	ldrd	r2, [ip, #24]
   13fd0:	ldrd	sl, [ip, #40]	; 0x28
   13fd4:	strd	r2, [sp, #24]
   13fd8:	strd	r4, [sp, #32]
   13fdc:	strd	sl, [sp, #40]	; 0x28
   13fe0:	beq	1401c <abort@plt+0x2e8c>
   13fe4:	ldr	r2, [sp, #80]	; 0x50
   13fe8:	mov	r7, r1
   13fec:	mov	r3, sp
   13ff0:	mov	r1, r8
   13ff4:	str	r7, [sp, #40]	; 0x28
   13ff8:	str	r6, [sp, #44]	; 0x2c
   13ffc:	bl	13808 <abort@plt+0x2678>
   14000:	add	sp, sp, #48	; 0x30
   14004:	ldrd	r4, [sp]
   14008:	ldrd	r6, [sp, #8]
   1400c:	ldr	r8, [sp, #16]
   14010:	ldrd	sl, [sp, #20]
   14014:	add	sp, sp, #28
   14018:	pop	{pc}		; (ldr pc, [sp], #4)
   1401c:	bl	11190 <abort@plt>
   14020:	andeq	r6, r2, ip, ror r2
   14024:	mvn	ip, #0
   14028:	push	{lr}		; (str lr, [sp, #-4]!)
   1402c:	sub	sp, sp, #12
   14030:	str	ip, [sp]
   14034:	bl	13f7c <abort@plt+0x2dec>
   14038:	add	sp, sp, #12
   1403c:	pop	{pc}		; (ldr pc, [sp], #4)
   14040:	mvn	ip, #0
   14044:	push	{lr}		; (str lr, [sp, #-4]!)
   14048:	sub	sp, sp, #12
   1404c:	mov	r3, r2
   14050:	mov	r2, r1
   14054:	mov	r1, r0
   14058:	mov	r0, #0
   1405c:	str	ip, [sp]
   14060:	bl	13f7c <abort@plt+0x2dec>
   14064:	add	sp, sp, #12
   14068:	pop	{pc}		; (ldr pc, [sp], #4)
   1406c:	push	{lr}		; (str lr, [sp, #-4]!)
   14070:	sub	sp, sp, #12
   14074:	str	r3, [sp]
   14078:	mov	r3, r2
   1407c:	mov	r2, r1
   14080:	mov	r1, r0
   14084:	mov	r0, #0
   14088:	bl	13f7c <abort@plt+0x2dec>
   1408c:	add	sp, sp, #12
   14090:	pop	{pc}		; (ldr pc, [sp], #4)
   14094:	ldr	r3, [pc]	; 1409c <abort@plt+0x2f0c>
   14098:	b	13808 <abort@plt+0x2678>
   1409c:	andeq	r6, r2, r0, lsr #2
   140a0:	mov	r2, r1
   140a4:	ldr	r3, [pc, #8]	; 140b4 <abort@plt+0x2f24>
   140a8:	mov	r1, r0
   140ac:	mov	r0, #0
   140b0:	b	13808 <abort@plt+0x2678>
   140b4:	andeq	r6, r2, r0, lsr #2
   140b8:	ldr	r3, [pc, #4]	; 140c4 <abort@plt+0x2f34>
   140bc:	mvn	r2, #0
   140c0:	b	13808 <abort@plt+0x2678>
   140c4:	andeq	r6, r2, r0, lsr #2
   140c8:	mov	r1, r0
   140cc:	ldr	r3, [pc, #8]	; 140dc <abort@plt+0x2f4c>
   140d0:	mvn	r2, #0
   140d4:	mov	r0, #0
   140d8:	b	13808 <abort@plt+0x2678>
   140dc:	andeq	r6, r2, r0, lsr #2
   140e0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   140e4:	subs	r4, r0, #0
   140e8:	strd	r6, [sp, #8]
   140ec:	str	r8, [sp, #16]
   140f0:	str	lr, [sp, #20]
   140f4:	beq	14158 <abort@plt+0x2fc8>
   140f8:	cmp	r4, #10
   140fc:	beq	14118 <abort@plt+0x2f88>
   14100:	mov	r0, r4
   14104:	ldrd	r4, [sp]
   14108:	ldrd	r6, [sp, #8]
   1410c:	ldr	r8, [sp, #16]
   14110:	add	sp, sp, #20
   14114:	pop	{pc}		; (ldr pc, [sp], #4)
   14118:	mov	r5, r1
   1411c:	movw	r1, #23332	; 0x5b24
   14120:	movt	r1, #1
   14124:	ldr	r6, [r5]
   14128:	mov	r0, r6
   1412c:	bl	10efc <strcmp@plt>
   14130:	subs	r7, r0, #0
   14134:	bne	14100 <abort@plt+0x2f70>
   14138:	mov	r0, r6
   1413c:	mvn	r4, #0
   14140:	bl	11148 <freecon@plt>
   14144:	str	r7, [r5]
   14148:	bl	110ac <__errno_location@plt>
   1414c:	mov	r3, #61	; 0x3d
   14150:	str	r3, [r0]
   14154:	b	14100 <abort@plt+0x2f70>
   14158:	bl	110ac <__errno_location@plt>
   1415c:	mov	r3, #95	; 0x5f
   14160:	mvn	r4, #0
   14164:	str	r3, [r0]
   14168:	b	14100 <abort@plt+0x2f70>
   1416c:	str	r4, [sp, #-8]!
   14170:	mov	r4, r1
   14174:	str	lr, [sp, #4]
   14178:	bl	11094 <getfilecon@plt>
   1417c:	mov	r1, r4
   14180:	ldr	r4, [sp]
   14184:	ldr	lr, [sp, #4]
   14188:	add	sp, sp, #8
   1418c:	b	140e0 <abort@plt+0x2f50>
   14190:	str	r4, [sp, #-8]!
   14194:	mov	r4, r1
   14198:	str	lr, [sp, #4]
   1419c:	bl	11028 <lgetfilecon@plt>
   141a0:	mov	r1, r4
   141a4:	ldr	r4, [sp]
   141a8:	ldr	lr, [sp, #4]
   141ac:	add	sp, sp, #8
   141b0:	b	140e0 <abort@plt+0x2f50>
   141b4:	str	r4, [sp, #-8]!
   141b8:	mov	r4, r1
   141bc:	str	lr, [sp, #4]
   141c0:	bl	10fa4 <fgetfilecon@plt>
   141c4:	mov	r1, r4
   141c8:	ldr	r4, [sp]
   141cc:	ldr	lr, [sp, #4]
   141d0:	add	sp, sp, #8
   141d4:	b	140e0 <abort@plt+0x2f50>
   141d8:	cmp	r1, #0
   141dc:	strd	r4, [sp, #-16]!
   141e0:	mov	ip, r3
   141e4:	str	r6, [sp, #8]
   141e8:	mov	r4, r0
   141ec:	str	lr, [sp, #12]
   141f0:	sub	sp, sp, #32
   141f4:	ldr	r5, [sp, #48]	; 0x30
   141f8:	ldr	r6, [sp, #52]	; 0x34
   141fc:	beq	14340 <abort@plt+0x31b0>
   14200:	mov	r3, r1
   14204:	mov	r1, #1
   14208:	stm	sp, {r2, ip}
   1420c:	movw	r2, #23344	; 0x5b30
   14210:	movt	r2, #1
   14214:	bl	110e8 <__fprintf_chk@plt>
   14218:	mov	r2, #5
   1421c:	movw	r1, #23364	; 0x5b44
   14220:	movt	r1, #1
   14224:	mov	r0, #0
   14228:	bl	10f80 <dcgettext@plt>
   1422c:	movw	ip, #2022	; 0x7e6
   14230:	mov	r3, r0
   14234:	mov	r1, #1
   14238:	movw	r2, #24092	; 0x5e1c
   1423c:	movt	r2, #1
   14240:	mov	r0, r4
   14244:	str	ip, [sp]
   14248:	bl	110e8 <__fprintf_chk@plt>
   1424c:	mov	r1, r4
   14250:	mov	r0, #10
   14254:	bl	10f68 <fputc_unlocked@plt>
   14258:	mov	r2, #5
   1425c:	movw	r1, #23368	; 0x5b48
   14260:	movt	r1, #1
   14264:	mov	r0, #0
   14268:	bl	10f80 <dcgettext@plt>
   1426c:	mov	r2, r0
   14270:	mov	r1, #1
   14274:	movw	r3, #23540	; 0x5bf4
   14278:	movt	r3, #1
   1427c:	mov	r0, r4
   14280:	bl	110e8 <__fprintf_chk@plt>
   14284:	mov	r1, r4
   14288:	mov	r0, #10
   1428c:	bl	10f68 <fputc_unlocked@plt>
   14290:	cmp	r6, #9
   14294:	ldrls	pc, [pc, r6, lsl #2]
   14298:	b	145ac <abort@plt+0x341c>
   1429c:	andeq	r4, r1, ip, lsr #6
   142a0:	andeq	r4, r1, ip, asr r3
   142a4:	muleq	r1, r8, r3
   142a8:	ldrdeq	r4, [r1], -r8
   142ac:	andeq	r4, r1, r0, lsr #8
   142b0:	andeq	r4, r1, r8, asr r4
   142b4:	andeq	r4, r1, r0, lsr #9
   142b8:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   142bc:	andeq	r4, r1, ip, asr #10
   142c0:	andeq	r4, r1, r4, asr #5
   142c4:	movw	r1, #23844	; 0x5d24
   142c8:	movt	r1, #1
   142cc:	mov	r2, #5
   142d0:	mov	r0, #0
   142d4:	bl	10f80 <dcgettext@plt>
   142d8:	ldr	lr, [r5, #4]
   142dc:	mov	r2, r0
   142e0:	mov	r1, #1
   142e4:	mov	r0, r4
   142e8:	ldr	r3, [r5, #8]
   142ec:	ldr	ip, [r5, #32]
   142f0:	str	lr, [sp]
   142f4:	ldr	lr, [r5, #12]
   142f8:	str	ip, [sp, #28]
   142fc:	ldr	ip, [r5, #28]
   14300:	str	r3, [sp, #4]
   14304:	ldr	r3, [r5, #16]
   14308:	str	lr, [sp, #8]
   1430c:	ldr	lr, [r5, #20]
   14310:	str	ip, [sp, #24]
   14314:	ldr	ip, [r5, #24]
   14318:	str	r3, [sp, #12]
   1431c:	ldr	r3, [r5]
   14320:	str	lr, [sp, #16]
   14324:	str	ip, [sp, #20]
   14328:	bl	110e8 <__fprintf_chk@plt>
   1432c:	add	sp, sp, #32
   14330:	ldrd	r4, [sp]
   14334:	ldr	r6, [sp, #8]
   14338:	add	sp, sp, #12
   1433c:	pop	{pc}		; (ldr pc, [sp], #4)
   14340:	mov	r3, r2
   14344:	mov	r1, #1
   14348:	str	ip, [sp]
   1434c:	movw	r2, #23356	; 0x5b3c
   14350:	movt	r2, #1
   14354:	bl	110e8 <__fprintf_chk@plt>
   14358:	b	14218 <abort@plt+0x3088>
   1435c:	mov	r2, #5
   14360:	movw	r1, #23576	; 0x5c18
   14364:	movt	r1, #1
   14368:	mov	r0, #0
   1436c:	bl	10f80 <dcgettext@plt>
   14370:	ldr	r3, [r5]
   14374:	mov	r2, r0
   14378:	mov	r1, #1
   1437c:	mov	r0, r4
   14380:	add	sp, sp, #32
   14384:	ldrd	r4, [sp]
   14388:	ldr	r6, [sp, #8]
   1438c:	ldr	lr, [sp, #12]
   14390:	add	sp, sp, #16
   14394:	b	110e8 <__fprintf_chk@plt>
   14398:	mov	r2, #5
   1439c:	movw	r1, #23592	; 0x5c28
   143a0:	movt	r1, #1
   143a4:	mov	r0, #0
   143a8:	bl	10f80 <dcgettext@plt>
   143ac:	ldm	r5, {r3, ip}
   143b0:	mov	r2, r0
   143b4:	mov	r1, #1
   143b8:	mov	r0, r4
   143bc:	str	ip, [sp, #48]	; 0x30
   143c0:	add	sp, sp, #32
   143c4:	ldrd	r4, [sp]
   143c8:	ldr	r6, [sp, #8]
   143cc:	ldr	lr, [sp, #12]
   143d0:	add	sp, sp, #16
   143d4:	b	110e8 <__fprintf_chk@plt>
   143d8:	mov	r2, #5
   143dc:	movw	r1, #23616	; 0x5c40
   143e0:	movt	r1, #1
   143e4:	mov	r0, #0
   143e8:	bl	10f80 <dcgettext@plt>
   143ec:	ldm	r5, {r3, lr}
   143f0:	mov	r2, r0
   143f4:	mov	r1, #1
   143f8:	mov	r0, r4
   143fc:	ldr	ip, [r5, #8]
   14400:	str	lr, [sp, #48]	; 0x30
   14404:	str	ip, [sp, #52]	; 0x34
   14408:	add	sp, sp, #32
   1440c:	ldrd	r4, [sp]
   14410:	ldr	r6, [sp, #8]
   14414:	ldr	lr, [sp, #12]
   14418:	add	sp, sp, #16
   1441c:	b	110e8 <__fprintf_chk@plt>
   14420:	mov	r2, #5
   14424:	movw	r1, #23644	; 0x5c5c
   14428:	movt	r1, #1
   1442c:	mov	r0, #0
   14430:	bl	10f80 <dcgettext@plt>
   14434:	ldmib	r5, {r3, ip, lr}
   14438:	mov	r2, r0
   1443c:	mov	r1, #1
   14440:	mov	r0, r4
   14444:	str	r3, [sp]
   14448:	ldr	r3, [r5]
   1444c:	stmib	sp, {ip, lr}
   14450:	bl	110e8 <__fprintf_chk@plt>
   14454:	b	1432c <abort@plt+0x319c>
   14458:	mov	r2, #5
   1445c:	movw	r1, #23676	; 0x5c7c
   14460:	movt	r1, #1
   14464:	mov	r0, #0
   14468:	bl	10f80 <dcgettext@plt>
   1446c:	ldmib	r5, {ip, lr}
   14470:	mov	r2, r0
   14474:	mov	r1, #1
   14478:	mov	r0, r4
   1447c:	ldr	r3, [r5, #16]
   14480:	str	ip, [sp]
   14484:	ldr	ip, [r5, #12]
   14488:	str	r3, [sp, #12]
   1448c:	ldr	r3, [r5]
   14490:	str	lr, [sp, #4]
   14494:	str	ip, [sp, #8]
   14498:	bl	110e8 <__fprintf_chk@plt>
   1449c:	b	1432c <abort@plt+0x319c>
   144a0:	mov	r2, #5
   144a4:	movw	r1, #23712	; 0x5ca0
   144a8:	movt	r1, #1
   144ac:	mov	r0, #0
   144b0:	bl	10f80 <dcgettext@plt>
   144b4:	ldr	lr, [r5, #4]
   144b8:	mov	r2, r0
   144bc:	mov	r1, #1
   144c0:	mov	r0, r4
   144c4:	ldr	r3, [r5, #8]
   144c8:	ldr	ip, [r5, #20]
   144cc:	str	lr, [sp]
   144d0:	ldr	lr, [r5, #12]
   144d4:	str	ip, [sp, #16]
   144d8:	ldr	ip, [r5, #16]
   144dc:	str	r3, [sp, #4]
   144e0:	ldr	r3, [r5]
   144e4:	str	lr, [sp, #8]
   144e8:	str	ip, [sp, #12]
   144ec:	bl	110e8 <__fprintf_chk@plt>
   144f0:	b	1432c <abort@plt+0x319c>
   144f4:	mov	r2, #5
   144f8:	movw	r1, #23752	; 0x5cc8
   144fc:	movt	r1, #1
   14500:	mov	r0, #0
   14504:	bl	10f80 <dcgettext@plt>
   14508:	ldmib	r5, {r3, ip}
   1450c:	mov	r2, r0
   14510:	mov	r1, #1
   14514:	mov	r0, r4
   14518:	ldr	lr, [r5, #24]
   1451c:	str	r3, [sp]
   14520:	ldr	r3, [r5, #12]
   14524:	str	lr, [sp, #20]
   14528:	ldr	lr, [r5, #20]
   1452c:	str	ip, [sp, #4]
   14530:	ldr	ip, [r5, #16]
   14534:	str	r3, [sp, #8]
   14538:	ldr	r3, [r5]
   1453c:	str	ip, [sp, #12]
   14540:	str	lr, [sp, #16]
   14544:	bl	110e8 <__fprintf_chk@plt>
   14548:	b	1432c <abort@plt+0x319c>
   1454c:	mov	r2, #5
   14550:	movw	r1, #23796	; 0x5cf4
   14554:	movt	r1, #1
   14558:	mov	r0, #0
   1455c:	bl	10f80 <dcgettext@plt>
   14560:	ldmib	r5, {ip, lr}
   14564:	mov	r2, r0
   14568:	mov	r1, #1
   1456c:	mov	r0, r4
   14570:	ldr	r3, [r5, #28]
   14574:	str	ip, [sp]
   14578:	ldr	ip, [r5, #12]
   1457c:	str	r3, [sp, #24]
   14580:	ldr	r3, [r5, #24]
   14584:	str	lr, [sp, #4]
   14588:	ldr	lr, [r5, #16]
   1458c:	str	ip, [sp, #8]
   14590:	ldr	ip, [r5, #20]
   14594:	str	r3, [sp, #20]
   14598:	ldr	r3, [r5]
   1459c:	str	lr, [sp, #12]
   145a0:	str	ip, [sp, #16]
   145a4:	bl	110e8 <__fprintf_chk@plt>
   145a8:	b	1432c <abort@plt+0x319c>
   145ac:	movw	r1, #23896	; 0x5d58
   145b0:	movt	r1, #1
   145b4:	b	142cc <abort@plt+0x313c>
   145b8:	strd	r4, [sp, #-12]!
   145bc:	str	lr, [sp, #8]
   145c0:	sub	sp, sp, #12
   145c4:	ldr	r5, [sp, #24]
   145c8:	ldr	ip, [r5]
   145cc:	cmp	ip, #0
   145d0:	beq	145ec <abort@plt+0x345c>
   145d4:	mov	lr, r5
   145d8:	mov	ip, #0
   145dc:	ldr	r4, [lr, #4]!
   145e0:	add	ip, ip, #1
   145e4:	cmp	r4, #0
   145e8:	bne	145dc <abort@plt+0x344c>
   145ec:	stm	sp, {r5, ip}
   145f0:	bl	141d8 <abort@plt+0x3048>
   145f4:	add	sp, sp, #12
   145f8:	ldrd	r4, [sp]
   145fc:	add	sp, sp, #8
   14600:	pop	{pc}		; (ldr pc, [sp], #4)
   14604:	strd	r4, [sp, #-16]!
   14608:	mov	ip, #0
   1460c:	str	r6, [sp, #8]
   14610:	str	lr, [sp, #12]
   14614:	sub	sp, sp, #48	; 0x30
   14618:	ldr	r5, [sp, #64]	; 0x40
   1461c:	add	r6, sp, #8
   14620:	mov	r4, r6
   14624:	ldr	lr, [r5], #4
   14628:	cmp	lr, #0
   1462c:	str	lr, [r4], #4
   14630:	beq	14640 <abort@plt+0x34b0>
   14634:	add	ip, ip, #1
   14638:	cmp	ip, #10
   1463c:	bne	14624 <abort@plt+0x3494>
   14640:	stm	sp, {r6, ip}
   14644:	bl	141d8 <abort@plt+0x3048>
   14648:	add	sp, sp, #48	; 0x30
   1464c:	ldrd	r4, [sp]
   14650:	ldr	r6, [sp, #8]
   14654:	add	sp, sp, #12
   14658:	pop	{pc}		; (ldr pc, [sp], #4)
   1465c:	push	{r3}		; (str r3, [sp, #-4]!)
   14660:	mov	ip, #0
   14664:	strd	r4, [sp, #-12]!
   14668:	str	lr, [sp, #8]
   1466c:	sub	sp, sp, #56	; 0x38
   14670:	add	r3, sp, #72	; 0x48
   14674:	add	r5, sp, #16
   14678:	mov	r4, r3
   1467c:	mov	lr, r5
   14680:	str	r3, [sp, #12]
   14684:	ldr	r3, [r4], #4
   14688:	cmp	r3, #0
   1468c:	str	r3, [lr], #4
   14690:	beq	146a0 <abort@plt+0x3510>
   14694:	add	ip, ip, #1
   14698:	cmp	ip, #10
   1469c:	bne	14684 <abort@plt+0x34f4>
   146a0:	ldr	r3, [sp, #68]	; 0x44
   146a4:	stm	sp, {r5, ip}
   146a8:	bl	141d8 <abort@plt+0x3048>
   146ac:	add	sp, sp, #56	; 0x38
   146b0:	ldrd	r4, [sp]
   146b4:	ldr	lr, [sp, #8]
   146b8:	add	sp, sp, #12
   146bc:	add	sp, sp, #4
   146c0:	bx	lr
   146c4:	movw	r3, #24932	; 0x6164
   146c8:	movt	r3, #2
   146cc:	str	r4, [sp, #-8]!
   146d0:	mov	r0, #10
   146d4:	ldr	r1, [r3]
   146d8:	str	lr, [sp, #4]
   146dc:	bl	10f68 <fputc_unlocked@plt>
   146e0:	mov	r2, #5
   146e4:	movw	r1, #23956	; 0x5d94
   146e8:	movt	r1, #1
   146ec:	mov	r0, #0
   146f0:	bl	10f80 <dcgettext@plt>
   146f4:	mov	r1, r0
   146f8:	movw	r2, #23976	; 0x5da8
   146fc:	movt	r2, #1
   14700:	mov	r0, #1
   14704:	bl	110d0 <__printf_chk@plt>
   14708:	mov	r2, #5
   1470c:	movw	r1, #24000	; 0x5dc0
   14710:	movt	r1, #1
   14714:	mov	r0, #0
   14718:	bl	10f80 <dcgettext@plt>
   1471c:	mov	r1, r0
   14720:	movw	r3, #22080	; 0x5640
   14724:	movt	r3, #1
   14728:	movw	r2, #22120	; 0x5668
   1472c:	movt	r2, #1
   14730:	mov	r0, #1
   14734:	bl	110d0 <__printf_chk@plt>
   14738:	mov	r2, #5
   1473c:	movw	r1, #24020	; 0x5dd4
   14740:	movt	r1, #1
   14744:	mov	r0, #0
   14748:	bl	10f80 <dcgettext@plt>
   1474c:	mov	r1, r0
   14750:	movw	r2, #24060	; 0x5dfc
   14754:	movt	r2, #1
   14758:	mov	r0, #1
   1475c:	ldr	r4, [sp]
   14760:	ldr	lr, [sp, #4]
   14764:	add	sp, sp, #8
   14768:	b	110d0 <__printf_chk@plt>
   1476c:	str	r4, [sp, #-8]!
   14770:	str	lr, [sp, #4]
   14774:	bl	14c9c <abort@plt+0x3b0c>
   14778:	cmp	r0, #0
   1477c:	beq	1478c <abort@plt+0x35fc>
   14780:	ldr	r4, [sp]
   14784:	add	sp, sp, #4
   14788:	pop	{pc}		; (ldr pc, [sp], #4)
   1478c:	bl	14be4 <abort@plt+0x3a54>
   14790:	str	r4, [sp, #-8]!
   14794:	str	lr, [sp, #4]
   14798:	bl	14c9c <abort@plt+0x3b0c>
   1479c:	cmp	r0, #0
   147a0:	beq	147b0 <abort@plt+0x3620>
   147a4:	ldr	r4, [sp]
   147a8:	add	sp, sp, #4
   147ac:	pop	{pc}		; (ldr pc, [sp], #4)
   147b0:	bl	14be4 <abort@plt+0x3a54>
   147b4:	str	r4, [sp, #-8]!
   147b8:	str	lr, [sp, #4]
   147bc:	bl	14c9c <abort@plt+0x3b0c>
   147c0:	cmp	r0, #0
   147c4:	beq	147d4 <abort@plt+0x3644>
   147c8:	ldr	r4, [sp]
   147cc:	add	sp, sp, #4
   147d0:	pop	{pc}		; (ldr pc, [sp], #4)
   147d4:	bl	14be4 <abort@plt+0x3a54>
   147d8:	strd	r4, [sp, #-16]!
   147dc:	mov	r5, r0
   147e0:	mov	r4, r1
   147e4:	str	r6, [sp, #8]
   147e8:	str	lr, [sp, #12]
   147ec:	bl	14cd8 <abort@plt+0x3b48>
   147f0:	cmp	r0, #0
   147f4:	beq	14808 <abort@plt+0x3678>
   147f8:	ldrd	r4, [sp]
   147fc:	ldr	r6, [sp, #8]
   14800:	add	sp, sp, #12
   14804:	pop	{pc}		; (ldr pc, [sp], #4)
   14808:	adds	r4, r4, #0
   1480c:	movne	r4, #1
   14810:	cmp	r5, #0
   14814:	moveq	r4, #1
   14818:	cmp	r4, #0
   1481c:	beq	147f8 <abort@plt+0x3668>
   14820:	bl	14be4 <abort@plt+0x3a54>
   14824:	cmp	r1, #0
   14828:	orreq	r1, r1, #1
   1482c:	str	r4, [sp, #-8]!
   14830:	str	lr, [sp, #4]
   14834:	bl	14cd8 <abort@plt+0x3b48>
   14838:	cmp	r0, #0
   1483c:	beq	1484c <abort@plt+0x36bc>
   14840:	ldr	r4, [sp]
   14844:	add	sp, sp, #4
   14848:	pop	{pc}		; (ldr pc, [sp], #4)
   1484c:	bl	14be4 <abort@plt+0x3a54>
   14850:	strd	r4, [sp, #-16]!
   14854:	mov	r4, r0
   14858:	mov	r5, r2
   1485c:	str	r6, [sp, #8]
   14860:	mov	r6, r1
   14864:	str	lr, [sp, #12]
   14868:	bl	150b8 <abort@plt+0x3f28>
   1486c:	cmp	r0, #0
   14870:	beq	14884 <abort@plt+0x36f4>
   14874:	ldrd	r4, [sp]
   14878:	ldr	r6, [sp, #8]
   1487c:	add	sp, sp, #12
   14880:	pop	{pc}		; (ldr pc, [sp], #4)
   14884:	cmp	r4, #0
   14888:	beq	14898 <abort@plt+0x3708>
   1488c:	cmp	r6, #0
   14890:	cmpne	r5, #0
   14894:	beq	14874 <abort@plt+0x36e4>
   14898:	bl	14be4 <abort@plt+0x3a54>
   1489c:	b	14850 <abort@plt+0x36c0>
   148a0:	cmp	r2, #0
   148a4:	cmpne	r1, #0
   148a8:	str	r4, [sp, #-8]!
   148ac:	moveq	r2, #1
   148b0:	str	lr, [sp, #4]
   148b4:	moveq	r1, r2
   148b8:	bl	150b8 <abort@plt+0x3f28>
   148bc:	cmp	r0, #0
   148c0:	beq	148d0 <abort@plt+0x3740>
   148c4:	ldr	r4, [sp]
   148c8:	add	sp, sp, #4
   148cc:	pop	{pc}		; (ldr pc, [sp], #4)
   148d0:	bl	14be4 <abort@plt+0x3a54>
   148d4:	mov	r2, r1
   148d8:	mov	r1, r0
   148dc:	mov	r0, #0
   148e0:	b	14850 <abort@plt+0x36c0>
   148e4:	mov	r2, r1
   148e8:	mov	r1, r0
   148ec:	mov	r0, #0
   148f0:	b	148a0 <abort@plt+0x3710>
   148f4:	cmp	r0, #0
   148f8:	strd	r4, [sp, #-16]!
   148fc:	mov	r5, r1
   14900:	ldr	r4, [r1]
   14904:	str	r6, [sp, #8]
   14908:	str	lr, [sp, #12]
   1490c:	beq	1493c <abort@plt+0x37ac>
   14910:	lsr	r3, r4, #1
   14914:	add	r3, r3, #1
   14918:	adds	r4, r4, r3
   1491c:	bcs	14958 <abort@plt+0x37c8>
   14920:	mov	r1, r4
   14924:	bl	14850 <abort@plt+0x36c0>
   14928:	ldr	r6, [sp, #8]
   1492c:	str	r4, [r5]
   14930:	ldrd	r4, [sp]
   14934:	add	sp, sp, #12
   14938:	pop	{pc}		; (ldr pc, [sp], #4)
   1493c:	cmp	r4, #0
   14940:	bne	14920 <abort@plt+0x3790>
   14944:	mov	r4, #64	; 0x40
   14948:	udiv	r4, r4, r2
   1494c:	cmp	r2, #64	; 0x40
   14950:	addhi	r4, r4, #1
   14954:	b	14920 <abort@plt+0x3790>
   14958:	bl	14be4 <abort@plt+0x3a54>
   1495c:	mov	r2, #1
   14960:	b	148f4 <abort@plt+0x3764>
   14964:	ldr	ip, [r1]
   14968:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1496c:	mov	r5, r1
   14970:	strd	r6, [sp, #8]
   14974:	str	lr, [sp, #28]
   14978:	strd	r8, [sp, #16]
   1497c:	asr	lr, ip, #1
   14980:	ldr	r8, [sp, #32]
   14984:	str	sl, [sp, #24]
   14988:	adds	r4, ip, lr
   1498c:	mvn	lr, r3
   14990:	lsr	lr, lr, #31
   14994:	mvnvs	r4, #-2147483648	; 0x80000000
   14998:	cmp	r3, r4
   1499c:	movge	r1, #0
   149a0:	andlt	r1, lr, #1
   149a4:	cmp	r1, #0
   149a8:	movne	r4, r3
   149ac:	smull	r6, r7, r4, r8
   149b0:	cmp	r7, r6, asr #31
   149b4:	bne	14a3c <abort@plt+0x38ac>
   149b8:	cmp	r6, #63	; 0x3f
   149bc:	mov	r1, r6
   149c0:	ble	14a24 <abort@plt+0x3894>
   149c4:	cmp	r0, #0
   149c8:	sub	r6, r4, ip
   149cc:	streq	r0, [r5]
   149d0:	cmp	r6, r2
   149d4:	bge	14a04 <abort@plt+0x3874>
   149d8:	adds	r4, ip, r2
   149dc:	bvs	14a38 <abort@plt+0x38a8>
   149e0:	cmp	r4, r3
   149e4:	movle	r3, #0
   149e8:	andgt	r3, lr, #1
   149ec:	cmp	r3, #0
   149f0:	bne	14a38 <abort@plt+0x38a8>
   149f4:	smull	r8, r9, r4, r8
   149f8:	cmp	r9, r8, asr #31
   149fc:	mov	r1, r8
   14a00:	bne	14a38 <abort@plt+0x38a8>
   14a04:	bl	147d8 <abort@plt+0x3648>
   14a08:	ldrd	r6, [sp, #8]
   14a0c:	ldrd	r8, [sp, #16]
   14a10:	ldr	sl, [sp, #24]
   14a14:	str	r4, [r5]
   14a18:	ldrd	r4, [sp]
   14a1c:	add	sp, sp, #28
   14a20:	pop	{pc}		; (ldr pc, [sp], #4)
   14a24:	mov	r6, #64	; 0x40
   14a28:	sdiv	r4, r6, r8
   14a2c:	mls	r1, r8, r4, r6
   14a30:	sub	r1, r6, r1
   14a34:	b	149c4 <abort@plt+0x3834>
   14a38:	bl	14be4 <abort@plt+0x3a54>
   14a3c:	mvn	r6, #-2147483648	; 0x80000000
   14a40:	b	14a28 <abort@plt+0x3898>
   14a44:	mov	r1, #1
   14a48:	str	r4, [sp, #-8]!
   14a4c:	str	lr, [sp, #4]
   14a50:	bl	14c28 <abort@plt+0x3a98>
   14a54:	cmp	r0, #0
   14a58:	beq	14a68 <abort@plt+0x38d8>
   14a5c:	ldr	r4, [sp]
   14a60:	add	sp, sp, #4
   14a64:	pop	{pc}		; (ldr pc, [sp], #4)
   14a68:	bl	14be4 <abort@plt+0x3a54>
   14a6c:	mov	r1, #1
   14a70:	str	r4, [sp, #-8]!
   14a74:	str	lr, [sp, #4]
   14a78:	bl	14c28 <abort@plt+0x3a98>
   14a7c:	cmp	r0, #0
   14a80:	beq	14a90 <abort@plt+0x3900>
   14a84:	ldr	r4, [sp]
   14a88:	add	sp, sp, #4
   14a8c:	pop	{pc}		; (ldr pc, [sp], #4)
   14a90:	bl	14be4 <abort@plt+0x3a54>
   14a94:	str	r4, [sp, #-8]!
   14a98:	str	lr, [sp, #4]
   14a9c:	bl	14c28 <abort@plt+0x3a98>
   14aa0:	cmp	r0, #0
   14aa4:	beq	14ab4 <abort@plt+0x3924>
   14aa8:	ldr	r4, [sp]
   14aac:	add	sp, sp, #4
   14ab0:	pop	{pc}		; (ldr pc, [sp], #4)
   14ab4:	bl	14be4 <abort@plt+0x3a54>
   14ab8:	str	r4, [sp, #-8]!
   14abc:	str	lr, [sp, #4]
   14ac0:	bl	14c28 <abort@plt+0x3a98>
   14ac4:	cmp	r0, #0
   14ac8:	beq	14ad8 <abort@plt+0x3948>
   14acc:	ldr	r4, [sp]
   14ad0:	add	sp, sp, #4
   14ad4:	pop	{pc}		; (ldr pc, [sp], #4)
   14ad8:	bl	14be4 <abort@plt+0x3a54>
   14adc:	strd	r4, [sp, #-16]!
   14ae0:	mov	r4, r1
   14ae4:	str	r6, [sp, #8]
   14ae8:	mov	r6, r0
   14aec:	mov	r0, r1
   14af0:	str	lr, [sp, #12]
   14af4:	bl	14c9c <abort@plt+0x3b0c>
   14af8:	subs	r5, r0, #0
   14afc:	beq	14b20 <abort@plt+0x3990>
   14b00:	mov	r2, r4
   14b04:	mov	r1, r6
   14b08:	bl	10f2c <memcpy@plt>
   14b0c:	mov	r0, r5
   14b10:	ldrd	r4, [sp]
   14b14:	ldr	r6, [sp, #8]
   14b18:	add	sp, sp, #12
   14b1c:	pop	{pc}		; (ldr pc, [sp], #4)
   14b20:	bl	14be4 <abort@plt+0x3a54>
   14b24:	strd	r4, [sp, #-16]!
   14b28:	mov	r4, r1
   14b2c:	str	r6, [sp, #8]
   14b30:	mov	r6, r0
   14b34:	mov	r0, r1
   14b38:	str	lr, [sp, #12]
   14b3c:	bl	14c9c <abort@plt+0x3b0c>
   14b40:	subs	r5, r0, #0
   14b44:	beq	14b68 <abort@plt+0x39d8>
   14b48:	mov	r2, r4
   14b4c:	mov	r1, r6
   14b50:	bl	10f2c <memcpy@plt>
   14b54:	mov	r0, r5
   14b58:	ldrd	r4, [sp]
   14b5c:	ldr	r6, [sp, #8]
   14b60:	add	sp, sp, #12
   14b64:	pop	{pc}		; (ldr pc, [sp], #4)
   14b68:	bl	14be4 <abort@plt+0x3a54>
   14b6c:	strd	r4, [sp, #-16]!
   14b70:	mov	r4, r1
   14b74:	str	r6, [sp, #8]
   14b78:	mov	r6, r0
   14b7c:	add	r0, r1, #1
   14b80:	str	lr, [sp, #12]
   14b84:	bl	14c9c <abort@plt+0x3b0c>
   14b88:	subs	r5, r0, #0
   14b8c:	beq	14bb8 <abort@plt+0x3a28>
   14b90:	mov	r3, #0
   14b94:	mov	r1, r6
   14b98:	mov	r2, r4
   14b9c:	strb	r3, [r5, r4]
   14ba0:	bl	10f2c <memcpy@plt>
   14ba4:	mov	r0, r5
   14ba8:	ldrd	r4, [sp]
   14bac:	ldr	r6, [sp, #8]
   14bb0:	add	sp, sp, #12
   14bb4:	pop	{pc}		; (ldr pc, [sp], #4)
   14bb8:	bl	14be4 <abort@plt+0x3a54>
   14bbc:	str	r4, [sp, #-8]!
   14bc0:	mov	r4, r0
   14bc4:	str	lr, [sp, #4]
   14bc8:	bl	110a0 <strlen@plt>
   14bcc:	add	r1, r0, #1
   14bd0:	mov	r0, r4
   14bd4:	ldr	r4, [sp]
   14bd8:	ldr	lr, [sp, #4]
   14bdc:	add	sp, sp, #8
   14be0:	b	14adc <abort@plt+0x394c>
   14be4:	movw	r3, #24844	; 0x610c
   14be8:	movt	r3, #2
   14bec:	str	r4, [sp, #-8]!
   14bf0:	ldr	r4, [r3]
   14bf4:	mov	r2, #5
   14bf8:	movw	r1, #24140	; 0x5e4c
   14bfc:	movt	r1, #1
   14c00:	mov	r0, #0
   14c04:	str	lr, [sp, #4]
   14c08:	bl	10f80 <dcgettext@plt>
   14c0c:	mov	r3, r0
   14c10:	movw	r2, #22788	; 0x5904
   14c14:	movt	r2, #1
   14c18:	mov	r1, #0
   14c1c:	mov	r0, r4
   14c20:	bl	11010 <error@plt>
   14c24:	bl	11190 <abort@plt>
   14c28:	cmp	r1, #0
   14c2c:	cmpne	r0, #0
   14c30:	beq	14c7c <abort@plt+0x3aec>
   14c34:	strd	r4, [sp, #-16]!
   14c38:	umull	r4, r5, r0, r1
   14c3c:	str	r6, [sp, #8]
   14c40:	str	lr, [sp, #12]
   14c44:	adds	r3, r5, #0
   14c48:	movne	r3, #1
   14c4c:	cmp	r4, #0
   14c50:	blt	14c5c <abort@plt+0x3acc>
   14c54:	cmp	r3, #0
   14c58:	beq	14c88 <abort@plt+0x3af8>
   14c5c:	bl	110ac <__errno_location@plt>
   14c60:	mov	r3, #12
   14c64:	ldrd	r4, [sp]
   14c68:	ldr	r6, [sp, #8]
   14c6c:	add	sp, sp, #12
   14c70:	str	r3, [r0]
   14c74:	mov	r0, #0
   14c78:	pop	{pc}		; (ldr pc, [sp], #4)
   14c7c:	mov	r1, #1
   14c80:	mov	r0, r1
   14c84:	b	10ecc <calloc@plt>
   14c88:	ldrd	r4, [sp]
   14c8c:	ldr	r6, [sp, #8]
   14c90:	ldr	lr, [sp, #12]
   14c94:	add	sp, sp, #16
   14c98:	b	10ecc <calloc@plt>
   14c9c:	cmp	r0, #0
   14ca0:	beq	14cac <abort@plt+0x3b1c>
   14ca4:	blt	14cb4 <abort@plt+0x3b24>
   14ca8:	b	11034 <malloc@plt>
   14cac:	mov	r0, #1
   14cb0:	b	11034 <malloc@plt>
   14cb4:	str	r4, [sp, #-8]!
   14cb8:	str	lr, [sp, #4]
   14cbc:	bl	110ac <__errno_location@plt>
   14cc0:	mov	r3, #12
   14cc4:	ldr	r4, [sp]
   14cc8:	add	sp, sp, #4
   14ccc:	str	r3, [r0]
   14cd0:	mov	r0, #0
   14cd4:	pop	{pc}		; (ldr pc, [sp], #4)
   14cd8:	cmp	r0, #0
   14cdc:	beq	14d04 <abort@plt+0x3b74>
   14ce0:	cmp	r1, #0
   14ce4:	str	r4, [sp, #-8]!
   14ce8:	str	lr, [sp, #4]
   14cec:	beq	14d0c <abort@plt+0x3b7c>
   14cf0:	blt	14d20 <abort@plt+0x3b90>
   14cf4:	ldr	r4, [sp]
   14cf8:	ldr	lr, [sp, #4]
   14cfc:	add	sp, sp, #8
   14d00:	b	10f98 <realloc@plt>
   14d04:	mov	r0, r1
   14d08:	b	14c9c <abort@plt+0x3b0c>
   14d0c:	bl	14ecc <abort@plt+0x3d3c>
   14d10:	ldr	r4, [sp]
   14d14:	add	sp, sp, #4
   14d18:	mov	r0, #0
   14d1c:	pop	{pc}		; (ldr pc, [sp], #4)
   14d20:	bl	110ac <__errno_location@plt>
   14d24:	mov	r3, #12
   14d28:	str	r3, [r0]
   14d2c:	b	14d10 <abort@plt+0x3b80>
   14d30:	strd	r4, [sp, #-16]!
   14d34:	mov	r4, r0
   14d38:	str	r6, [sp, #8]
   14d3c:	str	lr, [sp, #12]
   14d40:	bl	10ff8 <__fpending@plt>
   14d44:	ldr	r5, [r4]
   14d48:	mov	r6, r0
   14d4c:	mov	r0, r4
   14d50:	bl	14db8 <abort@plt+0x3c28>
   14d54:	mov	r4, r0
   14d58:	and	r5, r5, #32
   14d5c:	cmp	r5, #0
   14d60:	bne	14d98 <abort@plt+0x3c08>
   14d64:	cmp	r0, #0
   14d68:	beq	14d84 <abort@plt+0x3bf4>
   14d6c:	cmp	r6, #0
   14d70:	bne	14db0 <abort@plt+0x3c20>
   14d74:	bl	110ac <__errno_location@plt>
   14d78:	ldr	r4, [r0]
   14d7c:	subs	r4, r4, #9
   14d80:	mvnne	r4, #0
   14d84:	mov	r0, r4
   14d88:	ldrd	r4, [sp]
   14d8c:	ldr	r6, [sp, #8]
   14d90:	add	sp, sp, #12
   14d94:	pop	{pc}		; (ldr pc, [sp], #4)
   14d98:	cmp	r0, #0
   14d9c:	bne	14db0 <abort@plt+0x3c20>
   14da0:	bl	110ac <__errno_location@plt>
   14da4:	str	r4, [r0]
   14da8:	mvn	r4, #0
   14dac:	b	14d84 <abort@plt+0x3bf4>
   14db0:	mvn	r4, #0
   14db4:	b	14d84 <abort@plt+0x3bf4>
   14db8:	strd	r4, [sp, #-12]!
   14dbc:	mov	r4, r0
   14dc0:	str	lr, [sp, #8]
   14dc4:	sub	sp, sp, #12
   14dc8:	bl	110dc <fileno@plt>
   14dcc:	cmp	r0, #0
   14dd0:	mov	r0, r4
   14dd4:	blt	14e58 <abort@plt+0x3cc8>
   14dd8:	bl	1104c <__freading@plt>
   14ddc:	cmp	r0, #0
   14de0:	bne	14e24 <abort@plt+0x3c94>
   14de4:	mov	r0, r4
   14de8:	bl	14e6c <abort@plt+0x3cdc>
   14dec:	cmp	r0, #0
   14df0:	beq	14e54 <abort@plt+0x3cc4>
   14df4:	bl	110ac <__errno_location@plt>
   14df8:	mov	r5, r0
   14dfc:	mov	r0, r4
   14e00:	ldr	r4, [r5]
   14e04:	bl	110f4 <fclose@plt>
   14e08:	cmp	r4, #0
   14e0c:	mvnne	r0, #0
   14e10:	strne	r4, [r5]
   14e14:	add	sp, sp, #12
   14e18:	ldrd	r4, [sp]
   14e1c:	add	sp, sp, #8
   14e20:	pop	{pc}		; (ldr pc, [sp], #4)
   14e24:	mov	r0, r4
   14e28:	bl	110dc <fileno@plt>
   14e2c:	mov	r1, #1
   14e30:	mov	r2, #0
   14e34:	mov	r3, #0
   14e38:	str	r1, [sp]
   14e3c:	bl	10fd4 <lseek64@plt>
   14e40:	mvn	r3, #0
   14e44:	mvn	r2, #0
   14e48:	cmp	r1, r3
   14e4c:	cmpeq	r0, r2
   14e50:	bne	14de4 <abort@plt+0x3c54>
   14e54:	mov	r0, r4
   14e58:	add	sp, sp, #12
   14e5c:	ldrd	r4, [sp]
   14e60:	ldr	lr, [sp, #8]
   14e64:	add	sp, sp, #12
   14e68:	b	110f4 <fclose@plt>
   14e6c:	str	r4, [sp, #-8]!
   14e70:	subs	r4, r0, #0
   14e74:	str	lr, [sp, #4]
   14e78:	sub	sp, sp, #8
   14e7c:	beq	14e98 <abort@plt+0x3d08>
   14e80:	bl	1104c <__freading@plt>
   14e84:	cmp	r0, #0
   14e88:	beq	14e98 <abort@plt+0x3d08>
   14e8c:	ldr	r3, [r4]
   14e90:	tst	r3, #256	; 0x100
   14e94:	bne	14eb0 <abort@plt+0x3d20>
   14e98:	mov	r0, r4
   14e9c:	add	sp, sp, #8
   14ea0:	ldr	r4, [sp]
   14ea4:	ldr	lr, [sp, #4]
   14ea8:	add	sp, sp, #8
   14eac:	b	10f08 <fflush@plt>
   14eb0:	mov	r1, #1
   14eb4:	mov	r2, #0
   14eb8:	mov	r3, #0
   14ebc:	mov	r0, r4
   14ec0:	str	r1, [sp]
   14ec4:	bl	14f2c <abort@plt+0x3d9c>
   14ec8:	b	14e98 <abort@plt+0x3d08>
   14ecc:	strd	r4, [sp, #-12]!
   14ed0:	mov	r5, r0
   14ed4:	str	lr, [sp, #8]
   14ed8:	sub	sp, sp, #12
   14edc:	bl	110ac <__errno_location@plt>
   14ee0:	mov	r4, r0
   14ee4:	mov	r2, #0
   14ee8:	ldr	r3, [r4]
   14eec:	mov	r0, r5
   14ef0:	str	r2, [r4]
   14ef4:	str	r3, [sp]
   14ef8:	str	r3, [sp, #4]
   14efc:	bl	10f14 <free@plt>
   14f00:	ldr	r3, [r4]
   14f04:	add	r2, sp, #8
   14f08:	clz	r3, r3
   14f0c:	lsr	r3, r3, #5
   14f10:	add	r3, r2, r3, lsl #2
   14f14:	ldr	r3, [r3, #-8]
   14f18:	str	r3, [r4]
   14f1c:	add	sp, sp, #12
   14f20:	ldrd	r4, [sp]
   14f24:	add	sp, sp, #8
   14f28:	pop	{pc}		; (ldr pc, [sp], #4)
   14f2c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14f30:	mov	r4, r0
   14f34:	ldr	ip, [r0, #4]
   14f38:	strd	r6, [sp, #8]
   14f3c:	str	lr, [sp, #20]
   14f40:	ldr	lr, [r0, #8]
   14f44:	str	r8, [sp, #16]
   14f48:	sub	sp, sp, #8
   14f4c:	ldr	r5, [sp, #32]
   14f50:	cmp	lr, ip
   14f54:	beq	14f7c <abort@plt+0x3dec>
   14f58:	mov	r0, r4
   14f5c:	str	r5, [sp, #32]
   14f60:	add	sp, sp, #8
   14f64:	ldrd	r4, [sp]
   14f68:	ldrd	r6, [sp, #8]
   14f6c:	ldr	r8, [sp, #16]
   14f70:	ldr	lr, [sp, #20]
   14f74:	add	sp, sp, #24
   14f78:	b	11100 <fseeko64@plt>
   14f7c:	ldr	ip, [r0, #16]
   14f80:	ldr	lr, [r0, #20]
   14f84:	cmp	lr, ip
   14f88:	bne	14f58 <abort@plt+0x3dc8>
   14f8c:	ldr	r8, [r0, #36]	; 0x24
   14f90:	cmp	r8, #0
   14f94:	bne	14f58 <abort@plt+0x3dc8>
   14f98:	mov	r6, r2
   14f9c:	mov	r7, r3
   14fa0:	bl	110dc <fileno@plt>
   14fa4:	mov	r2, r6
   14fa8:	mov	r3, r7
   14fac:	str	r5, [sp]
   14fb0:	bl	10fd4 <lseek64@plt>
   14fb4:	mvn	r3, #0
   14fb8:	mvn	r2, #0
   14fbc:	cmp	r1, r3
   14fc0:	cmpeq	r0, r2
   14fc4:	beq	14ff4 <abort@plt+0x3e64>
   14fc8:	ldr	r3, [r4]
   14fcc:	strd	r0, [r4, #80]	; 0x50
   14fd0:	bic	r3, r3, #16
   14fd4:	str	r3, [r4]
   14fd8:	mov	r0, r8
   14fdc:	add	sp, sp, #8
   14fe0:	ldrd	r4, [sp]
   14fe4:	ldrd	r6, [sp, #8]
   14fe8:	ldr	r8, [sp, #16]
   14fec:	add	sp, sp, #20
   14ff0:	pop	{pc}		; (ldr pc, [sp], #4)
   14ff4:	mvn	r8, #0
   14ff8:	b	14fd8 <abort@plt+0x3e48>
   14ffc:	mov	r0, #14
   15000:	str	r4, [sp, #-8]!
   15004:	str	lr, [sp, #4]
   15008:	bl	11130 <nl_langinfo@plt>
   1500c:	cmp	r0, #0
   15010:	beq	15034 <abort@plt+0x3ea4>
   15014:	ldrb	r2, [r0]
   15018:	movw	r3, #24160	; 0x5e60
   1501c:	movt	r3, #1
   15020:	ldr	r4, [sp]
   15024:	add	sp, sp, #4
   15028:	cmp	r2, #0
   1502c:	moveq	r0, r3
   15030:	pop	{pc}		; (ldr pc, [sp], #4)
   15034:	ldr	r4, [sp]
   15038:	add	sp, sp, #4
   1503c:	movw	r0, #24160	; 0x5e60
   15040:	movt	r0, #1
   15044:	pop	{pc}		; (ldr pc, [sp], #4)
   15048:	strd	r4, [sp, #-20]!	; 0xffffffec
   1504c:	mov	r5, r2
   15050:	strd	r6, [sp, #8]
   15054:	subs	r6, r0, #0
   15058:	mov	r7, r1
   1505c:	str	lr, [sp, #16]
   15060:	sub	sp, sp, #12
   15064:	addeq	r6, sp, #4
   15068:	mov	r0, r6
   1506c:	bl	11004 <mbrtowc@plt>
   15070:	cmp	r5, #0
   15074:	cmnne	r0, #3
   15078:	mov	r4, r0
   1507c:	bhi	15098 <abort@plt+0x3f08>
   15080:	mov	r0, r4
   15084:	add	sp, sp, #12
   15088:	ldrd	r4, [sp]
   1508c:	ldrd	r6, [sp, #8]
   15090:	add	sp, sp, #16
   15094:	pop	{pc}		; (ldr pc, [sp], #4)
   15098:	mov	r0, #0
   1509c:	bl	150f0 <abort@plt+0x3f60>
   150a0:	cmp	r0, #0
   150a4:	bne	15080 <abort@plt+0x3ef0>
   150a8:	ldrb	r3, [r7]
   150ac:	mov	r4, #1
   150b0:	str	r3, [r6]
   150b4:	b	15080 <abort@plt+0x3ef0>
   150b8:	umull	r2, r3, r1, r2
   150bc:	cmp	r3, #0
   150c0:	bne	150cc <abort@plt+0x3f3c>
   150c4:	mov	r1, r2
   150c8:	b	14cd8 <abort@plt+0x3b48>
   150cc:	str	r4, [sp, #-8]!
   150d0:	str	lr, [sp, #4]
   150d4:	bl	110ac <__errno_location@plt>
   150d8:	mov	r3, #12
   150dc:	ldr	r4, [sp]
   150e0:	add	sp, sp, #4
   150e4:	str	r3, [r0]
   150e8:	mov	r0, #0
   150ec:	pop	{pc}		; (ldr pc, [sp], #4)
   150f0:	push	{lr}		; (str lr, [sp, #-4]!)
   150f4:	sub	sp, sp, #268	; 0x10c
   150f8:	movw	r2, #257	; 0x101
   150fc:	add	r1, sp, #4
   15100:	bl	15148 <abort@plt+0x3fb8>
   15104:	cmp	r0, #0
   15108:	movne	r0, #0
   1510c:	bne	15140 <abort@plt+0x3fb0>
   15110:	movw	r1, #24168	; 0x5e68
   15114:	movt	r1, #1
   15118:	add	r0, sp, #4
   1511c:	bl	10efc <strcmp@plt>
   15120:	cmp	r0, #0
   15124:	beq	15140 <abort@plt+0x3fb0>
   15128:	add	r0, sp, #4
   1512c:	movw	r1, #24172	; 0x5e6c
   15130:	movt	r1, #1
   15134:	bl	10efc <strcmp@plt>
   15138:	adds	r0, r0, #0
   1513c:	movne	r0, #1
   15140:	add	sp, sp, #268	; 0x10c
   15144:	pop	{pc}		; (ldr pc, [sp], #4)
   15148:	strd	r4, [sp, #-16]!
   1514c:	mov	r5, r1
   15150:	mov	r1, #0
   15154:	mov	r4, r2
   15158:	str	r6, [sp, #8]
   1515c:	str	lr, [sp, #12]
   15160:	bl	11118 <setlocale@plt>
   15164:	subs	r6, r0, #0
   15168:	beq	151e8 <abort@plt+0x4058>
   1516c:	bl	110a0 <strlen@plt>
   15170:	cmp	r4, r0
   15174:	bhi	15194 <abort@plt+0x4004>
   15178:	cmp	r4, #0
   1517c:	moveq	r0, #34	; 0x22
   15180:	bne	151b8 <abort@plt+0x4028>
   15184:	ldrd	r4, [sp]
   15188:	ldr	r6, [sp, #8]
   1518c:	add	sp, sp, #12
   15190:	pop	{pc}		; (ldr pc, [sp], #4)
   15194:	add	r2, r0, #1
   15198:	mov	r1, r6
   1519c:	mov	r0, r5
   151a0:	bl	10f2c <memcpy@plt>
   151a4:	ldrd	r4, [sp]
   151a8:	mov	r0, #0
   151ac:	ldr	r6, [sp, #8]
   151b0:	add	sp, sp, #12
   151b4:	pop	{pc}		; (ldr pc, [sp], #4)
   151b8:	sub	r4, r4, #1
   151bc:	mov	r1, r6
   151c0:	mov	r2, r4
   151c4:	mov	r0, r5
   151c8:	bl	10f2c <memcpy@plt>
   151cc:	mov	r3, #0
   151d0:	mov	r0, #34	; 0x22
   151d4:	strb	r3, [r5, r4]
   151d8:	ldrd	r4, [sp]
   151dc:	ldr	r6, [sp, #8]
   151e0:	add	sp, sp, #12
   151e4:	pop	{pc}		; (ldr pc, [sp], #4)
   151e8:	cmp	r4, #0
   151ec:	mov	r0, #22
   151f0:	strbne	r6, [r5]
   151f4:	ldrd	r4, [sp]
   151f8:	ldr	r6, [sp, #8]
   151fc:	add	sp, sp, #12
   15200:	pop	{pc}		; (ldr pc, [sp], #4)
   15204:	mov	r1, #0
   15208:	b	11118 <setlocale@plt>
   1520c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15210:	mov	r7, r0
   15214:	ldr	r6, [pc, #72]	; 15264 <abort@plt+0x40d4>
   15218:	ldr	r5, [pc, #72]	; 15268 <abort@plt+0x40d8>
   1521c:	add	r6, pc, r6
   15220:	add	r5, pc, r5
   15224:	sub	r6, r6, r5
   15228:	mov	r8, r1
   1522c:	mov	r9, r2
   15230:	bl	10eac <calloc@plt-0x20>
   15234:	asrs	r6, r6, #2
   15238:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1523c:	mov	r4, #0
   15240:	add	r4, r4, #1
   15244:	ldr	r3, [r5], #4
   15248:	mov	r2, r9
   1524c:	mov	r1, r8
   15250:	mov	r0, r7
   15254:	blx	r3
   15258:	cmp	r6, r4
   1525c:	bne	15240 <abort@plt+0x40b0>
   15260:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15264:	andeq	r0, r1, r8, ror #25
   15268:	andeq	r0, r1, r0, ror #25
   1526c:	bx	lr
   15270:	ldr	r3, [pc, #12]	; 15284 <abort@plt+0x40f4>
   15274:	mov	r1, #0
   15278:	add	r3, pc, r3
   1527c:	ldr	r2, [r3]
   15280:	b	110b8 <__cxa_atexit@plt>
   15284:	andeq	r0, r1, r4, lsl #29

Disassembly of section .fini:

00015288 <.fini>:
   15288:	push	{r3, lr}
   1528c:	pop	{r3, pc}
