Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,38
design__inferred_latch__count,0
design__instance__count,25729
design__instance__area,157860
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,10
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,923
design__max_cap_violation__count__corner:nom_tt_025C_1v80,1
power__internal__total,0.0010893563739955425
power__switching__total,0.00041646414319984615
power__leakage__total,1.605134514193196E-7
power__total,0.0015059810830280185
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.49420746671634547
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.4946064808826806
timing__hold__ws__corner:nom_tt_025C_1v80,0.32111703094380395
timing__setup__ws__corner:nom_tt_025C_1v80,29.82921372115793
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.321117
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,36.007603
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,395
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,923
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.6737982584819099
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.6741843940607951
timing__hold__ws__corner:nom_ss_100C_1v60,0.8839720317048618
timing__setup__ws__corner:nom_ss_100C_1v60,22.67828478087361
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.883972
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,22.678286
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,923
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,1
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.4181516640189697
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.41856105877087874
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10809131673453645
timing__setup__ws__corner:nom_ff_n40C_1v95,29.80698083832721
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.108091
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,41.260769
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,464
design__max_fanout_violation__count,923
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.40980200948152695
clock__skew__worst_setup,0.4100690736376536
timing__hold__ws,0.10609435852366535
timing__setup__ws,22.150935934689574
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.106094
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,22.150936
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 550.0 500.0
design__core__bbox,5.52 10.88 544.18 486.88
flow__warnings__count,1
flow__errors__count,0
design__io,425
design__die__area,275000
design__core__area,256402
design__instance__count__stdcell,25729
design__instance__area__stdcell,157860
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.615674
design__instance__utilization__stdcell,0.615674
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,423
design__io__hpwl,53133142
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,440550
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1231
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
route__net,12527
route__net__special,2
route__drc_errors__iter:1,10016
route__wirelength__iter:1,542107
route__drc_errors__iter:2,3889
route__wirelength__iter:2,537216
route__drc_errors__iter:3,3361
route__wirelength__iter:3,535671
route__drc_errors__iter:4,298
route__wirelength__iter:4,535126
route__drc_errors__iter:5,3
route__wirelength__iter:5,535058
route__drc_errors__iter:6,0
route__wirelength__iter:6,535061
route__drc_errors,0
route__wirelength,535061
route__vias,108377
route__vias__singlecut,108377
route__vias__multicut,0
design__disconnected_pin__count,105
design__critical_disconnected_pin__count,0
route__wirelength__max,984.33
timing__unannotated_net__count__corner:nom_tt_025C_1v80,392
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,392
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,392
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,923
design__max_cap_violation__count__corner:min_tt_025C_1v80,1
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.4818842128390857
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.4821442270788066
timing__hold__ws__corner:min_tt_025C_1v80,0.3166643703553125
timing__setup__ws__corner:min_tt_025C_1v80,29.83517872759334
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.316664
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,36.290779
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,392
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,325
design__max_fanout_violation__count__corner:min_ss_100C_1v60,923
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.6567587770626584
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.6570101315625424
timing__hold__ws__corner:min_ss_100C_1v60,0.8765608487166765
timing__setup__ws__corner:min_ss_100C_1v60,23.200215738544248
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.876561
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,23.200216
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,392
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,923
design__max_cap_violation__count__corner:min_ff_n40C_1v95,1
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.40980200948152695
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.4100690736376536
timing__hold__ws__corner:min_ff_n40C_1v95,0.10609435852366535
timing__setup__ws__corner:min_ff_n40C_1v95,29.807787304355106
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.106094
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,41.451710
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,392
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,18
design__max_fanout_violation__count__corner:max_tt_025C_1v80,923
design__max_cap_violation__count__corner:max_tt_025C_1v80,1
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5136808901413192
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.5145616300916633
timing__hold__ws__corner:max_tt_025C_1v80,0.32326875424868484
timing__setup__ws__corner:max_tt_025C_1v80,29.827092751031703
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.323269
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,35.684425
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,392
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,464
design__max_fanout_violation__count__corner:max_ss_100C_1v60,923
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.7000051847416716
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.7008602785394217
timing__hold__ws__corner:max_ss_100C_1v60,0.8930494374555287
timing__setup__ws__corner:max_ss_100C_1v60,22.150935934689574
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.893049
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,22.150936
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,392
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,923
design__max_cap_violation__count__corner:max_ff_n40C_1v95,1
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.4317466784069054
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.4326482905507028
timing__hold__ws__corner:max_ff_n40C_1v95,0.10952872252517125
timing__setup__ws__corner:max_ff_n40C_1v95,29.8044619642577
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.109529
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,41.047276
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,392
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,392
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79994
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000564883
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000590722
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000111042
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000590722
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000010799999999999999934796081346721763338791788555681705474853515625
ir__drop__worst,0.0000564999999999999977609056733829362428878084756433963775634765625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
