
---------- Begin Simulation Statistics ----------
final_tick                                38901964375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   5984                       # Simulator instruction rate (inst/s)
host_mem_usage                                7919244                       # Number of bytes of host memory used
host_op_rate                                     6091                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13332.58                       # Real time elapsed on the host
host_tick_rate                                 265570                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    79786530                       # Number of instructions simulated
sim_ops                                      81202453                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003541                       # Number of seconds simulated
sim_ticks                                  3540726875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.467592                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  512277                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               515019                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1911                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            516208                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                710                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             853                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              143                       # Number of indirect misses.
system.cpu.branchPred.lookups                  522266                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1200                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          417                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1898431                       # Number of instructions committed
system.cpu.committedOps                       1921062                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.984129                       # CPI: cycles per instruction
system.cpu.discardedOps                          6388                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             712862                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            396021                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           296608                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1314595                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.335106                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.numCycles                          5665163                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1215493     63.27%     63.27% # Class of committed instruction
system.cpu.op_class_0::IntMult                    383      0.02%     63.29% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.29% # Class of committed instruction
system.cpu.op_class_0::MemRead                 396182     20.62%     83.91% # Class of committed instruction
system.cpu.op_class_0::MemWrite                309004     16.09%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1921062                       # Class of committed instruction
system.cpu.tickCycles                         4350568                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          374                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        281344                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              107849                       # Transaction distribution
system.membus.trans_dist::ReadResp             108246                       # Transaction distribution
system.membus.trans_dist::WriteReq              35832                       # Transaction distribution
system.membus.trans_dist::WriteResp             35832                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          287                       # Transaction distribution
system.membus.trans_dist::WriteClean               32                       # Transaction distribution
system.membus.trans_dist::CleanEvict               50                       # Transaction distribution
system.membus.trans_dist::ReadExReq                30                       # Transaction distribution
system.membus.trans_dist::ReadExResp               29                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq             91                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           306                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       140288                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        140288                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           27                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       281587                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       288400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       280576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       280576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 569160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port         5824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total         5824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        41152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7238                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        51726                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9035982                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            424740                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000024                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004852                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  424730    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      10      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              424740                       # Request fanout histogram
system.membus.reqLayer6.occupancy           673513594                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              19.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6930375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              172328                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1289875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5597590                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy          631234245                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             17.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy             456500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      2097152                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      1048576                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      2621440                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       524288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total       540672                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       262144                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        49152                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       311296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix1_dma    148073551                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    592294202                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total    740367753                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    296147101                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    444220652                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total    740367753                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix1_dma    148073551                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2    888441303                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    444220652                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   1480735506                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total      1572864                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3       524288                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma      1048576                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3       262144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total       278528                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3       131072                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma        32768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix0_dma    148073551                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    296147101                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total    444220652                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    148073551                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    296147101                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total    444220652                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix0_dma    148073551                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3    444220652                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma    296147101                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total    888441303                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       163840                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       163840                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       316079                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       316079                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1148                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          882                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          320                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio          224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5470                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       335872                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix3_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       401408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       258048                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       323584                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port        98304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total        98304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       959838                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1804                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         1056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         1386                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7238                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5373952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix3_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      6422528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      4128768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      5177344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15277126                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1443054750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             40.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1264488843                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         35.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    807599000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         22.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       107520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       107520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        32768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        32768                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       135168                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        96256                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]        32768                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]        16384                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       280576                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4325376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      3080192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       177287                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       177287    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       177287                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    334495250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    570368000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         16.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      1114112                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix3_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     10551296                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      4718592                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      4259840                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      8978432                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        34816                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix3_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      2050048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1179648                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       133120                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1312768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2221103259                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    314656295                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix1_dma    148073551                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix2_dma    148073551                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix3_dma    148073551                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2979980205                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1332661955                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1203097598                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2535759554                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3553765214                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1517753893                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix1_dma    148073551                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix2_dma    148073551                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix3_dma    148073551                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5515739759                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      5242880                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      6750208                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      3145728                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      3145728                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      6291456                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      1310720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      1357824                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       786432                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma        98304                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       884736                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma    148073551                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1   1480735506                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    277637907                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1906446964                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    888441303                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    888441303                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1776882607                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma    148073551                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   2369176809                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma   1166079211                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   3683329571                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst         5824                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          704                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total         6528                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst         5824                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total         5824                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst           91                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           11                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          102                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1644860                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       198829                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1843689                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1644860                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1644860                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1644860                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       198829                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1843689                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      3211264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      2097152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma      1048576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma       524288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          20736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6902016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        20416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      1114112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2117568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        50176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        32768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma         8192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             324                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              107844                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          319                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        17408                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              33087                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    906950497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    592294202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    296147101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    148073551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5856425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1949321776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5766048                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    314656295                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    277637907                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            598060250                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5766048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1221606792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    869932110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    296147101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma    148073551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5856425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2547382026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       319.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     67484.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     47964.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     16384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples      8192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       325.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000511307250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          505                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          505                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              201651                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              34205                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      107845                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      33087                       # Number of write requests accepted
system.mem_ctrls.readBursts                    107845                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    33087                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    264                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2080                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3333849830                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  537905000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6157851080                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30989.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57239.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        52                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   100253                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30626                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                107845                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                33087                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   89132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    133                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9798                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    918.855277                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   815.925256                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   266.312615                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          355      3.62%      3.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          365      3.73%      7.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          157      1.60%      8.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          128      1.31%     10.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          158      1.61%     11.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          133      1.36%     13.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          142      1.45%     14.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          213      2.17%     16.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8147     83.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9798                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          505                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     213.049505                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    948.654690                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           464     91.88%     91.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           18      3.56%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           10      1.98%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.20%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            2      0.40%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.20%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.20%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.20%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            4      0.79%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            2      0.40%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9471            1      0.20%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           505                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          505                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      65.542574                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     40.861976                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     91.791077                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            329     65.15%     65.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            44      8.71%     73.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            45      8.91%     82.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           31      6.14%     88.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      0.79%     89.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            5      0.99%     90.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      0.99%     91.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            8      1.58%     93.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            8      1.58%     94.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319           10      1.98%     96.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351           10      1.98%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      0.59%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.20%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.20%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            1      0.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           505                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6885184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2118336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6902080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2117568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1944.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       598.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1949.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    598.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3540831875                       # Total gap between requests
system.mem_ctrls.avgGap                      25124.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      3204864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      2086656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma      1048576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma       524288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        20800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        22144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      1113152                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 905142958.816895484924                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 589329839.229692101479                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 296147101.151370227337                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 148073550.575685113668                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5874499.992321492173                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6254083.068748419173                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 314385164.204454481602                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 277637907.329409599304                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        50176                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        32768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma        16384                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma         8192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          325                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          319                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        17408                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   2795647905                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   1903024700                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma    957170215                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma    481709850                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     20298410                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  24536783875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  14309884125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  40668670195                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     55716.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58075.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58421.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58802.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     62456.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  76917817.79                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    822029.19                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma   2647699.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1478160090                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    191730000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1870918285                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     38901964375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1313719                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1313719                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1313719                       # number of overall hits
system.cpu.icache.overall_hits::total         1313719                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           91                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             91                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           91                       # number of overall misses
system.cpu.icache.overall_misses::total            91                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      3949375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3949375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      3949375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3949375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1313810                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1313810                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1313810                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1313810                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000069                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000069                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000069                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000069                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43399.725275                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43399.725275                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43399.725275                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43399.725275                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst           91                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           91                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           91                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           91                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      3806875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3806875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      3806875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3806875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000069                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000069                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000069                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000069                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41833.791209                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41833.791209                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41833.791209                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41833.791209                       # average overall mshr miss latency
system.cpu.icache.replacements                      2                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1313719                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1313719                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           91                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            91                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      3949375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3949375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1313810                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1313810                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000069                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000069                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43399.725275                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43399.725275                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           91                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           91                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      3806875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3806875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41833.791209                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41833.791209                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           246.564023                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              196224                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 2                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                 98112                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   246.564023                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.481570                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.481570                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          248                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          176                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           72                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.484375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2627711                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2627711                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       421853                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           421853                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       421853                       # number of overall hits
system.cpu.dcache.overall_hits::total          421853                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          348                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            348                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          348                       # number of overall misses
system.cpu.dcache.overall_misses::total           348                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     32682750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     32682750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     32682750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     32682750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       422201                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       422201                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       422201                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       422201                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000824                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000824                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000824                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000824                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 93915.948276                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 93915.948276                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 93915.948276                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 93915.948276                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          287                       # number of writebacks
system.cpu.dcache.writebacks::total               287                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           12                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           12                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          336                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          336                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          336                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          336                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3393                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3393                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     31358625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     31358625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     31358625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     31358625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7134250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7134250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000796                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000796                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000796                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000796                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 93329.241071                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 93329.241071                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 93329.241071                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 93329.241071                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2102.637784                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2102.637784                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    335                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       396732                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          396732                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          314                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           314                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     29793875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     29793875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       397046                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       397046                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000791                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000791                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 94884.952229                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 94884.952229                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          306                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          306                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          329                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          329                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     28739625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     28739625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7134250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7134250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000771                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000771                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 93920.343137                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 93920.343137                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21684.650456                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21684.650456                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        25121                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          25121                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           34                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           34                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2888875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2888875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        25155                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        25155                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001352                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001352                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 84966.911765                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84966.911765                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           30                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           30                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3064                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3064                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2619000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2619000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001193                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001193                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        87300                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        87300                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       140288                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       140288                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1444026750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1444026750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10293.301993                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10293.301993                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        64432                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        64432                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        75856                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        75856                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1462870844                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1462870844                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19284.840276                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 19284.840276                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           508.137095                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5428                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               367                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.790191                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   508.137095                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992455                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992455                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          414                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2811443                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2811443                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  38901964375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               274852998750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  13309                       # Simulator instruction rate (inst/s)
host_mem_usage                                7919548                       # Number of bytes of host memory used
host_op_rate                                    14385                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13921.82                       # Real time elapsed on the host
host_tick_rate                               17202614                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   185279245                       # Number of instructions simulated
sim_ops                                     200268308                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.239492                       # Number of seconds simulated
sim_ticks                                239491761250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.579320                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                11126407                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             11520486                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             103441                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            420053                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          13859451                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             115388                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          118132                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2744                       # Number of indirect misses.
system.cpu.branchPred.lookups                21129848                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3003726                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          447                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   107391146                       # Number of instructions committed
system.cpu.committedOps                     120986917                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.568142                       # CPI: cycles per instruction
system.cpu.discardedOps                        691739                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           71787745                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          12399176                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          5921109                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       243444346                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.280258                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.numCycles                        383186818                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                88947284     73.52%     73.52% # Class of committed instruction
system.cpu.op_class_0::IntMult                 559999      0.46%     73.98% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::MemRead               17259533     14.27%     88.25% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14220100     11.75%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                120986917                       # Class of committed instruction
system.cpu.tickCycles                       139742472                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests        32792                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       269822                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        820443                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              107849                       # Transaction distribution
system.membus.trans_dist::ReadResp             377876                       # Transaction distribution
system.membus.trans_dist::WriteReq             680320                       # Transaction distribution
system.membus.trans_dist::WriteResp            680320                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          567                       # Transaction distribution
system.membus.trans_dist::WriteClean               32                       # Transaction distribution
system.membus.trans_dist::CleanEvict           269204                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq                52                       # Transaction distribution
system.membus.trans_dist::ReadExResp               52                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         268634                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1393                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       140288                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        140288                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port       805626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       805626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave      1288976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       284773                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1580674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       280576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       280576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2666876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port     17192576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     17192576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave      2577952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       127360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7238                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2718638                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                28889646                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1338893                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.024506                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.154614                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1306082     97.55%     97.55% # Request fanout histogram
system.membus.snoop_fanout::1                   32811      2.45%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1338893                       # Request fanout histogram
system.membus.reqLayer6.occupancy           677810219                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6930375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1761111250                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           793174624                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1289875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy          656417840                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer7.occupancy          631234245                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1367752750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      2097152                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      1048576                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      2621440                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       524288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total       540672                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       262144                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        49152                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       311296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix1_dma      2189169                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      8756677                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total     10945846                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2      4378339                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma      6567508                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total     10945846                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix1_dma      2189169                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2     13135016                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma      6567508                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total     21891693                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total      1572864                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3       524288                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma      1048576                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3       262144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total       278528                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3       131072                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma        32768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix0_dma      2189169                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3      4378339                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total      6567508                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3      2189169                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma      4378339                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total      6567508                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix0_dma      2189169                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3      6567508                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma      4378339                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total     13135016                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       163840                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       163840                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       316079                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       316079                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1148                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          882                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          320                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio          224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5470                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       335872                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix3_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       401408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       258048                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       323584                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port        98304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total        98304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       959838                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1804                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         1056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         1386                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7238                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5373952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix3_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      6422528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      4128768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      5177344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15277126                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1443054750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              0.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1264488843                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    807599000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       107520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       107520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        32768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        32768                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       135168                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        96256                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]        32768                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]        16384                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       280576                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4325376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      3080192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       177287                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       177287    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       177287                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    334495250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    570368000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      1114112                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix3_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     10551296                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      4718592                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      4259840                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      8978432                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        34816                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix3_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      2050048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1179648                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       133120                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1312768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     32837539                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma      4651985                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix1_dma      2189169                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix2_dma      2189169                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix3_dma      2189169                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total     44057031                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     19702523                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     17787000                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total     37489523                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0     52540062                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma     22438985                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix1_dma      2189169                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix2_dma      2189169                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix3_dma      2189169                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total     81546555                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      5242880                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      6750208                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      3145728                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      3145728                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      6291456                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      1310720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      1357824                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       786432                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma        98304                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       884736                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma      2189169                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     21891693                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma      4104692                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total     28185554                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1     13135016                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma     13135016                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total     26270031                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma      2189169                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1     35026708                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma     17239708                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total     54455585                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst     17192576                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3456                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total     17196032                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst     17192576                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total     17192576                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst       268634                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           54                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total       268688                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     71787755                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        14431                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       71802186                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     71787755                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     71787755                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     71787755                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        14431                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      71802186                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      3211264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      2097152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma      1048576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma       524288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          89024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6970304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      1114112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2135488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        50176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        32768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma         8192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              108911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          599                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        17408                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              33367                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     13408662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma      8756677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma      4378339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma      2189169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            371721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              29104567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         160072                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma      4651985                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma      4104692                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              8916749                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         160072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     18060646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma     12861369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma      4378339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma      2189169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           371721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             38021316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       599.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     67484.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     47964.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     16384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples      8192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1389.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.051988834250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          520                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          520                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              264839                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              34460                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      108911                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      33367                       # Number of write requests accepted
system.mem_ctrls.readBursts                    108911                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    33367                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    266                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2091                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3358654830                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  543225000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6210586080                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30914.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57164.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        52                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   100278                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30784                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                108911                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                33367                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   89132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    133                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        10952                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    829.884587                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   629.011136                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   361.805129                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1433     13.08%     13.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          413      3.77%     16.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          174      1.59%     18.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          136      1.24%     19.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          161      1.47%     21.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          133      1.21%     22.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          142      1.30%     23.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          213      1.94%     25.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8147     74.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        10952                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          520                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     207.923077                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    935.320209                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           479     92.12%     92.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           18      3.46%     95.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           10      1.92%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.19%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            2      0.38%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.19%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.19%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.19%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            4      0.77%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            2      0.38%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9471            1      0.19%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           520                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          520                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      64.171154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     39.906973                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     90.804898                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            344     66.15%     66.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            44      8.46%     74.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            45      8.65%     83.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           31      5.96%     89.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      0.77%     90.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            5      0.96%     90.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      0.96%     91.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            8      1.54%     93.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            8      1.54%     95.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319           10      1.92%     96.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351           10      1.92%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      0.58%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.19%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.19%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            1      0.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           520                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6953280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2135616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6970304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2135488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        29.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         8.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     29.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      8.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  239486135625                       # Total gap between requests
system.mem_ctrls.avgGap                    1683226.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      3204864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      2086656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma      1048576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma       524288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        88896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        38464                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      1114112                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 13381938.415219701827                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 8712850.868476379663                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 4378338.505371027626                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 2189169.252685513813                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 371186.046384299174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 160606.777449218003                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 4651984.661956717260                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 4104692.348785338458                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        50176                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        32768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma        16384                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma         8192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1391                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          599                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        17408                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   2795647905                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   1903024700                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma    957170215                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma    481709850                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     73033410                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2552637506000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  38087740000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  40668670195                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     55716.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58075.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58421.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58802.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     52504.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 4261498340.57                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2187944.62                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma   2647699.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 222604216090                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12955530000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3932096660                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq              644488                       # Transaction distribution
system.iobus.trans_dist::WriteResp             644488                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio      1288976                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total      1288976                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 1288976                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio      2577952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total      2577952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2577952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.occupancy                     2102056750                       # Network occupancy (ticks)
system.iobus.utilization                          0.9                       # Network utilization (%)
system.iobus.reqLayer1.occupancy           1457568750                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.6                       # Layer utilization (%)
system.iobus.respLayer0.occupancy           644488000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    274852998750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     39346937                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         39346937                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     39346937                       # number of overall hits
system.cpu.icache.overall_hits::total        39346937                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       268634                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         268634                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       268634                       # number of overall misses
system.cpu.icache.overall_misses::total        268634                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  11693776250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11693776250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  11693776250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11693776250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     39615571                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     39615571                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     39615571                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     39615571                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006781                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006781                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006781                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006781                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43530.514566                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43530.514566                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43530.514566                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43530.514566                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst       268634                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       268634                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       268634                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       268634                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  11279687625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11279687625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  11279687625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11279687625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006781                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006781                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006781                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006781                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41989.054345                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41989.054345                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41989.054345                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41989.054345                       # average overall mshr miss latency
system.cpu.icache.replacements                 268358                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     39346937                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        39346937                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       268634                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        268634                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  11693776250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11693776250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     39615571                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     39615571                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006781                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006781                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43530.514566                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43530.514566                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       268634                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       268634                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  11279687625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11279687625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006781                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006781                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41989.054345                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41989.054345                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           425.195035                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            52448688                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            268793                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            195.126689                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   425.195035                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.830459                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.830459                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          79499776                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         79499776                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     29175851                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         29175851                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     29175851                       # number of overall hits
system.cpu.dcache.overall_hits::total        29175851                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1481                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1481                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1481                       # number of overall misses
system.cpu.dcache.overall_misses::total          1481                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    125012875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    125012875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    125012875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    125012875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     29177332                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     29177332                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     29177332                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     29177332                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000051                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000051                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000051                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000051                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 84411.124240                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84411.124240                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 84411.124240                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 84411.124240                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          567                       # number of writebacks
system.cpu.dcache.writebacks::total               567                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           35                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           35                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1446                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1446                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1446                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1446                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data       647881                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total       647881                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    120650750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    120650750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    120650750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    120650750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7134250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7134250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000050                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000050                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000050                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000050                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 83437.586445                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83437.586445                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 83437.586445                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83437.586445                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data    11.011667                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total    11.011667                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1413                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     16029844                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        16029844                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1405                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1405                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    119480500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    119480500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     16031249                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16031249                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000088                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000088                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 85039.501779                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 85039.501779                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1393                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1393                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          329                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          329                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    116595375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    116595375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7134250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7134250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 83700.915291                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83700.915291                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21684.650456                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21684.650456                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13146007                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13146007                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           76                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           76                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      5532375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5532375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13146083                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13146083                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000006                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72794.407895                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72794.407895                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           53                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data       647552                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total       647552                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4055375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4055375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76516.509434                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76516.509434                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       140288                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       140288                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1444026750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1444026750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10293.301993                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10293.301993                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        64432                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        64432                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        75856                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        75856                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1462870844                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1462870844                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19284.840276                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 19284.840276                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.170393                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29182762                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1957                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          14911.988758                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.170393                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998380                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998380                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          454                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         117833077                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        117833077                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 274852998750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
