<stg><name>VMRouter<1></name>


<trans_list>

<trans id="388" from="1" to="2">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="2" to="7">
<condition id="421">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp><and_exp><literal name="tmp_119" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="2" to="3">
<condition id="426">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="3" to="4">
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="4" to="5">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="5" to="6">
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="6" to="2">
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="32">
<![CDATA[
:0  %nPH4Z2_V = alloca i6

]]></Node>
<StgValue><ssdm name="nPH4Z2_V"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="32">
<![CDATA[
:1  %nPH3Z2_V = alloca i6

]]></Node>
<StgValue><ssdm name="nPH3Z2_V"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="32">
<![CDATA[
:2  %nPH2Z2_V = alloca i6

]]></Node>
<StgValue><ssdm name="nPH2Z2_V"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="32">
<![CDATA[
:3  %nPH1Z2_V = alloca i6

]]></Node>
<StgValue><ssdm name="nPH1Z2_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="32">
<![CDATA[
:4  %nPH4Z1_V = alloca i6

]]></Node>
<StgValue><ssdm name="nPH4Z1_V"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="32">
<![CDATA[
:5  %nPH3Z1_V = alloca i6

]]></Node>
<StgValue><ssdm name="nPH3Z1_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="32">
<![CDATA[
:6  %nPH2Z1_V = alloca i6

]]></Node>
<StgValue><ssdm name="nPH2Z1_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="32">
<![CDATA[
:7  %nPH1Z1_V = alloca i6

]]></Node>
<StgValue><ssdm name="nPH1Z1_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8  %nPH4Z2_V_read_3 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %nPH4Z2_V_read)

]]></Node>
<StgValue><ssdm name="nPH4Z2_V_read_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:9  %nPH3Z2_V_read_3 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %nPH3Z2_V_read)

]]></Node>
<StgValue><ssdm name="nPH3Z2_V_read_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:10  %nPH2Z2_V_read_3 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %nPH2Z2_V_read)

]]></Node>
<StgValue><ssdm name="nPH2Z2_V_read_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:11  %nPH1Z2_V_read_3 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %nPH1Z2_V_read)

]]></Node>
<StgValue><ssdm name="nPH1Z2_V_read_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:12  %nPH4Z1_V_read_3 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %nPH4Z1_V_read)

]]></Node>
<StgValue><ssdm name="nPH4Z1_V_read_3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:13  %nPH3Z1_V_read_3 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %nPH3Z1_V_read)

]]></Node>
<StgValue><ssdm name="nPH3Z1_V_read_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:14  %nPH2Z1_V_read22 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %nPH2Z1_V_read)

]]></Node>
<StgValue><ssdm name="nPH2Z1_V_read22"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:15  %nPH1Z1_V_read21 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %nPH1Z1_V_read)

]]></Node>
<StgValue><ssdm name="nPH1Z1_V_read21"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %nStubs_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nStubs)

]]></Node>
<StgValue><ssdm name="nStubs_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:17  %tmp_19_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %tmp_19)

]]></Node>
<StgValue><ssdm name="tmp_19_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:18  %tmp_18_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %tmp_18)

]]></Node>
<StgValue><ssdm name="tmp_18_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:19  %tmp_17_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %tmp_17)

]]></Node>
<StgValue><ssdm name="tmp_17_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:20  %tmp_16_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %tmp_16)

]]></Node>
<StgValue><ssdm name="tmp_16_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:21  %tmp_15_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %tmp_15)

]]></Node>
<StgValue><ssdm name="tmp_15_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:22  %tmp_14_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %tmp_14)

]]></Node>
<StgValue><ssdm name="tmp_14_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:23  %tmp_13_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %tmp_13)

]]></Node>
<StgValue><ssdm name="tmp_13_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:24  %tmp_12_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %tmp_12)

]]></Node>
<StgValue><ssdm name="tmp_12_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:25  %tmp_11_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %tmp_11)

]]></Node>
<StgValue><ssdm name="tmp_11_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:26  %tmp_1_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %tmp_1)

]]></Node>
<StgValue><ssdm name="tmp_1_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="9">
<![CDATA[
:27  %tmp = trunc i9 %tmp_1_read to i6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="9">
<![CDATA[
:28  %tmp_100 = trunc i9 %tmp_11_read to i6

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="9">
<![CDATA[
:29  %tmp_101 = trunc i9 %tmp_16_read to i6

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="9">
<![CDATA[
:30  %tmp_102 = trunc i9 %tmp_17_read to i6

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="9">
<![CDATA[
:31  %tmp_103 = trunc i9 %tmp_18_read to i6

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="9">
<![CDATA[
:32  %tmp_104 = trunc i9 %tmp_19_read to i6

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="9">
<![CDATA[
:33  %tmp_105 = trunc i9 %tmp_12_read to i6

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="9">
<![CDATA[
:34  %tmp_106 = trunc i9 %tmp_13_read to i6

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="9">
<![CDATA[
:35  %tmp_107 = trunc i9 %tmp_14_read to i6

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="9">
<![CDATA[
:36  %tmp_108 = trunc i9 %tmp_15_read to i6

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="9">
<![CDATA[
:37  %tmp_109 = trunc i9 %tmp_1_read to i8

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="9">
<![CDATA[
:38  %tmp_110 = trunc i9 %tmp_11_read to i8

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="9">
<![CDATA[
:39  %tmp_111 = trunc i9 %tmp_16_read to i8

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="9">
<![CDATA[
:40  %tmp_112 = trunc i9 %tmp_17_read to i8

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="9">
<![CDATA[
:41  %tmp_113 = trunc i9 %tmp_18_read to i8

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="9">
<![CDATA[
:42  %tmp_114 = trunc i9 %tmp_19_read to i8

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="9">
<![CDATA[
:43  %tmp_115 = trunc i9 %tmp_12_read to i8

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="9">
<![CDATA[
:44  %tmp_116 = trunc i9 %tmp_13_read to i8

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="9">
<![CDATA[
:45  %tmp_117 = trunc i9 %tmp_14_read to i8

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="9">
<![CDATA[
:46  %tmp_118 = trunc i9 %tmp_15_read to i8

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:47  store i6 %nPH1Z1_V_read21, i6* %nPH1Z1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:48  store i6 %nPH2Z1_V_read22, i6* %nPH2Z1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:49  store i6 %nPH3Z1_V_read_3, i6* %nPH3Z1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:50  store i6 %nPH4Z1_V_read_3, i6* %nPH4Z1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:51  store i6 %nPH1Z2_V_read_3, i6* %nPH1Z2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:52  store i6 %nPH2Z2_V_read_3, i6* %nPH2Z2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:53  store i6 %nPH3Z2_V_read_3, i6* %nPH3Z2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:54  store i6 %nPH4Z2_V_read_3, i6* %nPH4Z2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
:55  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %p_0 = phi i6 [ 0, %0 ], [ %index_V_3, %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge ]

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:1  %i = phi i7 [ 0, %0 ], [ %i_3, %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:2  %tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %i, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %i_3 = add i7 %i, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_119, label %.loopexit, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="7">
<![CDATA[
:0  %i_cast4 = zext i7 %i to i32

]]></Node>
<StgValue><ssdm name="i_cast4"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 64, i64 32)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_68 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_s = icmp slt i32 %i_cast4, %nStubs_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_s, label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %tmp_53_cast = zext i7 %i to i8

]]></Node>
<StgValue><ssdm name="tmp_53_cast"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="7">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %tmp_120 = trunc i7 %i to i6

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %sum = add i8 %tmp_109, %tmp_53_cast

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %arrayNo = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %sum, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %newIndex = add i6 %tmp, %tmp_120

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:26  %sum1 = add i8 %tmp_110, %tmp_53_cast

]]></Node>
<StgValue><ssdm name="sum1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:27  %tmp_70 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %sum1, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:28  %newIndex40 = add i6 %tmp_100, %tmp_120

]]></Node>
<StgValue><ssdm name="newIndex40"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0" op_8_bw="2" op_9_bw="0">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:35  switch i2 %tmp_70, label %branch8 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
    i2 -1, label %branch3
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %newIndex39 = zext i6 %newIndex to i64

]]></Node>
<StgValue><ssdm name="newIndex39"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %stubsInLayer_0_data_5 = getelementptr [64 x i36]* %stubsInLayer_0_data, i64 0, i64 %newIndex39

]]></Node>
<StgValue><ssdm name="stubsInLayer_0_data_5"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %stubsInLayer_0_data_6 = load i36* %stubsInLayer_0_data_5, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_0_data_6"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %stubsInLayer_1_data_5 = getelementptr [64 x i36]* %stubsInLayer_1_data, i64 0, i64 %newIndex39

]]></Node>
<StgValue><ssdm name="stubsInLayer_1_data_5"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  %stubsInLayer_1_data_6 = load i36* %stubsInLayer_1_data_5, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_1_data_6"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:11  %stubsInLayer_2_data_5 = getelementptr [64 x i36]* %stubsInLayer_2_data, i64 0, i64 %newIndex39

]]></Node>
<StgValue><ssdm name="stubsInLayer_2_data_5"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:12  %stubsInLayer_2_data_6 = load i36* %stubsInLayer_2_data_5, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_2_data_6"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:13  %stubsInLayer_3_data_5 = getelementptr [64 x i36]* %stubsInLayer_3_data, i64 0, i64 %newIndex39

]]></Node>
<StgValue><ssdm name="stubsInLayer_3_data_5"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:14  %stubsInLayer_3_data_6 = load i36* %stubsInLayer_3_data_5, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_3_data_6"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:15  %stubsInLayer_4_data_5 = getelementptr [64 x i36]* %stubsInLayer_4_data, i64 0, i64 %newIndex39

]]></Node>
<StgValue><ssdm name="stubsInLayer_4_data_5"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %stubsInLayer_4_data_6 = load i36* %stubsInLayer_4_data_5, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_4_data_6"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:17  %stubsInLayer_5_data_5 = getelementptr [64 x i36]* %stubsInLayer_5_data, i64 0, i64 %newIndex39

]]></Node>
<StgValue><ssdm name="stubsInLayer_5_data_5"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:18  %stubsInLayer_5_data_6 = load i36* %stubsInLayer_5_data_5, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_5_data_6"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:19  %stubsInLayer_6_data_5 = getelementptr [64 x i36]* %stubsInLayer_6_data, i64 0, i64 %newIndex39

]]></Node>
<StgValue><ssdm name="stubsInLayer_6_data_5"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:20  %stubsInLayer_6_data_6 = load i36* %stubsInLayer_6_data_5, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_6_data_6"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:21  %stubsInLayer_7_data_5 = getelementptr [64 x i36]* %stubsInLayer_7_data, i64 0, i64 %newIndex39

]]></Node>
<StgValue><ssdm name="stubsInLayer_7_data_5"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:22  %stubsInLayer_7_data_6 = load i36* %stubsInLayer_7_data_5, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_7_data_6"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:23  %stubsInLayer_8_data_5 = getelementptr [64 x i36]* %stubsInLayer_8_data, i64 0, i64 %newIndex39

]]></Node>
<StgValue><ssdm name="stubsInLayer_8_data_5"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:24  %stubsInLayer_8_data_6 = load i36* %stubsInLayer_8_data_5, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_8_data_6"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="2">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %arrayNo_cast = zext i2 %arrayNo to i64

]]></Node>
<StgValue><ssdm name="arrayNo_cast"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %stubsInLayer_0_data_6 = load i36* %stubsInLayer_0_data_5, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_0_data_6"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  %stubsInLayer_1_data_6 = load i36* %stubsInLayer_1_data_5, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_1_data_6"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:12  %stubsInLayer_2_data_6 = load i36* %stubsInLayer_2_data_5, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_2_data_6"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:14  %stubsInLayer_3_data_6 = load i36* %stubsInLayer_3_data_5, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_3_data_6"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %stubsInLayer_4_data_6 = load i36* %stubsInLayer_4_data_5, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_4_data_6"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:18  %stubsInLayer_5_data_6 = load i36* %stubsInLayer_5_data_5, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_5_data_6"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:20  %stubsInLayer_6_data_6 = load i36* %stubsInLayer_6_data_5, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_6_data_6"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:22  %stubsInLayer_7_data_6 = load i36* %stubsInLayer_7_data_5, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_7_data_6"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:24  %stubsInLayer_8_data_6 = load i36* %stubsInLayer_8_data_5, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_8_data_6"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="36" op_6_bw="36" op_7_bw="36" op_8_bw="36" op_9_bw="36" op_10_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:25  %HLSFullStubLayerPS_d = call i36 @_ssdm_op_Mux.ap_auto.9i36.i64(i36 %stubsInLayer_0_data_6, i36 %stubsInLayer_1_data_6, i36 %stubsInLayer_2_data_6, i36 %stubsInLayer_3_data_6, i36 %stubsInLayer_4_data_6, i36 %stubsInLayer_5_data_6, i36 %stubsInLayer_6_data_6, i36 %stubsInLayer_7_data_6, i36 %stubsInLayer_8_data_6, i64 %arrayNo_cast)

]]></Node>
<StgValue><ssdm name="HLSFullStubLayerPS_d"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:29  %newIndex41 = zext i6 %newIndex40 to i64

]]></Node>
<StgValue><ssdm name="newIndex41"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:30  %allStubs_0_data_V_s = getelementptr [64 x i36]* %allStubs_0_data_V, i64 0, i64 %newIndex41

]]></Node>
<StgValue><ssdm name="allStubs_0_data_V_s"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:31  %allStubs_1_data_V_s = getelementptr [64 x i36]* %allStubs_1_data_V, i64 0, i64 %newIndex41

]]></Node>
<StgValue><ssdm name="allStubs_1_data_V_s"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:32  %allStubs_2_data_V_s = getelementptr [64 x i36]* %allStubs_2_data_V, i64 0, i64 %newIndex41

]]></Node>
<StgValue><ssdm name="allStubs_2_data_V_s"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:33  %allStubs_3_data_V_s = getelementptr [64 x i36]* %allStubs_3_data_V, i64 0, i64 %newIndex41

]]></Node>
<StgValue><ssdm name="allStubs_3_data_V_s"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:34  %allStubs_8_data_V_s = getelementptr [64 x i36]* %allStubs_8_data_V, i64 0, i64 %newIndex41

]]></Node>
<StgValue><ssdm name="allStubs_8_data_V_s"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_70" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="36" op_1_bw="6">
<![CDATA[
branch3:0  store i36 %HLSFullStubLayerPS_d, i36* %allStubs_3_data_V_s, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_70" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit102

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_70" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="36" op_1_bw="6">
<![CDATA[
branch2:0  store i36 %HLSFullStubLayerPS_d, i36* %allStubs_2_data_V_s, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_70" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit102

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="36" op_1_bw="6">
<![CDATA[
branch1:0  store i36 %HLSFullStubLayerPS_d, i36* %allStubs_1_data_V_s, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit102

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="36" op_1_bw="6">
<![CDATA[
branch0:0  store i36 %HLSFullStubLayerPS_d, i36* %allStubs_0_data_V_s, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit102

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="36" op_1_bw="6">
<![CDATA[
branch8:0  store i36 %HLSFullStubLayerPS_d, i36* %allStubs_8_data_V_s, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit102

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="3" op_0_bw="3" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit102:3  %tPhi_V_i = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %HLSFullStubLayerPS_d, i32 23, i32 25)

]]></Node>
<StgValue><ssdm name="tPhi_V_i"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit102:4  %r_V = add i3 %tPhi_V_i, -1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit102:5  %routePhi_V = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %r_V, i32 1, i32 2)

]]></Node>
<StgValue><ssdm name="routePhi_V"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit102:6  %routeZ_V = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %HLSFullStubLayerPS_d, i32 9)

]]></Node>
<StgValue><ssdm name="routeZ_V"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit102:7  br i1 %routeZ_V, label %12, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0" op_8_bw="2" op_9_bw="0">
<![CDATA[
:0  switch i2 %routePhi_V, label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge [
    i2 0, label %4
    i2 1, label %6
    i2 -2, label %8
    i2 -1, label %10
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH4Z1_V_load_6 = load i6* %nPH4Z1_V

]]></Node>
<StgValue><ssdm name="nPH4Z1_V_load_6"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="6">
<![CDATA[
:1  %tmp_68_cast = zext i6 %nPH4Z1_V_load_6 to i8

]]></Node>
<StgValue><ssdm name="tmp_68_cast"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %sum9 = add i8 %tmp_68_cast, %tmp_118

]]></Node>
<StgValue><ssdm name="sum9"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_90 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %sum9, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %newIndex56 = add i6 %tmp_108, %nPH4Z1_V_load_6

]]></Node>
<StgValue><ssdm name="newIndex56"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0" op_8_bw="2" op_9_bw="0">
<![CDATA[
:13  switch i2 %tmp_90, label %branch44 [
    i2 0, label %branch36
    i2 1, label %branch37
    i2 -2, label %branch38
    i2 -1, label %branch39
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH4Z1_V_load = load i6* %nPH4Z1_V

]]></Node>
<StgValue><ssdm name="nPH4Z1_V_load"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_69 = add i6 %nPH4Z1_V_load, 1

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  store i6 %tmp_69, i6* %nPH4Z1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH3Z1_V_load34 = load i6* %nPH3Z1_V

]]></Node>
<StgValue><ssdm name="nPH3Z1_V_load34"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="6">
<![CDATA[
:1  %tmp_66_cast = zext i6 %nPH3Z1_V_load34 to i8

]]></Node>
<StgValue><ssdm name="tmp_66_cast"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %sum8 = add i8 %tmp_66_cast, %tmp_117

]]></Node>
<StgValue><ssdm name="sum8"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_88 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %sum8, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %newIndex54 = add i6 %tmp_107, %nPH3Z1_V_load34

]]></Node>
<StgValue><ssdm name="newIndex54"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0" op_8_bw="2" op_9_bw="0">
<![CDATA[
:13  switch i2 %tmp_88, label %branch35 [
    i2 0, label %branch27
    i2 1, label %branch28
    i2 -2, label %branch29
    i2 -1, label %branch30
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH3Z1_V_load = load i6* %nPH3Z1_V

]]></Node>
<StgValue><ssdm name="nPH3Z1_V_load"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_67 = add i6 %nPH3Z1_V_load, 1

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  store i6 %tmp_67, i6* %nPH3Z1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH2Z1_V_load32 = load i6* %nPH2Z1_V

]]></Node>
<StgValue><ssdm name="nPH2Z1_V_load32"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="6">
<![CDATA[
:1  %tmp_64_cast = zext i6 %nPH2Z1_V_load32 to i8

]]></Node>
<StgValue><ssdm name="tmp_64_cast"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %sum7 = add i8 %tmp_64_cast, %tmp_116

]]></Node>
<StgValue><ssdm name="sum7"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_86 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %sum7, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %newIndex52 = add i6 %tmp_106, %nPH2Z1_V_load32

]]></Node>
<StgValue><ssdm name="newIndex52"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0" op_8_bw="2" op_9_bw="0">
<![CDATA[
:13  switch i2 %tmp_86, label %branch26 [
    i2 0, label %branch18
    i2 1, label %branch19
    i2 -2, label %branch20
    i2 -1, label %branch21
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH2Z1_V_load = load i6* %nPH2Z1_V

]]></Node>
<StgValue><ssdm name="nPH2Z1_V_load"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_65 = add i6 %nPH2Z1_V_load, 1

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  store i6 %tmp_65, i6* %nPH2Z1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH1Z1_V_load_4 = load i6* %nPH1Z1_V

]]></Node>
<StgValue><ssdm name="nPH1Z1_V_load_4"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="6">
<![CDATA[
:1  %tmp_62_cast = zext i6 %nPH1Z1_V_load_4 to i8

]]></Node>
<StgValue><ssdm name="tmp_62_cast"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %sum6 = add i8 %tmp_62_cast, %tmp_115

]]></Node>
<StgValue><ssdm name="sum6"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_84 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %sum6, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %newIndex50 = add i6 %tmp_105, %nPH1Z1_V_load_4

]]></Node>
<StgValue><ssdm name="newIndex50"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0" op_8_bw="2" op_9_bw="0">
<![CDATA[
:13  switch i2 %tmp_84, label %branch17 [
    i2 0, label %branch9
    i2 1, label %branch10
    i2 -2, label %branch11
    i2 -1, label %branch12
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH1Z1_V_load = load i6* %nPH1Z1_V

]]></Node>
<StgValue><ssdm name="nPH1Z1_V_load"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_63 = add i6 %nPH1Z1_V_load, 1

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  store i6 %tmp_63, i6* %nPH1Z1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0" op_8_bw="2" op_9_bw="0">
<![CDATA[
:0  switch i2 %routePhi_V, label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge [
    i2 0, label %13
    i2 1, label %15
    i2 -2, label %17
    i2 -1, label %19
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH4Z2_V_load44 = load i6* %nPH4Z2_V

]]></Node>
<StgValue><ssdm name="nPH4Z2_V_load44"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="6">
<![CDATA[
:1  %tmp_76_cast = zext i6 %nPH4Z2_V_load44 to i8

]]></Node>
<StgValue><ssdm name="tmp_76_cast"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %sum5 = add i8 %tmp_76_cast, %tmp_114

]]></Node>
<StgValue><ssdm name="sum5"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_82 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %sum5, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %newIndex48 = add i6 %tmp_104, %nPH4Z2_V_load44

]]></Node>
<StgValue><ssdm name="newIndex48"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0" op_8_bw="2" op_9_bw="0">
<![CDATA[
:13  switch i2 %tmp_82, label %branch80 [
    i2 0, label %branch72
    i2 1, label %branch73
    i2 -2, label %branch74
    i2 -1, label %branch75
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH4Z2_V_load = load i6* %nPH4Z2_V

]]></Node>
<StgValue><ssdm name="nPH4Z2_V_load"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_77 = add i6 %nPH4Z2_V_load, 1

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  store i6 %tmp_77, i6* %nPH4Z2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH3Z2_V_load42 = load i6* %nPH3Z2_V

]]></Node>
<StgValue><ssdm name="nPH3Z2_V_load42"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="6">
<![CDATA[
:1  %tmp_74_cast = zext i6 %nPH3Z2_V_load42 to i8

]]></Node>
<StgValue><ssdm name="tmp_74_cast"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %sum4 = add i8 %tmp_74_cast, %tmp_113

]]></Node>
<StgValue><ssdm name="sum4"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_80 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %sum4, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %newIndex46 = add i6 %tmp_103, %nPH3Z2_V_load42

]]></Node>
<StgValue><ssdm name="newIndex46"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0" op_8_bw="2" op_9_bw="0">
<![CDATA[
:13  switch i2 %tmp_80, label %branch71 [
    i2 0, label %branch63
    i2 1, label %branch64
    i2 -2, label %branch65
    i2 -1, label %branch66
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH3Z2_V_load = load i6* %nPH3Z2_V

]]></Node>
<StgValue><ssdm name="nPH3Z2_V_load"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_75 = add i6 %nPH3Z2_V_load, 1

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  store i6 %tmp_75, i6* %nPH3Z2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH2Z2_V_load_4 = load i6* %nPH2Z2_V

]]></Node>
<StgValue><ssdm name="nPH2Z2_V_load_4"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="6">
<![CDATA[
:1  %tmp_72_cast = zext i6 %nPH2Z2_V_load_4 to i8

]]></Node>
<StgValue><ssdm name="tmp_72_cast"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %sum3 = add i8 %tmp_72_cast, %tmp_112

]]></Node>
<StgValue><ssdm name="sum3"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_76 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %sum3, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %newIndex44 = add i6 %tmp_102, %nPH2Z2_V_load_4

]]></Node>
<StgValue><ssdm name="newIndex44"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0" op_8_bw="2" op_9_bw="0">
<![CDATA[
:13  switch i2 %tmp_76, label %branch62 [
    i2 0, label %branch54
    i2 1, label %branch55
    i2 -2, label %branch56
    i2 -1, label %branch57
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH2Z2_V_load = load i6* %nPH2Z2_V

]]></Node>
<StgValue><ssdm name="nPH2Z2_V_load"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_73 = add i6 %nPH2Z2_V_load, 1

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  store i6 %tmp_73, i6* %nPH2Z2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH1Z2_V_load_6 = load i6* %nPH1Z2_V

]]></Node>
<StgValue><ssdm name="nPH1Z2_V_load_6"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="6">
<![CDATA[
:1  %tmp_70_cast = zext i6 %nPH1Z2_V_load_6 to i8

]]></Node>
<StgValue><ssdm name="tmp_70_cast"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %sum2 = add i8 %tmp_70_cast, %tmp_111

]]></Node>
<StgValue><ssdm name="sum2"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_72 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %sum2, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %newIndex42 = add i6 %tmp_101, %nPH1Z2_V_load_6

]]></Node>
<StgValue><ssdm name="newIndex42"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0" op_8_bw="2" op_9_bw="0">
<![CDATA[
:13  switch i2 %tmp_72, label %branch53 [
    i2 0, label %branch45
    i2 1, label %branch46
    i2 -2, label %branch47
    i2 -1, label %branch48
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH1Z2_V_load = load i6* %nPH1Z2_V

]]></Node>
<StgValue><ssdm name="nPH1Z2_V_load"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_71 = add i6 %nPH1Z2_V_load, 1

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  store i6 %tmp_71, i6* %nPH1Z2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="4" op_0_bw="4" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit102:0  %redZ_V = call i4 @_ssdm_op_PartSelect.i4.i36.i32.i32(i36 %HLSFullStubLayerPS_d, i32 5, i32 8)

]]></Node>
<StgValue><ssdm name="redZ_V"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="3" op_0_bw="3" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit102:1  %phitmp = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %HLSFullStubLayerPS_d, i32 21, i32 23)

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit102:2  %redPhi_V = xor i3 %phitmp, -4

]]></Node>
<StgValue><ssdm name="redPhi_V"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="6">
<![CDATA[
:5  %newIndex57 = zext i6 %newIndex56 to i64

]]></Node>
<StgValue><ssdm name="newIndex57"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vmStubsPH4Z1_0_data_3 = getelementptr [64 x i18]* %vmStubsPH4Z1_0_data, i64 0, i64 %newIndex57

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z1_0_data_3"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %vmStubsPH4Z1_1_data_3 = getelementptr [64 x i18]* %vmStubsPH4Z1_1_data, i64 0, i64 %newIndex57

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z1_1_data_3"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %vmStubsPH4Z1_2_data_3 = getelementptr [64 x i18]* %vmStubsPH4Z1_2_data, i64 0, i64 %newIndex57

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z1_2_data_3"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %vmStubsPH4Z1_3_data_3 = getelementptr [64 x i18]* %vmStubsPH4Z1_3_data, i64 0, i64 %newIndex57

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z1_3_data_3"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %vmStubsPH4Z1_8_data_3 = getelementptr [64 x i18]* %vmStubsPH4Z1_8_data, i64 0, i64 %newIndex57

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z1_8_data_3"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="5" op_0_bw="5" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_91 = call i5 @_ssdm_op_PartSelect.i5.i36.i32.i32(i36 %HLSFullStubLayerPS_d, i32 31, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="18" op_0_bw="18" op_1_bw="6" op_2_bw="5" op_3_bw="3" op_4_bw="4">
<![CDATA[
:12  %HLSReducedStubLayer_10 = call i18 @_ssdm_op_BitConcatenate.i18.i6.i5.i3.i4(i6 %p_0, i5 %tmp_91, i3 %redPhi_V, i4 %redZ_V)

]]></Node>
<StgValue><ssdm name="HLSReducedStubLayer_10"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_90" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch39:0  store i18 %HLSReducedStubLayer_10, i18* %vmStubsPH4Z1_3_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_90" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_90" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch38:0  store i18 %HLSReducedStubLayer_10, i18* %vmStubsPH4Z1_2_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_90" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch37:0  store i18 %HLSReducedStubLayer_10, i18* %vmStubsPH4Z1_1_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch36:0  store i18 %HLSReducedStubLayer_10, i18* %vmStubsPH4Z1_0_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch44:0  store i18 %HLSReducedStubLayer_10, i18* %vmStubsPH4Z1_8_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="6">
<![CDATA[
:5  %newIndex55 = zext i6 %newIndex54 to i64

]]></Node>
<StgValue><ssdm name="newIndex55"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vmStubsPH3Z1_0_data_3 = getelementptr [64 x i18]* %vmStubsPH3Z1_0_data, i64 0, i64 %newIndex55

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z1_0_data_3"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %vmStubsPH3Z1_1_data_3 = getelementptr [64 x i18]* %vmStubsPH3Z1_1_data, i64 0, i64 %newIndex55

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z1_1_data_3"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %vmStubsPH3Z1_2_data_3 = getelementptr [64 x i18]* %vmStubsPH3Z1_2_data, i64 0, i64 %newIndex55

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z1_2_data_3"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %vmStubsPH3Z1_3_data_3 = getelementptr [64 x i18]* %vmStubsPH3Z1_3_data, i64 0, i64 %newIndex55

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z1_3_data_3"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %vmStubsPH3Z1_8_data_3 = getelementptr [64 x i18]* %vmStubsPH3Z1_8_data, i64 0, i64 %newIndex55

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z1_8_data_3"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="5" op_0_bw="5" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_89 = call i5 @_ssdm_op_PartSelect.i5.i36.i32.i32(i36 %HLSFullStubLayerPS_d, i32 31, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="18" op_0_bw="18" op_1_bw="6" op_2_bw="5" op_3_bw="3" op_4_bw="4">
<![CDATA[
:12  %HLSReducedStubLayer_9 = call i18 @_ssdm_op_BitConcatenate.i18.i6.i5.i3.i4(i6 %p_0, i5 %tmp_89, i3 %redPhi_V, i4 %redZ_V)

]]></Node>
<StgValue><ssdm name="HLSReducedStubLayer_9"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_88" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch30:0  store i18 %HLSReducedStubLayer_9, i18* %vmStubsPH3Z1_3_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_88" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_88" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch29:0  store i18 %HLSReducedStubLayer_9, i18* %vmStubsPH3Z1_2_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_88" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch28:0  store i18 %HLSReducedStubLayer_9, i18* %vmStubsPH3Z1_1_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch27:0  store i18 %HLSReducedStubLayer_9, i18* %vmStubsPH3Z1_0_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch35:0  store i18 %HLSReducedStubLayer_9, i18* %vmStubsPH3Z1_8_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="6">
<![CDATA[
:5  %newIndex53 = zext i6 %newIndex52 to i64

]]></Node>
<StgValue><ssdm name="newIndex53"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vmStubsPH2Z1_0_data_3 = getelementptr [64 x i18]* %vmStubsPH2Z1_0_data, i64 0, i64 %newIndex53

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z1_0_data_3"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %vmStubsPH2Z1_1_data_3 = getelementptr [64 x i18]* %vmStubsPH2Z1_1_data, i64 0, i64 %newIndex53

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z1_1_data_3"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %vmStubsPH2Z1_2_data_3 = getelementptr [64 x i18]* %vmStubsPH2Z1_2_data, i64 0, i64 %newIndex53

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z1_2_data_3"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %vmStubsPH2Z1_3_data_3 = getelementptr [64 x i18]* %vmStubsPH2Z1_3_data, i64 0, i64 %newIndex53

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z1_3_data_3"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %vmStubsPH2Z1_8_data_3 = getelementptr [64 x i18]* %vmStubsPH2Z1_8_data, i64 0, i64 %newIndex53

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z1_8_data_3"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="5" op_0_bw="5" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_87 = call i5 @_ssdm_op_PartSelect.i5.i36.i32.i32(i36 %HLSFullStubLayerPS_d, i32 31, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="18" op_0_bw="18" op_1_bw="6" op_2_bw="5" op_3_bw="3" op_4_bw="4">
<![CDATA[
:12  %HLSReducedStubLayer_8 = call i18 @_ssdm_op_BitConcatenate.i18.i6.i5.i3.i4(i6 %p_0, i5 %tmp_87, i3 %redPhi_V, i4 %redZ_V)

]]></Node>
<StgValue><ssdm name="HLSReducedStubLayer_8"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_86" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch21:0  store i18 %HLSReducedStubLayer_8, i18* %vmStubsPH2Z1_3_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_86" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_86" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch20:0  store i18 %HLSReducedStubLayer_8, i18* %vmStubsPH2Z1_2_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_86" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch19:0  store i18 %HLSReducedStubLayer_8, i18* %vmStubsPH2Z1_1_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch18:0  store i18 %HLSReducedStubLayer_8, i18* %vmStubsPH2Z1_0_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch26:0  store i18 %HLSReducedStubLayer_8, i18* %vmStubsPH2Z1_8_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="6">
<![CDATA[
:5  %newIndex51 = zext i6 %newIndex50 to i64

]]></Node>
<StgValue><ssdm name="newIndex51"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vmStubsPH1Z1_0_data_3 = getelementptr [64 x i18]* %vmStubsPH1Z1_0_data, i64 0, i64 %newIndex51

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z1_0_data_3"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %vmStubsPH1Z1_1_data_3 = getelementptr [64 x i18]* %vmStubsPH1Z1_1_data, i64 0, i64 %newIndex51

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z1_1_data_3"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %vmStubsPH1Z1_2_data_3 = getelementptr [64 x i18]* %vmStubsPH1Z1_2_data, i64 0, i64 %newIndex51

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z1_2_data_3"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %vmStubsPH1Z1_3_data_3 = getelementptr [64 x i18]* %vmStubsPH1Z1_3_data, i64 0, i64 %newIndex51

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z1_3_data_3"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %vmStubsPH1Z1_8_data_3 = getelementptr [64 x i18]* %vmStubsPH1Z1_8_data, i64 0, i64 %newIndex51

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z1_8_data_3"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="5" op_0_bw="5" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_85 = call i5 @_ssdm_op_PartSelect.i5.i36.i32.i32(i36 %HLSFullStubLayerPS_d, i32 31, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="18" op_0_bw="18" op_1_bw="6" op_2_bw="5" op_3_bw="3" op_4_bw="4">
<![CDATA[
:12  %HLSReducedStubLayer_s = call i18 @_ssdm_op_BitConcatenate.i18.i6.i5.i3.i4(i6 %p_0, i5 %tmp_85, i3 %redPhi_V, i4 %redZ_V)

]]></Node>
<StgValue><ssdm name="HLSReducedStubLayer_s"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_84" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch12:0  store i18 %HLSReducedStubLayer_s, i18* %vmStubsPH1Z1_3_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_84" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_84" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch11:0  store i18 %HLSReducedStubLayer_s, i18* %vmStubsPH1Z1_2_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_84" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch10:0  store i18 %HLSReducedStubLayer_s, i18* %vmStubsPH1Z1_1_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch9:0  store i18 %HLSReducedStubLayer_s, i18* %vmStubsPH1Z1_0_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch17:0  store i18 %HLSReducedStubLayer_s, i18* %vmStubsPH1Z1_8_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="6">
<![CDATA[
:5  %newIndex49 = zext i6 %newIndex48 to i64

]]></Node>
<StgValue><ssdm name="newIndex49"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vmStubsPH4Z2_0_data_3 = getelementptr [64 x i18]* %vmStubsPH4Z2_0_data, i64 0, i64 %newIndex49

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z2_0_data_3"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %vmStubsPH4Z2_1_data_3 = getelementptr [64 x i18]* %vmStubsPH4Z2_1_data, i64 0, i64 %newIndex49

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z2_1_data_3"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %vmStubsPH4Z2_2_data_3 = getelementptr [64 x i18]* %vmStubsPH4Z2_2_data, i64 0, i64 %newIndex49

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z2_2_data_3"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %vmStubsPH4Z2_3_data_3 = getelementptr [64 x i18]* %vmStubsPH4Z2_3_data, i64 0, i64 %newIndex49

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z2_3_data_3"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %vmStubsPH4Z2_8_data_3 = getelementptr [64 x i18]* %vmStubsPH4Z2_8_data, i64 0, i64 %newIndex49

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z2_8_data_3"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="5" op_0_bw="5" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_83 = call i5 @_ssdm_op_PartSelect.i5.i36.i32.i32(i36 %HLSFullStubLayerPS_d, i32 31, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="18" op_0_bw="18" op_1_bw="6" op_2_bw="5" op_3_bw="3" op_4_bw="4">
<![CDATA[
:12  %HLSReducedStubLayer_7 = call i18 @_ssdm_op_BitConcatenate.i18.i6.i5.i3.i4(i6 %p_0, i5 %tmp_83, i3 %redPhi_V, i4 %redZ_V)

]]></Node>
<StgValue><ssdm name="HLSReducedStubLayer_7"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_82" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch75:0  store i18 %HLSReducedStubLayer_7, i18* %vmStubsPH4Z2_3_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_82" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
branch75:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_82" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch74:0  store i18 %HLSReducedStubLayer_7, i18* %vmStubsPH4Z2_2_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_82" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
branch74:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch73:0  store i18 %HLSReducedStubLayer_7, i18* %vmStubsPH4Z2_1_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
branch73:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch72:0  store i18 %HLSReducedStubLayer_7, i18* %vmStubsPH4Z2_0_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
<literal name="tmp_82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
branch72:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch80:0  store i18 %HLSReducedStubLayer_7, i18* %vmStubsPH4Z2_8_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
branch80:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="6">
<![CDATA[
:5  %newIndex47 = zext i6 %newIndex46 to i64

]]></Node>
<StgValue><ssdm name="newIndex47"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vmStubsPH3Z2_0_data_3 = getelementptr [64 x i18]* %vmStubsPH3Z2_0_data, i64 0, i64 %newIndex47

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z2_0_data_3"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %vmStubsPH3Z2_1_data_3 = getelementptr [64 x i18]* %vmStubsPH3Z2_1_data, i64 0, i64 %newIndex47

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z2_1_data_3"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %vmStubsPH3Z2_2_data_3 = getelementptr [64 x i18]* %vmStubsPH3Z2_2_data, i64 0, i64 %newIndex47

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z2_2_data_3"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %vmStubsPH3Z2_3_data_3 = getelementptr [64 x i18]* %vmStubsPH3Z2_3_data, i64 0, i64 %newIndex47

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z2_3_data_3"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %vmStubsPH3Z2_8_data_3 = getelementptr [64 x i18]* %vmStubsPH3Z2_8_data, i64 0, i64 %newIndex47

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z2_8_data_3"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="5" op_0_bw="5" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_81 = call i5 @_ssdm_op_PartSelect.i5.i36.i32.i32(i36 %HLSFullStubLayerPS_d, i32 31, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="18" op_0_bw="18" op_1_bw="6" op_2_bw="5" op_3_bw="3" op_4_bw="4">
<![CDATA[
:12  %HLSReducedStubLayer_6 = call i18 @_ssdm_op_BitConcatenate.i18.i6.i5.i3.i4(i6 %p_0, i5 %tmp_81, i3 %redPhi_V, i4 %redZ_V)

]]></Node>
<StgValue><ssdm name="HLSReducedStubLayer_6"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_80" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch66:0  store i18 %HLSReducedStubLayer_6, i18* %vmStubsPH3Z2_3_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_80" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_80" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch65:0  store i18 %HLSReducedStubLayer_6, i18* %vmStubsPH3Z2_2_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_80" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
branch65:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch64:0  store i18 %HLSReducedStubLayer_6, i18* %vmStubsPH3Z2_1_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
branch64:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch63:0  store i18 %HLSReducedStubLayer_6, i18* %vmStubsPH3Z2_0_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
<literal name="tmp_80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch71:0  store i18 %HLSReducedStubLayer_6, i18* %vmStubsPH3Z2_8_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
branch71:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="6">
<![CDATA[
:5  %newIndex45 = zext i6 %newIndex44 to i64

]]></Node>
<StgValue><ssdm name="newIndex45"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vmStubsPH2Z2_0_data_3 = getelementptr [64 x i18]* %vmStubsPH2Z2_0_data, i64 0, i64 %newIndex45

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z2_0_data_3"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %vmStubsPH2Z2_1_data_3 = getelementptr [64 x i18]* %vmStubsPH2Z2_1_data, i64 0, i64 %newIndex45

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z2_1_data_3"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %vmStubsPH2Z2_2_data_3 = getelementptr [64 x i18]* %vmStubsPH2Z2_2_data, i64 0, i64 %newIndex45

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z2_2_data_3"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %vmStubsPH2Z2_3_data_3 = getelementptr [64 x i18]* %vmStubsPH2Z2_3_data, i64 0, i64 %newIndex45

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z2_3_data_3"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %vmStubsPH2Z2_8_data_3 = getelementptr [64 x i18]* %vmStubsPH2Z2_8_data, i64 0, i64 %newIndex45

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z2_8_data_3"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="5" op_0_bw="5" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_79 = call i5 @_ssdm_op_PartSelect.i5.i36.i32.i32(i36 %HLSFullStubLayerPS_d, i32 31, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="18" op_0_bw="18" op_1_bw="6" op_2_bw="5" op_3_bw="3" op_4_bw="4">
<![CDATA[
:12  %HLSReducedStubLayer_5 = call i18 @_ssdm_op_BitConcatenate.i18.i6.i5.i3.i4(i6 %p_0, i5 %tmp_79, i3 %redPhi_V, i4 %redZ_V)

]]></Node>
<StgValue><ssdm name="HLSReducedStubLayer_5"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_76" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch57:0  store i18 %HLSReducedStubLayer_5, i18* %vmStubsPH2Z2_3_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_76" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_76" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch56:0  store i18 %HLSReducedStubLayer_5, i18* %vmStubsPH2Z2_2_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_76" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch55:0  store i18 %HLSReducedStubLayer_5, i18* %vmStubsPH2Z2_1_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch54:0  store i18 %HLSReducedStubLayer_5, i18* %vmStubsPH2Z2_0_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
<literal name="tmp_76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch62:0  store i18 %HLSReducedStubLayer_5, i18* %vmStubsPH2Z2_8_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="6">
<![CDATA[
:5  %newIndex43 = zext i6 %newIndex42 to i64

]]></Node>
<StgValue><ssdm name="newIndex43"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vmStubsPH1Z2_0_data_3 = getelementptr [64 x i18]* %vmStubsPH1Z2_0_data, i64 0, i64 %newIndex43

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z2_0_data_3"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %vmStubsPH1Z2_1_data_3 = getelementptr [64 x i18]* %vmStubsPH1Z2_1_data, i64 0, i64 %newIndex43

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z2_1_data_3"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %vmStubsPH1Z2_2_data_3 = getelementptr [64 x i18]* %vmStubsPH1Z2_2_data, i64 0, i64 %newIndex43

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z2_2_data_3"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %vmStubsPH1Z2_3_data_3 = getelementptr [64 x i18]* %vmStubsPH1Z2_3_data, i64 0, i64 %newIndex43

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z2_3_data_3"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %vmStubsPH1Z2_8_data_3 = getelementptr [64 x i18]* %vmStubsPH1Z2_8_data, i64 0, i64 %newIndex43

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z2_8_data_3"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="5" op_0_bw="5" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_74 = call i5 @_ssdm_op_PartSelect.i5.i36.i32.i32(i36 %HLSFullStubLayerPS_d, i32 31, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="18" op_0_bw="18" op_1_bw="6" op_2_bw="5" op_3_bw="3" op_4_bw="4">
<![CDATA[
:12  %HLSReducedStubLayer_11 = call i18 @_ssdm_op_BitConcatenate.i18.i6.i5.i3.i4(i6 %p_0, i5 %tmp_74, i3 %redPhi_V, i4 %redZ_V)

]]></Node>
<StgValue><ssdm name="HLSReducedStubLayer_11"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_72" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch48:0  store i18 %HLSReducedStubLayer_11, i18* %vmStubsPH1Z2_3_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_72" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_72" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch47:0  store i18 %HLSReducedStubLayer_11, i18* %vmStubsPH1Z2_2_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_72" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch46:0  store i18 %HLSReducedStubLayer_11, i18* %vmStubsPH1Z2_1_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch45:0  store i18 %HLSReducedStubLayer_11, i18* %vmStubsPH1Z2_0_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
<literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch53:0  store i18 %HLSReducedStubLayer_11, i18* %vmStubsPH1Z2_8_data_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge:0  %tmp_78 = icmp eq i6 %p_0, -1

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge:1  %index_V = add i6 %p_0, -1

]]></Node>
<StgValue><ssdm name="index_V"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge:2  %p_s = select i1 %tmp_78, i6 %index_V, i6 %p_0

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge:3  %index_V_3 = add i6 %p_s, 1

]]></Node>
<StgValue><ssdm name="index_V_3"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge:4  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str9, i32 %tmp_68)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge:5  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="371" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:0  %nPH4Z2_V_load_5 = load i6* %nPH4Z2_V

]]></Node>
<StgValue><ssdm name="nPH4Z2_V_load_5"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:1  %nPH3Z2_V_load43 = load i6* %nPH3Z2_V

]]></Node>
<StgValue><ssdm name="nPH3Z2_V_load43"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:2  %nPH2Z2_V_load41 = load i6* %nPH2Z2_V

]]></Node>
<StgValue><ssdm name="nPH2Z2_V_load41"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:3  %nPH1Z2_V_load_5 = load i6* %nPH1Z2_V

]]></Node>
<StgValue><ssdm name="nPH1Z2_V_load_5"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:4  %nPH4Z1_V_load_5 = load i6* %nPH4Z1_V

]]></Node>
<StgValue><ssdm name="nPH4Z1_V_load_5"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:5  %nPH3Z1_V_load_5 = load i6* %nPH3Z1_V

]]></Node>
<StgValue><ssdm name="nPH3Z1_V_load_5"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:6  %nPH2Z1_V_load33 = load i6* %nPH2Z1_V

]]></Node>
<StgValue><ssdm name="nPH2Z1_V_load33"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:7  %nPH1Z1_V_load31 = load i6* %nPH1Z1_V

]]></Node>
<StgValue><ssdm name="nPH1Z1_V_load31"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="48" op_0_bw="48" op_1_bw="6">
<![CDATA[
.loopexit:8  %mrv = insertvalue { i6, i6, i6, i6, i6, i6, i6, i6 } undef, i6 %nPH1Z1_V_load31, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="48" op_0_bw="48" op_1_bw="6">
<![CDATA[
.loopexit:9  %mrv_1 = insertvalue { i6, i6, i6, i6, i6, i6, i6, i6 } %mrv, i6 %nPH2Z1_V_load33, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="48" op_0_bw="48" op_1_bw="6">
<![CDATA[
.loopexit:10  %mrv_2 = insertvalue { i6, i6, i6, i6, i6, i6, i6, i6 } %mrv_1, i6 %nPH3Z1_V_load_5, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="48" op_0_bw="48" op_1_bw="6">
<![CDATA[
.loopexit:11  %mrv_3 = insertvalue { i6, i6, i6, i6, i6, i6, i6, i6 } %mrv_2, i6 %nPH4Z1_V_load_5, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="48" op_0_bw="48" op_1_bw="6">
<![CDATA[
.loopexit:12  %mrv_4 = insertvalue { i6, i6, i6, i6, i6, i6, i6, i6 } %mrv_3, i6 %nPH1Z2_V_load_5, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="48" op_0_bw="48" op_1_bw="6">
<![CDATA[
.loopexit:13  %mrv_5 = insertvalue { i6, i6, i6, i6, i6, i6, i6, i6 } %mrv_4, i6 %nPH2Z2_V_load41, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="48" op_0_bw="48" op_1_bw="6">
<![CDATA[
.loopexit:14  %mrv_6 = insertvalue { i6, i6, i6, i6, i6, i6, i6, i6 } %mrv_5, i6 %nPH3Z2_V_load43, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="48" op_0_bw="48" op_1_bw="6">
<![CDATA[
.loopexit:15  %mrv_7 = insertvalue { i6, i6, i6, i6, i6, i6, i6, i6 } %mrv_6, i6 %nPH4Z2_V_load_5, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="48">
<![CDATA[
.loopexit:16  ret { i6, i6, i6, i6, i6, i6, i6, i6 } %mrv_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
