{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622285404697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622285404705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 29 12:50:04 2021 " "Processing started: Sat May 29 12:50:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622285404705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622285404705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memtest_deca -c memtest_deca " "Command: quartus_map --read_settings_files=on --write_settings_files=off memtest_deca -c memtest_deca" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622285404706 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622285404964 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1622285404964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_ps2_keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file io_ps2_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 io_ps2_keyboard-Behavioral " "Found design unit 1: io_ps2_keyboard-Behavioral" {  } { { "io_ps2_keyboard.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/io_ps2_keyboard.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417617 ""} { "Info" "ISGN_ENTITY_NAME" "1 io_ps2_keyboard " "Found entity 1: io_ps2_keyboard" {  } { { "io_ps2_keyboard.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/io_ps2_keyboard.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622285417617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/vgaout.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/vgaout.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaout " "Found entity 1: vgaout" {  } { { "../../src/vgaout.v" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/vgaout.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417619 ""} { "Info" "ISGN_ENTITY_NAME" "2 hexnum " "Found entity 2: hexnum" {  } { { "../../src/vgaout.v" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/vgaout.v" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622285417619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/tester.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 tester " "Found entity 1: tester" {  } { { "../../src/tester.v" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/tester.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622285417620 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram.v(134) " "Verilog HDL warning at sdram.v(134): extended using \"x\" or \"z\"" {  } { { "../../src/sdram.v" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/sdram.v" 134 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622285417621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "../../src/sdram.v" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/sdram.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622285417622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/rnd_vec_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/rnd_vec_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 rnd_vec_gen " "Found entity 1: rnd_vec_gen" {  } { { "../../src/rnd_vec_gen.v" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/rnd_vec_gen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622285417622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "../../src/debounce.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/debounce.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417623 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../../src/debounce.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/debounce.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622285417623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/pll.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417624 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622285417624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vid_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vid_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vid_pll-SYN " "Found design unit 1: vid_pll-SYN" {  } { { "vid_pll.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/vid_pll.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417625 ""} { "Info" "ISGN_ENTITY_NAME" "1 vid_pll " "Found entity 1: vid_pll" {  } { { "vid_pll.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/vid_pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622285417625 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/pll_reconfig.vhd /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd " "Clear box output file /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/pll_reconfig.vhd is not compatible with the current compile. Used regenerated output file /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Analysis & Synthesis" 0 -1 1622285417760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_reconfig.vhd 4 2 " "Found 4 design units, including 2 entities, in source file db/pll_reconfig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_reconfig_pllrcfg_ok11-RTL " "Found design unit 1: pll_reconfig_pllrcfg_ok11-RTL" {  } { { "db/pll_reconfig.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417766 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pll_reconfig-RTL " "Found design unit 2: pll_reconfig-RTL" {  } { { "db/pll_reconfig.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd" 2321 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417766 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_reconfig_pllrcfg_ok11 " "Found entity 1: pll_reconfig_pllrcfg_ok11" {  } { { "db/pll_reconfig.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417766 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll_reconfig " "Found entity 2: pll_reconfig" {  } { { "db/pll_reconfig.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd" 2291 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622285417766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_70.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reconfig_70.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reconfig_70-SYN " "Found design unit 1: reconfig_70-SYN" {  } { { "reconfig_70.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_70.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417767 ""} { "Info" "ISGN_ENTITY_NAME" "1 reconfig_70 " "Found entity 1: reconfig_70" {  } { { "reconfig_70.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_70.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622285417767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reconfig_80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reconfig_80-SYN " "Found design unit 1: reconfig_80-SYN" {  } { { "reconfig_80.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_80.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417767 ""} { "Info" "ISGN_ENTITY_NAME" "1 reconfig_80 " "Found entity 1: reconfig_80" {  } { { "reconfig_80.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_80.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622285417767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_90.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reconfig_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reconfig_90-SYN " "Found design unit 1: reconfig_90-SYN" {  } { { "reconfig_90.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_90.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417768 ""} { "Info" "ISGN_ENTITY_NAME" "1 reconfig_90 " "Found entity 1: reconfig_90" {  } { { "reconfig_90.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_90.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622285417768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_100.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reconfig_100.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reconfig_100-SYN " "Found design unit 1: reconfig_100-SYN" {  } { { "reconfig_100.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_100.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417769 ""} { "Info" "ISGN_ENTITY_NAME" "1 reconfig_100 " "Found entity 1: reconfig_100" {  } { { "reconfig_100.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_100.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622285417769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_110.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reconfig_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reconfig_110-SYN " "Found design unit 1: reconfig_110-SYN" {  } { { "reconfig_110.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_110.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417769 ""} { "Info" "ISGN_ENTITY_NAME" "1 reconfig_110 " "Found entity 1: reconfig_110" {  } { { "reconfig_110.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_110.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622285417769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_120.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reconfig_120.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reconfig_120-SYN " "Found design unit 1: reconfig_120-SYN" {  } { { "reconfig_120.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_120.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417770 ""} { "Info" "ISGN_ENTITY_NAME" "1 reconfig_120 " "Found entity 1: reconfig_120" {  } { { "reconfig_120.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_120.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622285417770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reconfig_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reconfig_130-SYN " "Found design unit 1: reconfig_130-SYN" {  } { { "reconfig_130.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_130.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417771 ""} { "Info" "ISGN_ENTITY_NAME" "1 reconfig_130 " "Found entity 1: reconfig_130" {  } { { "reconfig_130.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_130.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622285417771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_140.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reconfig_140.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reconfig_140-SYN " "Found design unit 1: reconfig_140-SYN" {  } { { "reconfig_140.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_140.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417771 ""} { "Info" "ISGN_ENTITY_NAME" "1 reconfig_140 " "Found entity 1: reconfig_140" {  } { { "reconfig_140.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_140.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622285417771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_150.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reconfig_150.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reconfig_150-SYN " "Found design unit 1: reconfig_150-SYN" {  } { { "reconfig_150.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_150.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417772 ""} { "Info" "ISGN_ENTITY_NAME" "1 reconfig_150 " "Found entity 1: reconfig_150" {  } { { "reconfig_150.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_150.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622285417772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_160.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reconfig_160.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reconfig_160-SYN " "Found design unit 1: reconfig_160-SYN" {  } { { "reconfig_160.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_160.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417773 ""} { "Info" "ISGN_ENTITY_NAME" "1 reconfig_160 " "Found entity 1: reconfig_160" {  } { { "reconfig_160.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_160.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622285417773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_167.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reconfig_167.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reconfig_167-SYN " "Found design unit 1: reconfig_167-SYN" {  } { { "reconfig_167.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_167.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417774 ""} { "Info" "ISGN_ENTITY_NAME" "1 reconfig_167 " "Found entity 1: reconfig_167" {  } { { "reconfig_167.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_167.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622285417774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET reset memtest_deca.sv(127) " "Verilog HDL Declaration information at memtest_deca.sv(127): object \"RESET\" differs only in case from object \"reset\" in the same scope" {  } { { "memtest_deca.sv" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv" 127 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622285417996 ""}
{ "Warning" "WSGN_SEARCH_FILE" "memtest_deca.sv 1 1 " "Using design file memtest_deca.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 memtest_deca " "Found entity 1: memtest_deca" {  } { { "memtest_deca.sv" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622285417997 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622285417997 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "joy1_up_i memtest_deca.sv(538) " "Verilog HDL error at memtest_deca.sv(538): object \"joy1_up_i\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "memtest_deca.sv" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv" 538 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1622285417998 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "joy1_down_i memtest_deca.sv(539) " "Verilog HDL error at memtest_deca.sv(539): object \"joy1_down_i\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "memtest_deca.sv" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv" 539 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1622285417998 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "joy1_p6_i memtest_deca.sv(540) " "Verilog HDL error at memtest_deca.sv(540): object \"joy1_p6_i\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "memtest_deca.sv" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv" 540 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1622285417998 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/output_files/memtest_deca.map.smsg " "Generated suppressed messages file /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/output_files/memtest_deca.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622285418059 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "971 " "Peak virtual memory: 971 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622285418102 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 29 12:50:18 2021 " "Processing ended: Sat May 29 12:50:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622285418102 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622285418102 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622285418102 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622285418102 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622285418222 ""}
