@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/opt/Xilinx/Vivado_HLS/2015.3/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'ctnguyen' on host 'finance.eit.uni-kl.de' (Linux_x86_64 version 2.6.32-573.12.1.el6.x86_64) on Tue Jul 05 13:08:15 CEST 2016
            in directory '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Arbitrary_Precision/lab1'
@W [HLS-40] Environment variable 'C_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:.
@W [HLS-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:.
@I [HLS-10] Opening project '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Arbitrary_Precision/lab1/window_fn_prj'.
@I [HLS-10] Adding design file 'window_fn_top.cpp' to the project
@I [HLS-10] Adding test bench file 'window_fn_test.cpp' to the project
@I [HLS-10] Opening solution '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Arbitrary_Precision/lab1/window_fn_prj/solution1'.
@I [SYN-201] Setting up clock 'default' with a period of 5ns.
@I [HLS-10] Setting target device to 'xc7k160tfbg484-1'
@I [HLS-10] Analyzing design file 'window_fn_top.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'xhls_window_fn::window_fn<ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, (xhls_window_fn::win_fn_t)1>::apply' into 'window_fn_top' (window_fn_top.cpp:63) automatically.
@I [XFORM-602] Inlining function 'xhls_window_fn::window_fn<ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, (xhls_window_fn::win_fn_t)1>::apply' into 'window_fn_top' (window_fn_top.cpp:63) automatically.
@I [HLS-111] Elapsed time: 15.16 seconds; current memory usage: 0.179 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'window_fn_top' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'window_fn_top' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'window_fn_top' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'window_fn_top' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'window_fn_top/outdata_V' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'window_fn_top/indata_V' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'window_fn_top' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'window_fn_top_mul_mul_17ns_8s_24_3': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'window_fn_top'.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 0.179 MB.
@I [RTMG-279] Implementing memory 'window_fn_top_coeff_tab1_rom' using distributed ROMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'window_fn_top'.
@I [WVHDL-304] Generating RTL VHDL for 'window_fn_top'.
@I [WVLOG-307] Generating RTL Verilog for 'window_fn_top'.
@I [HLS-112] Total elapsed time: 49.121 seconds; peak memory usage: 0.179 MB.
@I [LIC-101] Checked in feature [HLS]
