axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,../../../../../../../../../Xilinx/Vivado/2022.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,incdir="$ref_dir/../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_vip_axi4pc.sv,systemverilog,xilinx_vip,../../../../../../../../../Xilinx/Vivado/2022.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,incdir="$ref_dir/../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
xil_common_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../Xilinx/Vivado/2022.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,incdir="$ref_dir/../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../Xilinx/Vivado/2022.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,incdir="$ref_dir/../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../Xilinx/Vivado/2022.1/data/xilinx_vip/hdl/axi_vip_pkg.sv,incdir="$ref_dir/../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
axi4stream_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../Xilinx/Vivado/2022.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv,incdir="$ref_dir/../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../Xilinx/Vivado/2022.1/data/xilinx_vip/hdl/axi_vip_if.sv,incdir="$ref_dir/../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
clk_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../Xilinx/Vivado/2022.1/data/xilinx_vip/hdl/clk_vip_if.sv,incdir="$ref_dir/../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
rst_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../Xilinx/Vivado/2022.1/data/xilinx_vip/hdl/rst_vip_if.sv,incdir="$ref_dir/../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="$ref_dir/../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Xilinx/Vivado/2022.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_AXI_LITE_source_v1_0_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_AXI_LITE_source_v1_0_0_0_1/sim/design_1_AXI_LITE_source_v1_0_0_0.vhd,incdir="$ref_dir/../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_infrastructure_v1_1_vl_rfs.v,verilog,axi_infrastructure_v1_1_0,../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v,incdir="$ref_dir/../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_vip_0_1_pkg.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_vip_0_1/sim/design_1_axi_vip_0_1_pkg.sv,incdir="$ref_dir/../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_vip_v1_1_vl_rfs.sv,systemverilog,axi_vip_v1_1_12,../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/1033/hdl/axi_vip_v1_1_vl_rfs.sv,incdir="$ref_dir/../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_vip_0_1.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_vip_0_1/sim/design_1_axi_vip_0_1.sv,incdir="$ref_dir/../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
