## 簡介
## 布林代數與迪摩根定律
「布林代數」(Boolean Algebra)

### 布林代數基本運算
### 布林代數基本定理
### 第摩根第一定理 和的補數等於各補數之積
### 第摩根第二定理 積的補數等於各補數的和

> 第摩根第二定理：積的補數等於各補數的和
>
> - 兩輸入： $F= \overline{AB}= \bar{A} + \bar{B}$  
> - 三輸入： $F = \overline{ABC} = \bar{A} + \bar{B} + \bar{C}$
> - 四輸入： $F = \overline{ABCD} = \bar{A} + \bar{B} + \bar{C} + \bar{D}$

以下是透過真值表證明 $F= \overline{AB}= \bar{A} + \bar{B}$ ：

| $\bar{A}$ | $\bar{B}$ | $\overline{AB}$ | $\bar{A}$ | $\bar{B}$ | $\bar{A} + \bar{B}$ |
| --------- | --------- | --------------- | --------- | --------- | ------------------- |
| 0         | 0         | 1               | 1         | 1         | 1                   |
| 0         | 1         | 1               | 1         | 0         | 1                   |
| 1         | 0         | 1               | 0         | 1         | 1                   |
| 1         | 1         | 0               | 0         | 0         | 0                   |

![2021-09-23 13-21-17 的螢幕擷圖](https://i.imgur.com/wco4VbT.png)

![2021-09-23 13-22-03 的螢幕擷圖](https://i.imgur.com/XRri26m.png)

### 第摩根第三定理
### 第摩根第四定理
## 邏輯閘
邏輯閘，是實現數位邏輯與布林函數的，基本邏輯閘

### BUF

### NOT
![2021-09-22 22-33-40 的螢幕擷圖](https://i.imgur.com/c4b25gu.png)

<details>
<summary>Verilog程式碼</summary>

```verilog
module nand_and (in, out);
  input in;
  output out;

  assign out = ~in;

endmodule // nand_and

```
</details>

<details>
<summary>HDL 程式碼</summary>

```hdl
// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/01/Not.hdl

/**
 * Not gate:
 * out = not in
 */

CHIP Not {
    IN in;
    OUT out;

    PARTS:
    // Put your code here:
    Not(in=in, out=out);
}
```
</details>

| in  | out |
| --- | --- |
| 0   | 1   |
| 1   | 0   |

#### NOT 16
<details>
<summary>Verilog程式碼</summary>

```verilog
module nand_and (a, b, out);
  input [0:15] a, b;
  output [0:15] out;
  wire [0:15] nand1_out, nand2_out, nand3_out;

  assign nand1_out = ~(a & b);
  assign nand2_out = ~(nand1_out & a);
  assign nand3_out = ~(nand1_out & b);
  assign out = ~(nand2_out & nand3_out);

endmodule // nand_and
```
</details>

<details>
<summary>Verilog測試檔案</summary>

```verilog
```
</details>

<details>
<summary>HDL 程式碼</summary>

```hdl
// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/01/Not16.hdl

/**
 * 16-bit Not:
 * for i=0..15: out[i] = not in[i]
 */

CHIP Not16 {
    IN in[16];
    OUT out[16];

    PARTS:
    // Put your code here:
}
```
</details>

### AND
### OR
### NAND
### NOR
### XOR
