00_0_001_000__0000000           //LD  R1 Mem(R0 + 0000000)
00_0_010_000__0000001           //LD  R2 Mem(R0 + 0000000)
01_00000__011_001_010           //ADD R3 R1 R2
00_1_011_000__0000010           //ST  R3 Mem(R0 + 0000010)



