Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Fri Oct 13 19:00:55 2023
| Host         : BrunoLaptop running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_alu_top_timing_summary_routed.rpt -pb uart_alu_top_timing_summary_routed.pb -rpx uart_alu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_alu_top
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          61          
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.337     -154.650                    224                  242        0.107        0.000                      0                  242       -0.592      -13.792                      25                   120  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 0.500}        1.000           1000.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.337     -154.650                    224                  242        0.107        0.000                      0                  242       -0.592      -13.792                      25                   120  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          224  Failing Endpoints,  Worst Slack       -1.337ns,  Total Violation     -154.650ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :           25  Failing Endpoints,  Worst Slack       -0.592ns,  Total Violation      -13.792ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.337ns  (required time - arrival time)
  Source:                 uart_alu_interface_unit/opcode_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            uart_alu_interface_unit/result_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.002ns (43.766%)  route 1.287ns (56.234%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 4.911 - 1.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.286     4.165    uart_alu_interface_unit/i_clk_IBUF_BUFG
    SLICE_X2Y56          FDCE                                         r  uart_alu_interface_unit/opcode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDCE (Prop_fdce_C_Q)         0.393     4.558 r  uart_alu_interface_unit/opcode_reg[2]/Q
                         net (fo=3, routed)           0.511     5.070    uart_alu_interface_unit/opcode_reg_n_0_[2]
    SLICE_X3Y56          LUT6 (Prop_lut6_I0_O)        0.097     5.167 r  uart_alu_interface_unit/result[6]_i_5/O
                         net (fo=20, routed)          0.593     5.760    uart_alu_interface_unit/result[6]_i_5_n_0
    SLICE_X4Y57          LUT5 (Prop_lut5_I2_O)        0.097     5.857 r  uart_alu_interface_unit/result[5]_i_5/O
                         net (fo=1, routed)           0.000     5.857    uart_alu_interface_unit/result[5]_i_5_n_0
    SLICE_X4Y57          MUXF7 (Prop_muxf7_I1_O)      0.188     6.045 r  uart_alu_interface_unit/result_reg[5]_i_2/O
                         net (fo=1, routed)           0.183     6.228    uart_alu_interface_unit/result_reg[5]_i_2_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I0_O)        0.227     6.455 r  uart_alu_interface_unit/result[5]_i_1/O
                         net (fo=1, routed)           0.000     6.455    uart_alu_interface_unit/alu_unit/alu_Result[5]
    SLICE_X4Y57          FDCE                                         r  uart_alu_interface_unit/result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    W5                                                0.000     1.000 r  i_clk (IN)
                         net (fo=0)                   0.000     1.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     2.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     3.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.184     4.911    uart_alu_interface_unit/i_clk_IBUF_BUFG
    SLICE_X4Y57          FDCE                                         r  uart_alu_interface_unit/result_reg[5]/C
                         clock pessimism              0.213     5.123    
                         clock uncertainty           -0.035     5.088    
    SLICE_X4Y57          FDCE (Setup_fdce_C_D)        0.030     5.118    uart_alu_interface_unit/result_reg[5]
  -------------------------------------------------------------------
                         required time                          5.118    
                         arrival time                          -6.455    
  -------------------------------------------------------------------
                         slack                                 -1.337    

Slack (VIOLATED) :        -1.308ns  (required time - arrival time)
  Source:                 uart_alu_interface_unit/op1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            uart_alu_interface_unit/result_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.851ns (36.949%)  route 1.452ns (63.051%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 4.910 - 1.000 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.285     4.164    uart_alu_interface_unit/i_clk_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  uart_alu_interface_unit/op1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDCE (Prop_fdce_C_Q)         0.393     4.557 r  uart_alu_interface_unit/op1_reg[7]/Q
                         net (fo=22, routed)          0.723     5.281    uart_alu_interface_unit/op_a[7]
    SLICE_X0Y57          LUT6 (Prop_lut6_I0_O)        0.097     5.378 r  uart_alu_interface_unit/result[1]_i_6/O
                         net (fo=4, routed)           0.437     5.814    uart_alu_interface_unit/result[1]_i_6_n_0
    SLICE_X1Y59          LUT4 (Prop_lut4_I3_O)        0.097     5.911 r  uart_alu_interface_unit/result[0]_i_4/O
                         net (fo=1, routed)           0.292     6.204    uart_alu_interface_unit/data5[0]
    SLICE_X1Y60          LUT6 (Prop_lut6_I0_O)        0.097     6.301 r  uart_alu_interface_unit/result[0]_i_3/O
                         net (fo=1, routed)           0.000     6.301    uart_alu_interface_unit/result[0]_i_3_n_0
    SLICE_X1Y60          MUXF7 (Prop_muxf7_I1_O)      0.167     6.468 r  uart_alu_interface_unit/result_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.468    uart_alu_interface_unit/alu_unit/alu_Result[0]
    SLICE_X1Y60          FDCE                                         r  uart_alu_interface_unit/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    W5                                                0.000     1.000 r  i_clk (IN)
                         net (fo=0)                   0.000     1.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     2.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     3.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.183     4.910    uart_alu_interface_unit/i_clk_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  uart_alu_interface_unit/result_reg[0]/C
                         clock pessimism              0.229     5.138    
                         clock uncertainty           -0.035     5.103    
    SLICE_X1Y60          FDCE (Setup_fdce_C_D)        0.057     5.160    uart_alu_interface_unit/result_reg[0]
  -------------------------------------------------------------------
                         required time                          5.160    
                         arrival time                          -6.468    
  -------------------------------------------------------------------
                         slack                                 -1.308    

Slack (VIOLATED) :        -1.275ns  (required time - arrival time)
  Source:                 uart_alu_interface_unit/op2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            uart_alu_interface_unit/result_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 1.330ns (58.937%)  route 0.927ns (41.063%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 4.911 - 1.000 ) 
    Source Clock Delay      (SCD):    4.163ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.284     4.163    uart_alu_interface_unit/i_clk_IBUF_BUFG
    SLICE_X5Y57          FDCE                                         r  uart_alu_interface_unit/op2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.341     4.504 r  uart_alu_interface_unit/op2_reg[1]/Q
                         net (fo=18, routed)          0.515     5.020    uart_alu_interface_unit/op_b[1]
    SLICE_X3Y57          LUT3 (Prop_lut3_I0_O)        0.097     5.117 r  uart_alu_interface_unit/_carry_i_3/O
                         net (fo=1, routed)           0.000     5.117    alu_unit/S[1]
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     5.594 r  alu_unit/_carry/O[3]
                         net (fo=1, routed)           0.411     6.005    uart_alu_interface_unit/O[3]
    SLICE_X0Y58          LUT5 (Prop_lut5_I4_O)        0.234     6.239 r  uart_alu_interface_unit/result[3]_i_2/O
                         net (fo=1, routed)           0.000     6.239    uart_alu_interface_unit/result[3]_i_2_n_0
    SLICE_X0Y58          MUXF7 (Prop_muxf7_I0_O)      0.181     6.420 r  uart_alu_interface_unit/result_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.420    uart_alu_interface_unit/alu_unit/alu_Result[3]
    SLICE_X0Y58          FDCE                                         r  uart_alu_interface_unit/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    W5                                                0.000     1.000 r  i_clk (IN)
                         net (fo=0)                   0.000     1.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     2.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     3.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.184     4.911    uart_alu_interface_unit/i_clk_IBUF_BUFG
    SLICE_X0Y58          FDCE                                         r  uart_alu_interface_unit/result_reg[3]/C
                         clock pessimism              0.213     5.123    
                         clock uncertainty           -0.035     5.088    
    SLICE_X0Y58          FDCE (Setup_fdce_C_D)        0.057     5.145    uart_alu_interface_unit/result_reg[3]
  -------------------------------------------------------------------
                         required time                          5.145    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                 -1.275    

Slack (VIOLATED) :        -1.266ns  (required time - arrival time)
  Source:                 uart_alu_interface_unit/op2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            uart_alu_interface_unit/result_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.994ns (44.721%)  route 1.229ns (55.279%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 4.911 - 1.000 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.285     4.164    uart_alu_interface_unit/i_clk_IBUF_BUFG
    SLICE_X1Y58          FDCE                                         r  uart_alu_interface_unit/op2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDCE (Prop_fdce_C_Q)         0.313     4.477 f  uart_alu_interface_unit/op2_reg[7]/Q
                         net (fo=4, routed)           0.499     4.976    uart_alu_interface_unit/op_b[7]
    SLICE_X0Y58          LUT5 (Prop_lut5_I0_O)        0.213     5.189 r  uart_alu_interface_unit/result[7]_i_6/O
                         net (fo=15, routed)          0.440     5.629    uart_alu_interface_unit/result[7]_i_6_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I1_O)        0.097     5.726 r  uart_alu_interface_unit/result[6]_i_6/O
                         net (fo=1, routed)           0.000     5.726    uart_alu_interface_unit/result[6]_i_6_n_0
    SLICE_X2Y56          MUXF7 (Prop_muxf7_I0_O)      0.156     5.882 r  uart_alu_interface_unit/result_reg[6]_i_2/O
                         net (fo=1, routed)           0.290     6.172    uart_alu_interface_unit/result_reg[6]_i_2_n_0
    SLICE_X5Y56          LUT6 (Prop_lut6_I0_O)        0.215     6.387 r  uart_alu_interface_unit/result[6]_i_1/O
                         net (fo=1, routed)           0.000     6.387    uart_alu_interface_unit/alu_unit/alu_Result[6]
    SLICE_X5Y56          FDCE                                         r  uart_alu_interface_unit/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    W5                                                0.000     1.000 r  i_clk (IN)
                         net (fo=0)                   0.000     1.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     2.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     3.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.184     4.911    uart_alu_interface_unit/i_clk_IBUF_BUFG
    SLICE_X5Y56          FDCE                                         r  uart_alu_interface_unit/result_reg[6]/C
                         clock pessimism              0.213     5.123    
                         clock uncertainty           -0.035     5.088    
    SLICE_X5Y56          FDCE (Setup_fdce_C_D)        0.033     5.121    uart_alu_interface_unit/result_reg[6]
  -------------------------------------------------------------------
                         required time                          5.121    
                         arrival time                          -6.387    
  -------------------------------------------------------------------
                         slack                                 -1.266    

Slack (VIOLATED) :        -1.244ns  (required time - arrival time)
  Source:                 uart_alu_interface_unit/opcode_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            uart_alu_interface_unit/result_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.754ns (33.660%)  route 1.486ns (66.340%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 4.911 - 1.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.286     4.165    uart_alu_interface_unit/i_clk_IBUF_BUFG
    SLICE_X2Y56          FDCE                                         r  uart_alu_interface_unit/opcode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDCE (Prop_fdce_C_Q)         0.393     4.558 r  uart_alu_interface_unit/opcode_reg[2]/Q
                         net (fo=3, routed)           0.511     5.070    uart_alu_interface_unit/opcode_reg_n_0_[2]
    SLICE_X3Y56          LUT6 (Prop_lut6_I0_O)        0.097     5.167 r  uart_alu_interface_unit/result[6]_i_5/O
                         net (fo=20, routed)          0.975     6.141    uart_alu_interface_unit/result[6]_i_5_n_0
    SLICE_X0Y59          LUT6 (Prop_lut6_I3_O)        0.097     6.238 r  uart_alu_interface_unit/result[1]_i_3/O
                         net (fo=1, routed)           0.000     6.238    uart_alu_interface_unit/result[1]_i_3_n_0
    SLICE_X0Y59          MUXF7 (Prop_muxf7_I1_O)      0.167     6.405 r  uart_alu_interface_unit/result_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.405    uart_alu_interface_unit/alu_unit/alu_Result[1]
    SLICE_X0Y59          FDCE                                         r  uart_alu_interface_unit/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    W5                                                0.000     1.000 r  i_clk (IN)
                         net (fo=0)                   0.000     1.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     2.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     3.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.184     4.911    uart_alu_interface_unit/i_clk_IBUF_BUFG
    SLICE_X0Y59          FDCE                                         r  uart_alu_interface_unit/result_reg[1]/C
                         clock pessimism              0.229     5.139    
                         clock uncertainty           -0.035     5.104    
    SLICE_X0Y59          FDCE (Setup_fdce_C_D)        0.057     5.161    uart_alu_interface_unit/result_reg[1]
  -------------------------------------------------------------------
                         required time                          5.161    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                 -1.244    

Slack (VIOLATED) :        -1.239ns  (required time - arrival time)
  Source:                 uart_alu_interface_unit/op2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            uart_alu_interface_unit/result_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 1.499ns (67.092%)  route 0.735ns (32.908%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 4.910 - 1.000 ) 
    Source Clock Delay      (SCD):    4.163ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.284     4.163    uart_alu_interface_unit/i_clk_IBUF_BUFG
    SLICE_X5Y57          FDCE                                         r  uart_alu_interface_unit/op2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.341     4.504 r  uart_alu_interface_unit/op2_reg[1]/Q
                         net (fo=18, routed)          0.515     5.020    uart_alu_interface_unit/op_b[1]
    SLICE_X3Y57          LUT3 (Prop_lut3_I0_O)        0.097     5.117 r  uart_alu_interface_unit/_carry_i_3/O
                         net (fo=1, routed)           0.000     5.117    alu_unit/S[1]
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.529 r  alu_unit/_carry/CO[3]
                         net (fo=1, routed)           0.000     5.529    alu_unit/_carry_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.763 r  alu_unit/_carry__0/O[3]
                         net (fo=1, routed)           0.220     5.983    uart_alu_interface_unit/result_reg[7]_1[3]
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.234     6.217 r  uart_alu_interface_unit/result[7]_i_4/O
                         net (fo=1, routed)           0.000     6.217    uart_alu_interface_unit/result[7]_i_4_n_0
    SLICE_X5Y59          MUXF7 (Prop_muxf7_I0_O)      0.181     6.398 r  uart_alu_interface_unit/result_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     6.398    uart_alu_interface_unit/alu_unit/alu_Result[7]
    SLICE_X5Y59          FDCE                                         r  uart_alu_interface_unit/result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    W5                                                0.000     1.000 r  i_clk (IN)
                         net (fo=0)                   0.000     1.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     2.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     3.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.183     4.910    uart_alu_interface_unit/i_clk_IBUF_BUFG
    SLICE_X5Y59          FDCE                                         r  uart_alu_interface_unit/result_reg[7]/C
                         clock pessimism              0.228     5.137    
                         clock uncertainty           -0.035     5.102    
    SLICE_X5Y59          FDCE (Setup_fdce_C_D)        0.057     5.159    uart_alu_interface_unit/result_reg[7]
  -------------------------------------------------------------------
                         required time                          5.159    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                 -1.239    

Slack (VIOLATED) :        -1.224ns  (required time - arrival time)
  Source:                 uart_alu_interface_unit/op2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            uart_alu_interface_unit/result_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.799ns (36.220%)  route 1.407ns (63.780%))
  Logic Levels:           4  (LUT4=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 4.911 - 1.000 ) 
    Source Clock Delay      (SCD):    4.163ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.284     4.163    uart_alu_interface_unit/i_clk_IBUF_BUFG
    SLICE_X5Y57          FDCE                                         r  uart_alu_interface_unit/op2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.341     4.504 r  uart_alu_interface_unit/op2_reg[1]/Q
                         net (fo=18, routed)          0.861     5.365    uart_alu_interface_unit/op_b[1]
    SLICE_X2Y59          LUT4 (Prop_lut4_I1_O)        0.097     5.462 r  uart_alu_interface_unit/result[4]_i_7/O
                         net (fo=1, routed)           0.277     5.739    uart_alu_interface_unit/result[4]_i_7_n_0
    SLICE_X1Y58          LUT4 (Prop_lut4_I3_O)        0.097     5.836 r  uart_alu_interface_unit/result[4]_i_4/O
                         net (fo=1, routed)           0.269     6.105    uart_alu_interface_unit/data5[4]
    SLICE_X3Y59          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  uart_alu_interface_unit/result[4]_i_3/O
                         net (fo=1, routed)           0.000     6.202    uart_alu_interface_unit/result[4]_i_3_n_0
    SLICE_X3Y59          MUXF7 (Prop_muxf7_I1_O)      0.167     6.369 r  uart_alu_interface_unit/result_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     6.369    uart_alu_interface_unit/alu_unit/alu_Result[4]
    SLICE_X3Y59          FDCE                                         r  uart_alu_interface_unit/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    W5                                                0.000     1.000 r  i_clk (IN)
                         net (fo=0)                   0.000     1.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     2.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     3.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.184     4.911    uart_alu_interface_unit/i_clk_IBUF_BUFG
    SLICE_X3Y59          FDCE                                         r  uart_alu_interface_unit/result_reg[4]/C
                         clock pessimism              0.213     5.123    
                         clock uncertainty           -0.035     5.088    
    SLICE_X3Y59          FDCE (Setup_fdce_C_D)        0.057     5.145    uart_alu_interface_unit/result_reg[4]
  -------------------------------------------------------------------
                         required time                          5.145    
                         arrival time                          -6.369    
  -------------------------------------------------------------------
                         slack                                 -1.224    

Slack (VIOLATED) :        -1.223ns  (required time - arrival time)
  Source:                 uart_unit/baud_rate_gen/r_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.587ns (33.347%)  route 1.173ns (66.653%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 4.911 - 1.000 ) 
    Source Clock Delay      (SCD):    4.166ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.287     4.166    uart_unit/baud_rate_gen/i_clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  uart_unit/baud_rate_gen/r_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.393     4.559 f  uart_unit/baud_rate_gen/r_reg_reg[5]/Q
                         net (fo=2, routed)           0.509     5.069    uart_unit/baud_rate_gen/r_reg[5]
    SLICE_X2Y51          LUT5 (Prop_lut5_I0_O)        0.097     5.166 f  uart_unit/baud_rate_gen/array_reg_reg_0_3_0_5_i_3/O
                         net (fo=13, routed)          0.341     5.507    uart_unit/baud_rate_gen/r_reg_reg[5]_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I2_O)        0.097     5.604 r  uart_unit/baud_rate_gen/array_reg_reg_0_3_0_5_i_1__0/O
                         net (fo=12, routed)          0.323     5.927    uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7/WE
    SLICE_X6Y51          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    W5                                                0.000     1.000 r  i_clk (IN)
                         net (fo=0)                   0.000     1.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     2.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     3.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.184     4.911    uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7/WCLK
    SLICE_X6Y51          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7/DP/CLK
                         clock pessimism              0.213     5.123    
                         clock uncertainty           -0.035     5.088    
    SLICE_X6Y51          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.384     4.704    uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7/DP
  -------------------------------------------------------------------
                         required time                          4.704    
                         arrival time                          -5.927    
  -------------------------------------------------------------------
                         slack                                 -1.223    

Slack (VIOLATED) :        -1.223ns  (required time - arrival time)
  Source:                 uart_unit/baud_rate_gen/r_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.587ns (33.347%)  route 1.173ns (66.653%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 4.911 - 1.000 ) 
    Source Clock Delay      (SCD):    4.166ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.287     4.166    uart_unit/baud_rate_gen/i_clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  uart_unit/baud_rate_gen/r_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.393     4.559 f  uart_unit/baud_rate_gen/r_reg_reg[5]/Q
                         net (fo=2, routed)           0.509     5.069    uart_unit/baud_rate_gen/r_reg[5]
    SLICE_X2Y51          LUT5 (Prop_lut5_I0_O)        0.097     5.166 f  uart_unit/baud_rate_gen/array_reg_reg_0_3_0_5_i_3/O
                         net (fo=13, routed)          0.341     5.507    uart_unit/baud_rate_gen/r_reg_reg[5]_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I2_O)        0.097     5.604 r  uart_unit/baud_rate_gen/array_reg_reg_0_3_0_5_i_1__0/O
                         net (fo=12, routed)          0.323     5.927    uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7/WE
    SLICE_X6Y51          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    W5                                                0.000     1.000 r  i_clk (IN)
                         net (fo=0)                   0.000     1.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     2.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     3.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.184     4.911    uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7/WCLK
    SLICE_X6Y51          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7/SP/CLK
                         clock pessimism              0.213     5.123    
                         clock uncertainty           -0.035     5.088    
    SLICE_X6Y51          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.384     4.704    uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7/SP
  -------------------------------------------------------------------
                         required time                          4.704    
                         arrival time                          -5.927    
  -------------------------------------------------------------------
                         slack                                 -1.223    

Slack (VIOLATED) :        -1.223ns  (required time - arrival time)
  Source:                 uart_unit/baud_rate_gen/r_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7__0/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.587ns (33.347%)  route 1.173ns (66.653%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 4.911 - 1.000 ) 
    Source Clock Delay      (SCD):    4.166ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.287     4.166    uart_unit/baud_rate_gen/i_clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  uart_unit/baud_rate_gen/r_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.393     4.559 f  uart_unit/baud_rate_gen/r_reg_reg[5]/Q
                         net (fo=2, routed)           0.509     5.069    uart_unit/baud_rate_gen/r_reg[5]
    SLICE_X2Y51          LUT5 (Prop_lut5_I0_O)        0.097     5.166 f  uart_unit/baud_rate_gen/array_reg_reg_0_3_0_5_i_3/O
                         net (fo=13, routed)          0.341     5.507    uart_unit/baud_rate_gen/r_reg_reg[5]_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I2_O)        0.097     5.604 r  uart_unit/baud_rate_gen/array_reg_reg_0_3_0_5_i_1__0/O
                         net (fo=12, routed)          0.323     5.927    uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7__0/WE
    SLICE_X6Y51          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7__0/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    W5                                                0.000     1.000 r  i_clk (IN)
                         net (fo=0)                   0.000     1.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     2.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     3.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.184     4.911    uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7__0/WCLK
    SLICE_X6Y51          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7__0/DP/CLK
                         clock pessimism              0.213     5.123    
                         clock uncertainty           -0.035     5.088    
    SLICE_X6Y51          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.384     4.704    uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7__0/DP
  -------------------------------------------------------------------
                         required time                          4.704    
                         arrival time                          -5.927    
  -------------------------------------------------------------------
                         slack                                 -1.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 uart_alu_interface_unit/result_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_0_3_6_7/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.719%)  route 0.126ns (47.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.591     1.474    uart_alu_interface_unit/i_clk_IBUF_BUFG
    SLICE_X5Y56          FDCE                                         r  uart_alu_interface_unit/result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  uart_alu_interface_unit/result_reg[6]/Q
                         net (fo=2, routed)           0.126     1.742    uart_unit/fifo_tx_unit/array_reg_reg_0_3_6_7/D
    SLICE_X2Y55          RAMD32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_3_6_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.863     1.991    uart_unit/fifo_tx_unit/array_reg_reg_0_3_6_7/WCLK
    SLICE_X2Y55          RAMD32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_3_6_7/SP/CLK
                         clock pessimism             -0.478     1.513    
    SLICE_X2Y55          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.121     1.634    uart_unit/fifo_tx_unit/array_reg_reg_0_3_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 uart_alu_interface_unit/result_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_0_3_6_7__0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.155%)  route 0.178ns (55.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.590     1.473    uart_alu_interface_unit/i_clk_IBUF_BUFG
    SLICE_X5Y59          FDCE                                         r  uart_alu_interface_unit/result_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  uart_alu_interface_unit/result_reg[7]/Q
                         net (fo=2, routed)           0.178     1.793    uart_unit/fifo_tx_unit/array_reg_reg_0_3_6_7__0/D
    SLICE_X2Y55          RAMD32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_3_6_7__0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.863     1.991    uart_unit/fifo_tx_unit/array_reg_reg_0_3_6_7__0/WCLK
    SLICE_X2Y55          RAMD32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_3_6_7__0/SP/CLK
                         clock pessimism             -0.478     1.513    
    SLICE_X2Y55          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.657    uart_unit/fifo_tx_unit/array_reg_reg_0_3_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 uart_unit/uart_rx_unit/b_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            uart_unit/uart_rx_unit/b_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.062%)  route 0.066ns (31.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.594     1.477    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X1Y50          FDCE                                         r  uart_unit/uart_rx_unit/b_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  uart_unit/uart_rx_unit/b_reg_reg[3]/Q
                         net (fo=2, routed)           0.066     1.684    uart_unit/uart_rx_unit/b_reg_reg[7]_0[3]
    SLICE_X1Y50          FDCE                                         r  uart_unit/uart_rx_unit/b_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.864     1.992    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X1Y50          FDCE                                         r  uart_unit/uart_rx_unit/b_reg_reg[2]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y50          FDCE (Hold_fdce_C_D)         0.071     1.548    uart_unit/uart_rx_unit/b_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 uart_unit/fifo_rx_unit/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.261%)  route 0.341ns (70.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.593     1.476    uart_unit/fifo_rx_unit/i_clk_IBUF_BUFG
    SLICE_X3Y54          FDCE                                         r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          0.341     1.958    uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7/A1
    SLICE_X6Y51          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.863     1.990    uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7/WCLK
    SLICE_X6Y51          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7/DP/CLK
                         clock pessimism             -0.478     1.512    
    SLICE_X6Y51          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.821    uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 uart_unit/fifo_rx_unit/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.261%)  route 0.341ns (70.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.593     1.476    uart_unit/fifo_rx_unit/i_clk_IBUF_BUFG
    SLICE_X3Y54          FDCE                                         r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          0.341     1.958    uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7/A1
    SLICE_X6Y51          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.863     1.990    uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7/WCLK
    SLICE_X6Y51          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7/SP/CLK
                         clock pessimism             -0.478     1.512    
    SLICE_X6Y51          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.821    uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 uart_unit/fifo_rx_unit/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7__0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.261%)  route 0.341ns (70.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.593     1.476    uart_unit/fifo_rx_unit/i_clk_IBUF_BUFG
    SLICE_X3Y54          FDCE                                         r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          0.341     1.958    uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7__0/A1
    SLICE_X6Y51          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7__0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.863     1.990    uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7__0/WCLK
    SLICE_X6Y51          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7__0/DP/CLK
                         clock pessimism             -0.478     1.512    
    SLICE_X6Y51          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.821    uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 uart_unit/fifo_rx_unit/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7__0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.261%)  route 0.341ns (70.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.593     1.476    uart_unit/fifo_rx_unit/i_clk_IBUF_BUFG
    SLICE_X3Y54          FDCE                                         r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          0.341     1.958    uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7__0/A1
    SLICE_X6Y51          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7__0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.863     1.990    uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7__0/WCLK
    SLICE_X6Y51          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7__0/SP/CLK
                         clock pessimism             -0.478     1.512    
    SLICE_X6Y51          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.821    uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 uart_unit/uart_rx_unit/b_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.901%)  route 0.160ns (53.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.594     1.477    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X1Y50          FDCE                                         r  uart_unit/uart_rx_unit/b_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  uart_unit/uart_rx_unit/b_reg_reg[4]/Q
                         net (fo=2, routed)           0.160     1.778    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/DIC0
    SLICE_X2Y52          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.864     1.992    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y52          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y52          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.637    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 uart_unit/uart_rx_unit/b_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            uart_unit/uart_rx_unit/b_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.540%)  route 0.077ns (35.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.594     1.477    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X1Y50          FDCE                                         r  uart_unit/uart_rx_unit/b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  uart_unit/uart_rx_unit/b_reg_reg[6]/Q
                         net (fo=3, routed)           0.077     1.696    uart_unit/uart_rx_unit/b_reg_reg[7]_0[6]
    SLICE_X1Y50          FDCE                                         r  uart_unit/uart_rx_unit/b_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.864     1.992    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X1Y50          FDCE                                         r  uart_unit/uart_rx_unit/b_reg_reg[5]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y50          FDCE (Hold_fdce_C_D)         0.076     1.553    uart_unit/uart_rx_unit/b_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart_unit/baud_rate_gen/r_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            uart_unit/baud_rate_gen/r_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.056%)  route 0.360ns (65.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.594     1.477    uart_unit/baud_rate_gen/i_clk_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  uart_unit/baud_rate_gen/r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  uart_unit/baud_rate_gen/r_reg_reg[7]/Q
                         net (fo=4, routed)           0.360     1.978    uart_unit/baud_rate_gen/r_reg[7]
    SLICE_X2Y49          LUT6 (Prop_lut6_I4_O)        0.045     2.023 r  uart_unit/baud_rate_gen/r_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.023    uart_unit/baud_rate_gen/r_next[8]
    SLICE_X2Y49          FDCE                                         r  uart_unit/baud_rate_gen/r_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.867     1.994    uart_unit/baud_rate_gen/i_clk_IBUF_BUFG
    SLICE_X2Y49          FDCE                                         r  uart_unit/baud_rate_gen/r_reg_reg[8]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X2Y49          FDCE (Hold_fdce_C_D)         0.121     1.871    uart_unit/baud_rate_gen/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         1.000       -0.592     BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         1.000       0.000      SLICE_X3Y55    uart_alu_interface_unit/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         1.000       0.000      SLICE_X1Y56    uart_alu_interface_unit/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         1.000       0.000      SLICE_X3Y53    uart_alu_interface_unit/FSM_sequential_state_reg_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         1.000       0.000      SLICE_X1Y56    uart_alu_interface_unit/aux_send_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         1.000       0.000      SLICE_X2Y55    uart_alu_interface_unit/op1_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         1.000       0.000      SLICE_X5Y58    uart_alu_interface_unit/op1_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         1.000       0.000      SLICE_X2Y59    uart_alu_interface_unit/op1_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         1.000       0.000      SLICE_X2Y58    uart_alu_interface_unit/op1_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         1.000       0.000      SLICE_X2Y59    uart_alu_interface_unit/op1_reg[4]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         0.500       -0.550     SLICE_X2Y52    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         0.500       -0.550     SLICE_X2Y52    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         0.500       -0.550     SLICE_X2Y52    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         0.500       -0.550     SLICE_X2Y52    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         0.500       -0.550     SLICE_X2Y52    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         0.500       -0.550     SLICE_X2Y52    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         0.500       -0.550     SLICE_X2Y52    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         0.500       -0.550     SLICE_X2Y52    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         0.500       -0.550     SLICE_X2Y52    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         0.500       -0.550     SLICE_X2Y52    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         0.500       -0.550     SLICE_X2Y52    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         0.500       -0.550     SLICE_X2Y52    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         0.500       -0.550     SLICE_X2Y52    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         0.500       -0.550     SLICE_X2Y52    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         0.500       -0.550     SLICE_X2Y52    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         0.500       -0.550     SLICE_X2Y52    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         0.500       -0.550     SLICE_X2Y52    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         0.500       -0.550     SLICE_X2Y52    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         0.500       -0.550     SLICE_X2Y52    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         0.500       -0.550     SLICE_X2Y52    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_unit/uart_tx_unit/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            o_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.808ns  (logic 3.533ns (60.836%)  route 2.274ns (39.164%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.304     4.183    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X2Y48          FDPE                                         r  uart_unit/uart_tx_unit/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDPE (Prop_fdpe_C_Q)         0.393     4.576 r  uart_unit/uart_tx_unit/tx_reg_reg/Q
                         net (fo=1, routed)           2.274     6.851    o_tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.140     9.991 r  o_tx_OBUF_inst/O
                         net (fo=0)                   0.000     9.991    o_tx
    A18                                                               r  o_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_unit/uart_tx_unit/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            o_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.383ns (61.669%)  route 0.859ns (38.331%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.596     1.479    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X2Y48          FDPE                                         r  uart_unit/uart_tx_unit/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDPE (Prop_fdpe_C_Q)         0.164     1.643 r  uart_unit/uart_tx_unit/tx_reg_reg/Q
                         net (fo=1, routed)           0.859     2.503    o_tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     3.721 r  o_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.721    o_tx
    A18                                                               r  o_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           105 Endpoints
Min Delay           105 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.211ns  (logic 1.498ns (28.754%)  route 3.712ns (71.246%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        3.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         1.304     1.304 f  i_rx_IBUF_inst/O
                         net (fo=7, routed)           2.978     4.282    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X6Y52          LUT3 (Prop_lut3_I2_O)        0.097     4.379 r  uart_unit/uart_rx_unit/FSM_sequential_state_reg[0]_i_6/O
                         net (fo=1, routed)           0.735     5.114    uart_unit/baud_rate_gen/FSM_sequential_state_reg_reg[0]_2
    SLICE_X5Y51          LUT6 (Prop_lut6_I5_O)        0.097     5.211 r  uart_unit/baud_rate_gen/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.211    uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[0]_0
    SLICE_X5Y51          FDCE                                         r  uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.184     3.911    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X5Y51          FDCE                                         r  uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.492ns  (logic 1.401ns (31.196%)  route 3.091ns (68.804%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         1.304     1.304 f  i_rx_IBUF_inst/O
                         net (fo=7, routed)           2.970     4.274    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X4Y51          LUT6 (Prop_lut6_I3_O)        0.097     4.371 r  uart_unit/uart_rx_unit/s_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.121     4.492    uart_unit/uart_rx_unit/s_next
    SLICE_X4Y51          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.184     3.911    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X4Y51          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[0]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.492ns  (logic 1.401ns (31.196%)  route 3.091ns (68.804%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         1.304     1.304 f  i_rx_IBUF_inst/O
                         net (fo=7, routed)           2.970     4.274    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X4Y51          LUT6 (Prop_lut6_I3_O)        0.097     4.371 r  uart_unit/uart_rx_unit/s_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.121     4.492    uart_unit/uart_rx_unit/s_next
    SLICE_X4Y51          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.184     3.911    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X4Y51          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[1]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.492ns  (logic 1.401ns (31.196%)  route 3.091ns (68.804%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         1.304     1.304 f  i_rx_IBUF_inst/O
                         net (fo=7, routed)           2.970     4.274    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X4Y51          LUT6 (Prop_lut6_I3_O)        0.097     4.371 r  uart_unit/uart_rx_unit/s_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.121     4.492    uart_unit/uart_rx_unit/s_next
    SLICE_X4Y51          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.184     3.911    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X4Y51          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[2]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.492ns  (logic 1.401ns (31.196%)  route 3.091ns (68.804%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         1.304     1.304 f  i_rx_IBUF_inst/O
                         net (fo=7, routed)           2.970     4.274    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X4Y51          LUT6 (Prop_lut6_I3_O)        0.097     4.371 r  uart_unit/uart_rx_unit/s_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.121     4.492    uart_unit/uart_rx_unit/s_next
    SLICE_X4Y51          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.184     3.911    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X4Y51          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[3]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.297ns  (logic 1.405ns (32.706%)  route 2.891ns (67.294%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        3.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         1.304     1.304 r  i_rx_IBUF_inst/O
                         net (fo=7, routed)           2.891     4.196    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X4Y51          LUT5 (Prop_lut5_I0_O)        0.101     4.297 r  uart_unit/uart_rx_unit/s_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.297    uart_unit/uart_rx_unit/s_reg[1]_i_1_n_0
    SLICE_X4Y51          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.184     3.911    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X4Y51          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[1]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.293ns  (logic 1.401ns (32.644%)  route 2.891ns (67.356%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         1.304     1.304 r  i_rx_IBUF_inst/O
                         net (fo=7, routed)           2.891     4.196    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X4Y51          LUT4 (Prop_lut4_I3_O)        0.097     4.293 r  uart_unit/uart_rx_unit/s_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.293    uart_unit/uart_rx_unit/s_reg[0]_i_1_n_0
    SLICE_X4Y51          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.184     3.911    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X4Y51          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[0]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.285ns  (logic 1.401ns (32.703%)  route 2.884ns (67.297%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         1.304     1.304 r  i_rx_IBUF_inst/O
                         net (fo=7, routed)           2.884     4.188    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X4Y51          LUT6 (Prop_lut6_I0_O)        0.097     4.285 r  uart_unit/uart_rx_unit/s_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.285    uart_unit/uart_rx_unit/s_reg[2]_i_1_n_0
    SLICE_X4Y51          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.184     3.911    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X4Y51          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[2]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.147ns  (logic 1.401ns (33.792%)  route 2.746ns (66.208%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        3.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         1.304     1.304 r  i_rx_IBUF_inst/O
                         net (fo=7, routed)           2.360     3.665    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X5Y51          LUT5 (Prop_lut5_I0_O)        0.097     3.762 r  uart_unit/uart_rx_unit/s_reg[3]_i_2/O
                         net (fo=1, routed)           0.385     4.147    uart_unit/uart_rx_unit/s_reg[3]_i_2_n_0
    SLICE_X4Y51          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.184     3.911    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X4Y51          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[3]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_alu_interface_unit/op1_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.021ns  (logic 1.289ns (32.068%)  route 2.731ns (67.932%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  i_reset_IBUF_inst/O
                         net (fo=95, routed)          2.731     4.021    uart_alu_interface_unit/AR[0]
    SLICE_X2Y59          FDCE                                         f  uart_alu_interface_unit/op1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.184     3.911    uart_alu_interface_unit/i_clk_IBUF_BUFG
    SLICE_X2Y59          FDCE                                         r  uart_alu_interface_unit/op1_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_unit/uart_tx_unit/tx_reg_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.210ns (22.481%)  route 0.722ns (77.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  i_reset_IBUF_inst/O
                         net (fo=95, routed)          0.722     0.932    uart_unit/uart_tx_unit/AR[0]
    SLICE_X2Y48          FDPE                                         f  uart_unit/uart_tx_unit/tx_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.867     1.994    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X2Y48          FDPE                                         r  uart_unit/uart_tx_unit/tx_reg_reg/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_unit/baud_rate_gen/r_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.984ns  (logic 0.210ns (21.299%)  route 0.774ns (78.701%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  i_reset_IBUF_inst/O
                         net (fo=95, routed)          0.774     0.984    uart_unit/baud_rate_gen/AR[0]
    SLICE_X2Y49          FDCE                                         f  uart_unit/baud_rate_gen/r_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.867     1.994    uart_unit/baud_rate_gen/i_clk_IBUF_BUFG
    SLICE_X2Y49          FDCE                                         r  uart_unit/baud_rate_gen/r_reg_reg[8]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_unit/uart_tx_unit/n_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.984ns  (logic 0.210ns (21.299%)  route 0.774ns (78.701%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  i_reset_IBUF_inst/O
                         net (fo=95, routed)          0.774     0.984    uart_unit/uart_tx_unit/AR[0]
    SLICE_X2Y49          FDCE                                         f  uart_unit/uart_tx_unit/n_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.867     1.994    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X2Y49          FDCE                                         r  uart_unit/uart_tx_unit/n_reg_reg[0]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_unit/uart_tx_unit/n_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.984ns  (logic 0.210ns (21.299%)  route 0.774ns (78.701%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  i_reset_IBUF_inst/O
                         net (fo=95, routed)          0.774     0.984    uart_unit/uart_tx_unit/AR[0]
    SLICE_X2Y49          FDCE                                         f  uart_unit/uart_tx_unit/n_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.867     1.994    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X2Y49          FDCE                                         r  uart_unit/uart_tx_unit/n_reg_reg[2]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_unit/baud_rate_gen/r_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.210ns (18.473%)  route 0.925ns (81.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  i_reset_IBUF_inst/O
                         net (fo=95, routed)          0.925     1.134    uart_unit/baud_rate_gen/AR[0]
    SLICE_X2Y51          FDCE                                         f  uart_unit/baud_rate_gen/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.864     1.992    uart_unit/baud_rate_gen/i_clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  uart_unit/baud_rate_gen/r_reg_reg[5]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_unit/fifo_rx_unit/r_ptr_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.210ns (18.473%)  route 0.925ns (81.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  i_reset_IBUF_inst/O
                         net (fo=95, routed)          0.925     1.134    uart_unit/fifo_rx_unit/AR[0]
    SLICE_X2Y51          FDCE                                         f  uart_unit/fifo_rx_unit/r_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.864     1.992    uart_unit/fifo_rx_unit/i_clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  uart_unit/fifo_rx_unit/r_ptr_reg_reg[1]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_unit/fifo_tx_unit/empty_reg_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.210ns (18.473%)  route 0.925ns (81.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  i_reset_IBUF_inst/O
                         net (fo=95, routed)          0.925     1.134    uart_unit/fifo_tx_unit/AR[0]
    SLICE_X3Y51          FDPE                                         f  uart_unit/fifo_tx_unit/empty_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.864     1.992    uart_unit/fifo_tx_unit/i_clk_IBUF_BUFG
    SLICE_X3Y51          FDPE                                         r  uart_unit/fifo_tx_unit/empty_reg_reg/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_unit/uart_tx_unit/n_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.210ns (18.473%)  route 0.925ns (81.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  i_reset_IBUF_inst/O
                         net (fo=95, routed)          0.925     1.134    uart_unit/uart_tx_unit/AR[0]
    SLICE_X3Y51          FDCE                                         f  uart_unit/uart_tx_unit/n_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.864     1.992    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X3Y51          FDCE                                         r  uart_unit/uart_tx_unit/n_reg_reg[1]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_alu_interface_unit/op1_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.177ns  (logic 0.210ns (17.801%)  route 0.968ns (82.199%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  i_reset_IBUF_inst/O
                         net (fo=95, routed)          0.968     1.177    uart_alu_interface_unit/AR[0]
    SLICE_X2Y58          FDCE                                         f  uart_alu_interface_unit/op1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.862     1.990    uart_alu_interface_unit/i_clk_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  uart_alu_interface_unit/op1_reg[3]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_alu_interface_unit/op1_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.177ns  (logic 0.210ns (17.801%)  route 0.968ns (82.199%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  i_reset_IBUF_inst/O
                         net (fo=95, routed)          0.968     1.177    uart_alu_interface_unit/AR[0]
    SLICE_X2Y58          FDCE                                         f  uart_alu_interface_unit/op1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.862     1.990    uart_alu_interface_unit/i_clk_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  uart_alu_interface_unit/op1_reg[5]/C





