# Tiny Tapeout project information
project: 
  title:        "Traffic light Controller"      # Project title
  author:       "Explo Team Under Shivam Sir"   # Your name
  discord:      ""                              # Your Discord username (optional)
  description:  "A traffic light controller designed as a finite state machine which takes input using the sensor on when to start operation" # Description
  language:     "Verilog"                       # Language used (e.g., Verilog, SystemVerilog)
  clock_hz:     10000000                        # Clock frequency in Hz

# How many tiles your design occupies? A single tile is about 167x108 Âµm.
  tiles: "1x1"                                    # Valid values: 1x1, 1x2, etc.

# Your top module name must start with "tt_um_". Make it unique by including your GitHub username.
  top_module: "tt_um_tlc"

# List your project's source files here.
# Source files must be in ./src and you must list each source file separately, one per line.
  source_files:
    - "tlc.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "clk"
  ui[1]: "rst_n"
  ui[2]: "C"
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "light_highway"
  uo[1]: "light_farm"
  uo[2]: ""
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

# Bidirectional pins
uio:
  uio[0]: ""    # Pin index [0]
  uio[1]: ""    # Pin index [1]
  uio[2]: ""    # Pin index [2]
  uio[3]: ""    # Pin index [3]
  uio[4]: ""    # Pin index [4]
  uio[5]: ""    # Pin index [5]
  uio[6]: ""    # Pin index [6]
  uio[7]: ""    # Pin index [7]

# Do not change!
yaml_version: 6
