

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl2/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler        warp_limiting:2:2 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
9e225bb090ddda21777dac22ba77b2c9  /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Stencil2D
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=CUDAStencilKernel.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Stencil2D
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Stencil2D "
Parsing file _cuobjdump_complete_output_9Ik0wU
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_12
Adding identifier: CUDAStencilKernel.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: CUDAStencilKernel.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: CUDAStencilKernel.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: CUDAStencilKernel.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_ : hostFun 0x0x40fcc0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z11ToGlobalRowiii" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z11ToGlobalRowiii" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z11ToGlobalRowiii" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z11ToGlobalRowiii" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z11ToGlobalColiii" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z11ToGlobalColiii" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z11ToGlobalColiii" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z11ToGlobalColiii" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z9ToFlatIdxiii" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9ToFlatIdxiii" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z9ToFlatIdxiii" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z9ToFlatIdxiii" from 0xc to 0x10
GPGPU-Sim PTX: instruction assembly for function '_Z11ToGlobalRowiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: Finding dominators for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: reconvergence points for _Z11ToGlobalRowiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ToGlobalRowiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ToGlobalRowiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ToGlobalColiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: Finding dominators for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: reconvergence points for _Z11ToGlobalColiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ToGlobalColiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ToGlobalColiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z9ToFlatIdxiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: Finding dominators for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: reconvergence points for _Z9ToFlatIdxiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9ToFlatIdxiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9ToFlatIdxiii'.
GPGPU-Sim PTX: allocating shared region for "sh_float" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x148 (_1.ptx:142) @%p1 bra $Lt_3_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (_1.ptx:151) ld.param.s32 %r11, [__cudaparm__Z13StencilKernelIfEvPT_S1_iiS0_S0_S0__nStripItems];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (_1.ptx:147) bra.uni $Lt_3_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (_1.ptx:151) ld.param.s32 %r11, [__cudaparm__Z13StencilKernelIfEvPT_S1_iiS0_S0_S0__nStripItems];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1a0 (_1.ptx:156) @!%p2 bra $Lt_3_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:196) mov.u64 %rd1, sh_float;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2b8 (_1.ptx:194) @%p3 bra $Lt_3_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:196) mov.u64 %rd1, sh_float;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2d8 (_1.ptx:199) @%p4 bra $Lt_3_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2e0 (_1.ptx:200) @!%p2 bra $Lt_3_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3f0 (_1.ptx:237) @%p5 bra $Lt_3_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f8 (_1.ptx:238) bra.uni $Lt_3_10242;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3f8 (_1.ptx:238) bra.uni $Lt_3_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x410 (_1.ptx:242) @%p6 bra $Lt_3_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x418 (_1.ptx:243) @!%p2 bra $Lt_3_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x528 (_1.ptx:280) @%p7 bra $Lt_3_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x548 (_1.ptx:288) @%p8 bra $Lt_3_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x778 (_1.ptx:363) exit;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x770 (_1.ptx:360) @%p9 bra $Lt_3_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x778 (_1.ptx:363) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'.
GPGPU-Sim PTX: allocating shared region for "sh_double" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7c0 (_1.ptx:392) @%p1 bra $Lt_4_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f0 (_1.ptx:401) ld.param.s32 %r11, [__cudaparm__Z13StencilKernelIdEvPT_S1_iiS0_S0_S0__nStripItems];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x7e0 (_1.ptx:397) bra.uni $Lt_4_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f0 (_1.ptx:401) ld.param.s32 %r11, [__cudaparm__Z13StencilKernelIdEvPT_S1_iiS0_S0_S0__nStripItems];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x818 (_1.ptx:406) @!%p2 bra $Lt_4_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:446) mov.u64 %rd1, sh_double;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x930 (_1.ptx:444) @%p3 bra $Lt_4_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:446) mov.u64 %rd1, sh_double;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x950 (_1.ptx:449) @%p4 bra $Lt_4_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x958 (_1.ptx:450) @!%p2 bra $Lt_4_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xa68 (_1.ptx:487) @%p5 bra $Lt_4_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa70 (_1.ptx:488) bra.uni $Lt_4_10242;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xa70 (_1.ptx:488) bra.uni $Lt_4_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xa88 (_1.ptx:492) @%p6 bra $Lt_4_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xa90 (_1.ptx:493) @!%p2 bra $Lt_4_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xba0 (_1.ptx:530) @%p7 bra $Lt_4_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xbc0 (_1.ptx:538) @%p8 bra $Lt_4_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (_1.ptx:613) exit;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xde8 (_1.ptx:610) @%p9 bra $Lt_4_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (_1.ptx:613) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_WeXXdn"
Running: cat _ptx_WeXXdn | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_fpC4uU
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_fpC4uU --output-file  /dev/null 2> _ptx_WeXXdninfo"
GPGPU-Sim PTX: Kernel '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_' : regs=19, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' : regs=17, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_WeXXdn _ptx2_fpC4uU _ptx_WeXXdninfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_ : hostFun 0x0x40fcb0, fat_cubin_handle = 1
Chose device: name='GPGPU-Sim_vGPGPU-Sim Simulator Version 3.2.2 ' index=0
Running single precision test

Performing stencil operation on host for later comparison with CUDA output
Depending on host capabilities, this may take a while.
Performing 1 warmup passes...
GPGPU-Sim PTX: cudaLaunch for 0x0x40fcb0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' to stream 0, gridDim= (64,2,1) blockDim = (1,256,1) 
kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 7680 (ipc=15.4) sim_rate=640 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 12:44:18 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(7,0,0) tid=(0,31,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 99840 (ipc=49.9) sim_rate=7680 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 12:44:19 2016
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 186016 (ipc=46.5) sim_rate=13286 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 12:44:20 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,0,0) tid=(0,95,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(11,0,0) tid=(0,128,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 354931 (ipc=59.2) sim_rate=23662 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 12:44:21 2016
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(12,0,0) tid=(0,255,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(11,0,0) tid=(0,230,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 504459 (ipc=63.1) sim_rate=31528 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 12:44:22 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(4,0,0) tid=(0,61,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(11,0,0) tid=(0,33,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 704228 (ipc=70.4) sim_rate=41425 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 12:44:23 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(14,0,0) tid=(0,1,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(0,0,0) tid=(0,65,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(2,0,0) tid=(0,97,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(11,0,0) tid=(0,161,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(11,0,0) tid=(0,225,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 1243396 (ipc=108.1) sim_rate=69077 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 12:44:24 2016
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(12,0,0) tid=(0,129,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(8,0,0) tid=(0,225,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(8,0,0) tid=(0,225,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (12480,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(12481,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 1552964 (ipc=124.2) sim_rate=81734 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 12:44:25 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (12567,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(12568,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (12584,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(12585,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (12631,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(12632,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (12633,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(12634,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12637,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(12638,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (12686,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(12687,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (12688,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(12689,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (12692,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(12693,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12750,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(12751,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12753,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(12754,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (12757,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(12758,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (12807,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(12808,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (12809,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(12810,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12873,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(12874,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(17,0,0) tid=(0,65,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(27,0,0) tid=(0,127,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 1681831 (ipc=116.0) sim_rate=84091 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 12:44:26 2016
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(17,0,0) tid=(0,225,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 1812663 (ipc=113.3) sim_rate=86317 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 12:44:27 2016
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(27,0,0) tid=(0,161,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(33,0,0) tid=(0,22,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 2019260 (ipc=109.1) sim_rate=91784 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 12:44:28 2016
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(20,0,0) tid=(0,84,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(17,0,0) tid=(0,119,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(24,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 2339592 (ipc=120.0) sim_rate=101721 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 12:44:29 2016
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(24,0,0) tid=(0,67,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(27,0,0) tid=(0,67,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(25,0,0) tid=(0,195,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(20,0,0) tid=(0,195,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(23,0,0) tid=(0,131,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(16,0,0) tid=(0,227,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (20970,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(20971,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 2873864 (ipc=136.9) sim_rate=119744 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 12:44:30 2016
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(29,0,0) tid=(0,131,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (21445,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(21446,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21543,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(21544,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21545,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(21546,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21551,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(21552,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21559,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(21560,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (21596,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(21597,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21600,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(21601,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21608,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(21609,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21645,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(21646,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21731,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(21732,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21739,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(21740,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21845,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(21846,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 3033991 (ipc=137.9) sim_rate=121359 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 12:44:31 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (22016,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(22017,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (22131,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(22132,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(35,0,0) tid=(0,67,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(37,0,0) tid=(0,144,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 3243611 (ipc=132.4) sim_rate=124754 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 12:44:32 2016
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(39,0,0) tid=(0,195,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(31,0,0) tid=(0,163,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 3405914 (ipc=128.5) sim_rate=126144 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 12:44:33 2016
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(54,0,0) tid=(0,65,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(35,0,0) tid=(0,66,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 3599013 (ipc=128.5) sim_rate=128536 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 12:44:34 2016
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(35,0,0) tid=(0,71,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(39,0,0) tid=(0,91,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(35,0,0) tid=(0,69,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(32,0,0) tid=(0,229,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(44,0,0) tid=(0,69,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (29396,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(29397,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 4121036 (ipc=139.7) sim_rate=142104 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 12:44:35 2016
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(35,0,0) tid=(0,229,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(40,0,0) tid=(0,165,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(45,0,0) tid=(0,88,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (30416,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(30417,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (30427,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(30428,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 4430249 (ipc=145.3) sim_rate=147674 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 12:44:36 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (30509,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(30510,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(44,0,0) tid=(0,229,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (30553,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(30554,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (30649,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(30650,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (30685,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(30686,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (30741,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(30742,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (30814,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (30872,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (30878,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (30935,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (31036,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (31106,0), 5 CTAs running
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(48,0,0) tid=(0,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (31501,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 4589592 (ipc=143.4) sim_rate=148051 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 12:44:37 2016
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(56,0,0) tid=(0,130,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(54,0,0) tid=(0,133,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 4782951 (ipc=138.6) sim_rate=149467 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 12:44:38 2016
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(2,1,0) tid=(0,90,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(45,0,0) tid=(0,57,0)
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 5020589 (ipc=135.7) sim_rate=152139 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 12:44:39 2016
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(4,1,0) tid=(0,82,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(45,0,0) tid=(0,129,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(49,0,0) tid=(0,9,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(49,0,0) tid=(0,47,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (38170,0), 5 CTAs running
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(57,0,0) tid=(0,43,0)
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 5501130 (ipc=142.9) sim_rate=161797 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 12:44:40 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(57,0,0) tid=(0,196,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(48,0,0) tid=(0,228,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(46,0,0) tid=(0,196,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (39413,0), 5 CTAs running
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(46,0,0) tid=(0,196,0)
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 5827722 (ipc=147.5) sim_rate=166506 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 12:44:41 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (39676,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (39679,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (39817,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (39889,0), 4 CTAs running
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(6,1,0) tid=(0,191,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (39930,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (39963,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (40086,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (40087,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (40094,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (40169,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (40210,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (40506,0), 4 CTAs running
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(1,1,0) tid=(0,166,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (41449,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 6089188 (ipc=146.7) sim_rate=169144 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 12:44:42 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(4,1,0) tid=(0,120,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(6,1,0) tid=(0,199,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 6296706 (ipc=143.1) sim_rate=170181 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 12:44:43 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(19,1,0) tid=(0,37,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(60,0,0) tid=(0,129,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(3,1,0) tid=(0,113,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(4,1,0) tid=(0,22,0)
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 6609977 (ipc=142.2) sim_rate=173946 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 12:44:44 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (46733,0), 4 CTAs running
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(9,1,0) tid=(0,80,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(61,0,0) tid=(0,124,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(1,1,0) tid=(0,188,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(11,1,0) tid=(0,223,0)
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 7087898 (ipc=147.7) sim_rate=181740 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 12:44:45 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(4,1,0) tid=(0,241,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(63,0,0) tid=(0,239,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(2,1,0) tid=(0,212,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (48749,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (48774,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (48782,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (48841,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (48982,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 7373073 (ipc=150.5) sim_rate=184326 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 12:44:46 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (49025,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (49066,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (49100,0), 4 CTAs running
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(10,1,0) tid=(0,7,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (49138,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (49209,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (49307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (49486,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (49651,0), 3 CTAs running
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(19,1,0) tid=(0,210,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (51404,0), 3 CTAs running
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(21,1,0) tid=(0,169,0)
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 7601223 (ipc=147.6) sim_rate=185395 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 12:44:47 2016
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(30,1,0) tid=(0,41,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(11,1,0) tid=(0,39,0)
GPGPU-Sim uArch: cycles simulated: 54000  inst.: 7820326 (ipc=144.8) sim_rate=186198 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 12:44:48 2016
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(22,1,0) tid=(0,22,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(15,1,0) tid=(0,64,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(15,1,0) tid=(0,68,0)
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 8111346 (ipc=146.2) sim_rate=188635 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 12:44:49 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (55621,0), 3 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(14,1,0) tid=(0,127,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(23,1,0) tid=(0,214,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(19,1,0) tid=(0,246,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(21,1,0) tid=(0,246,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(15,1,0) tid=(0,214,0)
GPGPU-Sim uArch: cycles simulated: 57000  inst.: 8592863 (ipc=150.8) sim_rate=195292 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 12:44:50 2016
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(24,1,0) tid=(0,252,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (57592,0), 3 CTAs running
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(33,1,0) tid=(0,193,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (57684,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (57788,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (57807,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (57861,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (57867,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (57869,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (57902,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (57981,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (58042,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (58141,0), 3 CTAs running
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(28,1,0) tid=(0,126,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (58201,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 58500  inst.: 8904651 (ipc=152.2) sim_rate=197881 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 12:44:51 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (58514,0), 2 CTAs running
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(41,1,0) tid=(0,43,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (60503,0), 2 CTAs running
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(30,1,0) tid=(0,235,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(36,1,0) tid=(0,236,0)
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 9174806 (ipc=149.2) sim_rate=199452 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 12:44:52 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(27,1,0) tid=(0,26,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(26,1,0) tid=(0,21,0)
GPGPU-Sim uArch: cycles simulated: 64000  inst.: 9433271 (ipc=147.4) sim_rate=200707 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 12:44:53 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(38,1,0) tid=(0,16,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(35,1,0) tid=(0,83,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(40,1,0) tid=(0,77,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (64831,0), 2 CTAs running
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(38,1,0) tid=(0,205,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(37,1,0) tid=(0,237,0)
GPGPU-Sim uArch: cycles simulated: 65500  inst.: 9890110 (ipc=151.0) sim_rate=206043 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 12:44:54 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(28,1,0) tid=(0,177,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(38,1,0) tid=(0,233,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (66240,0), 1 CTAs running
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(36,1,0) tid=(0,199,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (66373,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (66656,0), 2 CTAs running
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(29,1,0) tid=(0,202,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (66742,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (66775,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (66783,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (66901,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (66978,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (67029,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (67116,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (67227,0), 2 CTAs running
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(37,1,0) tid=(0,11,0)
GPGPU-Sim uArch: cycles simulated: 67500  inst.: 10361234 (ipc=153.5) sim_rate=211453 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 12:44:55 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (67578,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (67790,0), 2 CTAs running
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(47,1,0) tid=(0,107,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (69402,0), 1 CTAs running
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(54,1,0) tid=(0,168,0)
GPGPU-Sim uArch: cycles simulated: 70500  inst.: 10600920 (ipc=150.4) sim_rate=212018 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 12:44:56 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(41,1,0) tid=(0,159,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(42,1,0) tid=(0,107,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(45,1,0) tid=(0,31,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (72996,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 73000  inst.: 10865583 (ipc=148.8) sim_rate=213050 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 12:44:57 2016
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(43,1,0) tid=(0,58,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(48,1,0) tid=(0,109,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(54,1,0) tid=(0,89,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(48,1,0) tid=(0,89,0)
GPGPU-Sim uArch: cycles simulated: 74500  inst.: 11324839 (ipc=152.0) sim_rate=217785 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 12:44:58 2016
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(53,1,0) tid=(0,121,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(51,1,0) tid=(0,144,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (75078,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (75227,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (75234,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(47,1,0) tid=(0,218,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (75352,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (75398,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (75447,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (75652,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (75718,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (75885,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (75910,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (76001,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (76008,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(55,1,0) tid=(0,111,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (76770,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 77000  inst.: 11697128 (ipc=151.9) sim_rate=220700 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 12:44:59 2016
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(60,1,0) tid=(0,143,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (78340,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(62,1,0) tid=(0,248,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(57,1,0) tid=(0,95,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (81910,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: cycles simulated: 82000  inst.: 11961824 (ipc=145.9) sim_rate=221515 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 12:45:00 2016
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(62,1,0) tid=(0,127,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(62,1,0) tid=(0,255,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(58,1,0) tid=(0,223,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (84042,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (84085,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (84116,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (84323,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (84547,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (84597,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (84741,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: GPU detected kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' finished on shader 14.

GPGPU-Sim PTX: cudaLaunch for 0x0x40fcb0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' to stream 0, gridDim= (64,2,1) blockDim = (1,256,1) 
kernel_name = _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 84742
gpu_sim_insn = 12312064
gpu_ipc =     145.2888
gpu_tot_sim_cycle = 84742
gpu_tot_sim_insn = 12312064
gpu_tot_ipc =     145.2888
gpu_tot_issued_cta = 128
gpu_stall_dramfull = 606
gpu_stall_icnt2sh    = 1224
gpu_total_sim_rate=228001

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 221824
	L1I_total_cache_misses = 1050
	L1I_total_cache_miss_rate = 0.0047
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 2464, Miss = 1815, Miss_rate = 0.737, Pending_hits = 263, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2772, Miss = 2025, Miss_rate = 0.731, Pending_hits = 298, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2464, Miss = 1797, Miss_rate = 0.729, Pending_hits = 257, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2772, Miss = 2030, Miss_rate = 0.732, Pending_hits = 304, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2772, Miss = 2024, Miss_rate = 0.730, Pending_hits = 265, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2772, Miss = 2031, Miss_rate = 0.733, Pending_hits = 307, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2464, Miss = 1787, Miss_rate = 0.725, Pending_hits = 245, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2772, Miss = 2033, Miss_rate = 0.733, Pending_hits = 297, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2464, Miss = 1778, Miss_rate = 0.722, Pending_hits = 233, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2464, Miss = 1823, Miss_rate = 0.740, Pending_hits = 291, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2464, Miss = 1773, Miss_rate = 0.720, Pending_hits = 271, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2772, Miss = 2015, Miss_rate = 0.727, Pending_hits = 320, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2464, Miss = 1782, Miss_rate = 0.723, Pending_hits = 221, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2772, Miss = 2041, Miss_rate = 0.736, Pending_hits = 287, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2772, Miss = 2011, Miss_rate = 0.725, Pending_hits = 277, Reservation_fails = 0
	L1D_total_cache_accesses = 39424
	L1D_total_cache_misses = 28765
	L1D_total_cache_miss_rate = 0.7296
	L1D_total_cache_pending_hits = 4136
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 7424
	L1C_total_cache_misses = 60
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12381
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7364
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16384
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 220774
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1050
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
958, 760, 760, 760, 760, 760, 760, 956, 958, 760, 760, 760, 760, 760, 760, 956, 479, 380, 380, 380, 380, 380, 380, 478, 479, 380, 380, 380, 380, 380, 380, 478, 479, 380, 380, 380, 380, 380, 380, 478, 479, 380, 380, 380, 380, 380, 380, 478, 
gpgpu_n_tot_thrd_icount = 13258752
gpgpu_n_tot_w_icount = 414336
gpgpu_n_stall_shd_mem = 18432
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12381
gpgpu_n_mem_write_global = 16384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 330240
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 2689536
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229632
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 18432
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8325	W0_Idle:130656	W0_Scoreboard:1853749	W1:25216	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:384	W32:388736
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 99048 {8:12381,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1572864 {40:4096,72:4096,136:8192,}
traffic_breakdown_coretomem[INST_ACC_R] = 1560 {8:195,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1683816 {136:12381,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 131072 {8:16384,}
traffic_breakdown_memtocore[INST_ACC_R] = 26520 {136:195,}
maxmrqlatency = 307 
maxdqlatency = 0 
maxmflatency = 597 
averagemflatency = 267 
max_icnt2mem_latency = 127 
max_icnt2sh_latency = 84741 
mrq_lat_table:15078 	1652 	1282 	2653 	5199 	5165 	2839 	537 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6220 	22546 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	18871 	8248 	1420 	436 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	9980 	2374 	42 	0 	0 	0 	0 	0 	0 	0 	1920 	3840 	6603 	4021 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	88 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        49        48        43        48        48        48        48        48        48        48        49        43        48        49        48        48 
dram[1]:        48        48        48        47        49        48        49        47        45        49        48        48        49        48        48        48 
dram[2]:        41        47        48        48        49        49        47        49        45        47        49        49        49        49        47        49 
dram[3]:        46        49        48        48        48        48        48        48        45        48        43        48        48        48        43        48 
dram[4]:        48        48        48        48        48        49        43        48        47        46        43        48        48        49        47        43 
dram[5]:        49        48        49        49        47        47        45        47        49        49        47        49        46        48        48        49 
maximum service time to same row:
dram[0]:     10567      8837     15291      8791      7814      6913      9245      7470     14545     13309      9736      8259     15754     16268     15724     16405 
dram[1]:     10168      8835     10210     10994     10755      7075      9111     11294     14568     13387      9830     12209     15450     15930     15542     15974 
dram[2]:      7763      8235     15981     15937      7244      6762      8086      8946     13117     13600      8744      9248     15947     15465     16001     15516 
dram[3]:      7753      8249      8197      8272      6734      7993      7401     13565     13129     13612     10339      9248     15967     15475     16020     15523 
dram[4]:      8137      8532     14511     15503      7112      7088     11526     13441     14207     13315      8288      8484     15771     16274     15740     16395 
dram[5]:      8752      8582      8738      9410      8172      8121      8869     13532     13611     13397     11243      8169     15448     15937     15528     15981 
average row accesses per activate:
dram[0]:  8.583333  9.029411 11.966666 10.558824  9.736842 12.233334  8.711111 10.621622 10.805555  9.139535  9.139535 11.114285 11.750000  9.146341  8.166667 10.172414 
dram[1]:  9.303030  8.131579 12.275862 14.791667 11.935484 12.166667  9.261905  9.800000 11.470589 11.757576 10.805555  9.023255 10.852942 11.333333 13.500000 10.814815 
dram[2]:  8.472222  8.000000 11.733334 13.692307 12.233334 11.060606 12.516129  9.512196 10.722222 11.411765 12.156250  9.439024 10.305555 13.321428 12.291667  9.451612 
dram[3]:  8.000000  7.897436  9.944445 10.055555 11.468750  9.300000  8.711111  7.519231  9.750000  8.909091  7.035714  8.104167  8.952381  9.073171  8.371428 11.384615 
dram[4]: 10.266666 12.400000 13.185185 12.310345 13.592592 11.468750  9.775000 11.818182 11.085714 10.567568  9.750000 12.093750 13.851851  9.945946 10.535714 12.291667 
dram[5]:  8.472222 10.000000 14.240000 13.653846 13.071428 11.838710  8.434783 11.757576 10.750000 11.382353  9.238095  9.261905 10.361111 12.233334 12.695652 11.307693 
average row locality = 34409/3314 = 10.382921
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       173       172       175       174       185       183       206       208       206       207       208       207       204       202       170       172 
dram[1]:       173       175       174       174       188       183       207       210       209       207       209       210       200       203       175       170 
dram[2]:       173       172       173       175       185       186       208       208       207       208       209       208       202       204       175       172 
dram[3]:       176       171       174       176       182       188       207       206       207       207       210       206       202       201       170       172 
dram[4]:       175       174       174       175       186       185       208       209       207       209       209       208       204       200       172       174 
dram[5]:       173       175       175       174       187       186       207       209       208       207       208       210       202       201       173       172 
total reads: 18375
bank skew: 210/170 = 1.24
chip skew: 3069/3052 = 1.01
number of total write accesses:
dram[0]:       136       135       184       185       185       184       186       185       183       186       185       182       172       173       124       123 
dram[1]:       134       134       182       181       182       182       182       182       181       181       180       178       169       171       122       122 
dram[2]:       132       132       179       181       182       179       180       182       179       180       180       179       169       169       120       121 
dram[3]:       136       137       184       186       185       184       185       185       183       185       184       183       174       171       123       124 
dram[4]:       133       136       182       182       181       182       183       181       181       182       181       179       170       168       123       121 
dram[5]:       132       135       181       181       179       181       181       179       179       180       180       179       171       166       119       122 
total reads: 16034
bank skew: 186/119 = 1.56
chip skew: 2709/2644 = 1.02
average mf latency per bank:
dram[0]:        238       226       213       216       221       221       224       225       226       224       226       224       225       226       236       237
dram[1]:        216       219       209       212       216       218       222       222       218       217       220       221       222       216       230       232
dram[2]:        227       226       216       214       221       224       225       225       228       226       222       224       225       226       239       237
dram[3]:        220       221       210       212       217       218       223       221       219       221       226       221       219       225       236       231
dram[4]:        227       226       216       216       225       227       230       227       228       230       226       229       228       229       235       239
dram[5]:        222       218       210       213       217       218       222       222       223       219       220       222       223       219       231       236
maximum mf latency per bank:
dram[0]:        389       419       431       440       491       482       490       491       509       525       477       537       431       429       496       483
dram[1]:        365       484       412       462       464       505       508       456       487       450       419       435       437       438       438       467
dram[2]:        395       419       407       465       481       460       469       529       487       450       423       424       447       463       476       474
dram[3]:        410       368       422       463       455       487       466       508       488       541       430       383       425       450       441       453
dram[4]:        365       384       473       449       505       478       532       465       597       477       417       444       463       457       446       451
dram[5]:        371       390       435       444       458       448       408       492       511       425       423       409       447       421       454       465

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111859 n_nop=100475 n_act=580 n_pre=564 n_req=5760 n_rd=6104 n_write=4136 bw_util=0.1831
n_activity=56149 dram_eff=0.3647
bk0: 346a 106372i bk1: 344a 106491i bk2: 350a 104815i bk3: 348a 104448i bk4: 370a 104778i bk5: 366a 105150i bk6: 412a 104408i bk7: 416a 104440i bk8: 412a 105222i bk9: 414a 105038i bk10: 416a 104373i bk11: 414a 104750i bk12: 408a 105139i bk13: 404a 104962i bk14: 340a 106245i bk15: 344a 106556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.46836
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111859 n_nop=100701 n_act=529 n_pre=513 n_req=5730 n_rd=6134 n_write=3982 bw_util=0.1809
n_activity=57040 dram_eff=0.3547
bk0: 346a 107030i bk1: 350a 106656i bk2: 348a 105127i bk3: 348a 105316i bk4: 376a 105277i bk5: 366a 105296i bk6: 414a 105114i bk7: 420a 105066i bk8: 418a 105314i bk9: 414a 105415i bk10: 418a 105088i bk11: 420a 104937i bk12: 400a 105637i bk13: 406a 105717i bk14: 350a 106990i bk15: 340a 106794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.3778
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111859 n_nop=100619 n_act=527 n_pre=511 n_req=5709 n_rd=6130 n_write=4072 bw_util=0.1824
n_activity=54741 dram_eff=0.3727
bk0: 346a 106751i bk1: 344a 106353i bk2: 346a 104732i bk3: 350a 105056i bk4: 370a 105146i bk5: 372a 104869i bk6: 416a 104881i bk7: 416a 104574i bk8: 414a 105248i bk9: 416a 105282i bk10: 418a 105043i bk11: 416a 105031i bk12: 404a 105453i bk13: 408a 105395i bk14: 350a 106803i bk15: 344a 106536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.42576
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0x80211900, atomic=0 1 entries : 0x7f309d1deca0 :  mf: uid=288845, sid14:w23, part=3, addr=0x80211900, load , size=32, unknown  status = IN_PARTITION_L2_FILL_QUEUE (84741), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111859 n_nop=100325 n_act=651 n_pre=635 n_req=5764 n_rd=6110 n_write=4138 bw_util=0.1832
n_activity=57446 dram_eff=0.3568
bk0: 352a 106417i bk1: 342a 106396i bk2: 348a 105285i bk3: 352a 104577i bk4: 364a 105344i bk5: 376a 104757i bk6: 414a 104941i bk7: 412a 104573i bk8: 414a 105279i bk9: 414a 105134i bk10: 420a 104201i bk11: 412a 104607i bk12: 404a 104946i bk13: 402a 105111i bk14: 340a 106956i bk15: 344a 106937i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.28116
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111859 n_nop=100745 n_act=503 n_pre=487 n_req=5734 n_rd=6138 n_write=3986 bw_util=0.181
n_activity=54885 dram_eff=0.3689
bk0: 350a 106420i bk1: 348a 106405i bk2: 348a 105014i bk3: 350a 105135i bk4: 372a 104959i bk5: 370a 105114i bk6: 416a 104760i bk7: 418a 105237i bk8: 414a 105315i bk9: 418a 104700i bk10: 418a 104803i bk11: 416a 104665i bk12: 408a 105354i bk13: 400a 105148i bk14: 344a 106737i bk15: 348a 106748i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.51839
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111859 n_nop=100617 n_act=525 n_pre=509 n_req=5712 n_rd=6134 n_write=4074 bw_util=0.1825
n_activity=55968 dram_eff=0.3648
bk0: 346a 106631i bk1: 350a 106977i bk2: 350a 105391i bk3: 348a 105074i bk4: 374a 105312i bk5: 372a 105549i bk6: 414a 104946i bk7: 418a 105140i bk8: 416a 105314i bk9: 414a 105366i bk10: 416a 105227i bk11: 420a 105030i bk12: 404a 105423i bk13: 402a 105422i bk14: 346a 107282i bk15: 344a 106837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.25419

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2440, Miss = 1527, Miss_rate = 0.626, Pending_hits = 523, Reservation_fails = 93
L2_cache_bank[1]: Access = 2458, Miss = 1525, Miss_rate = 0.620, Pending_hits = 523, Reservation_fails = 201
L2_cache_bank[2]: Access = 2352, Miss = 1535, Miss_rate = 0.653, Pending_hits = 524, Reservation_fails = 215
L2_cache_bank[3]: Access = 2356, Miss = 1532, Miss_rate = 0.650, Pending_hits = 518, Reservation_fails = 108
L2_cache_bank[4]: Access = 2438, Miss = 1532, Miss_rate = 0.628, Pending_hits = 526, Reservation_fails = 191
L2_cache_bank[5]: Access = 2396, Miss = 1533, Miss_rate = 0.640, Pending_hits = 519, Reservation_fails = 0
L2_cache_bank[6]: Access = 2443, Miss = 1528, Miss_rate = 0.625, Pending_hits = 525, Reservation_fails = 187
L2_cache_bank[7]: Access = 2403, Miss = 1527, Miss_rate = 0.635, Pending_hits = 518, Reservation_fails = 0
L2_cache_bank[8]: Access = 2470, Miss = 1535, Miss_rate = 0.621, Pending_hits = 527, Reservation_fails = 99
L2_cache_bank[9]: Access = 2453, Miss = 1534, Miss_rate = 0.625, Pending_hits = 518, Reservation_fails = 0
L2_cache_bank[10]: Access = 2399, Miss = 1533, Miss_rate = 0.639, Pending_hits = 525, Reservation_fails = 189
L2_cache_bank[11]: Access = 2367, Miss = 1534, Miss_rate = 0.648, Pending_hits = 515, Reservation_fails = 0
L2_total_cache_accesses = 28975
L2_total_cache_misses = 18375
L2_total_cache_miss_rate = 0.6342
L2_total_cache_pending_hits = 6261
L2_total_cache_reservation_fails = 1283
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9145
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 93
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9216
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 143
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1190
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.072

icnt_total_pkts_mem_to_simt=79309
icnt_total_pkts_simt_to_mem=74031
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.6037
	minimum = 6
	maximum = 103
Network latency average = 9.56773
	minimum = 6
	maximum = 81
Slowest packet = 884
Flit latency average = 8.56306
	minimum = 6
	maximum = 77
Slowest flit = 18180
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0253274
	minimum = 0.0210875 (at node 10)
	maximum = 0.0291473 (at node 23)
Accepted packet rate average = 0.0253274
	minimum = 0.0210875 (at node 10)
	maximum = 0.0291473 (at node 23)
Injected flit rate average = 0.0670182
	minimum = 0.0543178 (at node 10)
	maximum = 0.0807864 (at node 23)
Accepted flit rate average= 0.0670182
	minimum = 0.0570791 (at node 10)
	maximum = 0.0733285 (at node 19)
Injected packet length average = 2.64607
Accepted packet length average = 2.64607
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6037 (1 samples)
	minimum = 6 (1 samples)
	maximum = 103 (1 samples)
Network latency average = 9.56773 (1 samples)
	minimum = 6 (1 samples)
	maximum = 81 (1 samples)
Flit latency average = 8.56306 (1 samples)
	minimum = 6 (1 samples)
	maximum = 77 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0253274 (1 samples)
	minimum = 0.0210875 (1 samples)
	maximum = 0.0291473 (1 samples)
Accepted packet rate average = 0.0253274 (1 samples)
	minimum = 0.0210875 (1 samples)
	maximum = 0.0291473 (1 samples)
Injected flit rate average = 0.0670182 (1 samples)
	minimum = 0.0543178 (1 samples)
	maximum = 0.0807864 (1 samples)
Accepted flit rate average = 0.0670182 (1 samples)
	minimum = 0.0570791 (1 samples)
	maximum = 0.0733285 (1 samples)
Injected packet size average = 2.64607 (1 samples)
Accepted packet size average = 2.64607 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 54 sec (54 sec)
gpgpu_simulation_rate = 228001 (inst/sec)
gpgpu_simulation_rate = 1569 (cycle/sec)
kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,84742)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,84742)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,84742)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,84742)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,84742)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,84742)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,84742)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,84742)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,84742)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,84742)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,84742)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,84742)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,84742)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,84742)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,84742)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,84742)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,84742)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,84742)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,84742)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,84742)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,84742)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,84742)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,84742)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,84742)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,84742)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,84742)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,84742)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,84742)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,84742)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,84742)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,84742)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,84742)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,84742)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,84742)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,84742)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,84742)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,84742)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,84742)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,84742)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,84742)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,84742)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,84742)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,84742)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,84742)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,84742)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,84742)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,84742)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,84742)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,84742)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,84742)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,84742)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,84742)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,84742)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,84742)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,84742)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,84742)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,84742)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,84742)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,84742)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,84742)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,84742)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,84742)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,84742)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,84742)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,84742)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,84742)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,84742)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,84742)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,84742)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,84742)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,84742)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,84742)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,84742)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,84742)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,84742)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,84742)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,84742)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,84742)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,84742)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,84742)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,84742)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,84742)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,84742)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,84742)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,84742)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,84742)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,84742)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,84742)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,84742)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,84742)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(11,0,0) tid=(0,63,0)
GPGPU-Sim uArch: cycles simulated: 85242  inst.: 12398464 (ipc=172.8) sim_rate=221401 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 12:45:02 2016
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(0,0,0) tid=(0,63,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(13,0,0) tid=(0,87,0)
GPGPU-Sim uArch: cycles simulated: 88242  inst.: 12610540 (ipc=85.3) sim_rate=221237 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 12:45:03 2016
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(10,0,0) tid=(0,206,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(6,0,0) tid=(0,191,0)
GPGPU-Sim uArch: cycles simulated: 90742  inst.: 12760339 (ipc=74.7) sim_rate=220005 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 12:45:04 2016
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(22,0,0) tid=(0,67,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(13,0,0) tid=(0,46,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(14,0,0) tid=(0,1,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(12,0,0) tid=(0,65,0)
GPGPU-Sim uArch: cycles simulated: 92242  inst.: 13192356 (ipc=117.4) sim_rate=223599 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 12:45:05 2016
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(8,0,0) tid=(0,33,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(14,0,0) tid=(0,65,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(0,0,0) tid=(0,161,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(1,0,0) tid=(0,225,0)
GPGPU-Sim uArch: cycles simulated: 93242  inst.: 13554980 (ipc=146.2) sim_rate=225916 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 12:45:06 2016
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(6,0,0) tid=(0,193,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(6,0,0) tid=(0,161,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(14,0,0) tid=(0,193,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9438,84742), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9439,84742)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9444,84742), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9445,84742)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9447,84742), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9448,84742)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9497,84742), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9498,84742)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9517,84742), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9518,84742)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9572,84742), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9573,84742)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9589,84742), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9590,84742)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9592,84742), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9593,84742)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9646,84742), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9647,84742)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9648,84742), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(9649,84742)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9658,84742), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(9659,84742)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9691,84742), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(9692,84742)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9716,84742), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(9717,84742)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9996,84742), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(9997,84742)
GPGPU-Sim uArch: cycles simulated: 94742  inst.: 13877252 (ipc=156.5) sim_rate=227495 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 12:45:07 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10037,84742), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(10038,84742)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(17,0,0) tid=(0,65,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(23,0,0) tid=(0,163,0)
GPGPU-Sim uArch: cycles simulated: 96742  inst.: 14024871 (ipc=142.7) sim_rate=226207 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 12:45:08 2016
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(23,0,0) tid=(0,129,0)
GPGPU-Sim uArch: cycles simulated: 99242  inst.: 14192696 (ipc=129.7) sim_rate=225280 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 12:45:09 2016
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(35,0,0) tid=(0,31,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(29,0,0) tid=(0,146,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(28,0,0) tid=(0,47,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(17,0,0) tid=(0,68,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(25,0,0) tid=(0,99,0)
GPGPU-Sim uArch: cycles simulated: 101242  inst.: 14644264 (ipc=141.3) sim_rate=228816 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 12:45:10 2016
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(18,0,0) tid=(0,3,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(24,0,0) tid=(0,67,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(26,0,0) tid=(0,195,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(15,0,0) tid=(0,131,0)
GPGPU-Sim uArch: cycles simulated: 102242  inst.: 15006504 (ipc=154.0) sim_rate=230869 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 12:45:11 2016
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(24,0,0) tid=(0,195,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (17861,84742), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(17862,84742)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(18,0,0) tid=(0,131,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (18287,84742), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(18288,84742)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (18400,84742), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(18401,84742)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (18447,84742), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(18448,84742)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (18453,84742), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(18454,84742)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (18460,84742), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(18461,84742)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (18502,84742), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(18503,84742)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (18544,84742), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(18545,84742)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(42,0,0) tid=(0,99,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (18571,84742), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(18572,84742)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (18664,84742), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(18665,84742)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (18780,84742), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(18781,84742)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (18797,84742), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(18798,84742)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (18802,84742), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(18803,84742)
GPGPU-Sim uArch: cycles simulated: 103742  inst.: 15328648 (ipc=158.8) sim_rate=232252 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 12:45:12 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (19095,84742), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(19096,84742)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (19314,84742), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(19315,84742)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(33,0,0) tid=(0,43,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(36,0,0) tid=(0,131,0)
GPGPU-Sim uArch: cycles simulated: 105742  inst.: 15497822 (ipc=151.7) sim_rate=231310 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 12:45:13 2016
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(31,0,0) tid=(0,163,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(51,0,0) tid=(0,24,0)
GPGPU-Sim uArch: cycles simulated: 108242  inst.: 15695322 (ipc=144.0) sim_rate=230813 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 12:45:14 2016
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(41,0,0) tid=(0,91,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(42,0,0) tid=(0,53,0)
GPGPU-Sim uArch: cycles simulated: 109742  inst.: 15975469 (ipc=146.5) sim_rate=231528 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 12:45:15 2016
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(35,0,0) tid=(0,103,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(42,0,0) tid=(0,189,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(30,0,0) tid=(0,229,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(43,0,0) tid=(0,133,0)
GPGPU-Sim uArch: cycles simulated: 110742  inst.: 16327148 (ipc=154.4) sim_rate=233244 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 12:45:16 2016
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(38,0,0) tid=(0,229,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(33,0,0) tid=(0,197,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(32,0,0) tid=(0,229,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (26808,84742), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(26809,84742)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (26853,84742), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(26854,84742)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (26916,84742), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(26917,84742)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (26966,84742), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(26967,84742)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(32,0,0) tid=(0,229,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (27098,84742), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(27099,84742)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (27313,84742), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(27314,84742)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (27361,84742), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(27362,84742)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (27416,84742), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(27417,84742)
GPGPU-Sim uArch: cycles simulated: 112242  inst.: 16745356 (ipc=161.2) sim_rate=235850 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 12:45:17 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (27561,84742), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (27626,84742), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (27629,84742), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (27691,84742), 5 CTAs running
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(45,0,0) tid=(0,185,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (27863,84742), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (27956,84742), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (28406,84742), 5 CTAs running
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(52,0,0) tid=(0,161,0)
GPGPU-Sim uArch: cycles simulated: 114242  inst.: 16929218 (ipc=156.5) sim_rate=235128 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 12:45:18 2016
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(46,0,0) tid=(0,229,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(54,0,0) tid=(0,229,0)
GPGPU-Sim uArch: cycles simulated: 116742  inst.: 17121328 (ipc=150.3) sim_rate=234538 (inst/sec) elapsed = 0:0:01:13 / Tue Mar 22 12:45:19 2016
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(56,0,0) tid=(0,26,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(58,0,0) tid=(0,76,0)
GPGPU-Sim uArch: cycles simulated: 118242  inst.: 17330076 (ipc=149.8) sim_rate=234190 (inst/sec) elapsed = 0:0:01:14 / Tue Mar 22 12:45:20 2016
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(53,0,0) tid=(0,124,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(49,0,0) tid=(0,31,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(45,0,0) tid=(0,137,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(53,0,0) tid=(0,73,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(48,0,0) tid=(0,140,0)
GPGPU-Sim uArch: cycles simulated: 119742  inst.: 17812921 (ipc=157.2) sim_rate=237505 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 12:45:21 2016
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(58,0,0) tid=(0,203,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (35252,84742), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (35298,84742), 5 CTAs running
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(59,0,0) tid=(0,7,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (35542,84742), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (35600,84742), 5 CTAs running
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(49,0,0) tid=(0,134,0)
GPGPU-Sim uArch: cycles simulated: 120742  inst.: 18096309 (ipc=160.7) sim_rate=238109 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 12:45:22 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (36059,84742), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (36193,84742), 5 CTAs running
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(49,0,0) tid=(0,190,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (36344,84742), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (36420,84742), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (36424,84742), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (36536,84742), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (36646,84742), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (36774,84742), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (36977,84742), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (37020,84742), 4 CTAs running
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(6,1,0) tid=(0,43,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(63,0,0) tid=(0,135,0)
GPGPU-Sim uArch: cycles simulated: 122742  inst.: 18350580 (ipc=158.9) sim_rate=238319 (inst/sec) elapsed = 0:0:01:17 / Tue Mar 22 12:45:23 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (38240,84742), 4 CTAs running
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(63,0,0) tid=(0,199,0)
GPGPU-Sim uArch: cycles simulated: 125242  inst.: 18536709 (ipc=153.7) sim_rate=237650 (inst/sec) elapsed = 0:0:01:18 / Tue Mar 22 12:45:24 2016
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(24,1,0) tid=(0,18,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(60,0,0) tid=(0,124,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(14,1,0) tid=(0,79,0)
GPGPU-Sim uArch: cycles simulated: 127242  inst.: 18793732 (ipc=152.5) sim_rate=237895 (inst/sec) elapsed = 0:0:01:19 / Tue Mar 22 12:45:25 2016
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(4,1,0) tid=(0,85,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(2,1,0) tid=(0,101,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(6,1,0) tid=(0,230,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(1,1,0) tid=(0,6,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (43757,84742), 4 CTAs running
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(61,0,0) tid=(0,143,0)
GPGPU-Sim uArch: cycles simulated: 128742  inst.: 19259134 (ipc=157.9) sim_rate=240739 (inst/sec) elapsed = 0:0:01:20 / Tue Mar 22 12:45:26 2016
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(5,1,0) tid=(0,198,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (44254,84742), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (44581,84742), 4 CTAs running
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(1,1,0) tid=(0,237,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (44928,84742), 4 CTAs running
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(3,1,0) tid=(0,164,0)
GPGPU-Sim uArch: cycles simulated: 129742  inst.: 19541588 (ipc=160.7) sim_rate=241254 (inst/sec) elapsed = 0:0:01:21 / Tue Mar 22 12:45:27 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (45128,84742), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (45154,84742), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (45303,84742), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (45340,84742), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (45402,84742), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (45490,84742), 3 CTAs running
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(1,1,0) tid=(0,228,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (45862,84742), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (45895,84742), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (45990,84742), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (46116,84742), 3 CTAs running
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(19,1,0) tid=(0,164,0)
GPGPU-Sim uArch: cycles simulated: 131242  inst.: 19755601 (ipc=160.1) sim_rate=240921 (inst/sec) elapsed = 0:0:01:22 / Tue Mar 22 12:45:28 2016
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(17,1,0) tid=(0,105,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (47629,84742), 3 CTAs running
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(20,1,0) tid=(0,136,0)
GPGPU-Sim uArch: cycles simulated: 133742  inst.: 19958282 (ipc=156.0) sim_rate=240461 (inst/sec) elapsed = 0:0:01:23 / Tue Mar 22 12:45:29 2016
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(11,1,0) tid=(0,103,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(22,1,0) tid=(0,69,0)
GPGPU-Sim uArch: cycles simulated: 135742  inst.: 20152210 (ipc=153.7) sim_rate=239907 (inst/sec) elapsed = 0:0:01:24 / Tue Mar 22 12:45:30 2016
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(12,1,0) tid=(0,90,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(19,1,0) tid=(0,47,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(22,1,0) tid=(0,241,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (52483,84742), 3 CTAs running
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(24,1,0) tid=(0,50,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(19,1,0) tid=(0,203,0)
GPGPU-Sim uArch: cycles simulated: 137742  inst.: 20658289 (ipc=157.5) sim_rate=243038 (inst/sec) elapsed = 0:0:01:25 / Tue Mar 22 12:45:31 2016
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(22,1,0) tid=(0,139,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (53512,84742), 3 CTAs running
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(17,1,0) tid=(0,203,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (53659,84742), 3 CTAs running
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(38,1,0) tid=(0,79,0)
GPGPU-Sim uArch: cycles simulated: 138742  inst.: 20945680 (ipc=159.9) sim_rate=243554 (inst/sec) elapsed = 0:0:01:26 / Tue Mar 22 12:45:32 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (54040,84742), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (54206,84742), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (54270,84742), 3 CTAs running
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(25,1,0) tid=(0,20,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (54418,84742), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (54481,84742), 3 CTAs running
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(18,1,0) tid=(0,218,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (54776,84742), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (54796,84742), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (54877,84742), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (55068,84742), 2 CTAs running
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(30,1,0) tid=(0,203,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (55445,84742), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (55742,84742), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 141242  inst.: 21301262 (ipc=159.1) sim_rate=244842 (inst/sec) elapsed = 0:0:01:27 / Tue Mar 22 12:45:33 2016
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(32,1,0) tid=(0,203,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (56904,84742), 2 CTAs running
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(39,1,0) tid=(0,107,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(50,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 144242  inst.: 21544414 (ipc=155.2) sim_rate=244822 (inst/sec) elapsed = 0:0:01:28 / Tue Mar 22 12:45:34 2016
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(46,1,0) tid=(0,4,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(28,1,0) tid=(0,70,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(51,1,0) tid=(0,121,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(38,1,0) tid=(0,85,0)
GPGPU-Sim uArch: cycles simulated: 146242  inst.: 21945570 (ipc=156.6) sim_rate=246579 (inst/sec) elapsed = 0:0:01:29 / Tue Mar 22 12:45:35 2016
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(34,1,0) tid=(0,21,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(33,1,0) tid=(0,221,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (62179,84742), 2 CTAs running
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(37,1,0) tid=(0,93,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (62547,84742), 2 CTAs running
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(26,1,0) tid=(0,157,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (62676,84742), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (62948,84742), 2 CTAs running
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(26,1,0) tid=(0,189,0)
GPGPU-Sim uArch: cycles simulated: 147742  inst.: 22398553 (ipc=160.1) sim_rate=248872 (inst/sec) elapsed = 0:0:01:30 / Tue Mar 22 12:45:36 2016
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(39,1,0) tid=(0,217,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (63381,84742), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (63597,84742), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (63659,84742), 1 CTAs running
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(50,1,0) tid=(0,166,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (63860,84742), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (63939,84742), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (63949,84742), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (63985,84742), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (64229,84742), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (64309,84742), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (64310,84742), 2 CTAs running
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(40,1,0) tid=(0,173,0)
GPGPU-Sim uArch: cycles simulated: 149742  inst.: 22707154 (ipc=159.9) sim_rate=249529 (inst/sec) elapsed = 0:0:01:31 / Tue Mar 22 12:45:37 2016
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(53,1,0) tid=(0,141,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (66387,84742), 1 CTAs running
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(63,1,0) tid=(0,19,0)
GPGPU-Sim uArch: cycles simulated: 152242  inst.: 22908174 (ipc=157.0) sim_rate=249001 (inst/sec) elapsed = 0:0:01:32 / Tue Mar 22 12:45:38 2016
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(41,1,0) tid=(0,232,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(52,1,0) tid=(0,23,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(53,1,0) tid=(0,125,0)
GPGPU-Sim uArch: cycles simulated: 154742  inst.: 23237657 (ipc=156.1) sim_rate=249867 (inst/sec) elapsed = 0:0:01:33 / Tue Mar 22 12:45:39 2016
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(51,1,0) tid=(0,66,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (70308,84742), 1 CTAs running
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(50,1,0) tid=(0,61,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(42,1,0) tid=(0,178,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(45,1,0) tid=(0,210,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(46,1,0) tid=(0,210,0)
GPGPU-Sim uArch: cycles simulated: 156242  inst.: 23703701 (ipc=159.3) sim_rate=252167 (inst/sec) elapsed = 0:0:01:34 / Tue Mar 22 12:45:40 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (71645,84742), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (71675,84742), 1 CTAs running
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(59,1,0) tid=(0,22,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (71920,84742), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (72028,84742), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (72093,84742), 1 CTAs running
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(46,1,0) tid=(0,130,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (72288,84742), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (72453,84742), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (72500,84742), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (72622,84742), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (72634,84742), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (72681,84742), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (72825,84742), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (73447,84742), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(63,1,0) tid=(0,143,0)
GPGPU-Sim uArch: cycles simulated: 159742  inst.: 24061768 (ipc=156.7) sim_rate=253281 (inst/sec) elapsed = 0:0:01:35 / Tue Mar 22 12:45:41 2016
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(58,1,0) tid=(0,239,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (76024,84742), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(60,1,0) tid=(0,37,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(59,1,0) tid=(0,63,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(56,1,0) tid=(0,159,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (79271,84742), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: cycles simulated: 164242  inst.: 24427648 (ipc=152.4) sim_rate=254454 (inst/sec) elapsed = 0:0:01:36 / Tue Mar 22 12:45:42 2016
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(61,1,0) tid=(0,191,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (80097,84742), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(62,1,0) tid=(0,223,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (80719,84742), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (80878,84742), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (80981,84742), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (81031,84742), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (81296,84742), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (81533,84742), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: GPU detected kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' finished on shader 1.

GPGPU-Sim PTX: cudaLaunch for 0x0x40fcb0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' to stream 0, gridDim= (64,2,1) blockDim = (1,256,1) 
kernel_name = _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 81534
gpu_sim_insn = 12312064
gpu_ipc =     151.0053
gpu_tot_sim_cycle = 166276
gpu_tot_sim_insn = 24624128
gpu_tot_ipc =     148.0919
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 606
gpu_stall_icnt2sh    = 1512
gpu_total_sim_rate=256501

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 443648
	L1I_total_cache_misses = 1050
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 5236, Miss = 3826, Miss_rate = 0.731, Pending_hits = 525, Reservation_fails = 0
	L1D_cache_core[1]: Access = 5544, Miss = 4039, Miss_rate = 0.729, Pending_hits = 571, Reservation_fails = 0
	L1D_cache_core[2]: Access = 4928, Miss = 3570, Miss_rate = 0.724, Pending_hits = 509, Reservation_fails = 0
	L1D_cache_core[3]: Access = 5236, Miss = 3799, Miss_rate = 0.726, Pending_hits = 544, Reservation_fails = 0
	L1D_cache_core[4]: Access = 5236, Miss = 3794, Miss_rate = 0.725, Pending_hits = 492, Reservation_fails = 0
	L1D_cache_core[5]: Access = 5236, Miss = 3822, Miss_rate = 0.730, Pending_hits = 574, Reservation_fails = 0
	L1D_cache_core[6]: Access = 5236, Miss = 3783, Miss_rate = 0.722, Pending_hits = 505, Reservation_fails = 0
	L1D_cache_core[7]: Access = 5236, Miss = 3829, Miss_rate = 0.731, Pending_hits = 568, Reservation_fails = 0
	L1D_cache_core[8]: Access = 5236, Miss = 3778, Miss_rate = 0.722, Pending_hits = 503, Reservation_fails = 0
	L1D_cache_core[9]: Access = 4928, Miss = 3594, Miss_rate = 0.729, Pending_hits = 496, Reservation_fails = 0
	L1D_cache_core[10]: Access = 5236, Miss = 3753, Miss_rate = 0.717, Pending_hits = 527, Reservation_fails = 0
	L1D_cache_core[11]: Access = 5544, Miss = 4016, Miss_rate = 0.724, Pending_hits = 572, Reservation_fails = 0
	L1D_cache_core[12]: Access = 5236, Miss = 3774, Miss_rate = 0.721, Pending_hits = 492, Reservation_fails = 0
	L1D_cache_core[13]: Access = 5544, Miss = 4040, Miss_rate = 0.729, Pending_hits = 583, Reservation_fails = 0
	L1D_cache_core[14]: Access = 5236, Miss = 3774, Miss_rate = 0.721, Pending_hits = 529, Reservation_fails = 0
	L1D_total_cache_accesses = 78848
	L1D_total_cache_misses = 57191
	L1D_total_cache_miss_rate = 0.7253
	L1D_total_cache_pending_hits = 7990
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 14848
	L1C_total_cache_misses = 60
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13667
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7990
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 24423
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14788
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32768
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 442598
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1050
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1916, 1520, 1520, 1520, 1520, 1520, 1520, 1912, 1916, 1520, 1520, 1520, 1520, 1520, 1520, 1912, 1437, 1140, 1140, 1140, 1140, 1140, 1140, 1434, 958, 760, 760, 760, 760, 760, 760, 956, 958, 760, 760, 760, 760, 760, 760, 956, 958, 760, 760, 760, 760, 760, 760, 956, 
gpgpu_n_tot_thrd_icount = 26517504
gpgpu_n_tot_w_icount = 828672
gpgpu_n_stall_shd_mem = 36864
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24423
gpgpu_n_mem_write_global = 32768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 660480
gpgpu_n_store_insn = 524288
gpgpu_n_shmem_insn = 5379072
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 459264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 36864
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16290	W0_Idle:189331	W0_Scoreboard:3688245	W1:50432	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:768	W32:777472
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 195384 {8:24423,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3145728 {40:8192,72:8192,136:16384,}
traffic_breakdown_coretomem[INST_ACC_R] = 1560 {8:195,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3321528 {136:24423,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262144 {8:32768,}
traffic_breakdown_memtocore[INST_ACC_R] = 26520 {136:195,}
maxmrqlatency = 507 
maxdqlatency = 0 
maxmflatency = 675 
averagemflatency = 266 
max_icnt2mem_latency = 127 
max_icnt2sh_latency = 166275 
mrq_lat_table:30251 	3301 	2603 	5177 	10698 	10430 	5460 	950 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12355 	44811 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	37070 	17211 	2678 	442 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	20046 	4346 	46 	0 	0 	0 	0 	0 	0 	0 	1920 	3840 	6603 	13557 	6848 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	175 	153 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        49        49        47        49        49        48        49        48        48        48        49        49        48        49        49        48 
dram[1]:        48        48        49        48        49        49        49        48        45        49        48        48        49        48        48        49 
dram[2]:        47        48        48        49        49        49        48        49        49        49        49        49        49        49        49        49 
dram[3]:        47        49        48        48        49        48        48        49        47        48        49        48        48        48        48        48 
dram[4]:        48        48        48        49        48        49        48        48        47        46        48        48        48        49        48        48 
dram[5]:        49        48        49        49        48        47        49        48        49        49        49        49        48        48        48        49 
maximum service time to same row:
dram[0]:     10567      9447     15291     11280      9072      9200      9245      7470     14545     13309      9736      8922     15754     16268     15724     16405 
dram[1]:     10168      9487     10994     10994     10755      9058      9111     11294     14568     13387      9830     12209     15450     15930     15542     15974 
dram[2]:      9585      9408     15981     15937      9061      8832      8086      8946     13117     13600      8750     10318     15947     15465     16001     15516 
dram[3]:      9413      8697     10038     10412      9472      8575      7401     13565     13129     13612     10339      9248     15967     15475     16020     15523 
dram[4]:      9554      9054     14511     15503      9885      9840     11526     13441     14207     13315      9051      8484     15771     16274     15740     16395 
dram[5]:      9540      8972     11156     11394      8202      9062      8869     13532     13611     13397     11243      8721     15448     15937     15528     15981 
average row accesses per activate:
dram[0]:  9.056338  8.533334 11.101695 11.084745  9.800000  9.479452  8.408602 10.076923 11.304348  8.666667  8.604396  9.487804  9.168674  9.231708 10.354838 10.557377 
dram[1]:  8.150000  8.333333 11.890909 12.615385  9.652778 10.147058  8.092784  8.822222  9.621951  9.548780  8.909091  8.197917  9.144578  8.384615 12.396227  9.112676 
dram[2]:  8.821918  7.975000 12.188680 12.320755  9.814285 10.750000 10.289474  8.808989  8.354838 11.803030 10.360000  8.445652  8.666667 10.106667 11.368421 10.387096 
dram[3]:  8.931507  7.722891 11.241380 10.737705 10.014706  9.253333  8.808989  8.145833  9.629630  8.965517  7.666667  8.622222  8.905882  8.790698  9.070422 11.925926 
dram[4]:  8.552631  9.027778 11.696428 11.169492 10.101449  9.520548  8.586957  9.900000 10.302631  8.218750  7.801980  9.069767  9.721519  7.804124 10.866667 10.672132 
dram[5]:  8.394737  9.757576 12.519231 13.040000 11.344262 10.424242  8.852273 10.426666  9.848102 10.486486  8.157895  9.141176  9.000000  9.714286 12.588235 12.150944 
average row locality = 68882/7225 = 9.533841
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       342       342       347       346       363       364       414       418       413       413       414       410       407       401       339       343 
dram[1]:       345       347       344       344       368       360       413       421       417       411       411       415       400       402       348       339 
dram[2]:       344       343       344       346       365       366       417       417       412       414       412       412       401       405       347       342 
dram[3]:       350       340       344       347       357       369       417       413       412       414       413       408       402       401       339       342 
dram[4]:       347       345       345       347       367       366       417       419       413       416       414       410       408       399       343       345 
dram[5]:       342       346       346       345       369       363       413       418       415       410       409       414       400       399       343       341 
total reads: 36490
bank skew: 421/339 = 1.24
chip skew: 6101/6068 = 1.01
number of total write accesses:
dram[0]:       301       298       308       308       323       328       368       368       367       367       369       368       354       356       303       301 
dram[1]:       307       303       310       312       327       330       372       373       372       372       373       372       359       361       309       308 
dram[2]:       300       295       302       307       322       322       365       367       365       365       365       365       353       353       301       302 
dram[3]:       302       301       308       308       324       325       367       369       368       366       369       368       355       355       305       302 
dram[4]:       303       305       310       312       330       329       373       373       370       373       374       370       360       358       309       306 
dram[5]:       296       298       305       307       323       325       366       364       363       366       366       363       356       349       299       303 
total reads: 32392
bank skew: 374/295 = 1.27
chip skew: 5460/5349 = 1.02
average mf latency per bank:
dram[0]:        222       216       215       219       223       222       220       222       218       220       220       219       218       221       219       222
dram[1]:        212       215       220       218       224       224       223       221       221       219       221       225       219       215       221       221
dram[2]:        218       219       222       219       226       225       225       223       226       222       222       224       222       221       225       222
dram[3]:        215       217       219       224       224       223       224       222       219       222       226       224       217       222       223       221
dram[4]:        217       217       219       220       226       226       223       222       222       225       221       223       219       223       219       223
dram[5]:        216       214       222       219       221       223       224       221       222       220       223       223       220       218       223       223
maximum mf latency per bank:
dram[0]:        400       419       431       440       491       482       490       491       509       525       477       537       439       531       496       483
dram[1]:        418       484       475       462       549       505       508       519       578       559       495       675       485       445       515       509
dram[2]:        395       457       414       465       481       460       511       529       487       452       434       464       447       463       476       474
dram[3]:        410       440       422       463       455       487       513       508       488       541       483       520       425       452       441       453
dram[4]:        420       393       473       449       505       478       532       478       597       541       451       464       507       457       446       486
dram[5]:        395       396       490       444       510       448       460       492       511       482       452       506       466       421       454       465

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=219483 n_nop=196666 n_act=1199 n_pre=1183 n_req=11463 n_rd=12152 n_write=8283 bw_util=0.1862
n_activity=114621 dram_eff=0.3566
bk0: 684a 208556i bk1: 684a 208195i bk2: 694a 207838i bk3: 692a 207544i bk4: 726a 207315i bk5: 728a 207007i bk6: 828a 205003i bk7: 836a 204495i bk8: 826a 206194i bk9: 826a 205654i bk10: 828a 205066i bk11: 820a 204963i bk12: 814a 205654i bk13: 802a 205817i bk14: 678a 207735i bk15: 686a 207643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.37859
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=219483 n_nop=196557 n_act=1238 n_pre=1222 n_req=11545 n_rd=12170 n_write=8296 bw_util=0.1865
n_activity=114175 dram_eff=0.3585
bk0: 690a 208194i bk1: 694a 207893i bk2: 688a 207700i bk3: 688a 207995i bk4: 736a 206538i bk5: 720a 206918i bk6: 826a 204850i bk7: 842a 204693i bk8: 834a 205033i bk9: 822a 205303i bk10: 822a 204918i bk11: 830a 204584i bk12: 800a 206071i bk13: 804a 205746i bk14: 696a 207810i bk15: 678a 207262i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.45235
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=219483 n_nop=196855 n_act=1165 n_pre=1149 n_req=11436 n_rd=12174 n_write=8140 bw_util=0.1851
n_activity=112704 dram_eff=0.3605
bk0: 688a 208549i bk1: 686a 208132i bk2: 688a 207915i bk3: 692a 208087i bk4: 730a 207116i bk5: 732a 207091i bk6: 834a 204950i bk7: 834a 204705i bk8: 824a 205179i bk9: 828a 205907i bk10: 824a 205355i bk11: 824a 205196i bk12: 802a 206319i bk13: 810a 205949i bk14: 694a 207463i bk15: 684a 207587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.40117
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=219483 n_nop=196556 n_act=1259 n_pre=1243 n_req=11460 n_rd=12136 n_write=8289 bw_util=0.1861
n_activity=114678 dram_eff=0.3562
bk0: 700a 207995i bk1: 680a 208112i bk2: 688a 208336i bk3: 694a 207382i bk4: 714a 207563i bk5: 738a 206568i bk6: 834a 205050i bk7: 826a 204809i bk8: 824a 205990i bk9: 828a 205619i bk10: 826a 204474i bk11: 816a 204827i bk12: 804a 205780i bk13: 802a 205771i bk14: 678a 207908i bk15: 684a 207946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.3335
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=219483 n_nop=196545 n_act=1233 n_pre=1217 n_req=11556 n_rd=12202 n_write=8286 bw_util=0.1867
n_activity=113920 dram_eff=0.3597
bk0: 694a 208043i bk1: 690a 207766i bk2: 690a 208145i bk3: 694a 207760i bk4: 734a 207077i bk5: 732a 206642i bk6: 834a 204837i bk7: 838a 205300i bk8: 826a 206092i bk9: 832a 204674i bk10: 828a 204608i bk11: 820a 204723i bk12: 816a 205792i bk13: 798a 205486i bk14: 686a 207845i bk15: 690a 207583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.44947
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=219483 n_nop=196949 n_act=1132 n_pre=1116 n_req=11422 n_rd=12146 n_write=8140 bw_util=0.1849
n_activity=113477 dram_eff=0.3575
bk0: 684a 208478i bk1: 692a 208997i bk2: 692a 208324i bk3: 690a 208031i bk4: 738a 207312i bk5: 726a 207658i bk6: 826a 205482i bk7: 836a 205751i bk8: 830a 206210i bk9: 820a 205911i bk10: 818a 205541i bk11: 828a 205460i bk12: 800a 206205i bk13: 798a 206152i bk14: 686a 208244i bk15: 682a 208177i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.31591

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4712, Miss = 3039, Miss_rate = 0.645, Pending_hits = 1037, Reservation_fails = 93
L2_cache_bank[1]: Access = 4744, Miss = 3037, Miss_rate = 0.640, Pending_hits = 1036, Reservation_fails = 201
L2_cache_bank[2]: Access = 4770, Miss = 3046, Miss_rate = 0.639, Pending_hits = 1039, Reservation_fails = 215
L2_cache_bank[3]: Access = 4754, Miss = 3039, Miss_rate = 0.639, Pending_hits = 1033, Reservation_fails = 108
L2_cache_bank[4]: Access = 4823, Miss = 3042, Miss_rate = 0.631, Pending_hits = 1041, Reservation_fails = 191
L2_cache_bank[5]: Access = 4762, Miss = 3045, Miss_rate = 0.639, Pending_hits = 1033, Reservation_fails = 0
L2_cache_bank[6]: Access = 4816, Miss = 3034, Miss_rate = 0.630, Pending_hits = 1044, Reservation_fails = 187
L2_cache_bank[7]: Access = 4805, Miss = 3034, Miss_rate = 0.631, Pending_hits = 1035, Reservation_fails = 0
L2_cache_bank[8]: Access = 4836, Miss = 3054, Miss_rate = 0.632, Pending_hits = 1043, Reservation_fails = 99
L2_cache_bank[9]: Access = 4834, Miss = 3047, Miss_rate = 0.630, Pending_hits = 1034, Reservation_fails = 0
L2_cache_bank[10]: Access = 4802, Miss = 3037, Miss_rate = 0.632, Pending_hits = 1042, Reservation_fails = 189
L2_cache_bank[11]: Access = 4743, Miss = 3036, Miss_rate = 0.640, Pending_hits = 1029, Reservation_fails = 0
L2_total_cache_accesses = 57401
L2_total_cache_misses = 36490
L2_total_cache_miss_rate = 0.6357
L2_total_cache_pending_hits = 12446
L2_total_cache_reservation_fails = 1283
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6238
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18069
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 93
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2073
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18407
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 143
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1190
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.073

icnt_total_pkts_mem_to_simt=155903
icnt_total_pkts_simt_to_mem=147513
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.1276
	minimum = 6
	maximum = 65
Network latency average = 9.27753
	minimum = 6
	maximum = 49
Slowest packet = 58001
Flit latency average = 8.15458
	minimum = 6
	maximum = 48
Slowest flit = 167357
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0258252
	minimum = 0.0216229 (at node 14)
	maximum = 0.0296563 (at node 17)
Accepted packet rate average = 0.0258252
	minimum = 0.0216229 (at node 14)
	maximum = 0.0296563 (at node 17)
Injected flit rate average = 0.0681724
	minimum = 0.0561606 (at node 14)
	maximum = 0.0813648 (at node 22)
Accepted flit rate average= 0.0681724
	minimum = 0.0578777 (at node 14)
	maximum = 0.0757721 (at node 22)
Injected packet length average = 2.63977
Accepted packet length average = 2.63977
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.3656 (2 samples)
	minimum = 6 (2 samples)
	maximum = 84 (2 samples)
Network latency average = 9.42263 (2 samples)
	minimum = 6 (2 samples)
	maximum = 65 (2 samples)
Flit latency average = 8.35882 (2 samples)
	minimum = 6 (2 samples)
	maximum = 62.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0255763 (2 samples)
	minimum = 0.0213552 (2 samples)
	maximum = 0.0294018 (2 samples)
Accepted packet rate average = 0.0255763 (2 samples)
	minimum = 0.0213552 (2 samples)
	maximum = 0.0294018 (2 samples)
Injected flit rate average = 0.0675953 (2 samples)
	minimum = 0.0552392 (2 samples)
	maximum = 0.0810756 (2 samples)
Accepted flit rate average = 0.0675953 (2 samples)
	minimum = 0.0574784 (2 samples)
	maximum = 0.0745503 (2 samples)
Injected packet size average = 2.64289 (2 samples)
Accepted packet size average = 2.64289 (2 samples)
Hops average = 1 (2 samples)
