TimeQuest Timing Analyzer report for LidarFrameView
Thu May 25 02:11:47 2017
Quartus II 64-Bit Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'clk'
 12. Setup: 'CCD_ADC_Control:CCD_ADC_Control_inst|wrclk'
 13. Setup: 'SerialSend:SerialSend_inst|rdclk_reg'
 14. Hold: 'clk'
 15. Hold: 'CCD_ADC_Control:CCD_ADC_Control_inst|wrclk'
 16. Hold: 'SerialSend:SerialSend_inst|rdclk_reg'
 17. Recovery: 'CCD_ADC_Control:CCD_ADC_Control_inst|wrclk'
 18. Recovery: 'SerialSend:SerialSend_inst|rdclk_reg'
 19. Removal: 'SerialSend:SerialSend_inst|rdclk_reg'
 20. Removal: 'CCD_ADC_Control:CCD_ADC_Control_inst|wrclk'
 21. Minimum Pulse Width: 'clk'
 22. Minimum Pulse Width: 'CCD_ADC_Control:CCD_ADC_Control_inst|wrclk'
 23. Minimum Pulse Width: 'SerialSend:SerialSend_inst|rdclk_reg'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Setup Transfers
 29. Hold Transfers
 30. Recovery Transfers
 31. Removal Transfers
 32. Report TCCS
 33. Report RSKM
 34. Unconstrained Paths
 35. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name      ; LidarFrameView                                    ;
; Device Family      ; Cyclone                                           ;
; Device Name        ; EP1C3T100C8                                       ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Slow Model                                        ;
; Rise/Fall Delays   ; Unavailable                                       ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                 ;
+--------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------+
; Clock Name                                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                        ;
+--------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------+
; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CCD_ADC_Control:CCD_ADC_Control_inst|wrclk } ;
; clk                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                        ;
; SerialSend:SerialSend_inst|rdclk_reg       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SerialSend:SerialSend_inst|rdclk_reg }       ;
+--------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------+


+----------------------------------------------------------------------------------+
; Fmax Summary                                                                     ;
+------------+-----------------+--------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                 ; Note ;
+------------+-----------------+--------------------------------------------+------+
; 89.49 MHz  ; 89.49 MHz       ; clk                                        ;      ;
; 122.32 MHz ; 122.32 MHz      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ;      ;
; 148.68 MHz ; 148.68 MHz      ; SerialSend:SerialSend_inst|rdclk_reg       ;      ;
+------------+-----------------+--------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------+
; Setup Summary                                                        ;
+--------------------------------------------+---------+---------------+
; Clock                                      ; Slack   ; End Point TNS ;
+--------------------------------------------+---------+---------------+
; clk                                        ; -10.329 ; -996.514      ;
; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; -7.175  ; -328.320      ;
; SerialSend:SerialSend_inst|rdclk_reg       ; -5.726  ; -167.506      ;
+--------------------------------------------+---------+---------------+


+---------------------------------------------------------------------+
; Hold Summary                                                        ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clk                                        ; -1.607 ; -3.119        ;
; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.637  ; 0.000         ;
; SerialSend:SerialSend_inst|rdclk_reg       ; 0.699  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Recovery Summary                                                    ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; -2.124 ; -70.092       ;
; SerialSend:SerialSend_inst|rdclk_reg       ; -1.963 ; -43.186       ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Removal Summary                                                    ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; SerialSend:SerialSend_inst|rdclk_reg       ; 2.911 ; 0.000         ;
; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 3.072 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Minimum Pulse Width Summary                                         ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clk                                        ; -1.583 ; -391.711      ;
; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; -1.318 ; -187.156      ;
; SerialSend:SerialSend_inst|rdclk_reg       ; -1.318 ; -110.712      ;
+--------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                                                                                                                                                                                                                                                        ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                   ; To Node                                                 ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -10.329 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[7]                ; SerialSend:SerialSend_inst|serialState.serialState_End  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.771     ; 9.521      ;
; -10.174 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[25]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_clk            ; clk                                        ; clk         ; 1.000        ; 0.042      ; 11.179     ;
; -10.140 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[2]                ; SerialSend:SerialSend_inst|serialState.serialState_End  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.814     ; 9.289      ;
; -10.018 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[7]                ; SerialSend:SerialSend_inst|rdreq_reg                    ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.732     ; 9.249      ;
; -10.013 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[23]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_clk            ; clk                                        ; clk         ; 1.000        ; 0.042      ; 11.018     ;
; -10.009 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[7]                ; SerialSend:SerialSend_inst|serialState.serialState_Data ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.732     ; 9.240      ;
; -10.008 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[7]                ; SerialSend:SerialSend_inst|serialState.000              ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.732     ; 9.239      ;
; -10.006 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[7]                ; SerialSend:SerialSend_inst|serialState.serialState_Head ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.732     ; 9.237      ;
; -9.987  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[17]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_clk            ; clk                                        ; clk         ; 1.000        ; 0.014      ; 10.964     ;
; -9.975  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[0]                ; SerialSend:SerialSend_inst|serialState.serialState_End  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.814     ; 9.124      ;
; -9.881  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[22]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_clk            ; clk                                        ; clk         ; 1.000        ; 0.042      ; 10.886     ;
; -9.829  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[2]                ; SerialSend:SerialSend_inst|rdreq_reg                    ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.775     ; 9.017      ;
; -9.820  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[2]                ; SerialSend:SerialSend_inst|serialState.serialState_Data ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.775     ; 9.008      ;
; -9.819  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[2]                ; SerialSend:SerialSend_inst|serialState.000              ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.775     ; 9.007      ;
; -9.817  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[2]                ; SerialSend:SerialSend_inst|serialState.serialState_Head ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.775     ; 9.005      ;
; -9.746  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                ; SerialSend:SerialSend_inst|serialState.serialState_End  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.814     ; 8.895      ;
; -9.734  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_clk            ; clk                                        ; clk         ; 1.000        ; 0.014      ; 10.711     ;
; -9.693  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[24]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_clk            ; clk                                        ; clk         ; 1.000        ; 0.042      ; 10.698     ;
; -9.690  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[19]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_clk            ; clk                                        ; clk         ; 1.000        ; 0.042      ; 10.695     ;
; -9.664  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[0]                ; SerialSend:SerialSend_inst|rdreq_reg                    ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.775     ; 8.852      ;
; -9.655  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[0]                ; SerialSend:SerialSend_inst|serialState.serialState_Data ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.775     ; 8.843      ;
; -9.654  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[0]                ; SerialSend:SerialSend_inst|serialState.000              ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.775     ; 8.842      ;
; -9.652  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[0]                ; SerialSend:SerialSend_inst|serialState.serialState_Head ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.775     ; 8.840      ;
; -9.650  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[25]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|data[4]            ; clk                                        ; clk         ; 1.000        ; -0.010     ; 10.603     ;
; -9.650  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[25]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|data[3]            ; clk                                        ; clk         ; 1.000        ; -0.010     ; 10.603     ;
; -9.650  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[25]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|data[6]            ; clk                                        ; clk         ; 1.000        ; -0.010     ; 10.603     ;
; -9.650  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[25]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|data[2]            ; clk                                        ; clk         ; 1.000        ; -0.010     ; 10.603     ;
; -9.650  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[25]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|data[0]            ; clk                                        ; clk         ; 1.000        ; -0.010     ; 10.603     ;
; -9.650  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[25]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|data[1]            ; clk                                        ; clk         ; 1.000        ; -0.010     ; 10.603     ;
; -9.650  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[25]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|data[7]            ; clk                                        ; clk         ; 1.000        ; -0.010     ; 10.603     ;
; -9.636  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4] ; SerialSend:SerialSend_inst|serialState.serialState_End  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.814     ; 8.785      ;
; -9.618  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[11]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_clk            ; clk                                        ; clk         ; 1.000        ; 0.014      ; 10.595     ;
; -9.607  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[4]                ; SerialSend:SerialSend_inst|serialState.serialState_End  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.814     ; 8.756      ;
; -9.600  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                ; SerialSend:SerialSend_inst|serialState.serialState_End  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.814     ; 8.749      ;
; -9.593  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_clk            ; clk                                        ; clk         ; 1.000        ; 0.014      ; 10.570     ;
; -9.590  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|serialState.serialState_End  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.814     ; 8.739      ;
; -9.577  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[3]                ; SerialSend:SerialSend_inst|serialState.serialState_End  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.814     ; 8.726      ;
; -9.560  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[14]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_clk            ; clk                                        ; clk         ; 1.000        ; 0.014      ; 10.537     ;
; -9.528  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[18]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_clk            ; clk                                        ; clk         ; 1.000        ; 0.042      ; 10.533     ;
; -9.527  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[8]                ; SerialSend:SerialSend_inst|serialState.serialState_End  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.814     ; 8.676      ;
; -9.522  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[9]                ; SerialSend:SerialSend_inst|serialState.serialState_End  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.814     ; 8.671      ;
; -9.489  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[23]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|data[4]            ; clk                                        ; clk         ; 1.000        ; -0.010     ; 10.442     ;
; -9.489  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[23]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|data[3]            ; clk                                        ; clk         ; 1.000        ; -0.010     ; 10.442     ;
; -9.489  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[23]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|data[6]            ; clk                                        ; clk         ; 1.000        ; -0.010     ; 10.442     ;
; -9.489  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[23]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|data[2]            ; clk                                        ; clk         ; 1.000        ; -0.010     ; 10.442     ;
; -9.489  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[23]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|data[0]            ; clk                                        ; clk         ; 1.000        ; -0.010     ; 10.442     ;
; -9.489  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[23]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|data[1]            ; clk                                        ; clk         ; 1.000        ; -0.010     ; 10.442     ;
; -9.489  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[23]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|data[7]            ; clk                                        ; clk         ; 1.000        ; -0.010     ; 10.442     ;
; -9.463  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[17]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|data[4]            ; clk                                        ; clk         ; 1.000        ; -0.038     ; 10.388     ;
; -9.463  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[17]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|data[3]            ; clk                                        ; clk         ; 1.000        ; -0.038     ; 10.388     ;
; -9.463  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[17]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|data[6]            ; clk                                        ; clk         ; 1.000        ; -0.038     ; 10.388     ;
; -9.463  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[17]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|data[2]            ; clk                                        ; clk         ; 1.000        ; -0.038     ; 10.388     ;
; -9.463  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[17]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|data[0]            ; clk                                        ; clk         ; 1.000        ; -0.038     ; 10.388     ;
; -9.463  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[17]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|data[1]            ; clk                                        ; clk         ; 1.000        ; -0.038     ; 10.388     ;
; -9.463  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[17]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|data[7]            ; clk                                        ; clk         ; 1.000        ; -0.038     ; 10.388     ;
; -9.462  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[7]                ; SerialSend:SerialSend_inst|SerialSendData_Reg[3]        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.771     ; 8.654      ;
; -9.462  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[7]                ; SerialSend:SerialSend_inst|SerialSendData_Reg[0]        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.771     ; 8.654      ;
; -9.453  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[3]                                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[18]     ; clk                                        ; clk         ; 1.000        ; -0.028     ; 10.388     ;
; -9.453  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[3]                                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[19]     ; clk                                        ; clk         ; 1.000        ; -0.028     ; 10.388     ;
; -9.453  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[3]                                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[20]     ; clk                                        ; clk         ; 1.000        ; -0.028     ; 10.388     ;
; -9.453  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[3]                                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[22]     ; clk                                        ; clk         ; 1.000        ; -0.028     ; 10.388     ;
; -9.453  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[3]                                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[23]     ; clk                                        ; clk         ; 1.000        ; -0.028     ; 10.388     ;
; -9.453  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[3]                                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[24]     ; clk                                        ; clk         ; 1.000        ; -0.028     ; 10.388     ;
; -9.453  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[3]                                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[25]     ; clk                                        ; clk         ; 1.000        ; -0.028     ; 10.388     ;
; -9.453  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[3]                                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[21]     ; clk                                        ; clk         ; 1.000        ; -0.028     ; 10.388     ;
; -9.435  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                ; SerialSend:SerialSend_inst|rdreq_reg                    ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.775     ; 8.623      ;
; -9.426  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                ; SerialSend:SerialSend_inst|serialState.serialState_Data ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.775     ; 8.614      ;
; -9.425  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                ; SerialSend:SerialSend_inst|serialState.000              ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.775     ; 8.613      ;
; -9.423  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                ; SerialSend:SerialSend_inst|serialState.serialState_Head ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.775     ; 8.611      ;
; -9.415  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[3]                                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[6]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 10.378     ;
; -9.415  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[3]                                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[7]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 10.378     ;
; -9.415  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[3]                                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[1]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 10.378     ;
; -9.415  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[3]                                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[3]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 10.378     ;
; -9.415  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[3]                                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[0]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 10.378     ;
; -9.415  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[3]                                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[2]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 10.378     ;
; -9.415  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[3]                                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[5]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 10.378     ;
; -9.415  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[3]                                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[4]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 10.378     ;
; -9.406  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[20]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_clk            ; clk                                        ; clk         ; 1.000        ; 0.042      ; 10.411     ;
; -9.385  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[16]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_clk            ; clk                                        ; clk         ; 1.000        ; 0.014      ; 10.362     ;
; -9.380  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                ; SerialSend:SerialSend_inst|serialState.serialState_End  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.814     ; 8.529      ;
; -9.377  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|serialState.serialState_End  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.814     ; 8.526      ;
; -9.357  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[22]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|data[4]            ; clk                                        ; clk         ; 1.000        ; -0.010     ; 10.310     ;
; -9.357  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[22]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|data[3]            ; clk                                        ; clk         ; 1.000        ; -0.010     ; 10.310     ;
; -9.357  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[22]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|data[6]            ; clk                                        ; clk         ; 1.000        ; -0.010     ; 10.310     ;
; -9.357  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[22]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|data[2]            ; clk                                        ; clk         ; 1.000        ; -0.010     ; 10.310     ;
; -9.357  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[22]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|data[0]            ; clk                                        ; clk         ; 1.000        ; -0.010     ; 10.310     ;
; -9.357  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[22]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|data[1]            ; clk                                        ; clk         ; 1.000        ; -0.010     ; 10.310     ;
; -9.357  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[22]                                                                                                         ; CCD_ADC_Control:CCD_ADC_Control_inst|data[7]            ; clk                                        ; clk         ; 1.000        ; -0.010     ; 10.310     ;
; -9.325  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4] ; SerialSend:SerialSend_inst|rdreq_reg                    ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.775     ; 8.513      ;
; -9.316  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4] ; SerialSend:SerialSend_inst|serialState.serialState_Data ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.775     ; 8.504      ;
; -9.315  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4] ; SerialSend:SerialSend_inst|serialState.000              ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.775     ; 8.503      ;
; -9.313  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4] ; SerialSend:SerialSend_inst|serialState.serialState_Head ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.775     ; 8.501      ;
; -9.296  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|serialState.serialState_End  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.814     ; 8.445      ;
; -9.296  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[4]                ; SerialSend:SerialSend_inst|rdreq_reg                    ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.775     ; 8.484      ;
; -9.289  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                ; SerialSend:SerialSend_inst|rdreq_reg                    ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.775     ; 8.477      ;
; -9.287  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[4]                ; SerialSend:SerialSend_inst|serialState.serialState_Data ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.775     ; 8.475      ;
; -9.286  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[4]                ; SerialSend:SerialSend_inst|serialState.000              ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.775     ; 8.474      ;
; -9.284  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[4]                ; SerialSend:SerialSend_inst|serialState.serialState_Head ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.775     ; 8.472      ;
; -9.280  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                ; SerialSend:SerialSend_inst|serialState.serialState_Data ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.775     ; 8.468      ;
; -9.279  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                ; SerialSend:SerialSend_inst|serialState.000              ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.775     ; 8.467      ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'CCD_ADC_Control:CCD_ADC_Control_inst|wrclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                   ; To Node                                                                                                                                                                                                           ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -7.175 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_we_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.093      ;
; -7.175 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg0  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.093      ;
; -7.175 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg0 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.093      ;
; -7.175 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg1 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.093      ;
; -7.175 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg2 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.093      ;
; -7.175 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg3 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.093      ;
; -7.175 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg4 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.093      ;
; -7.175 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg5 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.093      ;
; -7.175 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg6 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.093      ;
; -7.175 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg7 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.093      ;
; -7.175 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg8 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.093      ;
; -7.175 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg9 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.093      ;
; -7.175 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg1  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.093      ;
; -7.175 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg2  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.093      ;
; -7.175 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg3  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.093      ;
; -7.111 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_we_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.029      ;
; -7.111 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg0  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.029      ;
; -7.111 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg0 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.029      ;
; -7.111 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg1 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.029      ;
; -7.111 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg2 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.029      ;
; -7.111 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg3 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.029      ;
; -7.111 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg4 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.029      ;
; -7.111 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg5 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.029      ;
; -7.111 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg6 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.029      ;
; -7.111 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg7 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.029      ;
; -7.111 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg8 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.029      ;
; -7.111 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg9 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.029      ;
; -7.111 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg1  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.029      ;
; -7.111 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg2  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.029      ;
; -7.111 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg3  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.029      ;
; -7.102 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_we_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.020      ;
; -7.102 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg0  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.020      ;
; -7.102 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg0 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.020      ;
; -7.102 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg1 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.020      ;
; -7.102 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg2 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.020      ;
; -7.102 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg3 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.020      ;
; -7.102 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg4 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.020      ;
; -7.102 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg5 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.020      ;
; -7.102 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg6 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.020      ;
; -7.102 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg7 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.020      ;
; -7.102 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg8 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.020      ;
; -7.102 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg9 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.020      ;
; -7.102 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg1  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.020      ;
; -7.102 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg2  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.020      ;
; -7.102 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg3  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 8.020      ;
; -7.076 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_we_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.994      ;
; -7.076 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg0  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.994      ;
; -7.076 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg0 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.994      ;
; -7.076 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg1 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.994      ;
; -7.076 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg2 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.994      ;
; -7.076 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg3 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.994      ;
; -7.076 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg4 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.994      ;
; -7.076 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg5 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.994      ;
; -7.076 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg6 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.994      ;
; -7.076 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg7 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.994      ;
; -7.076 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg8 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.994      ;
; -7.076 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg9 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.994      ;
; -7.076 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg1  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.994      ;
; -7.076 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg2  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.994      ;
; -7.076 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg3  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.994      ;
; -7.038 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_we_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.956      ;
; -7.038 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg0  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.956      ;
; -7.038 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg0 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.956      ;
; -7.038 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg1 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.956      ;
; -7.038 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg2 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.956      ;
; -7.038 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg3 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.956      ;
; -7.038 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg4 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.956      ;
; -7.038 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg5 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.956      ;
; -7.038 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg6 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.956      ;
; -7.038 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg7 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.956      ;
; -7.038 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg8 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.956      ;
; -7.038 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg9 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.956      ;
; -7.038 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg1  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.956      ;
; -7.038 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg2  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.956      ;
; -7.038 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg3  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.956      ;
; -7.014 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_we_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.932      ;
; -7.014 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg0  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.932      ;
; -7.014 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg0 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.932      ;
; -7.014 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg1 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.932      ;
; -7.014 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg2 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.932      ;
; -7.014 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg3 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.932      ;
; -7.014 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg4 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.932      ;
; -7.014 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg5 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.932      ;
; -7.014 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg6 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.932      ;
; -7.014 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg7 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.932      ;
; -7.014 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg8 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.932      ;
; -7.014 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg9 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.932      ;
; -7.014 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg1  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.932      ;
; -7.014 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg2  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.932      ;
; -7.014 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg3  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.932      ;
; -7.012 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_we_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.930      ;
; -7.012 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg0  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.930      ;
; -7.012 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg0 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.930      ;
; -7.012 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg1 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.930      ;
; -7.012 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg2 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.930      ;
; -7.012 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg3 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.930      ;
; -7.012 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg4 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.930      ;
; -7.012 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg5 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.930      ;
; -7.012 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg6 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.930      ;
; -7.012 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg7 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.011      ; 7.930      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'SerialSend:SerialSend_inst|rdclk_reg'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                                           ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -5.726 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.689      ;
; -5.649 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.612      ;
; -5.649 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.612      ;
; -5.649 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.612      ;
; -5.649 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.612      ;
; -5.649 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.612      ;
; -5.609 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg0 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.523      ;
; -5.609 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg1 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.523      ;
; -5.609 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg2 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.523      ;
; -5.609 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg3 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.523      ;
; -5.609 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg4 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.523      ;
; -5.609 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg5 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.523      ;
; -5.609 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg6 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.523      ;
; -5.609 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg7 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.523      ;
; -5.609 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg8 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.523      ;
; -5.609 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg9 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.523      ;
; -5.546 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.509      ;
; -5.546 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.509      ;
; -5.469 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.432      ;
; -5.469 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.432      ;
; -5.469 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.432      ;
; -5.469 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.432      ;
; -5.469 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.432      ;
; -5.469 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.432      ;
; -5.469 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.432      ;
; -5.469 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.432      ;
; -5.469 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.432      ;
; -5.469 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.432      ;
; -5.465 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.428      ;
; -5.429 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg0 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.343      ;
; -5.429 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg1 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.343      ;
; -5.429 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg2 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.343      ;
; -5.429 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg3 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.343      ;
; -5.429 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg4 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.343      ;
; -5.429 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg5 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.343      ;
; -5.429 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg6 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.343      ;
; -5.429 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg7 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.343      ;
; -5.429 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg8 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.343      ;
; -5.429 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg9 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.343      ;
; -5.429 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg0 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.343      ;
; -5.429 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg1 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.343      ;
; -5.429 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg2 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.343      ;
; -5.429 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg3 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.343      ;
; -5.429 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg4 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.343      ;
; -5.429 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg5 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.343      ;
; -5.429 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg6 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.343      ;
; -5.429 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg7 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.343      ;
; -5.429 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg8 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.343      ;
; -5.429 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg9 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.343      ;
; -5.388 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.351      ;
; -5.388 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.351      ;
; -5.388 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.351      ;
; -5.388 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.351      ;
; -5.388 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.351      ;
; -5.384 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.347      ;
; -5.348 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg0 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.262      ;
; -5.348 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg1 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.262      ;
; -5.348 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg2 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.262      ;
; -5.348 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg3 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.262      ;
; -5.348 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg4 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.262      ;
; -5.348 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg5 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.262      ;
; -5.348 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg6 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.262      ;
; -5.348 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg7 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.262      ;
; -5.348 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg8 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.262      ;
; -5.348 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg9 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.262      ;
; -5.318 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.281      ;
; -5.307 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.270      ;
; -5.307 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.270      ;
; -5.307 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.270      ;
; -5.307 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.270      ;
; -5.307 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.270      ;
; -5.301 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.264      ;
; -5.280 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.243      ;
; -5.267 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg0 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.181      ;
; -5.267 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg1 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.181      ;
; -5.267 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg2 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.181      ;
; -5.267 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg3 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.181      ;
; -5.267 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg4 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.181      ;
; -5.267 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg5 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.181      ;
; -5.267 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg6 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.181      ;
; -5.267 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg7 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.181      ;
; -5.267 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg8 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.181      ;
; -5.267 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg9 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.181      ;
; -5.241 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.204      ;
; -5.241 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.204      ;
; -5.241 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.204      ;
; -5.241 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.204      ;
; -5.241 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.204      ;
; -5.241 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.204      ;
; -5.224 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.187      ;
; -5.224 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.187      ;
; -5.224 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.187      ;
; -5.224 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.187      ;
; -5.224 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.187      ;
; -5.201 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg0 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.115      ;
; -5.201 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg1 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.115      ;
; -5.201 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg2 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.115      ;
; -5.201 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg3 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.115      ;
; -5.201 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg4 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.115      ;
; -5.201 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg5 ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.007      ; 6.115      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -1.607 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 0.000        ; 2.740      ; 1.372      ;
; -1.512 ; SerialSend:SerialSend_inst|rdclk_reg                              ; SerialSend:SerialSend_inst|rdclk_reg                              ; SerialSend:SerialSend_inst|rdclk_reg       ; clk         ; 0.000        ; 2.768      ; 1.495      ;
; -1.107 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; -0.500       ; 2.740      ; 1.372      ;
; -1.012 ; SerialSend:SerialSend_inst|rdclk_reg                              ; SerialSend:SerialSend_inst|rdclk_reg                              ; SerialSend:SerialSend_inst|rdclk_reg       ; clk         ; -0.500       ; 2.768      ; 1.495      ;
; 0.862  ; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|tx_int0             ; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|tx_int1             ; clk                                        ; clk         ; 0.000        ; 0.000      ; 0.877      ;
; 0.863  ; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|tx_int1             ; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|tx_int2             ; clk                                        ; clk         ; 0.000        ; 0.000      ; 0.878      ;
; 0.878  ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S6     ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S7     ; clk                                        ; clk         ; 0.000        ; 0.000      ; 0.893      ;
; 0.879  ; SerialSend:SerialSend_inst|btn1                                   ; SerialSend:SerialSend_inst|btn2                                   ; clk                                        ; clk         ; 0.000        ; 0.000      ; 0.894      ;
; 1.031  ; SerialSend:SerialSend_inst|FrameCount[2]                          ; SerialSend:SerialSend_inst|FrameCount[2]                          ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.046      ;
; 1.045  ; SerialSend:SerialSend_inst|FrameCount[1]                          ; SerialSend:SerialSend_inst|FrameCount[1]                          ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.060      ;
; 1.046  ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[12]          ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[12]          ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.061      ;
; 1.054  ; CCD_ADC_Control:CCD_ADC_Control_inst|AD_clk                       ; CCD_ADC_Control:CCD_ADC_Control_inst|AD_clk                       ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.069      ;
; 1.055  ; SerialSend:SerialSend_inst|serialSendCount[10]                    ; SerialSend:SerialSend_inst|serialSendCount[10]                    ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.070      ;
; 1.055  ; CCD_ADC_Control:CCD_ADC_Control_inst|AD_OE                        ; CCD_ADC_Control:CCD_ADC_Control_inst|AD_OE                        ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.070      ;
; 1.060  ; SerialSend:SerialSend_inst|SendOneFrameFlag                       ; SerialSend:SerialSend_inst|btnOne1                                ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.075      ;
; 1.065  ; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|send_complete       ; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|send_complete       ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.080      ;
; 1.068  ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S4     ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_data                     ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.083      ;
; 1.074  ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[11]                ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[11]                ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.089      ;
; 1.224  ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State4             ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State4             ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.239      ;
; 1.232  ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_clk                      ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_clk                      ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.247      ;
; 1.238  ; SerialSend:SerialSend_inst|FrameCount[0]                          ; SerialSend:SerialSend_inst|FrameCount[1]                          ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.253      ;
; 1.247  ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_sht                      ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_sht                      ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.262      ;
; 1.266  ; SerialSend:SerialSend_inst|serialState.serialState_End            ; SerialSend:SerialSend_inst|serialState.serialState_End            ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.281      ;
; 1.267  ; SerialSend:SerialSend_inst|sendDelayCount[2]                      ; SerialSend:SerialSend_inst|sendDelayCount[2]                      ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.282      ;
; 1.267  ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[5]           ; SerialSend:SerialSend_inst|speed_select:speed_tx|clk_bps_r        ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.282      ;
; 1.268  ; SerialSend:SerialSend_inst|serialState.serialState_End            ; SerialSend:SerialSend_inst|serialState.serialState_Stop           ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.283      ;
; 1.274  ; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|num[3]              ; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|num[3]              ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.289      ;
; 1.289  ; CCD_ADC_Control:CCD_ADC_Control_inst|DataOutState.DataOutState_S2 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk                        ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.304      ;
; 1.312  ; SerialSend:SerialSend_inst|serialSendCount[0]                     ; SerialSend:SerialSend_inst|serialSendCount[0]                     ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.327      ;
; 1.314  ; SerialSend:SerialSend_inst|SerialSendbtn2                         ; SerialSend:SerialSend_inst|SerialSendEN_REG                       ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.329      ;
; 1.315  ; SerialSend:SerialSend_inst|serialSendCount[3]                     ; SerialSend:SerialSend_inst|serialSendCount[3]                     ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.330      ;
; 1.323  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[16]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[16]               ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.338      ;
; 1.323  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]               ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.338      ;
; 1.326  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[13]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[13]               ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.341      ;
; 1.326  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[8]                ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[8]                ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.341      ;
; 1.328  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[22]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[22]               ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.343      ;
; 1.328  ; SerialSend:SerialSend_inst|serialSendCount[9]                     ; SerialSend:SerialSend_inst|serialSendCount[9]                     ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.343      ;
; 1.329  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[11]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[11]               ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.344      ;
; 1.329  ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_data                     ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_data                     ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.344      ;
; 1.331  ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[4]                 ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[4]                 ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.346      ;
; 1.333  ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[10]          ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[10]          ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.348      ;
; 1.333  ; SerialSend:SerialSend_inst|serialState.serialState_Head           ; SerialSend:SerialSend_inst|serialState.serialState_Head           ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.348      ;
; 1.335  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[6]                ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[6]                ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.350      ;
; 1.335  ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[10]                ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[10]                ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.350      ;
; 1.336  ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[6]           ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[6]           ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.351      ;
; 1.337  ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[1]           ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[1]           ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.352      ;
; 1.338  ; SerialSend:SerialSend_inst|TxSendEN_Reg                           ; SerialSend:SerialSend_inst|TxSendEN_Reg                           ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.353      ;
; 1.340  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[3]                ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[3]                ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.355      ;
; 1.340  ; SerialSend:SerialSend_inst|serialSendCount[5]                     ; SerialSend:SerialSend_inst|serialSendCount[5]                     ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.355      ;
; 1.340  ; SerialSend:SerialSend_inst|SendOneFrameFlag                       ; SerialSend:SerialSend_inst|SendOneFrameFlag                       ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.355      ;
; 1.342  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[18]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[18]               ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.357      ;
; 1.342  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[21]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[21]               ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.357      ;
; 1.343  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[23]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[23]               ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.358      ;
; 1.343  ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[11]          ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[11]          ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.358      ;
; 1.344  ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[6]                 ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[6]                 ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.359      ;
; 1.346  ; SerialSend:SerialSend_inst|serialSendCount[8]                     ; SerialSend:SerialSend_inst|serialSendCount[8]                     ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.361      ;
; 1.347  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[2]                ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[2]                ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.362      ;
; 1.348  ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[4]           ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[4]           ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.363      ;
; 1.348  ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[9]           ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[9]           ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.363      ;
; 1.349  ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S4     ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S2     ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.364      ;
; 1.350  ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[9]                 ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[9]                 ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.365      ;
; 1.353  ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[0]           ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[0]           ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.368      ;
; 1.355  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[1]                ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[1]                ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.370      ;
; 1.359  ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State2_Integration ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S8     ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.374      ;
; 1.360  ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State2_Integration ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State2_Integration ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.375      ;
; 1.363  ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[1]           ; SerialSend:SerialSend_inst|speed_select:speed_tx|clk_bps_r        ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.378      ;
; 1.376  ; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|num[2]              ; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|num[2]              ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.391      ;
; 1.445  ; SerialSend:SerialSend_inst|nextStateFlag                          ; SerialSend:SerialSend_inst|nextStateFlag                          ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.460      ;
; 1.469  ; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|num[0]              ; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|num[0]              ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.484      ;
; 1.469  ; SerialSend:SerialSend_inst|SerialSendEN_REG                       ; SerialSend:SerialSend_inst|SerialSendEN_REG                       ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.484      ;
; 1.470  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[4]                ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[4]                ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.485      ;
; 1.470  ; SerialSend:SerialSend_inst|serialSendCount[1]                     ; SerialSend:SerialSend_inst|serialSendCount[1]                     ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.485      ;
; 1.472  ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S2       ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S3       ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.487      ;
; 1.475  ; SerialSend:SerialSend_inst|serialSendCount[2]                     ; SerialSend:SerialSend_inst|serialSendCount[2]                     ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.490      ;
; 1.476  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[14]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[14]               ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.491      ;
; 1.476  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[9]                ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[9]                ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.491      ;
; 1.476  ; SerialSend:SerialSend_inst|serialSendCount[4]                     ; SerialSend:SerialSend_inst|serialSendCount[4]                     ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.491      ;
; 1.480  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]               ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.495      ;
; 1.481  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[15]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[15]               ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.496      ;
; 1.481  ; SerialSend:SerialSend_inst|serialSendCount[7]                     ; SerialSend:SerialSend_inst|serialSendCount[7]                     ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.496      ;
; 1.482  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[17]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[17]               ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.497      ;
; 1.482  ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[2]                 ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[2]                 ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.497      ;
; 1.482  ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[5]                 ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[5]                 ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.497      ;
; 1.482  ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[7]                 ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[7]                 ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.497      ;
; 1.483  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                        ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.498      ;
; 1.485  ; SerialSend:SerialSend_inst|serialSendCount[6]                     ; SerialSend:SerialSend_inst|serialSendCount[6]                     ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.500      ;
; 1.486  ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[8]                 ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[8]                 ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.501      ;
; 1.487  ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[3]                 ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[3]                 ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.502      ;
; 1.487  ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[2]           ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[2]           ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.502      ;
; 1.487  ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[8]           ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[8]           ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.502      ;
; 1.487  ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S6     ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_data                     ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.502      ;
; 1.491  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[5]                ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[5]                ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.506      ;
; 1.492  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[19]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[19]               ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.507      ;
; 1.492  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[20]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[20]               ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.507      ;
; 1.492  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[25]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[25]               ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.507      ;
; 1.492  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[7]                ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[7]                ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.507      ;
; 1.494  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[24]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[24]               ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.509      ;
; 1.494  ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S3       ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State1_Reset       ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.509      ;
; 1.494  ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S8     ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S8     ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.509      ;
; 1.505  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[0]                ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[0]                ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.520      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'CCD_ADC_Control:CCD_ADC_Control_inst|wrclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                                           ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.637 ; CCD_ADC_Control:CCD_ADC_Control_inst|data[5]                                                                                                                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg0  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.838      ; 2.530      ;
; 0.890 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[4]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 0.905      ;
; 0.891 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[2]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 0.906      ;
; 1.023 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.161     ; 0.877      ;
; 1.024 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[3]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.161     ; 0.878      ;
; 1.027 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[4]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.161     ; 0.881      ;
; 1.028 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[2]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.161     ; 0.882      ;
; 1.076 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[10] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[10]                                                                     ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.091      ;
; 1.194 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.161     ; 1.048      ;
; 1.197 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[0]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.161     ; 1.051      ;
; 1.205 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.161     ; 1.059      ;
; 1.207 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.161     ; 1.061      ;
; 1.214 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[10]                                                      ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.775      ; 3.004      ;
; 1.249 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.161     ; 1.103      ;
; 1.302 ; CCD_ADC_Control:CCD_ADC_Control_inst|data[6]                                                                                                                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg3  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.838      ; 3.195      ;
; 1.309 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[3]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.324      ;
; 1.314 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.329      ;
; 1.335 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.350      ;
; 1.338 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[8]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[8]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.353      ;
; 1.349 ; CCD_ADC_Control:CCD_ADC_Control_inst|data[4]                                                                                                                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg1  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.838      ; 3.242      ;
; 1.352 ; CCD_ADC_Control:CCD_ADC_Control_inst|data[1]                                                                                                                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg2  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.838      ; 3.245      ;
; 1.354 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[10] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[10]                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.369      ;
; 1.413 ; CCD_ADC_Control:CCD_ADC_Control_inst|data[7]                                                                                                                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg3  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.838      ; 3.306      ;
; 1.424 ; CCD_ADC_Control:CCD_ADC_Control_inst|data[2]                                                                                                                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg0  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.838      ; 3.317      ;
; 1.455 ; CCD_ADC_Control:CCD_ADC_Control_inst|data[0]                                                                                                                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg1  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.838      ; 3.348      ;
; 1.456 ; CCD_ADC_Control:CCD_ADC_Control_inst|data[3]                                                                                                                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg2  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.838      ; 3.349      ;
; 1.470 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.485      ;
; 1.476 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]                                                       ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.775      ; 3.266      ;
; 1.478 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]                                                       ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.775      ; 3.268      ;
; 1.479 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]                                                       ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.775      ; 3.269      ;
; 1.481 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]                                                       ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.775      ; 3.271      ;
; 1.482 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]                                                       ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.775      ; 3.272      ;
; 1.496 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.511      ;
; 1.497 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.512      ;
; 1.635 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[1]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.650      ;
; 1.655 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]                                                       ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.775      ; 3.445      ;
; 1.657 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[8]                                                       ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.775      ; 3.447      ;
; 1.657 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]                                                       ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.775      ; 3.447      ;
; 1.658 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]                                                       ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.775      ; 3.448      ;
; 1.659 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9]                                                       ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.775      ; 3.449      ;
; 1.677 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_we_reg       ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.786      ; 3.518      ;
; 1.730 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.745      ;
; 1.741 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_we_reg       ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.786      ; 3.582      ;
; 1.741 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.756      ;
; 1.828 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[6]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.843      ;
; 1.934 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.949      ;
; 1.937 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[8]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.952      ;
; 1.944 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[8]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[8]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.959      ;
; 1.969 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.984      ;
; 1.970 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.985      ;
; 2.012 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.027      ;
; 2.076 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[5]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.091      ;
; 2.079 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.094      ;
; 2.090 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[8]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.105      ;
; 2.091 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.161     ; 1.945      ;
; 2.105 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.120      ;
; 2.121 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[9]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.136      ;
; 2.125 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[0]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.140      ;
; 2.129 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[10]                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.144      ;
; 2.133 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[7]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.148      ;
; 2.157 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.172      ;
; 2.159 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[8]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[10]                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.174      ;
; 2.168 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.183      ;
; 2.183 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.198      ;
; 2.194 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.204     ; 2.005      ;
; 2.215 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg0  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.786      ; 4.056      ;
; 2.215 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg0 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.786      ; 4.056      ;
; 2.215 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg1 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.786      ; 4.056      ;
; 2.215 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg2 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.786      ; 4.056      ;
; 2.215 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg3 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.786      ; 4.056      ;
; 2.215 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg4 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.786      ; 4.056      ;
; 2.215 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg5 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.786      ; 4.056      ;
; 2.215 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg6 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.786      ; 4.056      ;
; 2.215 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg7 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.786      ; 4.056      ;
; 2.215 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg8 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.786      ; 4.056      ;
; 2.215 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg9 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.786      ; 4.056      ;
; 2.215 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg1  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.786      ; 4.056      ;
; 2.215 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg2  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.786      ; 4.056      ;
; 2.215 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg3  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.786      ; 4.056      ;
; 2.235 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.250      ;
; 2.276 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg7 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.011      ; 2.342      ;
; 2.279 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg0  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.786      ; 4.120      ;
; 2.279 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg0 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.786      ; 4.120      ;
; 2.279 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg1 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.786      ; 4.120      ;
; 2.279 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg2 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.786      ; 4.120      ;
; 2.279 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg3 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.786      ; 4.120      ;
; 2.279 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg4 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.786      ; 4.120      ;
; 2.279 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg5 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.786      ; 4.120      ;
; 2.279 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg6 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.786      ; 4.120      ;
; 2.279 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg7 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.786      ; 4.120      ;
; 2.279 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg8 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.786      ; 4.120      ;
; 2.279 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg9 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.786      ; 4.120      ;
; 2.279 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg1  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.786      ; 4.120      ;
; 2.279 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg2  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.786      ; 4.120      ;
; 2.279 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg3  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.786      ; 4.120      ;
; 2.339 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.354      ;
; 2.350 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.365      ;
; 2.358 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg3 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.011      ; 2.424      ;
; 2.358 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg4 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.011      ; 2.424      ;
; 2.360 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg6 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.011      ; 2.426      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'SerialSend:SerialSend_inst|rdclk_reg'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                                           ; Launch Clock                               ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.699 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[0]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.161      ; 0.875      ;
; 0.699 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[10] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[10]                                                                     ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.161      ; 0.875      ;
; 0.700 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.161      ; 0.876      ;
; 0.700 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.161      ; 0.876      ;
; 0.700 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[7]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.161      ; 0.876      ;
; 0.700 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[8]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[8]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.161      ; 0.876      ;
; 0.700 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[9]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[9]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.161      ; 0.876      ;
; 0.701 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.161      ; 0.877      ;
; 0.720 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.161      ; 0.896      ;
; 0.880 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[1]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.161      ; 1.056      ;
; 1.041 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 1.056      ;
; 1.469 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 1.484      ;
; 1.470 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 1.485      ;
; 1.543 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 1.558      ;
; 1.557 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 1.572      ;
; 1.692 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 1.707      ;
; 1.732 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 1.747      ;
; 1.747 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[4]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.161      ; 1.923      ;
; 1.765 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]                                                                      ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.936      ; 3.716      ;
; 1.827 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg0 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.943      ; 3.825      ;
; 1.827 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg1 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.943      ; 3.825      ;
; 1.827 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg2 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.943      ; 3.825      ;
; 1.827 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg3 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.943      ; 3.825      ;
; 1.827 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg4 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.943      ; 3.825      ;
; 1.827 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg5 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.943      ; 3.825      ;
; 1.827 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg6 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.943      ; 3.825      ;
; 1.827 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg7 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.943      ; 3.825      ;
; 1.827 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg8 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.943      ; 3.825      ;
; 1.827 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg9 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.943      ; 3.825      ;
; 1.956 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 1.971      ;
; 1.958 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 1.973      ;
; 1.962 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 1.977      ;
; 2.078 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.093      ;
; 2.079 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.094      ;
; 2.111 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.126      ;
; 2.142 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.157      ;
; 2.156 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.171      ;
; 2.156 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.171      ;
; 2.157 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.172      ;
; 2.234 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.249      ;
; 2.235 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.250      ;
; 2.275 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg9 ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.007      ; 2.337      ;
; 2.277 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg0 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.943      ; 4.275      ;
; 2.277 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg1 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.943      ; 4.275      ;
; 2.277 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg2 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.943      ; 4.275      ;
; 2.277 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg3 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.943      ; 4.275      ;
; 2.277 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg4 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.943      ; 4.275      ;
; 2.277 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg5 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.943      ; 4.275      ;
; 2.277 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg6 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.943      ; 4.275      ;
; 2.277 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg7 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.943      ; 4.275      ;
; 2.277 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg8 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.943      ; 4.275      ;
; 2.277 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg9 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.943      ; 4.275      ;
; 2.278 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg8 ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.007      ; 2.340      ;
; 2.279 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg7 ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.007      ; 2.341      ;
; 2.301 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.316      ;
; 2.312 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.327      ;
; 2.313 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg7 ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.007      ; 2.375      ;
; 2.331 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg8 ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.007      ; 2.393      ;
; 2.341 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.356      ;
; 2.364 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.379      ;
; 2.370 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg3 ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.007      ; 2.432      ;
; 2.374 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]                                                                      ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.936      ; 4.325      ;
; 2.375 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg2 ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.007      ; 2.437      ;
; 2.378 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg3 ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.007      ; 2.440      ;
; 2.379 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.394      ;
; 2.382 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.397      ;
; 2.384 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg2 ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.007      ; 2.446      ;
; 2.452 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]                                                                      ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.936      ; 4.403      ;
; 2.457 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.472      ;
; 2.463 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.478      ;
; 2.530 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]                                                                      ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.936      ; 4.481      ;
; 2.535 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.550      ;
; 2.561 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.576      ;
; 2.608 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]                                                                      ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.936      ; 4.559      ;
; 2.639 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.654      ;
; 2.692 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg4 ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.007      ; 2.754      ;
; 2.698 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.713      ;
; 2.698 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.713      ;
; 2.698 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.713      ;
; 2.698 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.713      ;
; 2.698 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.713      ;
; 2.698 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg1 ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.007      ; 2.760      ;
; 2.705 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg4 ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.007      ; 2.767      ;
; 2.716 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg0 ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.007      ; 2.778      ;
; 2.717 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.732      ;
; 2.720 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.735      ;
; 2.724 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg6 ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.007      ; 2.786      ;
; 2.725 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.740      ;
; 2.725 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.740      ;
; 2.725 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.740      ;
; 2.725 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.740      ;
; 2.725 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.740      ;
; 2.728 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg5 ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.007      ; 2.790      ;
; 2.743 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg5 ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.007      ; 2.805      ;
; 2.743 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg9 ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.007      ; 2.805      ;
; 2.757 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg0 ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.007      ; 2.819      ;
; 2.765 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.780      ;
; 2.773 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.788      ;
; 2.775 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.790      ;
; 2.795 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.810      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'CCD_ADC_Control:CCD_ADC_Control_inst|wrclk'                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; -2.124 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[0]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.817      ; 4.904      ;
; -2.124 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[1]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.817      ; 4.904      ;
; -2.124 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[2]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.817      ; 4.904      ;
; -2.124 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[3]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.817      ; 4.904      ;
; -2.124 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[0]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.817      ; 4.904      ;
; -2.124 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[4]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.817      ; 4.904      ;
; -2.124 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.817      ; 4.904      ;
; -2.124 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[5]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.817      ; 4.904      ;
; -2.124 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[2]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.817      ; 4.904      ;
; -2.124 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[6]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.817      ; 4.904      ;
; -2.124 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[3]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.817      ; 4.904      ;
; -2.124 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[7]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.817      ; 4.904      ;
; -2.124 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[4]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.817      ; 4.904      ;
; -2.124 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[8]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.817      ; 4.904      ;
; -2.124 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.817      ; 4.904      ;
; -2.124 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[9]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.817      ; 4.904      ;
; -2.124 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.817      ; 4.904      ;
; -2.124 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[10]                ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.817      ; 4.904      ;
; -2.124 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[7]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.774      ; 4.861      ;
; -2.124 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[10]                ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.817      ; 4.904      ;
; -2.124 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[8]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.817      ; 4.904      ;
; -2.124 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[9]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.817      ; 4.904      ;
; -2.124 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[10] ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.817      ; 4.904      ;
; -2.124 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.817      ; 4.904      ;
; -2.124 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[8]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.817      ; 4.904      ;
; -2.124 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.817      ; 4.904      ;
; -2.124 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.817      ; 4.904      ;
; -2.124 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.817      ; 4.904      ;
; -2.124 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.817      ; 4.904      ;
; -2.124 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.817      ; 4.904      ;
; -2.124 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.817      ; 4.904      ;
; -2.124 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.817      ; 4.904      ;
; -2.124 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.817      ; 4.904      ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'SerialSend:SerialSend_inst|rdclk_reg'                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; -1.963 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[0]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.978      ; 4.904      ;
; -1.963 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[1]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.978      ; 4.904      ;
; -1.963 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.978      ; 4.904      ;
; -1.963 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.978      ; 4.904      ;
; -1.963 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.978      ; 4.904      ;
; -1.963 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.978      ; 4.904      ;
; -1.963 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.978      ; 4.904      ;
; -1.963 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.978      ; 4.904      ;
; -1.963 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[8]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.978      ; 4.904      ;
; -1.963 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[9]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.978      ; 4.904      ;
; -1.963 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[10] ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.978      ; 4.904      ;
; -1.963 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10] ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.978      ; 4.904      ;
; -1.963 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.978      ; 4.904      ;
; -1.963 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.978      ; 4.904      ;
; -1.963 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.978      ; 4.904      ;
; -1.963 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.978      ; 4.904      ;
; -1.963 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.978      ; 4.904      ;
; -1.963 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.978      ; 4.904      ;
; -1.963 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.978      ; 4.904      ;
; -1.963 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.978      ; 4.904      ;
; -1.963 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.978      ; 4.904      ;
; -1.963 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.978      ; 4.904      ;
+--------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'SerialSend:SerialSend_inst|rdclk_reg'                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; 2.911 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[0]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.978      ; 4.904      ;
; 2.911 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[1]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.978      ; 4.904      ;
; 2.911 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.978      ; 4.904      ;
; 2.911 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.978      ; 4.904      ;
; 2.911 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.978      ; 4.904      ;
; 2.911 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.978      ; 4.904      ;
; 2.911 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.978      ; 4.904      ;
; 2.911 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.978      ; 4.904      ;
; 2.911 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[8]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.978      ; 4.904      ;
; 2.911 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[9]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.978      ; 4.904      ;
; 2.911 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[10] ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.978      ; 4.904      ;
; 2.911 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10] ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.978      ; 4.904      ;
; 2.911 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.978      ; 4.904      ;
; 2.911 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.978      ; 4.904      ;
; 2.911 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.978      ; 4.904      ;
; 2.911 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.978      ; 4.904      ;
; 2.911 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.978      ; 4.904      ;
; 2.911 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.978      ; 4.904      ;
; 2.911 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.978      ; 4.904      ;
; 2.911 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.978      ; 4.904      ;
; 2.911 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.978      ; 4.904      ;
; 2.911 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.978      ; 4.904      ;
+-------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'CCD_ADC_Control:CCD_ADC_Control_inst|wrclk'                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; 3.072 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[0]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.817      ; 4.904      ;
; 3.072 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[1]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.817      ; 4.904      ;
; 3.072 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[2]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.817      ; 4.904      ;
; 3.072 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[3]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.817      ; 4.904      ;
; 3.072 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[0]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.817      ; 4.904      ;
; 3.072 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[4]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.817      ; 4.904      ;
; 3.072 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.817      ; 4.904      ;
; 3.072 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[5]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.817      ; 4.904      ;
; 3.072 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[2]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.817      ; 4.904      ;
; 3.072 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[6]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.817      ; 4.904      ;
; 3.072 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[3]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.817      ; 4.904      ;
; 3.072 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[7]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.817      ; 4.904      ;
; 3.072 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[4]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.817      ; 4.904      ;
; 3.072 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[8]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.817      ; 4.904      ;
; 3.072 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.817      ; 4.904      ;
; 3.072 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[9]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.817      ; 4.904      ;
; 3.072 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.817      ; 4.904      ;
; 3.072 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[10]                ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.817      ; 4.904      ;
; 3.072 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[7]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.774      ; 4.861      ;
; 3.072 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[10]                ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.817      ; 4.904      ;
; 3.072 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[8]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.817      ; 4.904      ;
; 3.072 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[9]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.817      ; 4.904      ;
; 3.072 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[10] ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.817      ; 4.904      ;
; 3.072 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.817      ; 4.904      ;
; 3.072 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[8]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.817      ; 4.904      ;
; 3.072 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.817      ; 4.904      ;
; 3.072 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.817      ; 4.904      ;
; 3.072 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.817      ; 4.904      ;
; 3.072 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.817      ; 4.904      ;
; 3.072 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.817      ; 4.904      ;
; 3.072 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.817      ; 4.904      ;
; 3.072 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.817      ; 4.904      ;
; 3.072 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.817      ; 4.904      ;
+-------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'clk'                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; -1.583 ; 1.000        ; 2.583          ; Port Rate        ; clk   ; Rise       ; clk                                                               ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|AD_OE                        ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|AD_OE                        ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|AD_clk                       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|AD_clk                       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_clk                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_clk                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_data                     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_data                     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_rst                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_rst                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_sht                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_sht                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[0]                 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[0]                 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[10]                ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[10]                ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[11]                ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[11]                ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[1]                 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[1]                 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[2]                 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[2]                 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[3]                 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[3]                 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[4]                 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[4]                 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[5]                 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[5]                 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[6]                 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[6]                 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[7]                 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[7]                 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[8]                 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[8]                 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[9]                 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[9]                 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataOutState.DataOutState_S2 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataOutState.DataOutState_S2 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S1     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S1     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S2     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S2     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S3     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S3     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S4     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S4     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S5     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S5     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S6     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S6     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S7     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S7     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S8     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S8     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State1_Reset       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State1_Reset       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State2_Integration ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State2_Integration ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State3_DataOut     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State3_DataOut     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State4             ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State4             ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S1       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S1       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S2       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S2       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S3       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S3       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S4       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S4       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[0]                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[0]                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[1]                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[1]                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[2]                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[2]                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[3]                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[3]                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[4]                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[4]                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[5]                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[5]                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[6]                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[6]                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[7]                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[7]                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|frameclk                     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|frameclk                     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[0]                ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[0]                ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]               ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]               ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[11]               ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[11]               ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]               ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]               ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[13]               ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[13]               ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[14]               ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'CCD_ADC_Control:CCD_ADC_Control_inst|wrclk'                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[10]                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[10]                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[8]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[8]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[0]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[0]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[10]                                                                     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[10]                                                                     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[1]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[1]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[2]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[2]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[3]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[3]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[4]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[4]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[5]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[5]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[6]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[6]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[7]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[7]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[8]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[8]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[9]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[9]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[0]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[0]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[10]                                                                     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[10]                                                                     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[2]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[2]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[3]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[3]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[4]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[4]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[7]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[7]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[8]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[8]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[9]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[9]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg0 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg0 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg1 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg1 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg2 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg2 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg3 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg3 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg4 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg4 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg5 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg5 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg6 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg6 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg7 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg7 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg8 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg8 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg9 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg9 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg0  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg0  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg1  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg1  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg2  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg2  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg3  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg3  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_memory_reg0  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_memory_reg0  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_memory_reg1  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_memory_reg1  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_memory_reg2  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_memory_reg2  ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'SerialSend:SerialSend_inst|rdclk_reg'                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[0]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[0]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[10]                                                                     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[10]                                                                     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[1]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[1]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[8]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[8]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[9]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[9]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg0 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg0 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg1 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg1 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg2 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg2 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg3 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg3 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg4 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg4 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg5 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg5 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg6 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg6 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg7 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg7 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg8 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg8 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg9 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg9 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg0 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg0 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg1 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg1 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg2 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg2 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg3 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg3 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg4 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg4 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg5 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg5 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg6 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg6 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg7 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg7 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg8 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg8 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg9 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg9 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[0]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[0]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[10]|clk                                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[10]|clk                                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[1]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[1]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[2]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[2]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[3]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[3]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[4]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[4]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[5]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[5]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[6]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[6]|clk                                                                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AD_data[*]  ; clk        ; 5.250 ; 5.250 ; Rise       ; clk             ;
;  AD_data[0] ; clk        ; 4.529 ; 4.529 ; Rise       ; clk             ;
;  AD_data[1] ; clk        ; 4.531 ; 4.531 ; Rise       ; clk             ;
;  AD_data[2] ; clk        ; 4.594 ; 4.594 ; Rise       ; clk             ;
;  AD_data[3] ; clk        ; 4.584 ; 4.584 ; Rise       ; clk             ;
;  AD_data[4] ; clk        ; 4.863 ; 4.863 ; Rise       ; clk             ;
;  AD_data[5] ; clk        ; 5.250 ; 5.250 ; Rise       ; clk             ;
;  AD_data[6] ; clk        ; 4.807 ; 4.807 ; Rise       ; clk             ;
;  AD_data[7] ; clk        ; 4.800 ; 4.800 ; Rise       ; clk             ;
; rst_n       ; clk        ; 8.008 ; 8.008 ; Rise       ; clk             ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AD_data[*]  ; clk        ; -4.477 ; -4.477 ; Rise       ; clk             ;
;  AD_data[0] ; clk        ; -4.477 ; -4.477 ; Rise       ; clk             ;
;  AD_data[1] ; clk        ; -4.479 ; -4.479 ; Rise       ; clk             ;
;  AD_data[2] ; clk        ; -4.542 ; -4.542 ; Rise       ; clk             ;
;  AD_data[3] ; clk        ; -4.532 ; -4.532 ; Rise       ; clk             ;
;  AD_data[4] ; clk        ; -4.811 ; -4.811 ; Rise       ; clk             ;
;  AD_data[5] ; clk        ; -5.198 ; -5.198 ; Rise       ; clk             ;
;  AD_data[6] ; clk        ; -4.755 ; -4.755 ; Rise       ; clk             ;
;  AD_data[7] ; clk        ; -4.748 ; -4.748 ; Rise       ; clk             ;
; rst_n       ; clk        ; -6.323 ; -6.323 ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; AD_OE     ; clk        ; 8.399 ; 8.399 ; Rise       ; clk             ;
; AD_clk    ; clk        ; 7.757 ; 7.757 ; Rise       ; clk             ;
; CCD_clk   ; clk        ; 8.081 ; 8.081 ; Rise       ; clk             ;
; CCD_data  ; clk        ; 8.671 ; 8.671 ; Rise       ; clk             ;
; CCD_rst   ; clk        ; 7.796 ; 7.796 ; Rise       ; clk             ;
; CCD_sht   ; clk        ; 7.379 ; 7.379 ; Rise       ; clk             ;
; rs232_tx  ; clk        ; 7.699 ; 7.699 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; AD_OE     ; clk        ; 8.399 ; 8.399 ; Rise       ; clk             ;
; AD_clk    ; clk        ; 7.757 ; 7.757 ; Rise       ; clk             ;
; CCD_clk   ; clk        ; 8.081 ; 8.081 ; Rise       ; clk             ;
; CCD_data  ; clk        ; 8.671 ; 8.671 ; Rise       ; clk             ;
; CCD_rst   ; clk        ; 7.796 ; 7.796 ; Rise       ; clk             ;
; CCD_sht   ; clk        ; 7.379 ; 7.379 ; Rise       ; clk             ;
; rs232_tx  ; clk        ; 7.699 ; 7.699 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                     ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 3421     ; 0        ; 0        ; 0        ;
; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 51       ; 0        ; 0        ; 0        ;
; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 11       ; 0        ; 0        ; 0        ;
; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk                                        ; 1370     ; 2        ; 0        ; 0        ;
; clk                                        ; clk                                        ; 5696     ; 0        ; 0        ; 0        ;
; SerialSend:SerialSend_inst|rdclk_reg       ; clk                                        ; 81       ; 1        ; 0        ; 0        ;
; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg       ; 11       ; 0        ; 0        ; 0        ;
; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg       ; 62       ; 0        ; 0        ; 0        ;
; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg       ; 1692     ; 0        ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                      ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 3421     ; 0        ; 0        ; 0        ;
; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 51       ; 0        ; 0        ; 0        ;
; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 11       ; 0        ; 0        ; 0        ;
; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk                                        ; 1370     ; 2        ; 0        ; 0        ;
; clk                                        ; clk                                        ; 5696     ; 0        ; 0        ; 0        ;
; SerialSend:SerialSend_inst|rdclk_reg       ; clk                                        ; 81       ; 1        ; 0        ; 0        ;
; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg       ; 11       ; 0        ; 0        ; 0        ;
; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg       ; 62       ; 0        ; 0        ; 0        ;
; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg       ; 1692     ; 0        ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                  ;
+------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+--------------------------------------------+----------+----------+----------+----------+
; clk        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 33       ; 0        ; 0        ; 0        ;
; clk        ; SerialSend:SerialSend_inst|rdclk_reg       ; 22       ; 0        ; 0        ; 0        ;
+------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                   ;
+------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+--------------------------------------------+----------+----------+----------+----------+
; clk        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 33       ; 0        ; 0        ; 0        ;
; clk        ; SerialSend:SerialSend_inst|rdclk_reg       ; 22       ; 0        ; 0        ; 0        ;
+------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 155   ; 155  ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 7     ; 7    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Thu May 25 02:11:45 2017
Info: Command: quartus_sta LidarFrameView -c LidarFrameView
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Critical Warning: Synopsys Design Constraints File file not found: 'LidarFrameView.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name clk clk
    Info: create_clock -period 1.000 -name CCD_ADC_Control:CCD_ADC_Control_inst|wrclk CCD_ADC_Control:CCD_ADC_Control_inst|wrclk
    Info: create_clock -period 1.000 -name SerialSend:SerialSend_inst|rdclk_reg SerialSend:SerialSend_inst|rdclk_reg
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -10.329
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   -10.329      -996.514 clk 
    Info:    -7.175      -328.320 CCD_ADC_Control:CCD_ADC_Control_inst|wrclk 
    Info:    -5.726      -167.506 SerialSend:SerialSend_inst|rdclk_reg 
Info: Worst-case hold slack is -1.607
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.607        -3.119 clk 
    Info:     0.637         0.000 CCD_ADC_Control:CCD_ADC_Control_inst|wrclk 
    Info:     0.699         0.000 SerialSend:SerialSend_inst|rdclk_reg 
Info: Worst-case recovery slack is -2.124
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.124       -70.092 CCD_ADC_Control:CCD_ADC_Control_inst|wrclk 
    Info:    -1.963       -43.186 SerialSend:SerialSend_inst|rdclk_reg 
Info: Worst-case removal slack is 2.911
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.911         0.000 SerialSend:SerialSend_inst|rdclk_reg 
    Info:     3.072         0.000 CCD_ADC_Control:CCD_ADC_Control_inst|wrclk 
Info: Worst-case minimum pulse width slack is -1.583
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.583      -391.711 clk 
    Info:    -1.318      -187.156 CCD_ADC_Control:CCD_ADC_Control_inst|wrclk 
    Info:    -1.318      -110.712 SerialSend:SerialSend_inst|rdclk_reg 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 357 megabytes
    Info: Processing ended: Thu May 25 02:11:47 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


