

    Extend the FPGA code developed in Lab 3 (Bouncing Ball) to build a PONG game using a 800x600 Video Graphics Array (VGA) display and a 5kÎ© potentiometer with an analog-to-digital converter called Pmod ADC connected to the top pins of the Pmod port JA (See Section 10 of the Reference Manual)

    2019-11-15 pull request by Peter Ho with the 800x600@60Hz support for 100MHz clock

ad1.png