Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed May 18 13:01:32 2022
| Host         : DESKTOP-TV2T1SG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab1_sec2_parteB_control_sets_placed.rpt
| Design       : lab1_sec2_parteB
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              80 |           28 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              64 |           20 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------+-------------------+------------------+----------------+
|   Clock Signal   |        Enable Signal       |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+----------------------------+-------------------+------------------+----------------+
|  clock_IBUF_BUFG | N_pwm[5].bit/counter1/E[0] |                   |                2 |              8 |
|  clock_IBUF_BUFG | N_pwm[6].bit/counter1/E[0] |                   |                3 |              8 |
|  clock_IBUF_BUFG | N_pwm[7].bit/counter1/E[0] |                   |                3 |              8 |
|  clock_IBUF_BUFG | N_pwm[7].bit/p_1_in        | N_pwm[0].bit/load |                8 |              8 |
|  clock_IBUF_BUFG | N_pwm[0].bit/counter1/E[0] |                   |                3 |              8 |
|  clock_IBUF_BUFG | N_pwm[1].bit/counter1/E[0] |                   |                2 |              8 |
|  clock_IBUF_BUFG | N_pwm[2].bit/counter1/E[0] |                   |                3 |              8 |
|  clock_IBUF_BUFG | N_pwm[3].bit/counter1/E[0] |                   |                2 |              8 |
|  clock_IBUF_BUFG | N_pwm[4].bit/counter1/E[0] |                   |                2 |              8 |
|  clock_IBUF_BUFG |                            | reset_IBUF        |               28 |             80 |
+------------------+----------------------------+-------------------+------------------+----------------+


