module transmitter(
  input [7:0] data_in,
  output reg [15:0] transmitted_data,
  output reg [7:0] checksum
);
wire [7:0] data_out;
wire error_detected;

always @* begin
  checksum = data_in ^ 8'b11111111;
  transmitted_data = {data_in, checksum};
end

receiver rv(transmitted_data,data_out,error_detected);

endmodule

