// Seed: 761490669
module module_0 (
    output supply1 id_0,
    output tri0 id_1
    , id_4,
    input wor id_2
);
  assign id_4 = -1;
  wire id_5;
  wire id_6;
  assign module_1.id_6 = 0;
  wire id_7;
endmodule
module module_1 #(
    parameter id_6 = 32'd97
) (
    output tri id_0,
    input tri id_1,
    input tri id_2,
    output wand id_3,
    output supply1 id_4,
    output logic id_5,
    input tri1 _id_6,
    input tri id_7,
    input tri1 id_8,
    input wire id_9
);
  assign id_3 = id_7;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1
  );
  wire id_11;
  logic [id_6 : 1 'h0] id_12;
  ;
  always @(negedge id_2) id_5 = id_11;
endmodule
