#undef MX6PAD
#undef MX6NAME
#undef MX6

#ifdef FOR_DL_SOLO
#define MX6(a) MX6DL_##a
#define MX6PAD(a) MX6DL_PAD_##a
#define MX6NAME(a) mx6dl_solo_##a
#else
#define MX6(a) MX6Q_##a
#define MX6PAD(a) MX6Q_PAD_##a
#define MX6NAME(a) mx6q_##a
#endif

#define MX6Q_USDHC_PAD_CTRL_22KPU_40OHM_50MHZ	(PAD_CTL_PKE | PAD_CTL_PUE |	\
		PAD_CTL_PUS_22K_UP  | PAD_CTL_SPEED_LOW |		\
		PAD_CTL_DSE_40ohm   | PAD_CTL_SRE_FAST  | PAD_CTL_HYS)

#define MX6Q_USDHC_PAD_CTRL_50MHZ	MX6Q_USDHC_PAD_CTRL
#define MX6Q_PAD_SD3_CLK__USDHC3_CLK	MX6Q_PAD_SD3_CLK__USDHC3_CLK_50MHZ
#define MX6Q_PAD_SD3_CMD__USDHC3_CMD	MX6Q_PAD_SD3_CMD__USDHC3_CMD_50MHZ
#define MX6Q_PAD_SD3_DAT0__USDHC3_DAT0	MX6Q_PAD_SD3_DAT0__USDHC3_DAT0_50MHZ
#define MX6Q_PAD_SD3_DAT1__USDHC3_DAT1	MX6Q_PAD_SD3_DAT1__USDHC3_DAT1_50MHZ
#define MX6Q_PAD_SD3_DAT2__USDHC3_DAT2	MX6Q_PAD_SD3_DAT2__USDHC3_DAT2_50MHZ
#define MX6Q_PAD_SD3_DAT3__USDHC3_DAT3	MX6Q_PAD_SD3_DAT3__USDHC3_DAT3_50MHZ
#define MX6Q_PAD_SD4_CLK__USDHC4_CLK	MX6Q_PAD_SD4_CLK__USDHC4_CLK_50MHZ
#define MX6Q_PAD_SD4_CMD__USDHC4_CMD	MX6Q_PAD_SD4_CMD__USDHC4_CMD_50MHZ
#define MX6Q_PAD_SD4_DAT0__USDHC4_DAT0	MX6Q_PAD_SD4_DAT0__USDHC4_DAT0_50MHZ
#define MX6Q_PAD_SD4_DAT1__USDHC4_DAT1	MX6Q_PAD_SD4_DAT1__USDHC4_DAT1_50MHZ
#define MX6Q_PAD_SD4_DAT2__USDHC4_DAT2	MX6Q_PAD_SD4_DAT2__USDHC4_DAT2_50MHZ
#define MX6Q_PAD_SD4_DAT3__USDHC4_DAT3	MX6Q_PAD_SD4_DAT3__USDHC4_DAT3_50MHZ

#define MX6DL_USDHC_PAD_CTRL_22KPU_40OHM_50MHZ	MX6Q_USDHC_PAD_CTRL_22KPU_40OHM_50MHZ
#define MX6DL_USDHC_PAD_CTRL_50MHZ	MX6DL_USDHC_PAD_CTRL
#define MX6DL_PAD_SD3_CLK__USDHC3_CLK	MX6DL_PAD_SD3_CLK__USDHC3_CLK_50MHZ
#define MX6DL_PAD_SD3_CMD__USDHC3_CMD	MX6DL_PAD_SD3_CMD__USDHC3_CMD_50MHZ
#define MX6DL_PAD_SD3_DAT0__USDHC3_DAT0	MX6DL_PAD_SD3_DAT0__USDHC3_DAT0_50MHZ
#define MX6DL_PAD_SD3_DAT1__USDHC3_DAT1	MX6DL_PAD_SD3_DAT1__USDHC3_DAT1_50MHZ
#define MX6DL_PAD_SD3_DAT2__USDHC3_DAT2	MX6DL_PAD_SD3_DAT2__USDHC3_DAT2_50MHZ
#define MX6DL_PAD_SD3_DAT3__USDHC3_DAT3	MX6DL_PAD_SD3_DAT3__USDHC3_DAT3_50MHZ
#define MX6DL_PAD_SD4_CLK__USDHC4_CLK	MX6DL_PAD_SD4_CLK__USDHC4_CLK_50MHZ
#define MX6DL_PAD_SD4_CMD__USDHC4_CMD	MX6DL_PAD_SD4_CMD__USDHC4_CMD_50MHZ
#define MX6DL_PAD_SD4_DAT0__USDHC4_DAT0	MX6DL_PAD_SD4_DAT0__USDHC4_DAT0_50MHZ
#define MX6DL_PAD_SD4_DAT1__USDHC4_DAT1	MX6DL_PAD_SD4_DAT1__USDHC4_DAT1_50MHZ
#define MX6DL_PAD_SD4_DAT2__USDHC4_DAT2	MX6DL_PAD_SD4_DAT2__USDHC4_DAT2_50MHZ
#define MX6DL_PAD_SD4_DAT3__USDHC4_DAT3	MX6DL_PAD_SD4_DAT3__USDHC4_DAT3_50MHZ

#define NP(id, pin, pad_ctl) \
	NEW_PAD_CTRL(MX6PAD(SD##id##_##pin##__USDHC##id##_##pin), MX6(pad_ctl))

#define SD_PINS(id, pad_ctl) \
	NP(id, CLK, pad_ctl),	\
	NP(id, CMD, pad_ctl),	\
	NP(id, DAT0, pad_ctl),	\
	NP(id, DAT1, pad_ctl),	\
	NP(id, DAT2, pad_ctl),	\
	NP(id, DAT3, pad_ctl)

static iomux_v3_cfg_t MX6NAME(common_pads)[] = {
	/* Audio - SGTL5000 */
	MX6PAD(CSI0_DAT7__AUDMUX_AUD3_RXD),
	MX6PAD(CSI0_DAT4__AUDMUX_AUD3_TXC),
	MX6PAD(CSI0_DAT5__AUDMUX_AUD3_TXD),
	MX6PAD(CSI0_DAT6__AUDMUX_AUD3_TXFS),
	MX6PAD(GPIO_0__CCM_CLKO),		/* SGTL500 sys_mclk */
	MX6PAD(ENET_RX_ER__GPIO_1_24),		/* Microphone Detect */
	MX6PAD(GPIO_8__GPIO_1_8),		/* mute */

	/* Audio - Buzzer */
	MX6PAD(SD1_DAT2__PWM2_PWMO),		/* Buzzer - GPIO1[19] */

	/* ECSPI1 */
	MX6PAD(EIM_D17__ECSPI1_MISO),
	MX6PAD(EIM_D18__ECSPI1_MOSI),
	MX6PAD(EIM_D16__ECSPI1_SCLK),
	MX6PAD(EIM_D19__GPIO_3_19),		/*SS1*/

	/* ENET - RGMII */
	MX6PAD(ENET_MDIO__ENET_MDIO),
	MX6PAD(ENET_MDC__ENET_MDC),
	MX6PAD(RGMII_TXC__ENET_RGMII_TXC),
	MX6PAD(RGMII_TD0__ENET_RGMII_TD0),
	MX6PAD(RGMII_TD1__ENET_RGMII_TD1),
	MX6PAD(RGMII_TD2__ENET_RGMII_TD2),
	MX6PAD(RGMII_TD3__ENET_RGMII_TD3),
	MX6PAD(RGMII_TX_CTL__ENET_RGMII_TX_CTL),
	MX6PAD(ENET_REF_CLK__ENET_TX_CLK),
	MX6PAD(RGMII_RXC__ENET_RGMII_RXC),
	MX6PAD(RGMII_RD0__ENET_RGMII_RD0),
	MX6PAD(RGMII_RD1__ENET_RGMII_RD1),
	MX6PAD(RGMII_RD2__ENET_RGMII_RD2),
	MX6PAD(RGMII_RD3__ENET_RGMII_RD3),
	MX6PAD(RGMII_RX_CTL__ENET_RGMII_RX_CTL),
	NEW_PAD_CTRL(MX6PAD(ENET_TX_EN__GPIO_1_28), WEAK_PULLUP),	/* Micrel RGMII Phy Interrupt */
	NEW_PAD_CTRL(MX6PAD(ENET_RXD0__GPIO_1_27), WEAK_PULLUP),	/* Micrel RGMII Phy reset */

	/* I2C1, SGTL5000 */
	MX6PAD(EIM_D21__I2C1_SCL),		/* GPIO3[21] */
	MX6PAD(EIM_D28__I2C1_SDA),		/* GPIO3[28] */
	MX6PAD(EIM_A17__GPIO_2_21),		/* LVDS0 I2C enable */
	MX6PAD(EIM_A16__GPIO_2_22),		/* LVDS1 I2C enable */
	MX6PAD(EIM_CS0__GPIO_2_23),		/* RTC I2C enable */

	/* I2C3 PCIe, mipi(J49), AR1020 touch, J7 */
	MX6PAD(GPIO_5__I2C3_SCL),		/* GPIO1[5] */
	MX6PAD(GPIO_16__I2C3_SDA),		/* GPIO7[11] */
	MX6PAD(EIM_A22__GPIO_2_16),		/* mipi I2C enable */
	MX6PAD(GPIO_18__GPIO_7_13),		/* AR1020 I2C enable */

	/* IPU - Camera, mipi */
	MX6PAD(GPIO_3__CCM_CLKO2),		/* Camera MCLK */
	MX6PAD(EIM_A24__GPIO_5_4),		/* Camera reset */
	MX6PAD(EIM_A23__GPIO_6_6),		/* Camera strobe */

	/* IPU - DI0 */
	MX6PAD(DI0_DISP_CLK__IPU1_DI0_DISP_CLK),
	MX6PAD(DI0_PIN15__IPU1_DI0_PIN15),		/* DE */
	MX6PAD(DI0_PIN2__IPU1_DI0_PIN2),		/* HSync */
	MX6PAD(DI0_PIN3__IPU1_DI0_PIN3),		/* VSync */
	MX6PAD(DISP0_DAT0__IPU1_DISP0_DAT_0),
	MX6PAD(DISP0_DAT1__IPU1_DISP0_DAT_1),
	MX6PAD(DISP0_DAT2__IPU1_DISP0_DAT_2),
	MX6PAD(DISP0_DAT3__IPU1_DISP0_DAT_3),
	MX6PAD(DISP0_DAT4__IPU1_DISP0_DAT_4),
	MX6PAD(DISP0_DAT5__IPU1_DISP0_DAT_5),
	MX6PAD(DISP0_DAT6__IPU1_DISP0_DAT_6),
	MX6PAD(DISP0_DAT7__IPU1_DISP0_DAT_7),
	MX6PAD(DISP0_DAT8__IPU1_DISP0_DAT_8),
	MX6PAD(DISP0_DAT9__IPU1_DISP0_DAT_9),
	MX6PAD(DISP0_DAT10__IPU1_DISP0_DAT_10),
	MX6PAD(DISP0_DAT11__IPU1_DISP0_DAT_11),
	MX6PAD(DISP0_DAT12__IPU1_DISP0_DAT_12),
	MX6PAD(DISP0_DAT13__IPU1_DISP0_DAT_13),
	MX6PAD(DISP0_DAT14__IPU1_DISP0_DAT_14),
	MX6PAD(DISP0_DAT15__IPU1_DISP0_DAT_15),
	MX6PAD(DISP0_DAT16__IPU1_DISP0_DAT_16),
	MX6PAD(DISP0_DAT17__IPU1_DISP0_DAT_17),
	MX6PAD(DISP0_DAT18__IPU1_DISP0_DAT_18),
	MX6PAD(DISP0_DAT19__IPU1_DISP0_DAT_19),
	MX6PAD(DISP0_DAT20__IPU1_DISP0_DAT_20),
	MX6PAD(DISP0_DAT21__IPU1_DISP0_DAT_21),
	MX6PAD(DISP0_DAT22__IPU1_DISP0_DAT_22),
	MX6PAD(DISP0_DAT23__IPU1_DISP0_DAT_23),
	MX6PAD(SD1_DAT3__PWM1_PWMO),		/* DI0 Backlight, GPIO1[21] */
	MX6PAD(EIM_OE__GPIO_2_25),		/* DI0 display left/right mirror */
	MX6PAD(EIM_LBA__GPIO_2_27),		/* DI0 display up/down mirror */

	/* IPU - LVDS0 */
	MX6PAD(EIM_A18__GPIO_2_20),		/* LVDS0 panel detect */
	MX6PAD(SD1_CMD__PWM4_PWMO),		/* LVDS0, GPIO1[18] */
	NEW_PAD_CTRL(MX6PAD(GPIO_19__GPIO_4_5),	 WEAK_PULLDOWN),	/* LVDS0 12v/5v select, 0 - 5v, 1 - 12v */

	/* IPU - LVDS1 */
	MX6PAD(EIM_A19__GPIO_2_19),		/* LVDS1 panel detect */
	MX6PAD(SD1_DAT1__PWM3_PWMO),		/* LVDS1, GPIO1[17] */
	NEW_PAD_CTRL(MX6PAD(GPIO_7__GPIO_1_7), WEAK_PULLDOWN),	/* rgb/LVDS1 12v/5v select, 0 - 5v, 1 - 12v */

	/* IPU - Touchscreen */
	NEW_PAD_CTRL(MX6PAD(SD3_DAT4__GPIO_7_1), WEAK_PULLDOWN), /* AR1020 irq(J7) */

	/* Keypads - kpp */
	MX6PAD(KEY_COL0__KPP_COL_0),
	MX6PAD(KEY_COL1__KPP_COL_1),
	MX6PAD(KEY_COL2__KPP_COL_2),
	MX6PAD(KEY_ROW0__KPP_ROW_0),
	MX6PAD(KEY_ROW1__KPP_ROW_1),
	MX6PAD(KEY_ROW2__KPP_ROW_2),
	MX6PAD(KEY_ROW3__KPP_ROW_3),
	MX6PAD(KEY_ROW4__KPP_ROW_4),
	MX6PAD(GPIO_2__KPP_ROW_6),

	/* Leds */
	MX6PAD(NANDF_D7__GPIO_2_7),		/* GP Led */
	MX6PAD(EIM_A21__GPIO_2_17),		/* Sata led */

	/* RTC ISL1208 */
	MX6PAD(EIM_CS1__GPIO_2_24),		/* RTC irq */

	/* UART1  */
	MX6PAD(SD3_DAT7__UART1_TXD),
	MX6PAD(SD3_DAT6__UART1_RXD),

	/* UART2 for console */
	MX6PAD(EIM_D26__UART2_TXD),
	MX6PAD(EIM_D27__UART2_RXD),

	/* UART3 for wireless */
	MX6PAD(EIM_D24__UART3_TXD),
	MX6PAD(EIM_D25__UART3_RXD),
	MX6PAD(EIM_D23__UART3_CTS),
	MX6PAD(EIM_D31__UART3_RTS),

	/* USB */
	NEW_PAD_CTRL(MX6PAD(GPIO_17__GPIO_7_12), WEAK_PULLUP),		/* USB Hub reset */
	MX6PAD(GPIO_1__USBOTG_ID),					/* USBOTG ID pin */
	NEW_PAD_CTRL(MX6PAD(EIM_D22__GPIO_3_22), WEAK_PULLUP),		/* usbotg power */
	MX6PAD(KEY_COL4__USBOH3_USBOTG_OC),				/* USBOTG OC pin */

	/* USDHC2 - Broadcom wireless */
	SD_PINS(2, USDHC_PAD_CTRL_22KPU_40OHM_50MHZ),
        MX6PAD(SD1_CLK__OSC32K_32K_OUT), /* slow clock */
        NEW_PAD_CTRL(MX6PAD(NANDF_CLE__GPIO_6_7), N6_EN_PADCFG),	/* wlan regulator enable */
	NEW_PAD_CTRL(MX6PAD(NANDF_CS1__GPIO_6_14), N6_IRQ_PADCFG),	/* wlan wake irq */
	NEW_PAD_CTRL(MX6PAD(NANDF_CS2__GPIO_6_15), N6_EN_PADCFG),	/* bt regulator enable */
	NEW_PAD_CTRL(MX6PAD(NANDF_CS3__GPIO_6_16), N6_IRQ_PADCFG),	/* bt wake irq */
	NEW_PAD_CTRL(MX6PAD(NANDF_D2__GPIO_2_2), N6_EN_PADCFG),		/* bt wake */
	NEW_PAD_CTRL(MX6PAD(NANDF_ALE__GPIO_6_8), N6_EN_PADCFG),	/* bt reset */
	NEW_PAD_CTRL(MX6PAD(NANDF_WP_B__GPIO_6_9), N6_EN_PADCFG),	/* clock_req_out from broadcom */

	/* USDHC3 */
	SD_PINS(3, USDHC_PAD_CTRL_50MHZ),
	MX6PAD(SD3_DAT5__GPIO_7_0),		/* SD3 card detect(J18) */

	/* USDHC4 */
	SD_PINS(4, USDHC_PAD_CTRL_50MHZ),
	MX6PAD(NANDF_D6__GPIO_2_6),		/* SD4 card detect(J20) */

	/* Xtra  */
	MX6PAD(EIM_D30__GPIO_3_30),		/* push button reset request */
	MX6PAD(GPIO_6__GPIO_1_6),		/* main power fail */

	NEW_PAD_CTRL(MX6PAD(DI0_PIN4__GPIO_4_20), WEAK_PULLDOWN),	/* 12v power enable */

	NEW_PAD_CTRL(MX6PAD(EIM_EB2__GPIO_2_30), WEAK_PULLUP),		/* PCIe wireless reset */
	NEW_PAD_CTRL(MX6PAD(SD3_RST__GPIO_7_8), WEAK_PULLUP),		/* PCIe reset */

	NEW_PAD_CTRL(MX6PAD(EIM_RW__GPIO_2_26), WEAK_PULLUP),		/* Rev1 usb power */
	NEW_PAD_CTRL(MX6PAD(EIM_D20__GPIO_3_20), WEAK_PULLUP),		/* Rev1 usb power */
	NEW_PAD_CTRL(MX6PAD(EIM_A25__GPIO_5_2), WEAK_PULLUP),		/* Rev1 usb power */

	0
};

#define MX6_USDHC_PAD_SETTING(id, speed, pad_ctl)	\
		MX6NAME(sd##id##_##speed##mhz)[] = { SD_PINS(id, pad_ctl), 0 }

static iomux_v3_cfg_t MX6_USDHC_PAD_SETTING(2, 50, USDHC_PAD_CTRL_22KPU_40OHM_50MHZ);
static iomux_v3_cfg_t MX6_USDHC_PAD_SETTING(2, 100, USDHC_PAD_CTRL_100MHZ);
static iomux_v3_cfg_t MX6_USDHC_PAD_SETTING(2, 200, USDHC_PAD_CTRL_200MHZ);
static iomux_v3_cfg_t MX6_USDHC_PAD_SETTING(3, 50, USDHC_PAD_CTRL_50MHZ);
static iomux_v3_cfg_t MX6_USDHC_PAD_SETTING(3, 100, USDHC_PAD_CTRL_100MHZ);
static iomux_v3_cfg_t MX6_USDHC_PAD_SETTING(3, 200, USDHC_PAD_CTRL_200MHZ);
static iomux_v3_cfg_t MX6_USDHC_PAD_SETTING(4, 50, USDHC_PAD_CTRL_50MHZ);
static iomux_v3_cfg_t MX6_USDHC_PAD_SETTING(4, 100, USDHC_PAD_CTRL_100MHZ);
static iomux_v3_cfg_t MX6_USDHC_PAD_SETTING(4, 200, USDHC_PAD_CTRL_200MHZ);

#define _50MHZ 0
#define _100MHZ 1
#define _200MHZ 2
#define SD_SPEED_CNT 3
static iomux_v3_cfg_t * MX6NAME(sd_pads)[] =
{
	MX6NAME(sd2_50mhz),
	MX6NAME(sd2_100mhz),
	MX6NAME(sd2_200mhz),
	MX6NAME(sd3_50mhz),
	MX6NAME(sd3_100mhz),
	MX6NAME(sd3_200mhz),
	MX6NAME(sd4_50mhz),
	MX6NAME(sd4_100mhz),
	MX6NAME(sd4_200mhz),
};
