Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Mon Jan 22 18:52:25 2018
| Host         : ocaepc07 running 64-bit Debian GNU/Linux 7.11 (wheezy)
| Command      : report_drc -file FPBN_top_drc_routed.rpt -pb FPBN_top_drc_routed.pb -rpx FPBN_top_drc_routed.rpx
| Design       : FPBN_top
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 568
+----------+----------+-------------------------------------------------------------------+------------+
| Rule     | Severity | Description                                                       | Violations |
+----------+----------+-------------------------------------------------------------------+------------+
| LUTLP-2  | Warning  | Combinatorial Loop Allowed                                        | 360        |
| PDRC-153 | Warning  | Gated clock check                                                 | 177        |
| ZPS7-1   | Warning  | PS7 block required                                                | 1          |
| AVAL-4   | Advisory | enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND | 20         |
| AVAL-5   | Advisory | enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND   | 10         |
+----------+----------+-------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTLP-2#1 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r0/g1/inv1_inferred_i_1.
Related violations: <none>

LUTLP-2#2 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r0/g1/inv2_inferred_i_1.
Related violations: <none>

LUTLP-2#3 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r0/g1/inv3_inferred_i_1.
Related violations: <none>

LUTLP-2#4 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r0/g1/inv4_inferred_i_1.
Related violations: <none>

LUTLP-2#5 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r0/g1/inv5_inferred_i_1.
Related violations: <none>

LUTLP-2#6 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r1/g1/inv1_inferred_i_1__0.
Related violations: <none>

LUTLP-2#7 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r1/g1/inv2_inferred_i_1__0.
Related violations: <none>

LUTLP-2#8 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r1/g1/inv3_inferred_i_1__0.
Related violations: <none>

LUTLP-2#9 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r1/g1/inv4_inferred_i_1__0.
Related violations: <none>

LUTLP-2#10 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r1/g1/inv5_inferred_i_1__0.
Related violations: <none>

LUTLP-2#11 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r2/g1/inv1_inferred_i_1__1.
Related violations: <none>

LUTLP-2#12 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r2/g1/inv2_inferred_i_1__1.
Related violations: <none>

LUTLP-2#13 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r2/g1/inv3_inferred_i_1__1.
Related violations: <none>

LUTLP-2#14 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r2/g1/inv4_inferred_i_1__1.
Related violations: <none>

LUTLP-2#15 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r2/g1/inv5_inferred_i_1__1.
Related violations: <none>

LUTLP-2#16 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r3/g1/inv1_inferred_i_1__2.
Related violations: <none>

LUTLP-2#17 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r3/g1/inv2_inferred_i_1__2.
Related violations: <none>

LUTLP-2#18 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r3/g1/inv3_inferred_i_1__2.
Related violations: <none>

LUTLP-2#19 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r3/g1/inv4_inferred_i_1__2.
Related violations: <none>

LUTLP-2#20 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r3/g1/inv5_inferred_i_1__2.
Related violations: <none>

LUTLP-2#21 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r4/g1/inv1_inferred_i_1__3.
Related violations: <none>

LUTLP-2#22 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r4/g1/inv2_inferred_i_1__3.
Related violations: <none>

LUTLP-2#23 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r4/g1/inv3_inferred_i_1__3.
Related violations: <none>

LUTLP-2#24 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r4/g1/inv4_inferred_i_1__3.
Related violations: <none>

LUTLP-2#25 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r4/g1/inv5_inferred_i_1__3.
Related violations: <none>

LUTLP-2#26 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r5/g1/inv1_inferred_i_1__4.
Related violations: <none>

LUTLP-2#27 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r5/g1/inv2_inferred_i_1__4.
Related violations: <none>

LUTLP-2#28 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r5/g1/inv3_inferred_i_1__4.
Related violations: <none>

LUTLP-2#29 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r5/g1/inv4_inferred_i_1__4.
Related violations: <none>

LUTLP-2#30 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r5/g1/inv5_inferred_i_1__4.
Related violations: <none>

LUTLP-2#31 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r6/g1/inv1_inferred_i_1__5.
Related violations: <none>

LUTLP-2#32 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r6/g1/inv2_inferred_i_1__5.
Related violations: <none>

LUTLP-2#33 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r6/g1/inv3_inferred_i_1__5.
Related violations: <none>

LUTLP-2#34 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r6/g1/inv4_inferred_i_1__5.
Related violations: <none>

LUTLP-2#35 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r6/g1/inv5_inferred_i_1__5.
Related violations: <none>

LUTLP-2#36 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r7/g1/inv1_inferred_i_1__6.
Related violations: <none>

LUTLP-2#37 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r7/g1/inv2_inferred_i_1__6.
Related violations: <none>

LUTLP-2#38 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r7/g1/inv3_inferred_i_1__6.
Related violations: <none>

LUTLP-2#39 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r7/g1/inv4_inferred_i_1__6.
Related violations: <none>

LUTLP-2#40 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r7/g1/inv5_inferred_i_1__6.
Related violations: <none>

LUTLP-2#41 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r8/g1/inv1_inferred_i_1__7.
Related violations: <none>

LUTLP-2#42 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r8/g1/inv2_inferred_i_1__7.
Related violations: <none>

LUTLP-2#43 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r8/g1/inv3_inferred_i_1__7.
Related violations: <none>

LUTLP-2#44 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r8/g1/inv4_inferred_i_1__7.
Related violations: <none>

LUTLP-2#45 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r8/g1/inv5_inferred_i_1__7.
Related violations: <none>

LUTLP-2#46 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r9/g1/inv1_inferred_i_1__8.
Related violations: <none>

LUTLP-2#47 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r9/g1/inv2_inferred_i_1__8.
Related violations: <none>

LUTLP-2#48 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r9/g1/inv3_inferred_i_1__8.
Related violations: <none>

LUTLP-2#49 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r9/g1/inv4_inferred_i_1__8.
Related violations: <none>

LUTLP-2#50 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r9/g1/inv5_inferred_i_1__8.
Related violations: <none>

LUTLP-2#51 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r0/g1/inv1_inferred_i_1__9.
Related violations: <none>

LUTLP-2#52 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r0/g1/inv2_inferred_i_1__9.
Related violations: <none>

LUTLP-2#53 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r0/g1/inv3_inferred_i_1__9.
Related violations: <none>

LUTLP-2#54 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r0/g1/inv4_inferred_i_1__9.
Related violations: <none>

LUTLP-2#55 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r0/g1/inv5_inferred_i_1__9.
Related violations: <none>

LUTLP-2#56 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r1/g1/inv1_inferred_i_1__10.
Related violations: <none>

LUTLP-2#57 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r1/g1/inv2_inferred_i_1__10.
Related violations: <none>

LUTLP-2#58 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r1/g1/inv3_inferred_i_1__10.
Related violations: <none>

LUTLP-2#59 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r1/g1/inv4_inferred_i_1__10.
Related violations: <none>

LUTLP-2#60 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r1/g1/inv5_inferred_i_1__10.
Related violations: <none>

LUTLP-2#61 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r2/g1/inv1_inferred_i_1__11.
Related violations: <none>

LUTLP-2#62 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r2/g1/inv2_inferred_i_1__11.
Related violations: <none>

LUTLP-2#63 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r2/g1/inv3_inferred_i_1__11.
Related violations: <none>

LUTLP-2#64 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r2/g1/inv4_inferred_i_1__11.
Related violations: <none>

LUTLP-2#65 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r2/g1/inv5_inferred_i_1__11.
Related violations: <none>

LUTLP-2#66 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r3/g1/inv1_inferred_i_1__12.
Related violations: <none>

LUTLP-2#67 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r3/g1/inv2_inferred_i_1__12.
Related violations: <none>

LUTLP-2#68 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r3/g1/inv3_inferred_i_1__12.
Related violations: <none>

LUTLP-2#69 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r3/g1/inv4_inferred_i_1__12.
Related violations: <none>

LUTLP-2#70 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r3/g1/inv5_inferred_i_1__12.
Related violations: <none>

LUTLP-2#71 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r4/g1/inv1_inferred_i_1__13.
Related violations: <none>

LUTLP-2#72 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r4/g1/inv2_inferred_i_1__13.
Related violations: <none>

LUTLP-2#73 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r4/g1/inv3_inferred_i_1__13.
Related violations: <none>

LUTLP-2#74 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r4/g1/inv4_inferred_i_1__13.
Related violations: <none>

LUTLP-2#75 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r4/g1/inv5_inferred_i_1__13.
Related violations: <none>

LUTLP-2#76 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r5/g1/inv1_inferred_i_1__14.
Related violations: <none>

LUTLP-2#77 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r5/g1/inv2_inferred_i_1__14.
Related violations: <none>

LUTLP-2#78 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r5/g1/inv3_inferred_i_1__14.
Related violations: <none>

LUTLP-2#79 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r5/g1/inv4_inferred_i_1__14.
Related violations: <none>

LUTLP-2#80 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r5/g1/inv5_inferred_i_1__14.
Related violations: <none>

LUTLP-2#81 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r6/g1/inv1_inferred_i_1__15.
Related violations: <none>

LUTLP-2#82 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r6/g1/inv2_inferred_i_1__15.
Related violations: <none>

LUTLP-2#83 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r6/g1/inv3_inferred_i_1__15.
Related violations: <none>

LUTLP-2#84 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r6/g1/inv4_inferred_i_1__15.
Related violations: <none>

LUTLP-2#85 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r6/g1/inv5_inferred_i_1__15.
Related violations: <none>

LUTLP-2#86 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r7/g1/inv1_inferred_i_1__16.
Related violations: <none>

LUTLP-2#87 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r7/g1/inv2_inferred_i_1__16.
Related violations: <none>

LUTLP-2#88 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r7/g1/inv3_inferred_i_1__16.
Related violations: <none>

LUTLP-2#89 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r7/g1/inv4_inferred_i_1__16.
Related violations: <none>

LUTLP-2#90 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r7/g1/inv5_inferred_i_1__16.
Related violations: <none>

LUTLP-2#91 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r8/g1/inv1_inferred_i_1__17.
Related violations: <none>

LUTLP-2#92 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r8/g1/inv2_inferred_i_1__17.
Related violations: <none>

LUTLP-2#93 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r8/g1/inv3_inferred_i_1__17.
Related violations: <none>

LUTLP-2#94 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r8/g1/inv4_inferred_i_1__17.
Related violations: <none>

LUTLP-2#95 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r8/g1/inv5_inferred_i_1__17.
Related violations: <none>

LUTLP-2#96 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r9/g1/inv1_inferred_i_1__18.
Related violations: <none>

LUTLP-2#97 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r9/g1/inv2_inferred_i_1__18.
Related violations: <none>

LUTLP-2#98 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r9/g1/inv3_inferred_i_1__18.
Related violations: <none>

LUTLP-2#99 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r9/g1/inv4_inferred_i_1__18.
Related violations: <none>

LUTLP-2#100 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r9/g1/inv5_inferred_i_1__18.
Related violations: <none>

LUTLP-2#101 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r0/g1/inv1_inferred_i_1__19.
Related violations: <none>

LUTLP-2#102 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r0/g1/inv2_inferred_i_1__19.
Related violations: <none>

LUTLP-2#103 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r0/g1/inv3_inferred_i_1__19.
Related violations: <none>

LUTLP-2#104 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r0/g1/inv4_inferred_i_1__19.
Related violations: <none>

LUTLP-2#105 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r0/g1/inv5_inferred_i_1__19.
Related violations: <none>

LUTLP-2#106 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r1/g1/inv1_inferred_i_1__20.
Related violations: <none>

LUTLP-2#107 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r1/g1/inv2_inferred_i_1__20.
Related violations: <none>

LUTLP-2#108 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r1/g1/inv3_inferred_i_1__20.
Related violations: <none>

LUTLP-2#109 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r1/g1/inv4_inferred_i_1__20.
Related violations: <none>

LUTLP-2#110 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r1/g1/inv5_inferred_i_1__20.
Related violations: <none>

LUTLP-2#111 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r2/g1/inv1_inferred_i_1__21.
Related violations: <none>

LUTLP-2#112 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r2/g1/inv2_inferred_i_1__21.
Related violations: <none>

LUTLP-2#113 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r2/g1/inv3_inferred_i_1__21.
Related violations: <none>

LUTLP-2#114 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r2/g1/inv4_inferred_i_1__21.
Related violations: <none>

LUTLP-2#115 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r2/g1/inv5_inferred_i_1__21.
Related violations: <none>

LUTLP-2#116 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r3/g1/inv1_inferred_i_1__22.
Related violations: <none>

LUTLP-2#117 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r3/g1/inv2_inferred_i_1__22.
Related violations: <none>

LUTLP-2#118 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r3/g1/inv3_inferred_i_1__22.
Related violations: <none>

LUTLP-2#119 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r3/g1/inv4_inferred_i_1__22.
Related violations: <none>

LUTLP-2#120 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r3/g1/inv5_inferred_i_1__22.
Related violations: <none>

LUTLP-2#121 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r4/g1/inv1_inferred_i_1__23.
Related violations: <none>

LUTLP-2#122 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r4/g1/inv2_inferred_i_1__23.
Related violations: <none>

LUTLP-2#123 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r4/g1/inv3_inferred_i_1__23.
Related violations: <none>

LUTLP-2#124 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r4/g1/inv4_inferred_i_1__23.
Related violations: <none>

LUTLP-2#125 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r4/g1/inv5_inferred_i_1__23.
Related violations: <none>

LUTLP-2#126 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r5/g1/inv1_inferred_i_1__24.
Related violations: <none>

LUTLP-2#127 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r5/g1/inv2_inferred_i_1__24.
Related violations: <none>

LUTLP-2#128 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r5/g1/inv3_inferred_i_1__24.
Related violations: <none>

LUTLP-2#129 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r5/g1/inv4_inferred_i_1__24.
Related violations: <none>

LUTLP-2#130 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r5/g1/inv5_inferred_i_1__24.
Related violations: <none>

LUTLP-2#131 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r6/g1/inv1_inferred_i_1__25.
Related violations: <none>

LUTLP-2#132 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r6/g1/inv2_inferred_i_1__25.
Related violations: <none>

LUTLP-2#133 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r6/g1/inv3_inferred_i_1__25.
Related violations: <none>

LUTLP-2#134 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r6/g1/inv4_inferred_i_1__25.
Related violations: <none>

LUTLP-2#135 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r6/g1/inv5_inferred_i_1__25.
Related violations: <none>

LUTLP-2#136 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r7/g1/inv1_inferred_i_1__26.
Related violations: <none>

LUTLP-2#137 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r7/g1/inv2_inferred_i_1__26.
Related violations: <none>

LUTLP-2#138 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r7/g1/inv3_inferred_i_1__26.
Related violations: <none>

LUTLP-2#139 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r7/g1/inv4_inferred_i_1__26.
Related violations: <none>

LUTLP-2#140 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r7/g1/inv5_inferred_i_1__26.
Related violations: <none>

LUTLP-2#141 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r8/g1/inv1_inferred_i_1__27.
Related violations: <none>

LUTLP-2#142 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r8/g1/inv2_inferred_i_1__27.
Related violations: <none>

LUTLP-2#143 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r8/g1/inv3_inferred_i_1__27.
Related violations: <none>

LUTLP-2#144 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r8/g1/inv4_inferred_i_1__27.
Related violations: <none>

LUTLP-2#145 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r8/g1/inv5_inferred_i_1__27.
Related violations: <none>

LUTLP-2#146 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r9/g1/inv1_inferred_i_1__28.
Related violations: <none>

LUTLP-2#147 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r9/g1/inv2_inferred_i_1__28.
Related violations: <none>

LUTLP-2#148 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r9/g1/inv3_inferred_i_1__28.
Related violations: <none>

LUTLP-2#149 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r9/g1/inv4_inferred_i_1__28.
Related violations: <none>

LUTLP-2#150 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r9/g1/inv5_inferred_i_1__28.
Related violations: <none>

LUTLP-2#151 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r0/g1/inv1_inferred_i_1__29.
Related violations: <none>

LUTLP-2#152 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r0/g1/inv2_inferred_i_1__29.
Related violations: <none>

LUTLP-2#153 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r0/g1/inv3_inferred_i_1__29.
Related violations: <none>

LUTLP-2#154 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r0/g1/inv4_inferred_i_1__29.
Related violations: <none>

LUTLP-2#155 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r0/g1/inv5_inferred_i_1__29.
Related violations: <none>

LUTLP-2#156 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r1/g1/inv1_inferred_i_1__30.
Related violations: <none>

LUTLP-2#157 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r1/g1/inv2_inferred_i_1__30.
Related violations: <none>

LUTLP-2#158 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r1/g1/inv3_inferred_i_1__30.
Related violations: <none>

LUTLP-2#159 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r1/g1/inv4_inferred_i_1__30.
Related violations: <none>

LUTLP-2#160 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r1/g1/inv5_inferred_i_1__30.
Related violations: <none>

LUTLP-2#161 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r2/g1/inv1_inferred_i_1__31.
Related violations: <none>

LUTLP-2#162 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r2/g1/inv2_inferred_i_1__31.
Related violations: <none>

LUTLP-2#163 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r2/g1/inv3_inferred_i_1__31.
Related violations: <none>

LUTLP-2#164 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r2/g1/inv4_inferred_i_1__31.
Related violations: <none>

LUTLP-2#165 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r2/g1/inv5_inferred_i_1__31.
Related violations: <none>

LUTLP-2#166 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r3/g1/inv1_inferred_i_1__32.
Related violations: <none>

LUTLP-2#167 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r3/g1/inv2_inferred_i_1__32.
Related violations: <none>

LUTLP-2#168 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r3/g1/inv3_inferred_i_1__32.
Related violations: <none>

LUTLP-2#169 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r3/g1/inv4_inferred_i_1__32.
Related violations: <none>

LUTLP-2#170 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r3/g1/inv5_inferred_i_1__32.
Related violations: <none>

LUTLP-2#171 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r4/g1/inv1_inferred_i_1__33.
Related violations: <none>

LUTLP-2#172 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r4/g1/inv2_inferred_i_1__33.
Related violations: <none>

LUTLP-2#173 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r4/g1/inv3_inferred_i_1__33.
Related violations: <none>

LUTLP-2#174 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r4/g1/inv4_inferred_i_1__33.
Related violations: <none>

LUTLP-2#175 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r4/g1/inv5_inferred_i_1__33.
Related violations: <none>

LUTLP-2#176 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r5/g1/inv1_inferred_i_1__34.
Related violations: <none>

LUTLP-2#177 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r5/g1/inv2_inferred_i_1__34.
Related violations: <none>

LUTLP-2#178 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r5/g1/inv3_inferred_i_1__34.
Related violations: <none>

LUTLP-2#179 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r5/g1/inv4_inferred_i_1__34.
Related violations: <none>

LUTLP-2#180 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r5/g1/inv5_inferred_i_1__34.
Related violations: <none>

LUTLP-2#181 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r6/g1/inv1_inferred_i_1__35.
Related violations: <none>

LUTLP-2#182 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r6/g1/inv2_inferred_i_1__35.
Related violations: <none>

LUTLP-2#183 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r6/g1/inv3_inferred_i_1__35.
Related violations: <none>

LUTLP-2#184 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r6/g1/inv4_inferred_i_1__35.
Related violations: <none>

LUTLP-2#185 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r6/g1/inv5_inferred_i_1__35.
Related violations: <none>

LUTLP-2#186 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r7/g1/inv1_inferred_i_1__36.
Related violations: <none>

LUTLP-2#187 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r7/g1/inv2_inferred_i_1__36.
Related violations: <none>

LUTLP-2#188 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r7/g1/inv3_inferred_i_1__36.
Related violations: <none>

LUTLP-2#189 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r7/g1/inv4_inferred_i_1__36.
Related violations: <none>

LUTLP-2#190 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r7/g1/inv5_inferred_i_1__36.
Related violations: <none>

LUTLP-2#191 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r8/g1/inv1_inferred_i_1__37.
Related violations: <none>

LUTLP-2#192 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r8/g1/inv2_inferred_i_1__37.
Related violations: <none>

LUTLP-2#193 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r8/g1/inv3_inferred_i_1__37.
Related violations: <none>

LUTLP-2#194 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r8/g1/inv4_inferred_i_1__37.
Related violations: <none>

LUTLP-2#195 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r8/g1/inv5_inferred_i_1__37.
Related violations: <none>

LUTLP-2#196 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r9/g1/inv1_inferred_i_1__38.
Related violations: <none>

LUTLP-2#197 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r9/g1/inv2_inferred_i_1__38.
Related violations: <none>

LUTLP-2#198 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r9/g1/inv3_inferred_i_1__38.
Related violations: <none>

LUTLP-2#199 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r9/g1/inv4_inferred_i_1__38.
Related violations: <none>

LUTLP-2#200 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r9/g1/inv5_inferred_i_1__38.
Related violations: <none>

LUTLP-2#201 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r0/g1/inv1_inferred_i_1__39.
Related violations: <none>

LUTLP-2#202 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r0/g1/inv2_inferred_i_1__39.
Related violations: <none>

LUTLP-2#203 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r0/g1/inv3_inferred_i_1__39.
Related violations: <none>

LUTLP-2#204 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r0/g1/inv4_inferred_i_1__39.
Related violations: <none>

LUTLP-2#205 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r0/g1/inv5_inferred_i_1__39.
Related violations: <none>

LUTLP-2#206 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r1/g1/inv1_inferred_i_1__40.
Related violations: <none>

LUTLP-2#207 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r1/g1/inv2_inferred_i_1__40.
Related violations: <none>

LUTLP-2#208 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r1/g1/inv3_inferred_i_1__40.
Related violations: <none>

LUTLP-2#209 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r1/g1/inv4_inferred_i_1__40.
Related violations: <none>

LUTLP-2#210 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r1/g1/inv5_inferred_i_1__40.
Related violations: <none>

LUTLP-2#211 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r2/g1/inv1_inferred_i_1__41.
Related violations: <none>

LUTLP-2#212 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r2/g1/inv2_inferred_i_1__41.
Related violations: <none>

LUTLP-2#213 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r2/g1/inv3_inferred_i_1__41.
Related violations: <none>

LUTLP-2#214 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r2/g1/inv4_inferred_i_1__41.
Related violations: <none>

LUTLP-2#215 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r2/g1/inv5_inferred_i_1__41.
Related violations: <none>

LUTLP-2#216 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r3/g1/inv1_inferred_i_1__42.
Related violations: <none>

LUTLP-2#217 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r3/g1/inv2_inferred_i_1__42.
Related violations: <none>

LUTLP-2#218 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r3/g1/inv3_inferred_i_1__42.
Related violations: <none>

LUTLP-2#219 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r3/g1/inv4_inferred_i_1__42.
Related violations: <none>

LUTLP-2#220 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r3/g1/inv5_inferred_i_1__42.
Related violations: <none>

LUTLP-2#221 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r4/g1/inv1_inferred_i_1__43.
Related violations: <none>

LUTLP-2#222 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r4/g1/inv2_inferred_i_1__43.
Related violations: <none>

LUTLP-2#223 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r4/g1/inv3_inferred_i_1__43.
Related violations: <none>

LUTLP-2#224 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r4/g1/inv4_inferred_i_1__43.
Related violations: <none>

LUTLP-2#225 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r4/g1/inv5_inferred_i_1__43.
Related violations: <none>

LUTLP-2#226 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r5/g1/inv1_inferred_i_1__44.
Related violations: <none>

LUTLP-2#227 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r5/g1/inv2_inferred_i_1__44.
Related violations: <none>

LUTLP-2#228 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r5/g1/inv3_inferred_i_1__44.
Related violations: <none>

LUTLP-2#229 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r5/g1/inv4_inferred_i_1__44.
Related violations: <none>

LUTLP-2#230 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r5/g1/inv5_inferred_i_1__44.
Related violations: <none>

LUTLP-2#231 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r6/g1/inv1_inferred_i_1__45.
Related violations: <none>

LUTLP-2#232 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r6/g1/inv2_inferred_i_1__45.
Related violations: <none>

LUTLP-2#233 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r6/g1/inv3_inferred_i_1__45.
Related violations: <none>

LUTLP-2#234 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r6/g1/inv4_inferred_i_1__45.
Related violations: <none>

LUTLP-2#235 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r6/g1/inv5_inferred_i_1__45.
Related violations: <none>

LUTLP-2#236 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r7/g1/inv1_inferred_i_1__46.
Related violations: <none>

LUTLP-2#237 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r7/g1/inv2_inferred_i_1__46.
Related violations: <none>

LUTLP-2#238 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r7/g1/inv3_inferred_i_1__46.
Related violations: <none>

LUTLP-2#239 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r7/g1/inv4_inferred_i_1__46.
Related violations: <none>

LUTLP-2#240 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r7/g1/inv5_inferred_i_1__46.
Related violations: <none>

LUTLP-2#241 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r8/g1/inv1_inferred_i_1__47.
Related violations: <none>

LUTLP-2#242 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r8/g1/inv2_inferred_i_1__47.
Related violations: <none>

LUTLP-2#243 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r8/g1/inv3_inferred_i_1__47.
Related violations: <none>

LUTLP-2#244 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r8/g1/inv4_inferred_i_1__47.
Related violations: <none>

LUTLP-2#245 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r8/g1/inv5_inferred_i_1__47.
Related violations: <none>

LUTLP-2#246 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r9/g1/inv1_inferred_i_1__48.
Related violations: <none>

LUTLP-2#247 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r9/g1/inv2_inferred_i_1__48.
Related violations: <none>

LUTLP-2#248 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r9/g1/inv3_inferred_i_1__48.
Related violations: <none>

LUTLP-2#249 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r9/g1/inv4_inferred_i_1__48.
Related violations: <none>

LUTLP-2#250 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r9/g1/inv5_inferred_i_1__48.
Related violations: <none>

LUTLP-2#251 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r0/g1/inv1_inferred_i_1__49.
Related violations: <none>

LUTLP-2#252 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r0/g1/inv2_inferred_i_1__49.
Related violations: <none>

LUTLP-2#253 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r0/g1/inv3_inferred_i_1__49.
Related violations: <none>

LUTLP-2#254 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r0/g1/inv4_inferred_i_1__49.
Related violations: <none>

LUTLP-2#255 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r0/g1/inv5_inferred_i_1__49.
Related violations: <none>

LUTLP-2#256 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r1/g1/inv1_inferred_i_1__50.
Related violations: <none>

LUTLP-2#257 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r1/g1/inv2_inferred_i_1__50.
Related violations: <none>

LUTLP-2#258 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r1/g1/inv3_inferred_i_1__50.
Related violations: <none>

LUTLP-2#259 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r1/g1/inv4_inferred_i_1__50.
Related violations: <none>

LUTLP-2#260 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r1/g1/inv5_inferred_i_1__50.
Related violations: <none>

LUTLP-2#261 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r2/g1/inv1_inferred_i_1__51.
Related violations: <none>

LUTLP-2#262 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r2/g1/inv2_inferred_i_1__51.
Related violations: <none>

LUTLP-2#263 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r2/g1/inv3_inferred_i_1__51.
Related violations: <none>

LUTLP-2#264 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r2/g1/inv4_inferred_i_1__51.
Related violations: <none>

LUTLP-2#265 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r2/g1/inv5_inferred_i_1__51.
Related violations: <none>

LUTLP-2#266 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r3/g1/inv1_inferred_i_1__52.
Related violations: <none>

LUTLP-2#267 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r3/g1/inv2_inferred_i_1__52.
Related violations: <none>

LUTLP-2#268 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r3/g1/inv3_inferred_i_1__52.
Related violations: <none>

LUTLP-2#269 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r3/g1/inv4_inferred_i_1__52.
Related violations: <none>

LUTLP-2#270 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r3/g1/inv5_inferred_i_1__52.
Related violations: <none>

LUTLP-2#271 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r4/g1/inv1_inferred_i_1__53.
Related violations: <none>

LUTLP-2#272 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r4/g1/inv2_inferred_i_1__53.
Related violations: <none>

LUTLP-2#273 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r4/g1/inv3_inferred_i_1__53.
Related violations: <none>

LUTLP-2#274 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r4/g1/inv4_inferred_i_1__53.
Related violations: <none>

LUTLP-2#275 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r4/g1/inv5_inferred_i_1__53.
Related violations: <none>

LUTLP-2#276 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r5/g1/inv1_inferred_i_1__54.
Related violations: <none>

LUTLP-2#277 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r5/g1/inv2_inferred_i_1__54.
Related violations: <none>

LUTLP-2#278 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r5/g1/inv3_inferred_i_1__54.
Related violations: <none>

LUTLP-2#279 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r5/g1/inv4_inferred_i_1__54.
Related violations: <none>

LUTLP-2#280 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r5/g1/inv5_inferred_i_1__54.
Related violations: <none>

LUTLP-2#281 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r6/g1/inv1_inferred_i_1__55.
Related violations: <none>

LUTLP-2#282 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r6/g1/inv2_inferred_i_1__55.
Related violations: <none>

LUTLP-2#283 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r6/g1/inv3_inferred_i_1__55.
Related violations: <none>

LUTLP-2#284 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r6/g1/inv4_inferred_i_1__55.
Related violations: <none>

LUTLP-2#285 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r6/g1/inv5_inferred_i_1__55.
Related violations: <none>

LUTLP-2#286 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r7/g1/inv1_inferred_i_1__56.
Related violations: <none>

LUTLP-2#287 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r7/g1/inv2_inferred_i_1__56.
Related violations: <none>

LUTLP-2#288 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r7/g1/inv3_inferred_i_1__56.
Related violations: <none>

LUTLP-2#289 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r7/g1/inv4_inferred_i_1__56.
Related violations: <none>

LUTLP-2#290 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r7/g1/inv5_inferred_i_1__56.
Related violations: <none>

LUTLP-2#291 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r8/g1/inv1_inferred_i_1__57.
Related violations: <none>

LUTLP-2#292 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r8/g1/inv2_inferred_i_1__57.
Related violations: <none>

LUTLP-2#293 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r8/g1/inv3_inferred_i_1__57.
Related violations: <none>

LUTLP-2#294 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r8/g1/inv4_inferred_i_1__57.
Related violations: <none>

LUTLP-2#295 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r8/g1/inv5_inferred_i_1__57.
Related violations: <none>

LUTLP-2#296 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r9/g1/inv1_inferred_i_1__58.
Related violations: <none>

LUTLP-2#297 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r9/g1/inv2_inferred_i_1__58.
Related violations: <none>

LUTLP-2#298 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r9/g1/inv3_inferred_i_1__58.
Related violations: <none>

LUTLP-2#299 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r9/g1/inv4_inferred_i_1__58.
Related violations: <none>

LUTLP-2#300 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r9/g1/inv5_inferred_i_1__58.
Related violations: <none>

LUTLP-2#301 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r0/g1/inv1_inferred_i_1, netW/N1/R1/r0/g1/inv2_inferred_i_1, netW/N1/R1/r0/g1/inv3_inferred_i_1, netW/N1/R1/r0/g1/inv4_inferred_i_1, netW/N1/R1/r0/g1/inv5_inferred_i_1.
Related violations: <none>

LUTLP-2#302 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r1/g1/inv1_inferred_i_1__0, netW/N1/R1/r1/g1/inv2_inferred_i_1__0, netW/N1/R1/r1/g1/inv3_inferred_i_1__0, netW/N1/R1/r1/g1/inv4_inferred_i_1__0, netW/N1/R1/r1/g1/inv5_inferred_i_1__0.
Related violations: <none>

LUTLP-2#303 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r2/g1/inv1_inferred_i_1__1, netW/N1/R1/r2/g1/inv2_inferred_i_1__1, netW/N1/R1/r2/g1/inv3_inferred_i_1__1, netW/N1/R1/r2/g1/inv4_inferred_i_1__1, netW/N1/R1/r2/g1/inv5_inferred_i_1__1.
Related violations: <none>

LUTLP-2#304 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r3/g1/inv1_inferred_i_1__2, netW/N1/R1/r3/g1/inv2_inferred_i_1__2, netW/N1/R1/r3/g1/inv3_inferred_i_1__2, netW/N1/R1/r3/g1/inv4_inferred_i_1__2, netW/N1/R1/r3/g1/inv5_inferred_i_1__2.
Related violations: <none>

LUTLP-2#305 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r4/g1/inv1_inferred_i_1__3, netW/N1/R1/r4/g1/inv2_inferred_i_1__3, netW/N1/R1/r4/g1/inv3_inferred_i_1__3, netW/N1/R1/r4/g1/inv4_inferred_i_1__3, netW/N1/R1/r4/g1/inv5_inferred_i_1__3.
Related violations: <none>

LUTLP-2#306 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r5/g1/inv1_inferred_i_1__4, netW/N1/R1/r5/g1/inv2_inferred_i_1__4, netW/N1/R1/r5/g1/inv3_inferred_i_1__4, netW/N1/R1/r5/g1/inv4_inferred_i_1__4, netW/N1/R1/r5/g1/inv5_inferred_i_1__4.
Related violations: <none>

LUTLP-2#307 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r6/g1/inv1_inferred_i_1__5, netW/N1/R1/r6/g1/inv2_inferred_i_1__5, netW/N1/R1/r6/g1/inv3_inferred_i_1__5, netW/N1/R1/r6/g1/inv4_inferred_i_1__5, netW/N1/R1/r6/g1/inv5_inferred_i_1__5.
Related violations: <none>

LUTLP-2#308 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r7/g1/inv1_inferred_i_1__6, netW/N1/R1/r7/g1/inv2_inferred_i_1__6, netW/N1/R1/r7/g1/inv3_inferred_i_1__6, netW/N1/R1/r7/g1/inv4_inferred_i_1__6, netW/N1/R1/r7/g1/inv5_inferred_i_1__6.
Related violations: <none>

LUTLP-2#309 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r8/g1/inv1_inferred_i_1__7, netW/N1/R1/r8/g1/inv2_inferred_i_1__7, netW/N1/R1/r8/g1/inv3_inferred_i_1__7, netW/N1/R1/r8/g1/inv4_inferred_i_1__7, netW/N1/R1/r8/g1/inv5_inferred_i_1__7.
Related violations: <none>

LUTLP-2#310 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r9/g1/inv1_inferred_i_1__8, netW/N1/R1/r9/g1/inv2_inferred_i_1__8, netW/N1/R1/r9/g1/inv3_inferred_i_1__8, netW/N1/R1/r9/g1/inv4_inferred_i_1__8, netW/N1/R1/r9/g1/inv5_inferred_i_1__8.
Related violations: <none>

LUTLP-2#311 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r0/g1/inv1_inferred_i_1__9, netW/N2/R1/r0/g1/inv2_inferred_i_1__9, netW/N2/R1/r0/g1/inv3_inferred_i_1__9, netW/N2/R1/r0/g1/inv4_inferred_i_1__9, netW/N2/R1/r0/g1/inv5_inferred_i_1__9.
Related violations: <none>

LUTLP-2#312 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r1/g1/inv1_inferred_i_1__10, netW/N2/R1/r1/g1/inv2_inferred_i_1__10, netW/N2/R1/r1/g1/inv3_inferred_i_1__10, netW/N2/R1/r1/g1/inv4_inferred_i_1__10, netW/N2/R1/r1/g1/inv5_inferred_i_1__10.
Related violations: <none>

LUTLP-2#313 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r2/g1/inv1_inferred_i_1__11, netW/N2/R1/r2/g1/inv2_inferred_i_1__11, netW/N2/R1/r2/g1/inv3_inferred_i_1__11, netW/N2/R1/r2/g1/inv4_inferred_i_1__11, netW/N2/R1/r2/g1/inv5_inferred_i_1__11.
Related violations: <none>

LUTLP-2#314 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r3/g1/inv1_inferred_i_1__12, netW/N2/R1/r3/g1/inv2_inferred_i_1__12, netW/N2/R1/r3/g1/inv3_inferred_i_1__12, netW/N2/R1/r3/g1/inv4_inferred_i_1__12, netW/N2/R1/r3/g1/inv5_inferred_i_1__12.
Related violations: <none>

LUTLP-2#315 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r4/g1/inv1_inferred_i_1__13, netW/N2/R1/r4/g1/inv2_inferred_i_1__13, netW/N2/R1/r4/g1/inv3_inferred_i_1__13, netW/N2/R1/r4/g1/inv4_inferred_i_1__13, netW/N2/R1/r4/g1/inv5_inferred_i_1__13.
Related violations: <none>

LUTLP-2#316 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r5/g1/inv1_inferred_i_1__14, netW/N2/R1/r5/g1/inv2_inferred_i_1__14, netW/N2/R1/r5/g1/inv3_inferred_i_1__14, netW/N2/R1/r5/g1/inv4_inferred_i_1__14, netW/N2/R1/r5/g1/inv5_inferred_i_1__14.
Related violations: <none>

LUTLP-2#317 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r6/g1/inv1_inferred_i_1__15, netW/N2/R1/r6/g1/inv2_inferred_i_1__15, netW/N2/R1/r6/g1/inv3_inferred_i_1__15, netW/N2/R1/r6/g1/inv4_inferred_i_1__15, netW/N2/R1/r6/g1/inv5_inferred_i_1__15.
Related violations: <none>

LUTLP-2#318 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r7/g1/inv1_inferred_i_1__16, netW/N2/R1/r7/g1/inv2_inferred_i_1__16, netW/N2/R1/r7/g1/inv3_inferred_i_1__16, netW/N2/R1/r7/g1/inv4_inferred_i_1__16, netW/N2/R1/r7/g1/inv5_inferred_i_1__16.
Related violations: <none>

LUTLP-2#319 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r8/g1/inv1_inferred_i_1__17, netW/N2/R1/r8/g1/inv2_inferred_i_1__17, netW/N2/R1/r8/g1/inv3_inferred_i_1__17, netW/N2/R1/r8/g1/inv4_inferred_i_1__17, netW/N2/R1/r8/g1/inv5_inferred_i_1__17.
Related violations: <none>

LUTLP-2#320 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r9/g1/inv1_inferred_i_1__18, netW/N2/R1/r9/g1/inv2_inferred_i_1__18, netW/N2/R1/r9/g1/inv3_inferred_i_1__18, netW/N2/R1/r9/g1/inv4_inferred_i_1__18, netW/N2/R1/r9/g1/inv5_inferred_i_1__18.
Related violations: <none>

LUTLP-2#321 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r0/g1/inv1_inferred_i_1__19, netW/N3/R1/r0/g1/inv2_inferred_i_1__19, netW/N3/R1/r0/g1/inv3_inferred_i_1__19, netW/N3/R1/r0/g1/inv4_inferred_i_1__19, netW/N3/R1/r0/g1/inv5_inferred_i_1__19.
Related violations: <none>

LUTLP-2#322 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r1/g1/inv1_inferred_i_1__20, netW/N3/R1/r1/g1/inv2_inferred_i_1__20, netW/N3/R1/r1/g1/inv3_inferred_i_1__20, netW/N3/R1/r1/g1/inv4_inferred_i_1__20, netW/N3/R1/r1/g1/inv5_inferred_i_1__20.
Related violations: <none>

LUTLP-2#323 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r2/g1/inv1_inferred_i_1__21, netW/N3/R1/r2/g1/inv2_inferred_i_1__21, netW/N3/R1/r2/g1/inv3_inferred_i_1__21, netW/N3/R1/r2/g1/inv4_inferred_i_1__21, netW/N3/R1/r2/g1/inv5_inferred_i_1__21.
Related violations: <none>

LUTLP-2#324 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r3/g1/inv1_inferred_i_1__22, netW/N3/R1/r3/g1/inv2_inferred_i_1__22, netW/N3/R1/r3/g1/inv3_inferred_i_1__22, netW/N3/R1/r3/g1/inv4_inferred_i_1__22, netW/N3/R1/r3/g1/inv5_inferred_i_1__22.
Related violations: <none>

LUTLP-2#325 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r4/g1/inv1_inferred_i_1__23, netW/N3/R1/r4/g1/inv2_inferred_i_1__23, netW/N3/R1/r4/g1/inv3_inferred_i_1__23, netW/N3/R1/r4/g1/inv4_inferred_i_1__23, netW/N3/R1/r4/g1/inv5_inferred_i_1__23.
Related violations: <none>

LUTLP-2#326 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r5/g1/inv1_inferred_i_1__24, netW/N3/R1/r5/g1/inv2_inferred_i_1__24, netW/N3/R1/r5/g1/inv3_inferred_i_1__24, netW/N3/R1/r5/g1/inv4_inferred_i_1__24, netW/N3/R1/r5/g1/inv5_inferred_i_1__24.
Related violations: <none>

LUTLP-2#327 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r6/g1/inv1_inferred_i_1__25, netW/N3/R1/r6/g1/inv2_inferred_i_1__25, netW/N3/R1/r6/g1/inv3_inferred_i_1__25, netW/N3/R1/r6/g1/inv4_inferred_i_1__25, netW/N3/R1/r6/g1/inv5_inferred_i_1__25.
Related violations: <none>

LUTLP-2#328 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r7/g1/inv1_inferred_i_1__26, netW/N3/R1/r7/g1/inv2_inferred_i_1__26, netW/N3/R1/r7/g1/inv3_inferred_i_1__26, netW/N3/R1/r7/g1/inv4_inferred_i_1__26, netW/N3/R1/r7/g1/inv5_inferred_i_1__26.
Related violations: <none>

LUTLP-2#329 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r8/g1/inv1_inferred_i_1__27, netW/N3/R1/r8/g1/inv2_inferred_i_1__27, netW/N3/R1/r8/g1/inv3_inferred_i_1__27, netW/N3/R1/r8/g1/inv4_inferred_i_1__27, netW/N3/R1/r8/g1/inv5_inferred_i_1__27.
Related violations: <none>

LUTLP-2#330 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r9/g1/inv1_inferred_i_1__28, netW/N3/R1/r9/g1/inv2_inferred_i_1__28, netW/N3/R1/r9/g1/inv3_inferred_i_1__28, netW/N3/R1/r9/g1/inv4_inferred_i_1__28, netW/N3/R1/r9/g1/inv5_inferred_i_1__28.
Related violations: <none>

LUTLP-2#331 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r0/g1/inv1_inferred_i_1__29, netW/N4/R1/r0/g1/inv2_inferred_i_1__29, netW/N4/R1/r0/g1/inv3_inferred_i_1__29, netW/N4/R1/r0/g1/inv4_inferred_i_1__29, netW/N4/R1/r0/g1/inv5_inferred_i_1__29.
Related violations: <none>

LUTLP-2#332 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r1/g1/inv1_inferred_i_1__30, netW/N4/R1/r1/g1/inv2_inferred_i_1__30, netW/N4/R1/r1/g1/inv3_inferred_i_1__30, netW/N4/R1/r1/g1/inv4_inferred_i_1__30, netW/N4/R1/r1/g1/inv5_inferred_i_1__30.
Related violations: <none>

LUTLP-2#333 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r2/g1/inv1_inferred_i_1__31, netW/N4/R1/r2/g1/inv2_inferred_i_1__31, netW/N4/R1/r2/g1/inv3_inferred_i_1__31, netW/N4/R1/r2/g1/inv4_inferred_i_1__31, netW/N4/R1/r2/g1/inv5_inferred_i_1__31.
Related violations: <none>

LUTLP-2#334 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r3/g1/inv1_inferred_i_1__32, netW/N4/R1/r3/g1/inv2_inferred_i_1__32, netW/N4/R1/r3/g1/inv3_inferred_i_1__32, netW/N4/R1/r3/g1/inv4_inferred_i_1__32, netW/N4/R1/r3/g1/inv5_inferred_i_1__32.
Related violations: <none>

LUTLP-2#335 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r4/g1/inv1_inferred_i_1__33, netW/N4/R1/r4/g1/inv2_inferred_i_1__33, netW/N4/R1/r4/g1/inv3_inferred_i_1__33, netW/N4/R1/r4/g1/inv4_inferred_i_1__33, netW/N4/R1/r4/g1/inv5_inferred_i_1__33.
Related violations: <none>

LUTLP-2#336 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r5/g1/inv1_inferred_i_1__34, netW/N4/R1/r5/g1/inv2_inferred_i_1__34, netW/N4/R1/r5/g1/inv3_inferred_i_1__34, netW/N4/R1/r5/g1/inv4_inferred_i_1__34, netW/N4/R1/r5/g1/inv5_inferred_i_1__34.
Related violations: <none>

LUTLP-2#337 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r6/g1/inv1_inferred_i_1__35, netW/N4/R1/r6/g1/inv2_inferred_i_1__35, netW/N4/R1/r6/g1/inv3_inferred_i_1__35, netW/N4/R1/r6/g1/inv4_inferred_i_1__35, netW/N4/R1/r6/g1/inv5_inferred_i_1__35.
Related violations: <none>

LUTLP-2#338 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r7/g1/inv1_inferred_i_1__36, netW/N4/R1/r7/g1/inv2_inferred_i_1__36, netW/N4/R1/r7/g1/inv3_inferred_i_1__36, netW/N4/R1/r7/g1/inv4_inferred_i_1__36, netW/N4/R1/r7/g1/inv5_inferred_i_1__36.
Related violations: <none>

LUTLP-2#339 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r8/g1/inv1_inferred_i_1__37, netW/N4/R1/r8/g1/inv2_inferred_i_1__37, netW/N4/R1/r8/g1/inv3_inferred_i_1__37, netW/N4/R1/r8/g1/inv4_inferred_i_1__37, netW/N4/R1/r8/g1/inv5_inferred_i_1__37.
Related violations: <none>

LUTLP-2#340 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N4/R1/r9/g1/inv1_inferred_i_1__38, netW/N4/R1/r9/g1/inv2_inferred_i_1__38, netW/N4/R1/r9/g1/inv3_inferred_i_1__38, netW/N4/R1/r9/g1/inv4_inferred_i_1__38, netW/N4/R1/r9/g1/inv5_inferred_i_1__38.
Related violations: <none>

LUTLP-2#341 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r0/g1/inv1_inferred_i_1__39, netW/N5/R1/r0/g1/inv2_inferred_i_1__39, netW/N5/R1/r0/g1/inv3_inferred_i_1__39, netW/N5/R1/r0/g1/inv4_inferred_i_1__39, netW/N5/R1/r0/g1/inv5_inferred_i_1__39.
Related violations: <none>

LUTLP-2#342 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r1/g1/inv1_inferred_i_1__40, netW/N5/R1/r1/g1/inv2_inferred_i_1__40, netW/N5/R1/r1/g1/inv3_inferred_i_1__40, netW/N5/R1/r1/g1/inv4_inferred_i_1__40, netW/N5/R1/r1/g1/inv5_inferred_i_1__40.
Related violations: <none>

LUTLP-2#343 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r2/g1/inv1_inferred_i_1__41, netW/N5/R1/r2/g1/inv2_inferred_i_1__41, netW/N5/R1/r2/g1/inv3_inferred_i_1__41, netW/N5/R1/r2/g1/inv4_inferred_i_1__41, netW/N5/R1/r2/g1/inv5_inferred_i_1__41.
Related violations: <none>

LUTLP-2#344 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r3/g1/inv1_inferred_i_1__42, netW/N5/R1/r3/g1/inv2_inferred_i_1__42, netW/N5/R1/r3/g1/inv3_inferred_i_1__42, netW/N5/R1/r3/g1/inv4_inferred_i_1__42, netW/N5/R1/r3/g1/inv5_inferred_i_1__42.
Related violations: <none>

LUTLP-2#345 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r4/g1/inv1_inferred_i_1__43, netW/N5/R1/r4/g1/inv2_inferred_i_1__43, netW/N5/R1/r4/g1/inv3_inferred_i_1__43, netW/N5/R1/r4/g1/inv4_inferred_i_1__43, netW/N5/R1/r4/g1/inv5_inferred_i_1__43.
Related violations: <none>

LUTLP-2#346 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r5/g1/inv1_inferred_i_1__44, netW/N5/R1/r5/g1/inv2_inferred_i_1__44, netW/N5/R1/r5/g1/inv3_inferred_i_1__44, netW/N5/R1/r5/g1/inv4_inferred_i_1__44, netW/N5/R1/r5/g1/inv5_inferred_i_1__44.
Related violations: <none>

LUTLP-2#347 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r6/g1/inv1_inferred_i_1__45, netW/N5/R1/r6/g1/inv2_inferred_i_1__45, netW/N5/R1/r6/g1/inv3_inferred_i_1__45, netW/N5/R1/r6/g1/inv4_inferred_i_1__45, netW/N5/R1/r6/g1/inv5_inferred_i_1__45.
Related violations: <none>

LUTLP-2#348 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r7/g1/inv1_inferred_i_1__46, netW/N5/R1/r7/g1/inv2_inferred_i_1__46, netW/N5/R1/r7/g1/inv3_inferred_i_1__46, netW/N5/R1/r7/g1/inv4_inferred_i_1__46, netW/N5/R1/r7/g1/inv5_inferred_i_1__46.
Related violations: <none>

LUTLP-2#349 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r8/g1/inv1_inferred_i_1__47, netW/N5/R1/r8/g1/inv2_inferred_i_1__47, netW/N5/R1/r8/g1/inv3_inferred_i_1__47, netW/N5/R1/r8/g1/inv4_inferred_i_1__47, netW/N5/R1/r8/g1/inv5_inferred_i_1__47.
Related violations: <none>

LUTLP-2#350 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N5/R1/r9/g1/inv1_inferred_i_1__48, netW/N5/R1/r9/g1/inv2_inferred_i_1__48, netW/N5/R1/r9/g1/inv3_inferred_i_1__48, netW/N5/R1/r9/g1/inv4_inferred_i_1__48, netW/N5/R1/r9/g1/inv5_inferred_i_1__48.
Related violations: <none>

LUTLP-2#351 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r0/g1/inv1_inferred_i_1__49, netW/N6/R1/r0/g1/inv2_inferred_i_1__49, netW/N6/R1/r0/g1/inv3_inferred_i_1__49, netW/N6/R1/r0/g1/inv4_inferred_i_1__49, netW/N6/R1/r0/g1/inv5_inferred_i_1__49.
Related violations: <none>

LUTLP-2#352 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r1/g1/inv1_inferred_i_1__50, netW/N6/R1/r1/g1/inv2_inferred_i_1__50, netW/N6/R1/r1/g1/inv3_inferred_i_1__50, netW/N6/R1/r1/g1/inv4_inferred_i_1__50, netW/N6/R1/r1/g1/inv5_inferred_i_1__50.
Related violations: <none>

LUTLP-2#353 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r2/g1/inv1_inferred_i_1__51, netW/N6/R1/r2/g1/inv2_inferred_i_1__51, netW/N6/R1/r2/g1/inv3_inferred_i_1__51, netW/N6/R1/r2/g1/inv4_inferred_i_1__51, netW/N6/R1/r2/g1/inv5_inferred_i_1__51.
Related violations: <none>

LUTLP-2#354 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r3/g1/inv1_inferred_i_1__52, netW/N6/R1/r3/g1/inv2_inferred_i_1__52, netW/N6/R1/r3/g1/inv3_inferred_i_1__52, netW/N6/R1/r3/g1/inv4_inferred_i_1__52, netW/N6/R1/r3/g1/inv5_inferred_i_1__52.
Related violations: <none>

LUTLP-2#355 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r4/g1/inv1_inferred_i_1__53, netW/N6/R1/r4/g1/inv2_inferred_i_1__53, netW/N6/R1/r4/g1/inv3_inferred_i_1__53, netW/N6/R1/r4/g1/inv4_inferred_i_1__53, netW/N6/R1/r4/g1/inv5_inferred_i_1__53.
Related violations: <none>

LUTLP-2#356 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r5/g1/inv1_inferred_i_1__54, netW/N6/R1/r5/g1/inv2_inferred_i_1__54, netW/N6/R1/r5/g1/inv3_inferred_i_1__54, netW/N6/R1/r5/g1/inv4_inferred_i_1__54, netW/N6/R1/r5/g1/inv5_inferred_i_1__54.
Related violations: <none>

LUTLP-2#357 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r6/g1/inv1_inferred_i_1__55, netW/N6/R1/r6/g1/inv2_inferred_i_1__55, netW/N6/R1/r6/g1/inv3_inferred_i_1__55, netW/N6/R1/r6/g1/inv4_inferred_i_1__55, netW/N6/R1/r6/g1/inv5_inferred_i_1__55.
Related violations: <none>

LUTLP-2#358 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r7/g1/inv1_inferred_i_1__56, netW/N6/R1/r7/g1/inv2_inferred_i_1__56, netW/N6/R1/r7/g1/inv3_inferred_i_1__56, netW/N6/R1/r7/g1/inv4_inferred_i_1__56, netW/N6/R1/r7/g1/inv5_inferred_i_1__56.
Related violations: <none>

LUTLP-2#359 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r8/g1/inv1_inferred_i_1__57, netW/N6/R1/r8/g1/inv2_inferred_i_1__57, netW/N6/R1/r8/g1/inv3_inferred_i_1__57, netW/N6/R1/r8/g1/inv4_inferred_i_1__57, netW/N6/R1/r8/g1/inv5_inferred_i_1__57.
Related violations: <none>

LUTLP-2#360 Warning
Combinatorial Loop Allowed  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N6/R1/r9/g1/inv1_inferred_i_1__58, netW/N6/R1/r9/g1/inv2_inferred_i_1__58, netW/N6/R1/r9/g1/inv3_inferred_i_1__58, netW/N6/R1/r9/g1/inv4_inferred_i_1__58, netW/N6/R1/r9/g1/inv5_inferred_i_1__58.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net netW/N1/N1/G0/index_temp_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin netW/N1/N1/G0/index_temp_reg[2]_i_2/O, cell netW/N1/N1/G0/index_temp_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net netW/N1/N1/G0/prog_link_out_reg[0]_i_1__3_n_0 is a gated clock net sourced by a combinational pin netW/N1/N1/G0/prog_link_out_reg[0]_i_1__3/O, cell netW/N1/N1/G0/prog_link_out_reg[0]_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net netW/N1/N1/MEM0/Prob[0]_8 is a gated clock net sourced by a combinational pin netW/N1/N1/MEM0/Prob_reg[0][9]_i_1/O, cell netW/N1/N1/MEM0/Prob_reg[0][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net netW/N1/N1/MEM0/data_out_reg[9]_i_2_n_0 is a gated clock net sourced by a combinational pin netW/N1/N1/MEM0/data_out_reg[9]_i_2/O, cell netW/N1/N1/MEM0/data_out_reg[9]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net netW/N1/N1/MEM0/index_temp_reg[4]_i_2_n_0 is a gated clock net sourced by a combinational pin netW/N1/N1/MEM0/index_temp_reg[4]_i_2/O, cell netW/N1/N1/MEM0/index_temp_reg[4]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net netW/N2/N1/G0/index_temp_reg[2]_i_2__0_n_0 is a gated clock net sourced by a combinational pin netW/N2/N1/G0/index_temp_reg[2]_i_2__0/O, cell netW/N2/N1/G0/index_temp_reg[2]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net netW/N2/N1/G0/prog_link_out_reg[0]_i_1_n_0 is a gated clock net sourced by a combinational pin netW/N2/N1/G0/prog_link_out_reg[0]_i_1/O, cell netW/N2/N1/G0/prog_link_out_reg[0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net netW/N2/N1/MEM0/Prob[0]_9 is a gated clock net sourced by a combinational pin netW/N2/N1/MEM0/Prob_reg[0][8]_i_1/O, cell netW/N2/N1/MEM0/Prob_reg[0][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net netW/N2/N1/MEM0/data_out_reg[9]_i_2__0_n_0 is a gated clock net sourced by a combinational pin netW/N2/N1/MEM0/data_out_reg[9]_i_2__0/O, cell netW/N2/N1/MEM0/data_out_reg[9]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net netW/N2/N1/MEM0/index_temp_reg[4]_i_2__0_n_0 is a gated clock net sourced by a combinational pin netW/N2/N1/MEM0/index_temp_reg[4]_i_2__0/O, cell netW/N2/N1/MEM0/index_temp_reg[4]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net netW/N3/N1/G0/addr_out_reg[4]_i_2_n_0 is a gated clock net sourced by a combinational pin netW/N3/N1/G0/addr_out_reg[4]_i_2/O, cell netW/N3/N1/G0/addr_out_reg[4]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net netW/N3/N1/G0/index_temp_reg[2]_i_2__1_n_0 is a gated clock net sourced by a combinational pin netW/N3/N1/G0/index_temp_reg[2]_i_2__1/O, cell netW/N3/N1/G0/index_temp_reg[2]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net netW/N3/N1/G0/prog_link_out_reg[0]_i_1__0_n_0 is a gated clock net sourced by a combinational pin netW/N3/N1/G0/prog_link_out_reg[0]_i_1__0/O, cell netW/N3/N1/G0/prog_link_out_reg[0]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net netW/N3/N1/G0/prog_link_reg[0]_14 is a gated clock net sourced by a combinational pin netW/N3/N1/G0/prog_link_reg_reg[0][0]_i_1/O, cell netW/N3/N1/G0/prog_link_reg_reg[0][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net netW/N3/N1/G0/prog_link_reg[1]_13 is a gated clock net sourced by a combinational pin netW/N3/N1/G0/prog_link_reg_reg[1][0]_i_1/O, cell netW/N3/N1/G0/prog_link_reg_reg[1][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net netW/N3/N1/G0/prog_link_reg[2]_12 is a gated clock net sourced by a combinational pin netW/N3/N1/G0/prog_link_reg_reg[2][0]_i_1/O, cell netW/N3/N1/G0/prog_link_reg_reg[2][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net netW/N3/N1/G0/prog_link_reg[3]_11 is a gated clock net sourced by a combinational pin netW/N3/N1/G0/prog_link_reg_reg[3][0]_i_1/O, cell netW/N3/N1/G0/prog_link_reg_reg[3][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net netW/N3/N1/G0/prog_link_reg[4]_10 is a gated clock net sourced by a combinational pin netW/N3/N1/G0/prog_link_reg_reg[4][0]_i_1/O, cell netW/N3/N1/G0/prog_link_reg_reg[4][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net netW/N3/N1/MEM0/Prob[0]__0 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[0][9]_i_1__0/O, cell netW/N3/N1/MEM0/Prob_reg[0][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net netW/N3/N1/MEM0/Prob[10]_36 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[10][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[10][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net netW/N3/N1/MEM0/Prob[11]_35 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[11][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[11][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#22 Warning
Gated clock check  
Net netW/N3/N1/MEM0/Prob[12]_34 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[12][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[12][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#23 Warning
Gated clock check  
Net netW/N3/N1/MEM0/Prob[13]_33 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[13][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[13][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#24 Warning
Gated clock check  
Net netW/N3/N1/MEM0/Prob[14]_32 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[14][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[14][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#25 Warning
Gated clock check  
Net netW/N3/N1/MEM0/Prob[15]_31 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[15][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[15][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#26 Warning
Gated clock check  
Net netW/N3/N1/MEM0/Prob[16]_30 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[16][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[16][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#27 Warning
Gated clock check  
Net netW/N3/N1/MEM0/Prob[17]_29 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[17][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[17][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#28 Warning
Gated clock check  
Net netW/N3/N1/MEM0/Prob[18]_28 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[18][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[18][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#29 Warning
Gated clock check  
Net netW/N3/N1/MEM0/Prob[19]_27 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[19][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[19][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#30 Warning
Gated clock check  
Net netW/N3/N1/MEM0/Prob[1]_45 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[1][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[1][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#31 Warning
Gated clock check  
Net netW/N3/N1/MEM0/Prob[20]_26 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[20][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[20][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#32 Warning
Gated clock check  
Net netW/N3/N1/MEM0/Prob[21]_25 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[21][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[21][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#33 Warning
Gated clock check  
Net netW/N3/N1/MEM0/Prob[22]_24 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[22][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[22][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#34 Warning
Gated clock check  
Net netW/N3/N1/MEM0/Prob[23]_23 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[23][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[23][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#35 Warning
Gated clock check  
Net netW/N3/N1/MEM0/Prob[24]_22 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[24][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[24][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#36 Warning
Gated clock check  
Net netW/N3/N1/MEM0/Prob[25]_21 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[25][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[25][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#37 Warning
Gated clock check  
Net netW/N3/N1/MEM0/Prob[26]_20 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[26][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[26][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#38 Warning
Gated clock check  
Net netW/N3/N1/MEM0/Prob[27]_19 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[27][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[27][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#39 Warning
Gated clock check  
Net netW/N3/N1/MEM0/Prob[28]_18 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[28][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[28][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#40 Warning
Gated clock check  
Net netW/N3/N1/MEM0/Prob[29]_17 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[29][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[29][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#41 Warning
Gated clock check  
Net netW/N3/N1/MEM0/Prob[2]_44 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[2][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[2][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#42 Warning
Gated clock check  
Net netW/N3/N1/MEM0/Prob[30]_16 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[30][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[30][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#43 Warning
Gated clock check  
Net netW/N3/N1/MEM0/Prob[31]_15 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[31][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[31][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#44 Warning
Gated clock check  
Net netW/N3/N1/MEM0/Prob[3]_43 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[3][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[3][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#45 Warning
Gated clock check  
Net netW/N3/N1/MEM0/Prob[4]_42 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[4][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[4][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#46 Warning
Gated clock check  
Net netW/N3/N1/MEM0/Prob[5]_41 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[5][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[5][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#47 Warning
Gated clock check  
Net netW/N3/N1/MEM0/Prob[6]_40 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[6][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[6][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#48 Warning
Gated clock check  
Net netW/N3/N1/MEM0/Prob[7]_39 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[7][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[7][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#49 Warning
Gated clock check  
Net netW/N3/N1/MEM0/Prob[8]_38 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[8][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[8][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#50 Warning
Gated clock check  
Net netW/N3/N1/MEM0/Prob[9]_37 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[9][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[9][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#51 Warning
Gated clock check  
Net netW/N3/N1/MEM0/data_out_reg[9]_i_2__1_n_0 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/data_out_reg[9]_i_2__1/O, cell netW/N3/N1/MEM0/data_out_reg[9]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#52 Warning
Gated clock check  
Net netW/N3/N1/MEM0/index_temp_reg[4]_i_2__1_n_0 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/index_temp_reg[4]_i_2__1/O, cell netW/N3/N1/MEM0/index_temp_reg[4]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#53 Warning
Gated clock check  
Net netW/N4/N1/G0/addr_out_reg[4]_i_2__0_n_0 is a gated clock net sourced by a combinational pin netW/N4/N1/G0/addr_out_reg[4]_i_2__0/O, cell netW/N4/N1/G0/addr_out_reg[4]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#54 Warning
Gated clock check  
Net netW/N4/N1/G0/index_temp_reg[2]_i_2__2_n_0 is a gated clock net sourced by a combinational pin netW/N4/N1/G0/index_temp_reg[2]_i_2__2/O, cell netW/N4/N1/G0/index_temp_reg[2]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#55 Warning
Gated clock check  
Net netW/N4/N1/G0/prog_link_out_reg[0]_i_1__1_n_0 is a gated clock net sourced by a combinational pin netW/N4/N1/G0/prog_link_out_reg[0]_i_1__1/O, cell netW/N4/N1/G0/prog_link_out_reg[0]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#56 Warning
Gated clock check  
Net netW/N4/N1/G0/prog_link_reg[0]_50 is a gated clock net sourced by a combinational pin netW/N4/N1/G0/prog_link_reg_reg[0][0]_i_1__0/O, cell netW/N4/N1/G0/prog_link_reg_reg[0][0]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#57 Warning
Gated clock check  
Net netW/N4/N1/G0/prog_link_reg[1]_49 is a gated clock net sourced by a combinational pin netW/N4/N1/G0/prog_link_reg_reg[1][0]_i_1__0/O, cell netW/N4/N1/G0/prog_link_reg_reg[1][0]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#58 Warning
Gated clock check  
Net netW/N4/N1/G0/prog_link_reg[2]_48 is a gated clock net sourced by a combinational pin netW/N4/N1/G0/prog_link_reg_reg[2][0]_i_1__0/O, cell netW/N4/N1/G0/prog_link_reg_reg[2][0]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#59 Warning
Gated clock check  
Net netW/N4/N1/G0/prog_link_reg[3]_47 is a gated clock net sourced by a combinational pin netW/N4/N1/G0/prog_link_reg_reg[3][0]_i_1__0/O, cell netW/N4/N1/G0/prog_link_reg_reg[3][0]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#60 Warning
Gated clock check  
Net netW/N4/N1/G0/prog_link_reg[4]_46 is a gated clock net sourced by a combinational pin netW/N4/N1/G0/prog_link_reg_reg[4][0]_i_1__0/O, cell netW/N4/N1/G0/prog_link_reg_reg[4][0]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#61 Warning
Gated clock check  
Net netW/N4/N1/MEM0/Prob[0]__0 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[0][9]_i_1__1/O, cell netW/N4/N1/MEM0/Prob_reg[0][9]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#62 Warning
Gated clock check  
Net netW/N4/N1/MEM0/Prob[10]_72 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[10][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[10][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#63 Warning
Gated clock check  
Net netW/N4/N1/MEM0/Prob[11]_71 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[11][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[11][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#64 Warning
Gated clock check  
Net netW/N4/N1/MEM0/Prob[12]_70 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[12][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[12][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#65 Warning
Gated clock check  
Net netW/N4/N1/MEM0/Prob[13]_69 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[13][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[13][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#66 Warning
Gated clock check  
Net netW/N4/N1/MEM0/Prob[14]_68 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[14][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[14][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#67 Warning
Gated clock check  
Net netW/N4/N1/MEM0/Prob[15]_67 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[15][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[15][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#68 Warning
Gated clock check  
Net netW/N4/N1/MEM0/Prob[16]_66 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[16][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[16][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#69 Warning
Gated clock check  
Net netW/N4/N1/MEM0/Prob[17]_65 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[17][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[17][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#70 Warning
Gated clock check  
Net netW/N4/N1/MEM0/Prob[18]_64 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[18][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[18][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#71 Warning
Gated clock check  
Net netW/N4/N1/MEM0/Prob[19]_63 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[19][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[19][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#72 Warning
Gated clock check  
Net netW/N4/N1/MEM0/Prob[1]_81 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[1][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[1][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#73 Warning
Gated clock check  
Net netW/N4/N1/MEM0/Prob[20]_62 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[20][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[20][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#74 Warning
Gated clock check  
Net netW/N4/N1/MEM0/Prob[21]_61 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[21][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[21][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#75 Warning
Gated clock check  
Net netW/N4/N1/MEM0/Prob[22]_60 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[22][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[22][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#76 Warning
Gated clock check  
Net netW/N4/N1/MEM0/Prob[23]_59 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[23][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[23][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#77 Warning
Gated clock check  
Net netW/N4/N1/MEM0/Prob[24]_58 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[24][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[24][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#78 Warning
Gated clock check  
Net netW/N4/N1/MEM0/Prob[25]_57 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[25][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[25][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#79 Warning
Gated clock check  
Net netW/N4/N1/MEM0/Prob[26]_56 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[26][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[26][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#80 Warning
Gated clock check  
Net netW/N4/N1/MEM0/Prob[27]_55 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[27][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[27][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#81 Warning
Gated clock check  
Net netW/N4/N1/MEM0/Prob[28]_54 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[28][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[28][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#82 Warning
Gated clock check  
Net netW/N4/N1/MEM0/Prob[29]_53 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[29][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[29][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#83 Warning
Gated clock check  
Net netW/N4/N1/MEM0/Prob[2]_80 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[2][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[2][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#84 Warning
Gated clock check  
Net netW/N4/N1/MEM0/Prob[30]_52 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[30][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[30][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#85 Warning
Gated clock check  
Net netW/N4/N1/MEM0/Prob[31]_51 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[31][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[31][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#86 Warning
Gated clock check  
Net netW/N4/N1/MEM0/Prob[3]_79 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[3][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[3][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#87 Warning
Gated clock check  
Net netW/N4/N1/MEM0/Prob[4]_78 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[4][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[4][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#88 Warning
Gated clock check  
Net netW/N4/N1/MEM0/Prob[5]_77 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[5][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[5][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#89 Warning
Gated clock check  
Net netW/N4/N1/MEM0/Prob[6]_76 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[6][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[6][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#90 Warning
Gated clock check  
Net netW/N4/N1/MEM0/Prob[7]_75 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[7][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[7][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#91 Warning
Gated clock check  
Net netW/N4/N1/MEM0/Prob[8]_74 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[8][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[8][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#92 Warning
Gated clock check  
Net netW/N4/N1/MEM0/Prob[9]_73 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[9][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[9][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#93 Warning
Gated clock check  
Net netW/N4/N1/MEM0/data_out_reg[9]_i_2__2_n_0 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/data_out_reg[9]_i_2__2/O, cell netW/N4/N1/MEM0/data_out_reg[9]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#94 Warning
Gated clock check  
Net netW/N4/N1/MEM0/index_temp_reg[4]_i_2__2_n_0 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/index_temp_reg[4]_i_2__2/O, cell netW/N4/N1/MEM0/index_temp_reg[4]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#95 Warning
Gated clock check  
Net netW/N5/N1/G0/addr_out_reg[4]_i_2__1_n_0 is a gated clock net sourced by a combinational pin netW/N5/N1/G0/addr_out_reg[4]_i_2__1/O, cell netW/N5/N1/G0/addr_out_reg[4]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#96 Warning
Gated clock check  
Net netW/N5/N1/G0/index_temp_reg[2]_i_2__3_n_0 is a gated clock net sourced by a combinational pin netW/N5/N1/G0/index_temp_reg[2]_i_2__3/O, cell netW/N5/N1/G0/index_temp_reg[2]_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#97 Warning
Gated clock check  
Net netW/N5/N1/G0/prog_link_out_reg[0]_i_1__2_n_0 is a gated clock net sourced by a combinational pin netW/N5/N1/G0/prog_link_out_reg[0]_i_1__2/O, cell netW/N5/N1/G0/prog_link_out_reg[0]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#98 Warning
Gated clock check  
Net netW/N5/N1/G0/prog_link_reg[0]_86 is a gated clock net sourced by a combinational pin netW/N5/N1/G0/prog_link_reg_reg[0][0]_i_1__1/O, cell netW/N5/N1/G0/prog_link_reg_reg[0][0]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#99 Warning
Gated clock check  
Net netW/N5/N1/G0/prog_link_reg[1]_85 is a gated clock net sourced by a combinational pin netW/N5/N1/G0/prog_link_reg_reg[1][0]_i_1__1/O, cell netW/N5/N1/G0/prog_link_reg_reg[1][0]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#100 Warning
Gated clock check  
Net netW/N5/N1/G0/prog_link_reg[2]_84 is a gated clock net sourced by a combinational pin netW/N5/N1/G0/prog_link_reg_reg[2][0]_i_1__1/O, cell netW/N5/N1/G0/prog_link_reg_reg[2][0]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#101 Warning
Gated clock check  
Net netW/N5/N1/G0/prog_link_reg[3]_83 is a gated clock net sourced by a combinational pin netW/N5/N1/G0/prog_link_reg_reg[3][0]_i_1__1/O, cell netW/N5/N1/G0/prog_link_reg_reg[3][0]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#102 Warning
Gated clock check  
Net netW/N5/N1/G0/prog_link_reg[4]_82 is a gated clock net sourced by a combinational pin netW/N5/N1/G0/prog_link_reg_reg[4][0]_i_1__1/O, cell netW/N5/N1/G0/prog_link_reg_reg[4][0]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#103 Warning
Gated clock check  
Net netW/N5/N1/MEM0/Prob[0]__0 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[0][9]_i_1__2/O, cell netW/N5/N1/MEM0/Prob_reg[0][9]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#104 Warning
Gated clock check  
Net netW/N5/N1/MEM0/Prob[10]_108 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[10][9]_i_1__1/O, cell netW/N5/N1/MEM0/Prob_reg[10][9]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#105 Warning
Gated clock check  
Net netW/N5/N1/MEM0/Prob[11]_107 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[11][9]_i_1__1/O, cell netW/N5/N1/MEM0/Prob_reg[11][9]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#106 Warning
Gated clock check  
Net netW/N5/N1/MEM0/Prob[12]_106 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[12][9]_i_1__1/O, cell netW/N5/N1/MEM0/Prob_reg[12][9]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#107 Warning
Gated clock check  
Net netW/N5/N1/MEM0/Prob[13]_105 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[13][9]_i_1__1/O, cell netW/N5/N1/MEM0/Prob_reg[13][9]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#108 Warning
Gated clock check  
Net netW/N5/N1/MEM0/Prob[14]_104 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[14][9]_i_1__1/O, cell netW/N5/N1/MEM0/Prob_reg[14][9]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#109 Warning
Gated clock check  
Net netW/N5/N1/MEM0/Prob[15]_103 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[15][9]_i_1__1/O, cell netW/N5/N1/MEM0/Prob_reg[15][9]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#110 Warning
Gated clock check  
Net netW/N5/N1/MEM0/Prob[16]_102 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[16][9]_i_1__1/O, cell netW/N5/N1/MEM0/Prob_reg[16][9]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#111 Warning
Gated clock check  
Net netW/N5/N1/MEM0/Prob[17]_101 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[17][9]_i_1__1/O, cell netW/N5/N1/MEM0/Prob_reg[17][9]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#112 Warning
Gated clock check  
Net netW/N5/N1/MEM0/Prob[18]_100 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[18][9]_i_1__1/O, cell netW/N5/N1/MEM0/Prob_reg[18][9]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#113 Warning
Gated clock check  
Net netW/N5/N1/MEM0/Prob[19]_99 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[19][9]_i_1__1/O, cell netW/N5/N1/MEM0/Prob_reg[19][9]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#114 Warning
Gated clock check  
Net netW/N5/N1/MEM0/Prob[1]_117 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[1][9]_i_1__1/O, cell netW/N5/N1/MEM0/Prob_reg[1][9]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#115 Warning
Gated clock check  
Net netW/N5/N1/MEM0/Prob[20]_98 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[20][9]_i_1__1/O, cell netW/N5/N1/MEM0/Prob_reg[20][9]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#116 Warning
Gated clock check  
Net netW/N5/N1/MEM0/Prob[21]_97 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[21][9]_i_1__1/O, cell netW/N5/N1/MEM0/Prob_reg[21][9]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#117 Warning
Gated clock check  
Net netW/N5/N1/MEM0/Prob[22]_96 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[22][9]_i_1__1/O, cell netW/N5/N1/MEM0/Prob_reg[22][9]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#118 Warning
Gated clock check  
Net netW/N5/N1/MEM0/Prob[23]_95 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[23][9]_i_1__1/O, cell netW/N5/N1/MEM0/Prob_reg[23][9]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#119 Warning
Gated clock check  
Net netW/N5/N1/MEM0/Prob[24]_94 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[24][9]_i_1__1/O, cell netW/N5/N1/MEM0/Prob_reg[24][9]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#120 Warning
Gated clock check  
Net netW/N5/N1/MEM0/Prob[25]_93 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[25][9]_i_1__1/O, cell netW/N5/N1/MEM0/Prob_reg[25][9]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#121 Warning
Gated clock check  
Net netW/N5/N1/MEM0/Prob[26]_92 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[26][9]_i_1__1/O, cell netW/N5/N1/MEM0/Prob_reg[26][9]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#122 Warning
Gated clock check  
Net netW/N5/N1/MEM0/Prob[27]_91 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[27][9]_i_1__1/O, cell netW/N5/N1/MEM0/Prob_reg[27][9]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#123 Warning
Gated clock check  
Net netW/N5/N1/MEM0/Prob[28]_90 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[28][9]_i_1__1/O, cell netW/N5/N1/MEM0/Prob_reg[28][9]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#124 Warning
Gated clock check  
Net netW/N5/N1/MEM0/Prob[29]_89 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[29][9]_i_1__1/O, cell netW/N5/N1/MEM0/Prob_reg[29][9]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#125 Warning
Gated clock check  
Net netW/N5/N1/MEM0/Prob[2]_116 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[2][9]_i_1__1/O, cell netW/N5/N1/MEM0/Prob_reg[2][9]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#126 Warning
Gated clock check  
Net netW/N5/N1/MEM0/Prob[30]_88 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[30][9]_i_1__1/O, cell netW/N5/N1/MEM0/Prob_reg[30][9]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#127 Warning
Gated clock check  
Net netW/N5/N1/MEM0/Prob[31]_87 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[31][9]_i_1__1/O, cell netW/N5/N1/MEM0/Prob_reg[31][9]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#128 Warning
Gated clock check  
Net netW/N5/N1/MEM0/Prob[3]_115 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[3][9]_i_1__1/O, cell netW/N5/N1/MEM0/Prob_reg[3][9]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#129 Warning
Gated clock check  
Net netW/N5/N1/MEM0/Prob[4]_114 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[4][9]_i_1__1/O, cell netW/N5/N1/MEM0/Prob_reg[4][9]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#130 Warning
Gated clock check  
Net netW/N5/N1/MEM0/Prob[5]_113 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[5][9]_i_1__1/O, cell netW/N5/N1/MEM0/Prob_reg[5][9]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#131 Warning
Gated clock check  
Net netW/N5/N1/MEM0/Prob[6]_112 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[6][9]_i_1__1/O, cell netW/N5/N1/MEM0/Prob_reg[6][9]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#132 Warning
Gated clock check  
Net netW/N5/N1/MEM0/Prob[7]_111 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[7][9]_i_1__1/O, cell netW/N5/N1/MEM0/Prob_reg[7][9]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#133 Warning
Gated clock check  
Net netW/N5/N1/MEM0/Prob[8]_110 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[8][9]_i_1__1/O, cell netW/N5/N1/MEM0/Prob_reg[8][9]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#134 Warning
Gated clock check  
Net netW/N5/N1/MEM0/Prob[9]_109 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[9][9]_i_1__1/O, cell netW/N5/N1/MEM0/Prob_reg[9][9]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#135 Warning
Gated clock check  
Net netW/N5/N1/MEM0/data_out_reg[9]_i_2__3_n_0 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/data_out_reg[9]_i_2__3/O, cell netW/N5/N1/MEM0/data_out_reg[9]_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#136 Warning
Gated clock check  
Net netW/N5/N1/MEM0/index_temp_reg[4]_i_2__3_n_0 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/index_temp_reg[4]_i_2__3/O, cell netW/N5/N1/MEM0/index_temp_reg[4]_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#137 Warning
Gated clock check  
Net netW/N6/N1/G0//i__n_0 is a gated clock net sourced by a combinational pin netW/N6/N1/G0//i_/O, cell netW/N6/N1/G0//i_. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#138 Warning
Gated clock check  
Net netW/N6/N1/G0/__6/i__n_0 is a gated clock net sourced by a combinational pin netW/N6/N1/G0/__6/i_/O, cell netW/N6/N1/G0/__6/i_. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#139 Warning
Gated clock check  
Net netW/N6/N1/G0/prog_link_reg[0]_122 is a gated clock net sourced by a combinational pin netW/N6/N1/G0/__4/i_/O, cell netW/N6/N1/G0/__4/i_. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#140 Warning
Gated clock check  
Net netW/N6/N1/G0/prog_link_reg[1]_121 is a gated clock net sourced by a combinational pin netW/N6/N1/G0/__3/i_/O, cell netW/N6/N1/G0/__3/i_. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#141 Warning
Gated clock check  
Net netW/N6/N1/G0/prog_link_reg[2]_120 is a gated clock net sourced by a combinational pin netW/N6/N1/G0/__2/i_/O, cell netW/N6/N1/G0/__2/i_. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#142 Warning
Gated clock check  
Net netW/N6/N1/G0/prog_link_reg[3]_119 is a gated clock net sourced by a combinational pin netW/N6/N1/G0/__1/i_/O, cell netW/N6/N1/G0/__1/i_. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#143 Warning
Gated clock check  
Net netW/N6/N1/G0/prog_link_reg[4]_118 is a gated clock net sourced by a combinational pin netW/N6/N1/G0/__0/i_/O, cell netW/N6/N1/G0/__0/i_. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#144 Warning
Gated clock check  
Net netW/N6/N1/MEM0/Prob[0]__0 is a gated clock net sourced by a combinational pin netW/N6/N1/MEM0/Prob_reg[0][9]_i_1__3/O, cell netW/N6/N1/MEM0/Prob_reg[0][9]_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#145 Warning
Gated clock check  
Net netW/N6/N1/MEM0/Prob[10]_144 is a gated clock net sourced by a combinational pin netW/N6/N1/MEM0/Prob_reg[10][9]_i_1__2/O, cell netW/N6/N1/MEM0/Prob_reg[10][9]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#146 Warning
Gated clock check  
Net netW/N6/N1/MEM0/Prob[11]_143 is a gated clock net sourced by a combinational pin netW/N6/N1/MEM0/Prob_reg[11][9]_i_1__2/O, cell netW/N6/N1/MEM0/Prob_reg[11][9]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#147 Warning
Gated clock check  
Net netW/N6/N1/MEM0/Prob[12]_142 is a gated clock net sourced by a combinational pin netW/N6/N1/MEM0/Prob_reg[12][9]_i_1__2/O, cell netW/N6/N1/MEM0/Prob_reg[12][9]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#148 Warning
Gated clock check  
Net netW/N6/N1/MEM0/Prob[13]_141 is a gated clock net sourced by a combinational pin netW/N6/N1/MEM0/Prob_reg[13][9]_i_1__2/O, cell netW/N6/N1/MEM0/Prob_reg[13][9]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#149 Warning
Gated clock check  
Net netW/N6/N1/MEM0/Prob[14]_140 is a gated clock net sourced by a combinational pin netW/N6/N1/MEM0/Prob_reg[14][9]_i_1__2/O, cell netW/N6/N1/MEM0/Prob_reg[14][9]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#150 Warning
Gated clock check  
Net netW/N6/N1/MEM0/Prob[15]_139 is a gated clock net sourced by a combinational pin netW/N6/N1/MEM0/Prob_reg[15][9]_i_1__2/O, cell netW/N6/N1/MEM0/Prob_reg[15][9]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#151 Warning
Gated clock check  
Net netW/N6/N1/MEM0/Prob[16]_138 is a gated clock net sourced by a combinational pin netW/N6/N1/MEM0/Prob_reg[16][9]_i_1__2/O, cell netW/N6/N1/MEM0/Prob_reg[16][9]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#152 Warning
Gated clock check  
Net netW/N6/N1/MEM0/Prob[17]_137 is a gated clock net sourced by a combinational pin netW/N6/N1/MEM0/Prob_reg[17][9]_i_1__2/O, cell netW/N6/N1/MEM0/Prob_reg[17][9]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#153 Warning
Gated clock check  
Net netW/N6/N1/MEM0/Prob[18]_136 is a gated clock net sourced by a combinational pin netW/N6/N1/MEM0/Prob_reg[18][9]_i_1__2/O, cell netW/N6/N1/MEM0/Prob_reg[18][9]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#154 Warning
Gated clock check  
Net netW/N6/N1/MEM0/Prob[19]_135 is a gated clock net sourced by a combinational pin netW/N6/N1/MEM0/Prob_reg[19][9]_i_1__2/O, cell netW/N6/N1/MEM0/Prob_reg[19][9]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#155 Warning
Gated clock check  
Net netW/N6/N1/MEM0/Prob[1]_153 is a gated clock net sourced by a combinational pin netW/N6/N1/MEM0/Prob_reg[1][9]_i_1__2/O, cell netW/N6/N1/MEM0/Prob_reg[1][9]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#156 Warning
Gated clock check  
Net netW/N6/N1/MEM0/Prob[20]_134 is a gated clock net sourced by a combinational pin netW/N6/N1/MEM0/Prob_reg[20][9]_i_1__2/O, cell netW/N6/N1/MEM0/Prob_reg[20][9]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#157 Warning
Gated clock check  
Net netW/N6/N1/MEM0/Prob[21]_133 is a gated clock net sourced by a combinational pin netW/N6/N1/MEM0/Prob_reg[21][9]_i_1__2/O, cell netW/N6/N1/MEM0/Prob_reg[21][9]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#158 Warning
Gated clock check  
Net netW/N6/N1/MEM0/Prob[22]_132 is a gated clock net sourced by a combinational pin netW/N6/N1/MEM0/Prob_reg[22][9]_i_1__2/O, cell netW/N6/N1/MEM0/Prob_reg[22][9]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#159 Warning
Gated clock check  
Net netW/N6/N1/MEM0/Prob[23]_131 is a gated clock net sourced by a combinational pin netW/N6/N1/MEM0/Prob_reg[23][9]_i_1__2/O, cell netW/N6/N1/MEM0/Prob_reg[23][9]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#160 Warning
Gated clock check  
Net netW/N6/N1/MEM0/Prob[24]_130 is a gated clock net sourced by a combinational pin netW/N6/N1/MEM0/Prob_reg[24][9]_i_1__2/O, cell netW/N6/N1/MEM0/Prob_reg[24][9]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#161 Warning
Gated clock check  
Net netW/N6/N1/MEM0/Prob[25]_129 is a gated clock net sourced by a combinational pin netW/N6/N1/MEM0/Prob_reg[25][9]_i_1__2/O, cell netW/N6/N1/MEM0/Prob_reg[25][9]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#162 Warning
Gated clock check  
Net netW/N6/N1/MEM0/Prob[26]_128 is a gated clock net sourced by a combinational pin netW/N6/N1/MEM0/Prob_reg[26][9]_i_1__2/O, cell netW/N6/N1/MEM0/Prob_reg[26][9]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#163 Warning
Gated clock check  
Net netW/N6/N1/MEM0/Prob[27]_127 is a gated clock net sourced by a combinational pin netW/N6/N1/MEM0/Prob_reg[27][9]_i_1__2/O, cell netW/N6/N1/MEM0/Prob_reg[27][9]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#164 Warning
Gated clock check  
Net netW/N6/N1/MEM0/Prob[28]_126 is a gated clock net sourced by a combinational pin netW/N6/N1/MEM0/Prob_reg[28][9]_i_1__2/O, cell netW/N6/N1/MEM0/Prob_reg[28][9]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#165 Warning
Gated clock check  
Net netW/N6/N1/MEM0/Prob[29]_125 is a gated clock net sourced by a combinational pin netW/N6/N1/MEM0/Prob_reg[29][9]_i_1__2/O, cell netW/N6/N1/MEM0/Prob_reg[29][9]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#166 Warning
Gated clock check  
Net netW/N6/N1/MEM0/Prob[2]_152 is a gated clock net sourced by a combinational pin netW/N6/N1/MEM0/Prob_reg[2][9]_i_1__2/O, cell netW/N6/N1/MEM0/Prob_reg[2][9]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#167 Warning
Gated clock check  
Net netW/N6/N1/MEM0/Prob[30]_124 is a gated clock net sourced by a combinational pin netW/N6/N1/MEM0/Prob_reg[30][9]_i_1__2/O, cell netW/N6/N1/MEM0/Prob_reg[30][9]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#168 Warning
Gated clock check  
Net netW/N6/N1/MEM0/Prob[31]_123 is a gated clock net sourced by a combinational pin netW/N6/N1/MEM0/Prob_reg[31][9]_i_1__2/O, cell netW/N6/N1/MEM0/Prob_reg[31][9]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#169 Warning
Gated clock check  
Net netW/N6/N1/MEM0/Prob[3]_151 is a gated clock net sourced by a combinational pin netW/N6/N1/MEM0/Prob_reg[3][9]_i_1__2/O, cell netW/N6/N1/MEM0/Prob_reg[3][9]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#170 Warning
Gated clock check  
Net netW/N6/N1/MEM0/Prob[4]_150 is a gated clock net sourced by a combinational pin netW/N6/N1/MEM0/Prob_reg[4][9]_i_1__2/O, cell netW/N6/N1/MEM0/Prob_reg[4][9]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#171 Warning
Gated clock check  
Net netW/N6/N1/MEM0/Prob[5]_149 is a gated clock net sourced by a combinational pin netW/N6/N1/MEM0/Prob_reg[5][9]_i_1__2/O, cell netW/N6/N1/MEM0/Prob_reg[5][9]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#172 Warning
Gated clock check  
Net netW/N6/N1/MEM0/Prob[6]_148 is a gated clock net sourced by a combinational pin netW/N6/N1/MEM0/Prob_reg[6][9]_i_1__2/O, cell netW/N6/N1/MEM0/Prob_reg[6][9]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#173 Warning
Gated clock check  
Net netW/N6/N1/MEM0/Prob[7]_147 is a gated clock net sourced by a combinational pin netW/N6/N1/MEM0/Prob_reg[7][9]_i_1__2/O, cell netW/N6/N1/MEM0/Prob_reg[7][9]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#174 Warning
Gated clock check  
Net netW/N6/N1/MEM0/Prob[8]_146 is a gated clock net sourced by a combinational pin netW/N6/N1/MEM0/Prob_reg[8][9]_i_1__2/O, cell netW/N6/N1/MEM0/Prob_reg[8][9]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#175 Warning
Gated clock check  
Net netW/N6/N1/MEM0/Prob[9]_145 is a gated clock net sourced by a combinational pin netW/N6/N1/MEM0/Prob_reg[9][9]_i_1__2/O, cell netW/N6/N1/MEM0/Prob_reg[9][9]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#176 Warning
Gated clock check  
Net netW/N6/N1/MEM0/data_out_reg[9]_i_2__4_n_0 is a gated clock net sourced by a combinational pin netW/N6/N1/MEM0/data_out_reg[9]_i_2__4/O, cell netW/N6/N1/MEM0/data_out_reg[9]_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#177 Warning
Gated clock check  
Net netW/N6/N1/MEM0/index_temp_reg[4]_i_2__4_n_0 is a gated clock net sourced by a combinational pin netW/N6/N1/MEM0/index_temp_reg[4]_i_2__4/O, cell netW/N6/N1/MEM0/index_temp_reg[4]_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>

AVAL-4#1 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
vip_moy1/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_multadd/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#2 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
vip_moy1/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#3 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
vip_moy1/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#4 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
vip_moy1/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#5 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
vip_moy1/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#6 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
vip_moy1/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#7 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
vip_moy1/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#8 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
vip_moy1/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[3].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#9 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
vip_moy1/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[3].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#10 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
vip_moy1/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#11 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
vip_moy2/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_multadd/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#12 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
vip_moy2/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#13 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
vip_moy2/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#14 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
vip_moy2/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#15 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
vip_moy2/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#16 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
vip_moy2/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#17 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
vip_moy2/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#18 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
vip_moy2/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[3].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#19 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
vip_moy2/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[3].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#20 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
vip_moy2/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#1 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
vip_moy1/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#2 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
vip_moy1/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#3 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
vip_moy1/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#4 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
vip_moy1/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[3].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#5 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
vip_moy1/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#6 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
vip_moy2/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#7 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
vip_moy2/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#8 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
vip_moy2/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#9 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
vip_moy2/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[3].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#10 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
vip_moy2/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>


