// Seed: 1998880359
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_6;
  assign id_1 = id_6;
endmodule
module module_1 (
    output tri1 id_0,
    output wor id_1,
    output wor id_2,
    output tri0 id_3,
    input wor id_4,
    input uwire id_5,
    input uwire id_6,
    input supply0 id_7,
    input wand id_8,
    input tri0 id_9,
    input wor id_10,
    output tri0 id_11,
    output uwire id_12,
    input tri id_13,
    output tri0 id_14,
    input wand id_15,
    input wire id_16,
    output wire id_17,
    input uwire id_18,
    input tri0 id_19,
    input tri1 id_20
    , id_39,
    output tri0 id_21,
    output logic id_22,
    input uwire id_23,
    output wire id_24,
    input tri0 id_25,
    input uwire id_26,
    input tri0 id_27,
    input tri id_28,
    output wire id_29,
    output tri id_30,
    input tri0 id_31,
    output wand id_32,
    output logic id_33,
    input tri0 id_34,
    input tri1 id_35,
    input wand id_36,
    output uwire id_37
);
  always
  fork : id_40
    id_41("", 1 - 1'h0);
    id_42();
    begin
      id_22 <= 1 == 1;
      if (1'h0) begin
        id_33 <= 1 & 1;
      end
    end
  join : id_43
  module_0(
      id_41, id_41, id_43
  );
endmodule
