// Seed: 1931702137
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout tri0 id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = 1;
endmodule
module module_1 (
    output tri   id_0,
    output wire  id_1,
    input  uwire id_2,
    output tri0  id_3,
    input  wire  id_4,
    input  tri0  id_5,
    output uwire id_6#(.id_22(1)),
    input  tri0  id_7
    , id_23,
    output tri   id_8,
    input  tri0  id_9,
    input  wand  id_10,
    input  tri0  id_11,
    output tri1  id_12,
    output wand  id_13,
    output tri0  id_14,
    input  wire  id_15,
    input  wand  id_16,
    output tri1  id_17,
    output tri0  id_18,
    input  uwire id_19,
    input  wire  id_20
);
  always @* @(posedge id_22) #1 assert (1'b0);
  module_0 modCall_1 (
      id_22,
      id_23,
      id_23,
      id_22,
      id_22,
      id_23,
      id_22,
      id_23
  );
endmodule
