{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1689323726430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1689323726431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 14 05:35:26 2023 " "Processing started: Fri Jul 14 05:35:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1689323726431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1689323726431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Datapath -c Datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off Datapath -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1689323726431 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1689323726646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/ula/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-rtl " "Found design unit 1: ula-rtl" {  } { { "Componentes/ULA/ula.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/ula.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689323726915 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "Componentes/ULA/ula.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689323726915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689323726915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/ula/sum_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/ula/sum_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum_16-comp " "Found design unit 1: sum_16-comp" {  } { { "Componentes/ULA/sum_16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/sum_16.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689323726916 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum_16 " "Found entity 1: sum_16" {  } { { "Componentes/ULA/sum_16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/sum_16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689323726916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689323726916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/ula/full_adder_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/ula/full_adder_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_16-comp " "Found design unit 1: full_adder_16-comp" {  } { { "Componentes/ULA/full_adder_16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/full_adder_16.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689323726917 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_16 " "Found entity 1: full_adder_16" {  } { { "Componentes/ULA/full_adder_16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/full_adder_16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689323726917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689323726917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/ula/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/ula/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-behav " "Found design unit 1: full_adder-behav" {  } { { "Componentes/ULA/full_adder.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/full_adder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689323726919 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "Componentes/ULA/full_adder.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/full_adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689323726919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689323726919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/ula/extensor_al.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/ula/extensor_al.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensor_al-rtl " "Found design unit 1: extensor_al-rtl" {  } { { "Componentes/ULA/extensor_al.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/extensor_al.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689323726920 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensor_al " "Found entity 1: extensor_al" {  } { { "Componentes/ULA/extensor_al.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/extensor_al.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689323726920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689323726920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/ula/comp16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/ula/comp16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp16bit-behav " "Found design unit 1: comp16bit-behav" {  } { { "Componentes/ULA/comp16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/comp16bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689323726922 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp16bit " "Found entity 1: comp16bit" {  } { { "Componentes/ULA/comp16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/comp16bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689323726922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689323726922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/ula/cinext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/ula/cinext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cinext-arc " "Found design unit 1: cinext-arc" {  } { { "Componentes/ULA/cinext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/cinext.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689323726923 ""} { "Info" "ISGN_ENTITY_NAME" "1 cinext " "Found entity 1: cinext" {  } { { "Componentes/ULA/cinext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/cinext.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689323726923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689323726923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/ula/abext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/ula/abext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 abext-arc " "Found design unit 1: abext-arc" {  } { { "Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689323726924 ""} { "Info" "ISGN_ENTITY_NAME" "1 abext " "Found entity 1: abext" {  } { { "Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689323726924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689323726924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/multiplexador/mux16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/multiplexador/mux16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16bit-behav " "Found design unit 1: mux16bit-behav" {  } { { "Componentes/Multiplexador/mux16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Multiplexador/mux16bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689323726926 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16bit " "Found entity 1: mux16bit" {  } { { "Componentes/Multiplexador/mux16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Multiplexador/mux16bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689323726926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689323726926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/banco_de_registradores/componentes/registrador_1x16/ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/banco_de_registradores/componentes/registrador_1x16/ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-Behavioral " "Found design unit 1: FFD-Behavioral" {  } { { "Componentes/Banco_de_registradores/Componentes/registrador_1x16/ffd.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/Componentes/registrador_1x16/ffd.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689323726927 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "Componentes/Banco_de_registradores/Componentes/registrador_1x16/ffd.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/Componentes/registrador_1x16/ffd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689323726927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689323726927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/banco_de_registradores/componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/banco_de_registradores/componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tri_states_driver_16bit-behav " "Found design unit 1: tri_states_driver_16bit-behav" {  } { { "Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689323726929 ""} { "Info" "ISGN_ENTITY_NAME" "1 tri_states_driver_16bit " "Found entity 1: tri_states_driver_16bit" {  } { { "Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689323726929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689323726929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/banco_de_registradores/componentes/decodificador/dcd_4x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/banco_de_registradores/componentes/decodificador/dcd_4x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dcd_4x16-Behavioral " "Found design unit 1: dcd_4x16-Behavioral" {  } { { "Componentes/Banco_de_registradores/Componentes/decodificador/dcd_4x16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/Componentes/decodificador/dcd_4x16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689323726931 ""} { "Info" "ISGN_ENTITY_NAME" "1 dcd_4x16 " "Found entity 1: dcd_4x16" {  } { { "Componentes/Banco_de_registradores/Componentes/decodificador/dcd_4x16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/Componentes/decodificador/dcd_4x16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689323726931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689323726931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/banco_de_registradores/rf_16x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/banco_de_registradores/rf_16x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_16x16-mem " "Found design unit 1: RF_16x16-mem" {  } { { "Componentes/Banco_de_registradores/RF_16x16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/RF_16x16.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689323726932 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_16x16 " "Found entity 1: RF_16x16" {  } { { "Componentes/Banco_de_registradores/RF_16x16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/RF_16x16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689323726932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689323726932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-RTL " "Found design unit 1: datapath-RTL" {  } { { "Datapath.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Datapath.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689323726934 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Datapath.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689323726934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689323726934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_zero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_zero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_zero-behav " "Found design unit 1: comp_zero-behav" {  } { { "comp_zero.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/comp_zero.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689323726935 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_zero " "Found entity 1: comp_zero" {  } { { "comp_zero.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/comp_zero.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689323726935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689323726935 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1689323726958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16bit mux16bit:mux0 " "Elaborating entity \"mux16bit\" for hierarchy \"mux16bit:mux0\"" {  } { { "Datapath.vhd" "mux0" { Text "C:/altera/13.0sp1/Processador/Datapath/Datapath.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689323726960 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_o mux16bit.vhd(22) " "VHDL Process Statement warning at mux16bit.vhd(22): inferring latch(es) for signal or variable \"data_o\", which holds its previous value in one or more paths through the process" {  } { { "Componentes/Multiplexador/mux16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Multiplexador/mux16bit.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1689323726960 "|Datapath|mux16bit:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[8\] mux16bit.vhd(22) " "Inferred latch for \"data_o\[8\]\" at mux16bit.vhd(22)" {  } { { "Componentes/Multiplexador/mux16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Multiplexador/mux16bit.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689323726960 "|Datapath|mux16bit:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[9\] mux16bit.vhd(22) " "Inferred latch for \"data_o\[9\]\" at mux16bit.vhd(22)" {  } { { "Componentes/Multiplexador/mux16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Multiplexador/mux16bit.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689323726960 "|Datapath|mux16bit:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[10\] mux16bit.vhd(22) " "Inferred latch for \"data_o\[10\]\" at mux16bit.vhd(22)" {  } { { "Componentes/Multiplexador/mux16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Multiplexador/mux16bit.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689323726960 "|Datapath|mux16bit:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[11\] mux16bit.vhd(22) " "Inferred latch for \"data_o\[11\]\" at mux16bit.vhd(22)" {  } { { "Componentes/Multiplexador/mux16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Multiplexador/mux16bit.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689323726960 "|Datapath|mux16bit:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[12\] mux16bit.vhd(22) " "Inferred latch for \"data_o\[12\]\" at mux16bit.vhd(22)" {  } { { "Componentes/Multiplexador/mux16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Multiplexador/mux16bit.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689323726960 "|Datapath|mux16bit:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[13\] mux16bit.vhd(22) " "Inferred latch for \"data_o\[13\]\" at mux16bit.vhd(22)" {  } { { "Componentes/Multiplexador/mux16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Multiplexador/mux16bit.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689323726960 "|Datapath|mux16bit:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[14\] mux16bit.vhd(22) " "Inferred latch for \"data_o\[14\]\" at mux16bit.vhd(22)" {  } { { "Componentes/Multiplexador/mux16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Multiplexador/mux16bit.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689323726961 "|Datapath|mux16bit:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[15\] mux16bit.vhd(22) " "Inferred latch for \"data_o\[15\]\" at mux16bit.vhd(22)" {  } { { "Componentes/Multiplexador/mux16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Multiplexador/mux16bit.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689323726961 "|Datapath|mux16bit:mux0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_16x16 RF_16x16:rf_0 " "Elaborating entity \"RF_16x16\" for hierarchy \"RF_16x16:rf_0\"" {  } { { "Datapath.vhd" "rf_0" { Text "C:/altera/13.0sp1/Processador/Datapath/Datapath.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689323726962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcd_4x16 RF_16x16:rf_0\|dcd_4x16:dcdw " "Elaborating entity \"dcd_4x16\" for hierarchy \"RF_16x16:rf_0\|dcd_4x16:dcdw\"" {  } { { "Componentes/Banco_de_registradores/RF_16x16.vhd" "dcdw" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/RF_16x16.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689323726964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD RF_16x16:rf_0\|FFD:\\gen_registers:0:reg " "Elaborating entity \"FFD\" for hierarchy \"RF_16x16:rf_0\|FFD:\\gen_registers:0:reg\"" {  } { { "Componentes/Banco_de_registradores/RF_16x16.vhd" "\\gen_registers:0:reg" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/RF_16x16.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689323726967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_states_driver_16bit RF_16x16:rf_0\|tri_states_driver_16bit:\\gen_3sdp:0:driverp " "Elaborating entity \"tri_states_driver_16bit\" for hierarchy \"RF_16x16:rf_0\|tri_states_driver_16bit:\\gen_3sdp:0:driverp\"" {  } { { "Componentes/Banco_de_registradores/RF_16x16.vhd" "\\gen_3sdp:0:driverp" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/RF_16x16.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689323726980 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_data tri_states_driver_16bit.vhd(22) " "VHDL Process Statement warning at tri_states_driver_16bit.vhd(22): signal \"in_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1689323726981 "|Datapath|RF_16x16:rf_0|tri_states_driver_16bit:\gen_3sdp:0:driverp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ula_0 " "Elaborating entity \"ula\" for hierarchy \"ula:ula_0\"" {  } { { "Datapath.vhd" "ula_0" { Text "C:/altera/13.0sp1/Processador/Datapath/Datapath.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689323727006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor_al ula:ula_0\|extensor_al:extensor_al0 " "Elaborating entity \"extensor_al\" for hierarchy \"ula:ula_0\|extensor_al:extensor_al0\"" {  } { { "Componentes/ULA/ula.vhd" "extensor_al0" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/ula.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689323727007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abext ula:ula_0\|extensor_al:extensor_al0\|abext:\\gen_abext:0:inst_abext " "Elaborating entity \"abext\" for hierarchy \"ula:ula_0\|extensor_al:extensor_al0\|abext:\\gen_abext:0:inst_abext\"" {  } { { "Componentes/ULA/extensor_al.vhd" "\\gen_abext:0:inst_abext" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/extensor_al.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689323727009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinext ula:ula_0\|extensor_al:extensor_al0\|cinext:inst_cinext " "Elaborating entity \"cinext\" for hierarchy \"ula:ula_0\|extensor_al:extensor_al0\|cinext:inst_cinext\"" {  } { { "Componentes/ULA/extensor_al.vhd" "inst_cinext" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/extensor_al.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689323727021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_16 ula:ula_0\|sum_16:sum_16_0 " "Elaborating entity \"sum_16\" for hierarchy \"ula:ula_0\|sum_16:sum_16_0\"" {  } { { "Componentes/ULA/ula.vhd" "sum_16_0" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/ula.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689323727023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_16 ula:ula_0\|sum_16:sum_16_0\|full_adder_16:inst0_full_adder_16bits " "Elaborating entity \"full_adder_16\" for hierarchy \"ula:ula_0\|sum_16:sum_16_0\|full_adder_16:inst0_full_adder_16bits\"" {  } { { "Componentes/ULA/sum_16.vhd" "inst0_full_adder_16bits" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/sum_16.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689323727024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ula:ula_0\|sum_16:sum_16_0\|full_adder_16:inst0_full_adder_16bits\|full_adder:inst0_fa " "Elaborating entity \"full_adder\" for hierarchy \"ula:ula_0\|sum_16:sum_16_0\|full_adder_16:inst0_full_adder_16bits\|full_adder:inst0_fa\"" {  } { { "Componentes/ULA/full_adder_16.vhd" "inst0_fa" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/full_adder_16.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689323727026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp16bit ula:ula_0\|comp16bit:comparator " "Elaborating entity \"comp16bit\" for hierarchy \"ula:ula_0\|comp16bit:comparator\"" {  } { { "Componentes/ULA/ula.vhd" "comparator" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/ula.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689323727040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_zero comp_zero:comp_0 " "Elaborating entity \"comp_zero\" for hierarchy \"comp_zero:comp_0\"" {  } { { "Datapath.vhd" "comp_0" { Text "C:/altera/13.0sp1/Processador/Datapath/Datapath.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689323727042 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RF_16x16:rf_0\|Rq_data\[15\]\" " "Converted tri-state node \"RF_16x16:rf_0\|Rq_data\[15\]\" into a selector" {  } { { "Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689323727144 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RF_16x16:rf_0\|Rq_data\[14\]\" " "Converted tri-state node \"RF_16x16:rf_0\|Rq_data\[14\]\" into a selector" {  } { { "Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689323727144 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RF_16x16:rf_0\|Rq_data\[13\]\" " "Converted tri-state node \"RF_16x16:rf_0\|Rq_data\[13\]\" into a selector" {  } { { "Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689323727144 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RF_16x16:rf_0\|Rq_data\[12\]\" " "Converted tri-state node \"RF_16x16:rf_0\|Rq_data\[12\]\" into a selector" {  } { { "Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689323727144 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RF_16x16:rf_0\|Rq_data\[11\]\" " "Converted tri-state node \"RF_16x16:rf_0\|Rq_data\[11\]\" into a selector" {  } { { "Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689323727144 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RF_16x16:rf_0\|Rq_data\[10\]\" " "Converted tri-state node \"RF_16x16:rf_0\|Rq_data\[10\]\" into a selector" {  } { { "Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689323727144 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RF_16x16:rf_0\|Rq_data\[9\]\" " "Converted tri-state node \"RF_16x16:rf_0\|Rq_data\[9\]\" into a selector" {  } { { "Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689323727144 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RF_16x16:rf_0\|Rq_data\[8\]\" " "Converted tri-state node \"RF_16x16:rf_0\|Rq_data\[8\]\" into a selector" {  } { { "Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689323727144 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RF_16x16:rf_0\|Rq_data\[7\]\" " "Converted tri-state node \"RF_16x16:rf_0\|Rq_data\[7\]\" into a selector" {  } { { "Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689323727144 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RF_16x16:rf_0\|Rq_data\[6\]\" " "Converted tri-state node \"RF_16x16:rf_0\|Rq_data\[6\]\" into a selector" {  } { { "Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689323727144 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RF_16x16:rf_0\|Rq_data\[5\]\" " "Converted tri-state node \"RF_16x16:rf_0\|Rq_data\[5\]\" into a selector" {  } { { "Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689323727144 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RF_16x16:rf_0\|Rq_data\[4\]\" " "Converted tri-state node \"RF_16x16:rf_0\|Rq_data\[4\]\" into a selector" {  } { { "Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689323727144 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RF_16x16:rf_0\|Rq_data\[3\]\" " "Converted tri-state node \"RF_16x16:rf_0\|Rq_data\[3\]\" into a selector" {  } { { "Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689323727144 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RF_16x16:rf_0\|Rq_data\[2\]\" " "Converted tri-state node \"RF_16x16:rf_0\|Rq_data\[2\]\" into a selector" {  } { { "Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689323727144 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RF_16x16:rf_0\|Rq_data\[1\]\" " "Converted tri-state node \"RF_16x16:rf_0\|Rq_data\[1\]\" into a selector" {  } { { "Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689323727144 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RF_16x16:rf_0\|Rq_data\[0\]\" " "Converted tri-state node \"RF_16x16:rf_0\|Rq_data\[0\]\" into a selector" {  } { { "Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689323727144 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1689323727144 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RF_16x16:rf_0\|tri_states_driver_16bit:\\gen_3sdp:0:driverp\|out_data\[0\] ula:ula_0\|sum_16:sum_16_0\|full_adder_16:inst0_full_adder_16bits\|full_adder:inst0_fa\|co " "Converted the fan-out from the tri-state buffer \"RF_16x16:rf_0\|tri_states_driver_16bit:\\gen_3sdp:0:driverp\|out_data\[0\]\" to the node \"ula:ula_0\|sum_16:sum_16_0\|full_adder_16:inst0_full_adder_16bits\|full_adder:inst0_fa\|co\" into an OR gate" {  } { { "Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689323727415 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RF_16x16:rf_0\|tri_states_driver_16bit:\\gen_3sdp:0:driverp\|out_data\[1\] comp_zero:comp_0\|Equal0 " "Converted the fan-out from the tri-state buffer \"RF_16x16:rf_0\|tri_states_driver_16bit:\\gen_3sdp:0:driverp\|out_data\[1\]\" to the node \"comp_zero:comp_0\|Equal0\" into an OR gate" {  } { { "Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689323727415 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RF_16x16:rf_0\|tri_states_driver_16bit:\\gen_3sdp:0:driverp\|out_data\[2\] comp_zero:comp_0\|Equal0 " "Converted the fan-out from the tri-state buffer \"RF_16x16:rf_0\|tri_states_driver_16bit:\\gen_3sdp:0:driverp\|out_data\[2\]\" to the node \"comp_zero:comp_0\|Equal0\" into an OR gate" {  } { { "Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689323727415 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RF_16x16:rf_0\|tri_states_driver_16bit:\\gen_3sdp:0:driverp\|out_data\[3\] comp_zero:comp_0\|Equal0 " "Converted the fan-out from the tri-state buffer \"RF_16x16:rf_0\|tri_states_driver_16bit:\\gen_3sdp:0:driverp\|out_data\[3\]\" to the node \"comp_zero:comp_0\|Equal0\" into an OR gate" {  } { { "Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689323727415 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RF_16x16:rf_0\|tri_states_driver_16bit:\\gen_3sdp:0:driverp\|out_data\[4\] comp_zero:comp_0\|Equal0 " "Converted the fan-out from the tri-state buffer \"RF_16x16:rf_0\|tri_states_driver_16bit:\\gen_3sdp:0:driverp\|out_data\[4\]\" to the node \"comp_zero:comp_0\|Equal0\" into an OR gate" {  } { { "Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689323727415 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RF_16x16:rf_0\|tri_states_driver_16bit:\\gen_3sdp:0:driverp\|out_data\[5\] comp_zero:comp_0\|Equal0 " "Converted the fan-out from the tri-state buffer \"RF_16x16:rf_0\|tri_states_driver_16bit:\\gen_3sdp:0:driverp\|out_data\[5\]\" to the node \"comp_zero:comp_0\|Equal0\" into an OR gate" {  } { { "Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689323727415 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RF_16x16:rf_0\|tri_states_driver_16bit:\\gen_3sdp:0:driverp\|out_data\[6\] comp_zero:comp_0\|Equal0 " "Converted the fan-out from the tri-state buffer \"RF_16x16:rf_0\|tri_states_driver_16bit:\\gen_3sdp:0:driverp\|out_data\[6\]\" to the node \"comp_zero:comp_0\|Equal0\" into an OR gate" {  } { { "Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689323727415 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RF_16x16:rf_0\|tri_states_driver_16bit:\\gen_3sdp:0:driverp\|out_data\[7\] comp_zero:comp_0\|Equal0 " "Converted the fan-out from the tri-state buffer \"RF_16x16:rf_0\|tri_states_driver_16bit:\\gen_3sdp:0:driverp\|out_data\[7\]\" to the node \"comp_zero:comp_0\|Equal0\" into an OR gate" {  } { { "Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689323727415 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RF_16x16:rf_0\|tri_states_driver_16bit:\\gen_3sdp:0:driverp\|out_data\[8\] comp_zero:comp_0\|Equal0 " "Converted the fan-out from the tri-state buffer \"RF_16x16:rf_0\|tri_states_driver_16bit:\\gen_3sdp:0:driverp\|out_data\[8\]\" to the node \"comp_zero:comp_0\|Equal0\" into an OR gate" {  } { { "Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689323727415 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RF_16x16:rf_0\|tri_states_driver_16bit:\\gen_3sdp:0:driverp\|out_data\[9\] comp_zero:comp_0\|Equal0 " "Converted the fan-out from the tri-state buffer \"RF_16x16:rf_0\|tri_states_driver_16bit:\\gen_3sdp:0:driverp\|out_data\[9\]\" to the node \"comp_zero:comp_0\|Equal0\" into an OR gate" {  } { { "Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689323727415 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RF_16x16:rf_0\|tri_states_driver_16bit:\\gen_3sdp:0:driverp\|out_data\[10\] comp_zero:comp_0\|Equal0 " "Converted the fan-out from the tri-state buffer \"RF_16x16:rf_0\|tri_states_driver_16bit:\\gen_3sdp:0:driverp\|out_data\[10\]\" to the node \"comp_zero:comp_0\|Equal0\" into an OR gate" {  } { { "Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689323727415 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RF_16x16:rf_0\|tri_states_driver_16bit:\\gen_3sdp:0:driverp\|out_data\[11\] comp_zero:comp_0\|Equal0 " "Converted the fan-out from the tri-state buffer \"RF_16x16:rf_0\|tri_states_driver_16bit:\\gen_3sdp:0:driverp\|out_data\[11\]\" to the node \"comp_zero:comp_0\|Equal0\" into an OR gate" {  } { { "Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689323727415 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RF_16x16:rf_0\|tri_states_driver_16bit:\\gen_3sdp:0:driverp\|out_data\[12\] comp_zero:comp_0\|Equal0 " "Converted the fan-out from the tri-state buffer \"RF_16x16:rf_0\|tri_states_driver_16bit:\\gen_3sdp:0:driverp\|out_data\[12\]\" to the node \"comp_zero:comp_0\|Equal0\" into an OR gate" {  } { { "Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689323727415 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RF_16x16:rf_0\|tri_states_driver_16bit:\\gen_3sdp:0:driverp\|out_data\[13\] comp_zero:comp_0\|Equal0 " "Converted the fan-out from the tri-state buffer \"RF_16x16:rf_0\|tri_states_driver_16bit:\\gen_3sdp:0:driverp\|out_data\[13\]\" to the node \"comp_zero:comp_0\|Equal0\" into an OR gate" {  } { { "Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689323727415 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RF_16x16:rf_0\|tri_states_driver_16bit:\\gen_3sdp:0:driverp\|out_data\[14\] comp_zero:comp_0\|Equal0 " "Converted the fan-out from the tri-state buffer \"RF_16x16:rf_0\|tri_states_driver_16bit:\\gen_3sdp:0:driverp\|out_data\[14\]\" to the node \"comp_zero:comp_0\|Equal0\" into an OR gate" {  } { { "Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689323727415 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RF_16x16:rf_0\|tri_states_driver_16bit:\\gen_3sdp:0:driverp\|out_data\[15\] comp_zero:comp_0\|Equal0 " "Converted the fan-out from the tri-state buffer \"RF_16x16:rf_0\|tri_states_driver_16bit:\\gen_3sdp:0:driverp\|out_data\[15\]\" to the node \"comp_zero:comp_0\|Equal0\" into an OR gate" {  } { { "Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689323727415 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1689323727415 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1689323728053 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689323728053 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "861 " "Implemented 861 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1689323728101 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1689323728101 ""} { "Info" "ICUT_CUT_TM_LCELLS" "799 " "Implemented 799 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1689323728101 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1689323728101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1689323728114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 14 05:35:28 2023 " "Processing ended: Fri Jul 14 05:35:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1689323728114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1689323728114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1689323728114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1689323728114 ""}
