{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 24 22:58:08 2009 " "Info: Processing started: Tue Mar 24 22:58:08 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off digicom -c digicom --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off digicom -c digicom --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "regOut:inst11\|register_led\[7\] " "Warning: Node \"regOut:inst11\|register_led\[7\]\" is a latch" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "regOut:inst11\|register_led\[6\] " "Warning: Node \"regOut:inst11\|register_led\[6\]\" is a latch" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "regOut:inst11\|register_led\[5\] " "Warning: Node \"regOut:inst11\|register_led\[5\]\" is a latch" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "regOut:inst11\|register_led\[4\] " "Warning: Node \"regOut:inst11\|register_led\[4\]\" is a latch" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "regOut:inst11\|register_led\[3\] " "Warning: Node \"regOut:inst11\|register_led\[3\]\" is a latch" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "regOut:inst11\|register_led\[2\] " "Warning: Node \"regOut:inst11\|register_led\[2\]\" is a latch" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "regOut:inst11\|register_led\[1\] " "Warning: Node \"regOut:inst11\|register_led\[1\]\" is a latch" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "regOut:inst11\|register_led\[0\] " "Warning: Node \"regOut:inst11\|register_led\[0\]\" is a latch" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux0~372 " "Warning: Node \"reg:inst5\|Mux0~372\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[15\]~1916 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[15\]~1916\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux0~370 " "Warning: Node \"reg:inst5\|Mux0~370\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux0~371 " "Warning: Node \"reg:inst5\|Mux0~371\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux1~601 " "Warning: Node \"reg:inst5\|Mux1~601\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[14\]~1917 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[14\]~1917\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux1~599 " "Warning: Node \"reg:inst5\|Mux1~599\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux1~600 " "Warning: Node \"reg:inst5\|Mux1~600\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux2~372 " "Warning: Node \"reg:inst5\|Mux2~372\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[13\]~1918 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[13\]~1918\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux2~370 " "Warning: Node \"reg:inst5\|Mux2~370\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux2~371 " "Warning: Node \"reg:inst5\|Mux2~371\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux3~402 " "Warning: Node \"reg:inst5\|Mux3~402\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[12\]~1919 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[12\]~1919\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux3~399 " "Warning: Node \"reg:inst5\|Mux3~399\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux3~400 " "Warning: Node \"reg:inst5\|Mux3~400\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux4~313 " "Warning: Node \"reg:inst5\|Mux4~313\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[11\]~1913 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[11\]~1913\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux4~309 " "Warning: Node \"reg:inst5\|Mux4~309\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux5~300 " "Warning: Node \"reg:inst5\|Mux5~300\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[10\]~1915 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[10\]~1915\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux5~296 " "Warning: Node \"reg:inst5\|Mux5~296\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux6~300 " "Warning: Node \"reg:inst5\|Mux6~300\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[9\]~1906 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[9\]~1906\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux6~296 " "Warning: Node \"reg:inst5\|Mux6~296\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux7~300 " "Warning: Node \"reg:inst5\|Mux7~300\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[8\]~1905 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[8\]~1905\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux7~296 " "Warning: Node \"reg:inst5\|Mux7~296\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux8~300 " "Warning: Node \"reg:inst5\|Mux8~300\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[7\]~1912 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[7\]~1912\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux8~296 " "Warning: Node \"reg:inst5\|Mux8~296\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux9~300 " "Warning: Node \"reg:inst5\|Mux9~300\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[6\]~1911 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[6\]~1911\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux9~296 " "Warning: Node \"reg:inst5\|Mux9~296\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux10~300 " "Warning: Node \"reg:inst5\|Mux10~300\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[5\]~1914 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[5\]~1914\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux10~296 " "Warning: Node \"reg:inst5\|Mux10~296\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux11~757 " "Warning: Node \"reg:inst5\|Mux11~757\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[4\]~1909 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[4\]~1909\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux11~753 " "Warning: Node \"reg:inst5\|Mux11~753\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux12~300 " "Warning: Node \"reg:inst5\|Mux12~300\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[3\]~1907 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[3\]~1907\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux12~296 " "Warning: Node \"reg:inst5\|Mux12~296\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux13~300 " "Warning: Node \"reg:inst5\|Mux13~300\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[2\]~1910 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[2\]~1910\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux13~296 " "Warning: Node \"reg:inst5\|Mux13~296\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux14~300 " "Warning: Node \"reg:inst5\|Mux14~300\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[1\]~1908 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[1\]~1908\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux14~296 " "Warning: Node \"reg:inst5\|Mux14~296\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux15~330 " "Warning: Node \"reg:inst5\|Mux15~330\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[0\]~1920 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[0\]~1920\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux15~326 " "Warning: Node \"reg:inst5\|Mux15~326\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 -80 88 -960 "clk" "" } { -968 1120 1168 -952 "clk" "" } { -584 1136 1184 -568 "clk" "" } { -952 304 368 -936 "clk" "" } { -232 -8 80 -216 "clk" "" } { -984 88 120 -968 "clk" "" } } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset_in " "Info: Assuming node \"reset_in\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -960 -80 88 -944 "reset_in" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "27 " "Warning: Found 27 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "regOut:inst11\|select_node " "Info: Detected ripple clock \"regOut:inst11\|select_node\" as buffer" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 23 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "regOut:inst11\|select_node" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[0\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[0\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[1\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[1\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[2\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[2\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[3\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[3\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[4\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[4\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[5\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[5\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[6\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[6\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[7\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[7\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[8\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[8\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[9\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[9\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[10\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[10\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[11\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[11\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[12\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[12\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[13\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[13\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[14\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[14\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[15\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[15\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inpoutp:inst4\|keyClk~107 " "Info: Detected gated clock \"inpoutp:inst4\|keyClk~107\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 35 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyClk~107" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inpoutp:inst4\|keyClk~108 " "Info: Detected gated clock \"inpoutp:inst4\|keyClk~108\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 35 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyClk~108" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inpoutp:inst4\|keyClk~109 " "Info: Detected gated clock \"inpoutp:inst4\|keyClk~109\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 35 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyClk~109" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inpoutp:inst4\|keyClk~106 " "Info: Detected gated clock \"inpoutp:inst4\|keyClk~106\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 35 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyClk~106" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "scounter:inst3\|clk20000 " "Info: Detected ripple clock \"scounter:inst3\|clk20000\" as buffer" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 84 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "scounter:inst3\|clk20000" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "reset:inst\|reset_node " "Info: Detected ripple clock \"reset:inst\|reset_node\" as buffer" {  } { { "reset.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reset.vhd" 18 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset:inst\|reset_node" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "reset:inst\|reset_out " "Info: Detected gated clock \"reset:inst\|reset_out\" as buffer" {  } { { "reset.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reset.vhd" 12 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset:inst\|reset_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "scounter:inst3\|clk2 " "Info: Detected ripple clock \"scounter:inst3\|clk2\" as buffer" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 72 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "scounter:inst3\|clk2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "scounter:inst3\|hlt_stop " "Info: Detected ripple clock \"scounter:inst3\|hlt_stop\" as buffer" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 106 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "scounter:inst3\|hlt_stop" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "scounter:inst3\|sc_clk " "Info: Detected gated clock \"scounter:inst3\|sc_clk\" as buffer" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 29 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "scounter:inst3\|sc_clk" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register scounter:inst3\|cnt\[3\] memory lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|ram_block1a6~porta_datain_reg0 26.85 MHz 37.242 ns Internal " "Info: Clock \"clk\" has Internal fmax of 26.85 MHz between source register \"scounter:inst3\|cnt\[3\]\" and destination memory \"lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|ram_block1a6~porta_datain_reg0\" (period= 37.242 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.921 ns + Longest register memory " "Info: + Longest register to memory delay is 11.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scounter:inst3\|cnt\[3\] 1 REG LC_X19_Y10_N3 30 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y10_N3; Fanout = 30; REG Node = 'scounter:inst3\|cnt\[3\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { scounter:inst3|cnt[3] } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.787 ns) + CELL(0.522 ns) 1.309 ns scounter:inst3\|Mux14~170 2 COMB LC_X18_Y10_N6 16 " "Info: 2: + IC(0.787 ns) + CELL(0.522 ns) = 1.309 ns; Loc. = LC_X18_Y10_N6; Fanout = 16; COMB Node = 'scounter:inst3\|Mux14~170'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { scounter:inst3|cnt[3] scounter:inst3|Mux14~170 } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.101 ns) 2.565 ns control:inst1\|p_buf 3 COMB LC_X18_Y13_N2 4 " "Info: 3: + IC(1.155 ns) + CELL(0.101 ns) = 2.565 ns; Loc. = LC_X18_Y13_N2; Fanout = 4; COMB Node = 'control:inst1\|p_buf'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { scounter:inst3|Mux14~170 control:inst1|p_buf } "NODE_NAME" } } { "control.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/control.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.101 ns) 3.778 ns control:inst1\|x\[4\] 4 COMB LC_X18_Y10_N8 21 " "Info: 4: + IC(1.112 ns) + CELL(0.101 ns) = 3.778 ns; Loc. = LC_X18_Y10_N8; Fanout = 21; COMB Node = 'control:inst1\|x\[4\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { control:inst1|p_buf control:inst1|x[4] } "NODE_NAME" } } { "control.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/control.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.258 ns) 4.446 ns reg:inst5\|Mux4~305 5 COMB LC_X18_Y10_N1 12 " "Info: 5: + IC(0.410 ns) + CELL(0.258 ns) = 4.446 ns; Loc. = LC_X18_Y10_N1; Fanout = 12; COMB Node = 'reg:inst5\|Mux4~305'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { control:inst1|x[4] reg:inst5|Mux4~305 } "NODE_NAME" } } { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.258 ns) 6.152 ns reg:inst5\|Mux9~297 6 COMB LC_X19_Y6_N8 1 " "Info: 6: + IC(1.448 ns) + CELL(0.258 ns) = 6.152 ns; Loc. = LC_X19_Y6_N8; Fanout = 1; COMB Node = 'reg:inst5\|Mux9~297'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { reg:inst5|Mux4~305 reg:inst5|Mux9~297 } "NODE_NAME" } } { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.390 ns) 6.902 ns reg:inst5\|Mux9~299 7 COMB LC_X19_Y6_N6 3 " "Info: 7: + IC(0.360 ns) + CELL(0.390 ns) = 6.902 ns; Loc. = LC_X19_Y6_N6; Fanout = 3; COMB Node = 'reg:inst5\|Mux9~299'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { reg:inst5|Mux9~297 reg:inst5|Mux9~299 } "NODE_NAME" } } { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.053 ns) 9.955 ns lpm_ram_io:inst6\|datatri\[6\]~1911 8 COMB LOOP LC_X17_Y11_N9 4 " "Info: 8: + IC(0.000 ns) + CELL(3.053 ns) = 9.955 ns; Loc. = LC_X17_Y11_N9; Fanout = 4; COMB LOOP Node = 'lpm_ram_io:inst6\|datatri\[6\]~1911'" { { "Info" "ITDB_PART_OF_SCC" "reg:inst5\|Mux9~300 LC_X19_Y11_N9 " "Info: Loc. = LC_X19_Y11_N9; Node \"reg:inst5\|Mux9~300\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:inst5|Mux9~300 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "lpm_ram_io:inst6\|datatri\[6\]~1911 LC_X17_Y11_N9 " "Info: Loc. = LC_X17_Y11_N9; Node \"lpm_ram_io:inst6\|datatri\[6\]~1911\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst6|datatri[6]~1911 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "reg:inst5\|Mux9~296 LC_X19_Y11_N8 " "Info: Loc. = LC_X19_Y11_N8; Node \"reg:inst5\|Mux9~296\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:inst5|Mux9~296 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:inst5|Mux9~300 } "NODE_NAME" } } { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst6|datatri[6]~1911 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:inst5|Mux9~296 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.053 ns" { reg:inst5|Mux9~299 lpm_ram_io:inst6|datatri[6]~1911 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.651 ns) + CELL(0.315 ns) 11.921 ns lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|ram_block1a6~porta_datain_reg0 9 MEM M4K_X15_Y15 1 " "Info: 9: + IC(1.651 ns) + CELL(0.315 ns) = 11.921 ns; Loc. = M4K_X15_Y15; Fanout = 1; MEM Node = 'lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|ram_block1a6~porta_datain_reg0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { lpm_ram_io:inst6|datatri[6]~1911 lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_2891.tdf" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/db/altsyncram_2891.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.998 ns ( 41.93 % ) " "Info: Total cell delay = 4.998 ns ( 41.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.923 ns ( 58.07 % ) " "Info: Total interconnect delay = 6.923 ns ( 58.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.921 ns" { scounter:inst3|cnt[3] scounter:inst3|Mux14~170 control:inst1|p_buf control:inst1|x[4] reg:inst5|Mux4~305 reg:inst5|Mux9~297 reg:inst5|Mux9~299 lpm_ram_io:inst6|datatri[6]~1911 lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "11.921 ns" { scounter:inst3|cnt[3] {} scounter:inst3|Mux14~170 {} control:inst1|p_buf {} control:inst1|x[4] {} reg:inst5|Mux4~305 {} reg:inst5|Mux9~297 {} reg:inst5|Mux9~299 {} lpm_ram_io:inst6|datatri[6]~1911 {} lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_datain_reg0 {} } { 0.000ns 0.787ns 1.155ns 1.112ns 0.410ns 1.448ns 0.360ns 0.000ns 1.651ns } { 0.000ns 0.522ns 0.101ns 0.101ns 0.258ns 0.258ns 0.390ns 3.053ns 0.315ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.420 ns - Smallest " "Info: - Smallest clock skew is -6.420 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.826 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 337 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 337; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 -80 88 -960 "clk" "" } { -968 1120 1168 -952 "clk" "" } { -584 1136 1184 -568 "clk" "" } { -952 304 368 -936 "clk" "" } { -232 -8 80 -216 "clk" "" } { -984 88 120 -968 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.639 ns) 2.826 ns lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|ram_block1a6~porta_datain_reg0 2 MEM M4K_X15_Y15 1 " "Info: 2: + IC(0.888 ns) + CELL(0.639 ns) = 2.826 ns; Loc. = M4K_X15_Y15; Fanout = 1; MEM Node = 'lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|ram_block1a6~porta_datain_reg0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { clk lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_2891.tdf" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/db/altsyncram_2891.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.938 ns ( 68.58 % ) " "Info: Total cell delay = 1.938 ns ( 68.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.888 ns ( 31.42 % ) " "Info: Total interconnect delay = 0.888 ns ( 31.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { clk lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.826 ns" { clk {} clk~out0 {} lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.639ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.246 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 9.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 337 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 337; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 -80 88 -960 "clk" "" } { -968 1120 1168 -952 "clk" "" } { -584 1136 1184 -568 "clk" "" } { -952 304 368 -936 "clk" "" } { -232 -8 80 -216 "clk" "" } { -984 88 120 -968 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.827 ns) 2.984 ns scounter:inst3\|clk2 2 REG LC_X8_Y8_N4 138 " "Info: 2: + IC(0.858 ns) + CELL(0.827 ns) = 2.984 ns; Loc. = LC_X8_Y8_N4; Fanout = 138; REG Node = 'scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { clk scounter:inst3|clk2 } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.101 ns) 4.547 ns scounter:inst3\|sc_clk 3 COMB LC_X13_Y11_N2 5 " "Info: 3: + IC(1.462 ns) + CELL(0.101 ns) = 4.547 ns; Loc. = LC_X13_Y11_N2; Fanout = 5; COMB Node = 'scounter:inst3\|sc_clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { scounter:inst3|clk2 scounter:inst3|sc_clk } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.070 ns) + CELL(0.629 ns) 9.246 ns scounter:inst3\|cnt\[3\] 4 REG LC_X19_Y10_N3 30 " "Info: 4: + IC(4.070 ns) + CELL(0.629 ns) = 9.246 ns; Loc. = LC_X19_Y10_N3; Fanout = 30; REG Node = 'scounter:inst3\|cnt\[3\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.699 ns" { scounter:inst3|sc_clk scounter:inst3|cnt[3] } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.856 ns ( 30.89 % ) " "Info: Total cell delay = 2.856 ns ( 30.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.390 ns ( 69.11 % ) " "Info: Total interconnect delay = 6.390 ns ( 69.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.246 ns" { clk scounter:inst3|clk2 scounter:inst3|sc_clk scounter:inst3|cnt[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.246 ns" { clk {} clk~out0 {} scounter:inst3|clk2 {} scounter:inst3|sc_clk {} scounter:inst3|cnt[3] {} } { 0.000ns 0.000ns 0.858ns 1.462ns 4.070ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { clk lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.826 ns" { clk {} clk~out0 {} lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.639ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.246 ns" { clk scounter:inst3|clk2 scounter:inst3|sc_clk scounter:inst3|cnt[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.246 ns" { clk {} clk~out0 {} scounter:inst3|clk2 {} scounter:inst3|sc_clk {} scounter:inst3|cnt[3] {} } { 0.000ns 0.000ns 0.858ns 1.462ns 4.070ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 137 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.082 ns + " "Info: + Micro setup delay of destination is 0.082 ns" {  } { { "db/altsyncram_2891.tdf" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/db/altsyncram_2891.tdf" 162 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 137 -1 0 } } { "db/altsyncram_2891.tdf" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/db/altsyncram_2891.tdf" 162 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.921 ns" { scounter:inst3|cnt[3] scounter:inst3|Mux14~170 control:inst1|p_buf control:inst1|x[4] reg:inst5|Mux4~305 reg:inst5|Mux9~297 reg:inst5|Mux9~299 lpm_ram_io:inst6|datatri[6]~1911 lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "11.921 ns" { scounter:inst3|cnt[3] {} scounter:inst3|Mux14~170 {} control:inst1|p_buf {} control:inst1|x[4] {} reg:inst5|Mux4~305 {} reg:inst5|Mux9~297 {} reg:inst5|Mux9~299 {} lpm_ram_io:inst6|datatri[6]~1911 {} lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_datain_reg0 {} } { 0.000ns 0.787ns 1.155ns 1.112ns 0.410ns 1.448ns 0.360ns 0.000ns 1.651ns } { 0.000ns 0.522ns 0.101ns 0.101ns 0.258ns 0.258ns 0.390ns 3.053ns 0.315ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { clk lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.826 ns" { clk {} clk~out0 {} lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.639ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.246 ns" { clk scounter:inst3|clk2 scounter:inst3|sc_clk scounter:inst3|cnt[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.246 ns" { clk {} clk~out0 {} scounter:inst3|clk2 {} scounter:inst3|sc_clk {} scounter:inst3|cnt[3] {} } { 0.000ns 0.000ns 0.858ns 1.462ns 4.070ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 65 " "Warning: Circuit may not operate. Detected 65 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "reg:inst5\|ir\[11\] inpoutp:inst4\|input\[1\] clk 4.14 ns " "Info: Found hold time violation between source  pin or register \"reg:inst5\|ir\[11\]\" and destination pin or register \"inpoutp:inst4\|input\[1\]\" for clock \"clk\" (Hold time is 4.14 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.119 ns + Largest " "Info: + Largest clock skew is 8.119 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 14.831 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 14.831 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 337 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 337; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 -80 88 -960 "clk" "" } { -968 1120 1168 -952 "clk" "" } { -584 1136 1184 -568 "clk" "" } { -952 304 368 -936 "clk" "" } { -232 -8 80 -216 "clk" "" } { -984 88 120 -968 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.827 ns) 3.010 ns scounter:inst3\|clk20000 2 REG LC_X7_Y12_N2 20 " "Info: 2: + IC(0.884 ns) + CELL(0.827 ns) = 3.010 ns; Loc. = LC_X7_Y12_N2; Fanout = 20; REG Node = 'scounter:inst3\|clk20000'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { clk scounter:inst3|clk20000 } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.579 ns) + CELL(0.827 ns) 7.416 ns inpoutp:inst4\|keyIn_node\[1\] 3 REG LC_X25_Y16_N5 1 " "Info: 3: + IC(3.579 ns) + CELL(0.827 ns) = 7.416 ns; Loc. = LC_X25_Y16_N5; Fanout = 1; REG Node = 'inpoutp:inst4\|keyIn_node\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.406 ns" { scounter:inst3|clk20000 inpoutp:inst4|keyIn_node[1] } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.522 ns) 8.972 ns inpoutp:inst4\|keyClk~109 4 COMB LC_X27_Y16_N0 1 " "Info: 4: + IC(1.034 ns) + CELL(0.522 ns) = 8.972 ns; Loc. = LC_X27_Y16_N0; Fanout = 1; COMB Node = 'inpoutp:inst4\|keyClk~109'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { inpoutp:inst4|keyIn_node[1] inpoutp:inst4|keyClk~109 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.390 ns) 9.728 ns inpoutp:inst4\|keyClk 5 COMB LC_X27_Y16_N7 6 " "Info: 5: + IC(0.366 ns) + CELL(0.390 ns) = 9.728 ns; Loc. = LC_X27_Y16_N7; Fanout = 6; COMB Node = 'inpoutp:inst4\|keyClk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { inpoutp:inst4|keyClk~109 inpoutp:inst4|keyClk } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.474 ns) + CELL(0.629 ns) 14.831 ns inpoutp:inst4\|input\[1\] 6 REG LC_X13_Y14_N2 3 " "Info: 6: + IC(4.474 ns) + CELL(0.629 ns) = 14.831 ns; Loc. = LC_X13_Y14_N2; Fanout = 3; REG Node = 'inpoutp:inst4\|input\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.103 ns" { inpoutp:inst4|keyClk inpoutp:inst4|input[1] } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.494 ns ( 30.30 % ) " "Info: Total cell delay = 4.494 ns ( 30.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.337 ns ( 69.70 % ) " "Info: Total interconnect delay = 10.337 ns ( 69.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.831 ns" { clk scounter:inst3|clk20000 inpoutp:inst4|keyIn_node[1] inpoutp:inst4|keyClk~109 inpoutp:inst4|keyClk inpoutp:inst4|input[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "14.831 ns" { clk {} clk~out0 {} scounter:inst3|clk20000 {} inpoutp:inst4|keyIn_node[1] {} inpoutp:inst4|keyClk~109 {} inpoutp:inst4|keyClk {} inpoutp:inst4|input[1] {} } { 0.000ns 0.000ns 0.884ns 3.579ns 1.034ns 0.366ns 4.474ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.522ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.712 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 6.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 337 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 337; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 -80 88 -960 "clk" "" } { -968 1120 1168 -952 "clk" "" } { -584 1136 1184 -568 "clk" "" } { -952 304 368 -936 "clk" "" } { -232 -8 80 -216 "clk" "" } { -984 88 120 -968 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.827 ns) 2.984 ns scounter:inst3\|clk2 2 REG LC_X8_Y8_N4 138 " "Info: 2: + IC(0.858 ns) + CELL(0.827 ns) = 2.984 ns; Loc. = LC_X8_Y8_N4; Fanout = 138; REG Node = 'scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { clk scounter:inst3|clk2 } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.099 ns) + CELL(0.629 ns) 6.712 ns reg:inst5\|ir\[11\] 3 REG LC_X14_Y9_N4 6 " "Info: 3: + IC(3.099 ns) + CELL(0.629 ns) = 6.712 ns; Loc. = LC_X14_Y9_N4; Fanout = 6; REG Node = 'reg:inst5\|ir\[11\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.728 ns" { scounter:inst3|clk2 reg:inst5|ir[11] } "NODE_NAME" } } { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.755 ns ( 41.05 % ) " "Info: Total cell delay = 2.755 ns ( 41.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.957 ns ( 58.95 % ) " "Info: Total interconnect delay = 3.957 ns ( 58.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.712 ns" { clk scounter:inst3|clk2 reg:inst5|ir[11] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.712 ns" { clk {} clk~out0 {} scounter:inst3|clk2 {} reg:inst5|ir[11] {} } { 0.000ns 0.000ns 0.858ns 3.099ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.831 ns" { clk scounter:inst3|clk20000 inpoutp:inst4|keyIn_node[1] inpoutp:inst4|keyClk~109 inpoutp:inst4|keyClk inpoutp:inst4|input[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "14.831 ns" { clk {} clk~out0 {} scounter:inst3|clk20000 {} inpoutp:inst4|keyIn_node[1] {} inpoutp:inst4|keyClk~109 {} inpoutp:inst4|keyClk {} inpoutp:inst4|input[1] {} } { 0.000ns 0.000ns 0.884ns 3.579ns 1.034ns 0.366ns 4.474ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.522ns 0.390ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.712 ns" { clk scounter:inst3|clk2 reg:inst5|ir[11] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.712 ns" { clk {} clk~out0 {} scounter:inst3|clk2 {} reg:inst5|ir[11] {} } { 0.000ns 0.000ns 0.858ns 3.099ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.794 ns - Shortest register register " "Info: - Shortest register to register delay is 3.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg:inst5\|ir\[11\] 1 REG LC_X14_Y9_N4 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y9_N4; Fanout = 6; REG Node = 'reg:inst5\|ir\[11\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:inst5|ir[11] } "NODE_NAME" } } { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.507 ns) + CELL(0.390 ns) 1.897 ns control:inst1\|inp_rd 2 COMB LC_X13_Y11_N9 26 " "Info: 2: + IC(1.507 ns) + CELL(0.390 ns) = 1.897 ns; Loc. = LC_X13_Y11_N9; Fanout = 26; COMB Node = 'control:inst1\|inp_rd'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.897 ns" { reg:inst5|ir[11] control:inst1|inp_rd } "NODE_NAME" } } { "control.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/control.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.767 ns) 3.794 ns inpoutp:inst4\|input\[1\] 3 REG LC_X13_Y14_N2 3 " "Info: 3: + IC(1.130 ns) + CELL(0.767 ns) = 3.794 ns; Loc. = LC_X13_Y14_N2; Fanout = 3; REG Node = 'inpoutp:inst4\|input\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.897 ns" { control:inst1|inp_rd inpoutp:inst4|input[1] } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.157 ns ( 30.50 % ) " "Info: Total cell delay = 1.157 ns ( 30.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.637 ns ( 69.50 % ) " "Info: Total interconnect delay = 2.637 ns ( 69.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.794 ns" { reg:inst5|ir[11] control:inst1|inp_rd inpoutp:inst4|input[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.794 ns" { reg:inst5|ir[11] {} control:inst1|inp_rd {} inpoutp:inst4|input[1] {} } { 0.000ns 1.507ns 1.130ns } { 0.000ns 0.390ns 0.767ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 47 -1 0 } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 80 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.831 ns" { clk scounter:inst3|clk20000 inpoutp:inst4|keyIn_node[1] inpoutp:inst4|keyClk~109 inpoutp:inst4|keyClk inpoutp:inst4|input[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "14.831 ns" { clk {} clk~out0 {} scounter:inst3|clk20000 {} inpoutp:inst4|keyIn_node[1] {} inpoutp:inst4|keyClk~109 {} inpoutp:inst4|keyClk {} inpoutp:inst4|input[1] {} } { 0.000ns 0.000ns 0.884ns 3.579ns 1.034ns 0.366ns 4.474ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.522ns 0.390ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.712 ns" { clk scounter:inst3|clk2 reg:inst5|ir[11] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.712 ns" { clk {} clk~out0 {} scounter:inst3|clk2 {} reg:inst5|ir[11] {} } { 0.000ns 0.000ns 0.858ns 3.099ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.794 ns" { reg:inst5|ir[11] control:inst1|inp_rd inpoutp:inst4|input[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.794 ns" { reg:inst5|ir[11] {} control:inst1|inp_rd {} inpoutp:inst4|input[1] {} } { 0.000ns 1.507ns 1.130ns } { 0.000ns 0.390ns 0.767ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inpoutp:inst4\|input\[3\] keyIn\[11\] clk 5.323 ns register " "Info: tsu for register \"inpoutp:inst4\|input\[3\]\" (data pin = \"keyIn\[11\]\", clock pin = \"clk\") is 5.323 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.068 ns + Longest pin register " "Info: + Longest pin to register delay is 19.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns keyIn\[11\] 1 PIN PIN_H16 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_H16; Fanout = 5; PIN Node = 'keyIn\[11\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[11] } "NODE_NAME" } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -552 320 488 -536 "keyIn\[15..0\]" "" } { -88 -8 80 -72 "keyIn\[15..0\]" "" } { -560 488 576 -544 "keyIn\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.848 ns) + CELL(0.522 ns) 6.669 ns inpoutp:inst4\|Equal12~76 2 COMB LC_X26_Y14_N7 4 " "Info: 2: + IC(4.848 ns) + CELL(0.522 ns) = 6.669 ns; Loc. = LC_X26_Y14_N7; Fanout = 4; COMB Node = 'inpoutp:inst4\|Equal12~76'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.370 ns" { keyIn[11] inpoutp:inst4|Equal12~76 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.390 ns) 7.707 ns inpoutp:inst4\|Equal0~55 3 COMB LC_X27_Y14_N6 4 " "Info: 3: + IC(0.648 ns) + CELL(0.390 ns) = 7.707 ns; Loc. = LC_X27_Y14_N6; Fanout = 4; COMB Node = 'inpoutp:inst4\|Equal0~55'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { inpoutp:inst4|Equal12~76 inpoutp:inst4|Equal0~55 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.522 ns) 8.627 ns inpoutp:inst4\|Equal2~67 4 COMB LC_X27_Y14_N5 3 " "Info: 4: + IC(0.398 ns) + CELL(0.522 ns) = 8.627 ns; Loc. = LC_X27_Y14_N5; Fanout = 3; COMB Node = 'inpoutp:inst4\|Equal2~67'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { inpoutp:inst4|Equal0~55 inpoutp:inst4|Equal2~67 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.522 ns) 10.177 ns inpoutp:inst4\|Equal4~69 5 COMB LC_X25_Y14_N5 3 " "Info: 5: + IC(1.028 ns) + CELL(0.522 ns) = 10.177 ns; Loc. = LC_X25_Y14_N5; Fanout = 3; COMB Node = 'inpoutp:inst4\|Equal4~69'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { inpoutp:inst4|Equal2~67 inpoutp:inst4|Equal4~69 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.390 ns) 10.964 ns inpoutp:inst4\|Equal5~75 6 COMB LC_X25_Y14_N0 3 " "Info: 6: + IC(0.397 ns) + CELL(0.390 ns) = 10.964 ns; Loc. = LC_X25_Y14_N0; Fanout = 3; COMB Node = 'inpoutp:inst4\|Equal5~75'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { inpoutp:inst4|Equal4~69 inpoutp:inst4|Equal5~75 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.390 ns) 11.747 ns inpoutp:inst4\|Equal6~70 7 COMB LC_X25_Y14_N4 2 " "Info: 7: + IC(0.393 ns) + CELL(0.390 ns) = 11.747 ns; Loc. = LC_X25_Y14_N4; Fanout = 2; COMB Node = 'inpoutp:inst4\|Equal6~70'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.783 ns" { inpoutp:inst4|Equal5~75 inpoutp:inst4|Equal6~70 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.390 ns) 12.781 ns inpoutp:inst4\|WideNor0~79 8 COMB LC_X24_Y14_N7 2 " "Info: 8: + IC(0.644 ns) + CELL(0.390 ns) = 12.781 ns; Loc. = LC_X24_Y14_N7; Fanout = 2; COMB Node = 'inpoutp:inst4\|WideNor0~79'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { inpoutp:inst4|Equal6~70 inpoutp:inst4|WideNor0~79 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.680 ns) + CELL(0.522 ns) 15.983 ns inpoutp:inst4\|WideNor0 9 COMB LC_X8_Y12_N7 5 " "Info: 9: + IC(2.680 ns) + CELL(0.522 ns) = 15.983 ns; Loc. = LC_X8_Y12_N7; Fanout = 5; COMB Node = 'inpoutp:inst4\|WideNor0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.202 ns" { inpoutp:inst4|WideNor0~79 inpoutp:inst4|WideNor0 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.432 ns) + CELL(0.653 ns) 19.068 ns inpoutp:inst4\|input\[3\] 10 REG LC_X24_Y14_N0 3 " "Info: 10: + IC(2.432 ns) + CELL(0.653 ns) = 19.068 ns; Loc. = LC_X24_Y14_N0; Fanout = 3; REG Node = 'inpoutp:inst4\|input\[3\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.085 ns" { inpoutp:inst4|WideNor0 inpoutp:inst4|input[3] } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.600 ns ( 29.37 % ) " "Info: Total cell delay = 5.600 ns ( 29.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.468 ns ( 70.63 % ) " "Info: Total interconnect delay = 13.468 ns ( 70.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "19.068 ns" { keyIn[11] inpoutp:inst4|Equal12~76 inpoutp:inst4|Equal0~55 inpoutp:inst4|Equal2~67 inpoutp:inst4|Equal4~69 inpoutp:inst4|Equal5~75 inpoutp:inst4|Equal6~70 inpoutp:inst4|WideNor0~79 inpoutp:inst4|WideNor0 inpoutp:inst4|input[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "19.068 ns" { keyIn[11] {} keyIn[11]~out0 {} inpoutp:inst4|Equal12~76 {} inpoutp:inst4|Equal0~55 {} inpoutp:inst4|Equal2~67 {} inpoutp:inst4|Equal4~69 {} inpoutp:inst4|Equal5~75 {} inpoutp:inst4|Equal6~70 {} inpoutp:inst4|WideNor0~79 {} inpoutp:inst4|WideNor0 {} inpoutp:inst4|input[3] {} } { 0.000ns 0.000ns 4.848ns 0.648ns 0.398ns 1.028ns 0.397ns 0.393ns 0.644ns 2.680ns 2.432ns } { 0.000ns 1.299ns 0.522ns 0.390ns 0.522ns 0.522ns 0.390ns 0.390ns 0.390ns 0.522ns 0.653ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 13.778 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 13.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 337 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 337; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 -80 88 -960 "clk" "" } { -968 1120 1168 -952 "clk" "" } { -584 1136 1184 -568 "clk" "" } { -952 304 368 -936 "clk" "" } { -232 -8 80 -216 "clk" "" } { -984 88 120 -968 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.827 ns) 3.010 ns scounter:inst3\|clk20000 2 REG LC_X7_Y12_N2 20 " "Info: 2: + IC(0.884 ns) + CELL(0.827 ns) = 3.010 ns; Loc. = LC_X7_Y12_N2; Fanout = 20; REG Node = 'scounter:inst3\|clk20000'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { clk scounter:inst3|clk20000 } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.579 ns) + CELL(0.827 ns) 7.416 ns inpoutp:inst4\|keyIn_node\[8\] 3 REG LC_X28_Y16_N9 1 " "Info: 3: + IC(3.579 ns) + CELL(0.827 ns) = 7.416 ns; Loc. = LC_X28_Y16_N9; Fanout = 1; REG Node = 'inpoutp:inst4\|keyIn_node\[8\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.406 ns" { scounter:inst3|clk20000 inpoutp:inst4|keyIn_node[8] } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.101 ns) 8.187 ns inpoutp:inst4\|keyClk~107 4 COMB LC_X27_Y16_N3 1 " "Info: 4: + IC(0.670 ns) + CELL(0.101 ns) = 8.187 ns; Loc. = LC_X27_Y16_N3; Fanout = 1; COMB Node = 'inpoutp:inst4\|keyClk~107'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { inpoutp:inst4|keyIn_node[8] inpoutp:inst4|keyClk~107 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.101 ns) 8.668 ns inpoutp:inst4\|keyClk 5 COMB LC_X27_Y16_N7 6 " "Info: 5: + IC(0.380 ns) + CELL(0.101 ns) = 8.668 ns; Loc. = LC_X27_Y16_N7; Fanout = 6; COMB Node = 'inpoutp:inst4\|keyClk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { inpoutp:inst4|keyClk~107 inpoutp:inst4|keyClk } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.481 ns) + CELL(0.629 ns) 13.778 ns inpoutp:inst4\|input\[3\] 6 REG LC_X24_Y14_N0 3 " "Info: 6: + IC(4.481 ns) + CELL(0.629 ns) = 13.778 ns; Loc. = LC_X24_Y14_N0; Fanout = 3; REG Node = 'inpoutp:inst4\|input\[3\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.110 ns" { inpoutp:inst4|keyClk inpoutp:inst4|input[3] } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.784 ns ( 27.46 % ) " "Info: Total cell delay = 3.784 ns ( 27.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.994 ns ( 72.54 % ) " "Info: Total interconnect delay = 9.994 ns ( 72.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.778 ns" { clk scounter:inst3|clk20000 inpoutp:inst4|keyIn_node[8] inpoutp:inst4|keyClk~107 inpoutp:inst4|keyClk inpoutp:inst4|input[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.778 ns" { clk {} clk~out0 {} scounter:inst3|clk20000 {} inpoutp:inst4|keyIn_node[8] {} inpoutp:inst4|keyClk~107 {} inpoutp:inst4|keyClk {} inpoutp:inst4|input[3] {} } { 0.000ns 0.000ns 0.884ns 3.579ns 0.670ns 0.380ns 4.481ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.101ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "19.068 ns" { keyIn[11] inpoutp:inst4|Equal12~76 inpoutp:inst4|Equal0~55 inpoutp:inst4|Equal2~67 inpoutp:inst4|Equal4~69 inpoutp:inst4|Equal5~75 inpoutp:inst4|Equal6~70 inpoutp:inst4|WideNor0~79 inpoutp:inst4|WideNor0 inpoutp:inst4|input[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "19.068 ns" { keyIn[11] {} keyIn[11]~out0 {} inpoutp:inst4|Equal12~76 {} inpoutp:inst4|Equal0~55 {} inpoutp:inst4|Equal2~67 {} inpoutp:inst4|Equal4~69 {} inpoutp:inst4|Equal5~75 {} inpoutp:inst4|Equal6~70 {} inpoutp:inst4|WideNor0~79 {} inpoutp:inst4|WideNor0 {} inpoutp:inst4|input[3] {} } { 0.000ns 0.000ns 4.848ns 0.648ns 0.398ns 1.028ns 0.397ns 0.393ns 0.644ns 2.680ns 2.432ns } { 0.000ns 1.299ns 0.522ns 0.390ns 0.522ns 0.522ns 0.390ns 0.390ns 0.390ns 0.522ns 0.653ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.778 ns" { clk scounter:inst3|clk20000 inpoutp:inst4|keyIn_node[8] inpoutp:inst4|keyClk~107 inpoutp:inst4|keyClk inpoutp:inst4|input[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.778 ns" { clk {} clk~out0 {} scounter:inst3|clk20000 {} inpoutp:inst4|keyIn_node[8] {} inpoutp:inst4|keyClk~107 {} inpoutp:inst4|keyClk {} inpoutp:inst4|input[3] {} } { 0.000ns 0.000ns 0.884ns 3.579ns 0.670ns 0.380ns 4.481ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.101ns 0.101ns 0.629ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk pc_inr inpoutp:inst4\|fgi 23.346 ns register " "Info: tco from clock \"clk\" to destination pin \"pc_inr\" through register \"inpoutp:inst4\|fgi\" is 23.346 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 14.831 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 14.831 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 337 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 337; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 -80 88 -960 "clk" "" } { -968 1120 1168 -952 "clk" "" } { -584 1136 1184 -568 "clk" "" } { -952 304 368 -936 "clk" "" } { -232 -8 80 -216 "clk" "" } { -984 88 120 -968 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.827 ns) 3.010 ns scounter:inst3\|clk20000 2 REG LC_X7_Y12_N2 20 " "Info: 2: + IC(0.884 ns) + CELL(0.827 ns) = 3.010 ns; Loc. = LC_X7_Y12_N2; Fanout = 20; REG Node = 'scounter:inst3\|clk20000'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { clk scounter:inst3|clk20000 } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.579 ns) + CELL(0.827 ns) 7.416 ns inpoutp:inst4\|keyIn_node\[1\] 3 REG LC_X25_Y16_N5 1 " "Info: 3: + IC(3.579 ns) + CELL(0.827 ns) = 7.416 ns; Loc. = LC_X25_Y16_N5; Fanout = 1; REG Node = 'inpoutp:inst4\|keyIn_node\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.406 ns" { scounter:inst3|clk20000 inpoutp:inst4|keyIn_node[1] } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.522 ns) 8.972 ns inpoutp:inst4\|keyClk~109 4 COMB LC_X27_Y16_N0 1 " "Info: 4: + IC(1.034 ns) + CELL(0.522 ns) = 8.972 ns; Loc. = LC_X27_Y16_N0; Fanout = 1; COMB Node = 'inpoutp:inst4\|keyClk~109'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { inpoutp:inst4|keyIn_node[1] inpoutp:inst4|keyClk~109 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.390 ns) 9.728 ns inpoutp:inst4\|keyClk 5 COMB LC_X27_Y16_N7 6 " "Info: 5: + IC(0.366 ns) + CELL(0.390 ns) = 9.728 ns; Loc. = LC_X27_Y16_N7; Fanout = 6; COMB Node = 'inpoutp:inst4\|keyClk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { inpoutp:inst4|keyClk~109 inpoutp:inst4|keyClk } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.474 ns) + CELL(0.629 ns) 14.831 ns inpoutp:inst4\|fgi 6 REG LC_X8_Y12_N3 4 " "Info: 6: + IC(4.474 ns) + CELL(0.629 ns) = 14.831 ns; Loc. = LC_X8_Y12_N3; Fanout = 4; REG Node = 'inpoutp:inst4\|fgi'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.103 ns" { inpoutp:inst4|keyClk inpoutp:inst4|fgi } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.494 ns ( 30.30 % ) " "Info: Total cell delay = 4.494 ns ( 30.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.337 ns ( 69.70 % ) " "Info: Total interconnect delay = 10.337 ns ( 69.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.831 ns" { clk scounter:inst3|clk20000 inpoutp:inst4|keyIn_node[1] inpoutp:inst4|keyClk~109 inpoutp:inst4|keyClk inpoutp:inst4|fgi } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "14.831 ns" { clk {} clk~out0 {} scounter:inst3|clk20000 {} inpoutp:inst4|keyIn_node[1] {} inpoutp:inst4|keyClk~109 {} inpoutp:inst4|keyClk {} inpoutp:inst4|fgi {} } { 0.000ns 0.000ns 0.884ns 3.579ns 1.034ns 0.366ns 4.474ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.522ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.317 ns + Longest register pin " "Info: + Longest register to pin delay is 8.317 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inpoutp:inst4\|fgi 1 REG LC_X8_Y12_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y12_N3; Fanout = 4; REG Node = 'inpoutp:inst4\|fgi'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inpoutp:inst4|fgi } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.487 ns) + CELL(0.101 ns) 0.588 ns control:inst1\|pc_inr~608 2 COMB LC_X8_Y12_N4 1 " "Info: 2: + IC(0.487 ns) + CELL(0.101 ns) = 0.588 ns; Loc. = LC_X8_Y12_N4; Fanout = 1; COMB Node = 'control:inst1\|pc_inr~608'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { inpoutp:inst4|fgi control:inst1|pc_inr~608 } "NODE_NAME" } } { "control.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/control.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.057 ns) + CELL(0.258 ns) 2.903 ns control:inst1\|pc_inr~609 3 COMB LC_X19_Y8_N1 1 " "Info: 3: + IC(2.057 ns) + CELL(0.258 ns) = 2.903 ns; Loc. = LC_X19_Y8_N1; Fanout = 1; COMB Node = 'control:inst1\|pc_inr~609'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { control:inst1|pc_inr~608 control:inst1|pc_inr~609 } "NODE_NAME" } } { "control.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/control.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.101 ns) 3.382 ns control:inst1\|pc_inr~617 4 COMB LC_X19_Y8_N3 14 " "Info: 4: + IC(0.378 ns) + CELL(0.101 ns) = 3.382 ns; Loc. = LC_X19_Y8_N3; Fanout = 14; COMB Node = 'control:inst1\|pc_inr~617'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { control:inst1|pc_inr~609 control:inst1|pc_inr~617 } "NODE_NAME" } } { "control.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/control.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.070 ns) + CELL(1.865 ns) 8.317 ns pc_inr 5 PIN PIN_N9 0 " "Info: 5: + IC(3.070 ns) + CELL(1.865 ns) = 8.317 ns; Loc. = PIN_N9; Fanout = 0; PIN Node = 'pc_inr'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.935 ns" { control:inst1|pc_inr~617 pc_inr } "NODE_NAME" } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -576 1560 1736 -560 "pc_inr" "" } { -872 1120 1168 -856 "pc_inr" "" } { -848 944 1024 -832 "pc_inr" "" } { -584 1504 1560 -568 "pc_inr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.325 ns ( 27.95 % ) " "Info: Total cell delay = 2.325 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.992 ns ( 72.05 % ) " "Info: Total interconnect delay = 5.992 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.317 ns" { inpoutp:inst4|fgi control:inst1|pc_inr~608 control:inst1|pc_inr~609 control:inst1|pc_inr~617 pc_inr } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.317 ns" { inpoutp:inst4|fgi {} control:inst1|pc_inr~608 {} control:inst1|pc_inr~609 {} control:inst1|pc_inr~617 {} pc_inr {} } { 0.000ns 0.487ns 2.057ns 0.378ns 3.070ns } { 0.000ns 0.101ns 0.258ns 0.101ns 1.865ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.831 ns" { clk scounter:inst3|clk20000 inpoutp:inst4|keyIn_node[1] inpoutp:inst4|keyClk~109 inpoutp:inst4|keyClk inpoutp:inst4|fgi } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "14.831 ns" { clk {} clk~out0 {} scounter:inst3|clk20000 {} inpoutp:inst4|keyIn_node[1] {} inpoutp:inst4|keyClk~109 {} inpoutp:inst4|keyClk {} inpoutp:inst4|fgi {} } { 0.000ns 0.000ns 0.884ns 3.579ns 1.034ns 0.366ns 4.474ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.522ns 0.390ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.317 ns" { inpoutp:inst4|fgi control:inst1|pc_inr~608 control:inst1|pc_inr~609 control:inst1|pc_inr~617 pc_inr } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.317 ns" { inpoutp:inst4|fgi {} control:inst1|pc_inr~608 {} control:inst1|pc_inr~609 {} control:inst1|pc_inr~617 {} pc_inr {} } { 0.000ns 0.487ns 2.057ns 0.378ns 3.070ns } { 0.000ns 0.101ns 0.258ns 0.101ns 1.865ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "clk M_clk 4.766 ns Longest " "Info: Longest tpd from source pin \"clk\" to destination pin \"M_clk\" is 4.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 337 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 337; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 -80 88 -960 "clk" "" } { -968 1120 1168 -952 "clk" "" } { -584 1136 1184 -568 "clk" "" } { -952 304 368 -936 "clk" "" } { -232 -8 80 -216 "clk" "" } { -984 88 120 -968 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.588 ns) + CELL(1.879 ns) 4.766 ns M_clk 2 PIN PIN_P4 0 " "Info: 2: + IC(1.588 ns) + CELL(1.879 ns) = 4.766 ns; Loc. = PIN_P4; Fanout = 0; PIN Node = 'M_clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.467 ns" { clk M_clk } "NODE_NAME" } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -808 -16 160 -792 "M_clk" "" } { -920 568 656 -904 "M_clk" "" } { -816 -80 -16 -800 "M_clk" "" } { -128 840 912 -112 "M_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.178 ns ( 66.68 % ) " "Info: Total cell delay = 3.178 ns ( 66.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.588 ns ( 33.32 % ) " "Info: Total interconnect delay = 1.588 ns ( 33.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.766 ns" { clk M_clk } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.766 ns" { clk {} clk~out0 {} M_clk {} } { 0.000ns 0.000ns 1.588ns } { 0.000ns 1.299ns 1.879ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inpoutp:inst4\|input\[0\] keyIn\[13\] clk 7.031 ns register " "Info: th for register \"inpoutp:inst4\|input\[0\]\" (data pin = \"keyIn\[13\]\", clock pin = \"clk\") is 7.031 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 14.838 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 14.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 337 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 337; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 -80 88 -960 "clk" "" } { -968 1120 1168 -952 "clk" "" } { -584 1136 1184 -568 "clk" "" } { -952 304 368 -936 "clk" "" } { -232 -8 80 -216 "clk" "" } { -984 88 120 -968 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.827 ns) 3.010 ns scounter:inst3\|clk20000 2 REG LC_X7_Y12_N2 20 " "Info: 2: + IC(0.884 ns) + CELL(0.827 ns) = 3.010 ns; Loc. = LC_X7_Y12_N2; Fanout = 20; REG Node = 'scounter:inst3\|clk20000'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { clk scounter:inst3|clk20000 } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.579 ns) + CELL(0.827 ns) 7.416 ns inpoutp:inst4\|keyIn_node\[1\] 3 REG LC_X25_Y16_N5 1 " "Info: 3: + IC(3.579 ns) + CELL(0.827 ns) = 7.416 ns; Loc. = LC_X25_Y16_N5; Fanout = 1; REG Node = 'inpoutp:inst4\|keyIn_node\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.406 ns" { scounter:inst3|clk20000 inpoutp:inst4|keyIn_node[1] } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.522 ns) 8.972 ns inpoutp:inst4\|keyClk~109 4 COMB LC_X27_Y16_N0 1 " "Info: 4: + IC(1.034 ns) + CELL(0.522 ns) = 8.972 ns; Loc. = LC_X27_Y16_N0; Fanout = 1; COMB Node = 'inpoutp:inst4\|keyClk~109'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { inpoutp:inst4|keyIn_node[1] inpoutp:inst4|keyClk~109 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.390 ns) 9.728 ns inpoutp:inst4\|keyClk 5 COMB LC_X27_Y16_N7 6 " "Info: 5: + IC(0.366 ns) + CELL(0.390 ns) = 9.728 ns; Loc. = LC_X27_Y16_N7; Fanout = 6; COMB Node = 'inpoutp:inst4\|keyClk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { inpoutp:inst4|keyClk~109 inpoutp:inst4|keyClk } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.481 ns) + CELL(0.629 ns) 14.838 ns inpoutp:inst4\|input\[0\] 6 REG LC_X24_Y14_N3 3 " "Info: 6: + IC(4.481 ns) + CELL(0.629 ns) = 14.838 ns; Loc. = LC_X24_Y14_N3; Fanout = 3; REG Node = 'inpoutp:inst4\|input\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.110 ns" { inpoutp:inst4|keyClk inpoutp:inst4|input[0] } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.494 ns ( 30.29 % ) " "Info: Total cell delay = 4.494 ns ( 30.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.344 ns ( 69.71 % ) " "Info: Total interconnect delay = 10.344 ns ( 69.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.838 ns" { clk scounter:inst3|clk20000 inpoutp:inst4|keyIn_node[1] inpoutp:inst4|keyClk~109 inpoutp:inst4|keyClk inpoutp:inst4|input[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "14.838 ns" { clk {} clk~out0 {} scounter:inst3|clk20000 {} inpoutp:inst4|keyIn_node[1] {} inpoutp:inst4|keyClk~109 {} inpoutp:inst4|keyClk {} inpoutp:inst4|input[0] {} } { 0.000ns 0.000ns 0.884ns 3.579ns 1.034ns 0.366ns 4.481ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.522ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.820 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns keyIn\[13\] 1 PIN PIN_G18 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_G18; Fanout = 5; PIN Node = 'keyIn\[13\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[13] } "NODE_NAME" } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -552 320 488 -536 "keyIn\[15..0\]" "" } { -88 -8 80 -72 "keyIn\[15..0\]" "" } { -560 488 576 -544 "keyIn\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.473 ns) + CELL(0.101 ns) 5.873 ns inpoutp:inst4\|Equal13~83 2 COMB LC_X26_Y14_N6 2 " "Info: 2: + IC(4.473 ns) + CELL(0.101 ns) = 5.873 ns; Loc. = LC_X26_Y14_N6; Fanout = 2; COMB Node = 'inpoutp:inst4\|Equal13~83'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.574 ns" { keyIn[13] inpoutp:inst4|Equal13~83 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.101 ns) 7.002 ns inpoutp:inst4\|WideNor0~78 3 COMB LC_X24_Y14_N9 2 " "Info: 3: + IC(1.028 ns) + CELL(0.101 ns) = 7.002 ns; Loc. = LC_X24_Y14_N9; Fanout = 2; COMB Node = 'inpoutp:inst4\|WideNor0~78'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { inpoutp:inst4|Equal13~83 inpoutp:inst4|WideNor0~78 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.423 ns) 7.820 ns inpoutp:inst4\|input\[0\] 4 REG LC_X24_Y14_N3 3 " "Info: 4: + IC(0.395 ns) + CELL(0.423 ns) = 7.820 ns; Loc. = LC_X24_Y14_N3; Fanout = 3; REG Node = 'inpoutp:inst4\|input\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { inpoutp:inst4|WideNor0~78 inpoutp:inst4|input[0] } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.924 ns ( 24.60 % ) " "Info: Total cell delay = 1.924 ns ( 24.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.896 ns ( 75.40 % ) " "Info: Total interconnect delay = 5.896 ns ( 75.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.820 ns" { keyIn[13] inpoutp:inst4|Equal13~83 inpoutp:inst4|WideNor0~78 inpoutp:inst4|input[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.820 ns" { keyIn[13] {} keyIn[13]~out0 {} inpoutp:inst4|Equal13~83 {} inpoutp:inst4|WideNor0~78 {} inpoutp:inst4|input[0] {} } { 0.000ns 0.000ns 4.473ns 1.028ns 0.395ns } { 0.000ns 1.299ns 0.101ns 0.101ns 0.423ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.838 ns" { clk scounter:inst3|clk20000 inpoutp:inst4|keyIn_node[1] inpoutp:inst4|keyClk~109 inpoutp:inst4|keyClk inpoutp:inst4|input[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "14.838 ns" { clk {} clk~out0 {} scounter:inst3|clk20000 {} inpoutp:inst4|keyIn_node[1] {} inpoutp:inst4|keyClk~109 {} inpoutp:inst4|keyClk {} inpoutp:inst4|input[0] {} } { 0.000ns 0.000ns 0.884ns 3.579ns 1.034ns 0.366ns 4.481ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.522ns 0.390ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.820 ns" { keyIn[13] inpoutp:inst4|Equal13~83 inpoutp:inst4|WideNor0~78 inpoutp:inst4|input[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.820 ns" { keyIn[13] {} keyIn[13]~out0 {} inpoutp:inst4|Equal13~83 {} inpoutp:inst4|WideNor0~78 {} inpoutp:inst4|input[0] {} } { 0.000ns 0.000ns 4.473ns 1.028ns 0.395ns } { 0.000ns 1.299ns 0.101ns 0.101ns 0.423ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 80 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "127 " "Info: Peak virtual memory: 127 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 24 22:58:11 2009 " "Info: Processing ended: Tue Mar 24 22:58:11 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
