EESchema-LIBRARY Version 2.3  Date: Wed 18 Apr 2012 20:33:45 NZST
#encoding utf-8
#
# STM32F103CB-LQFP48
#
DEF STM32F103CB-LQFP48 U 0 40 Y Y 1 F N
F0 "U" 100 50 60 H V C CNN
F1 "STM32F103CB-LQFP48" 3000 50 60 H V C CNN
$FPLIST
 LQFP-48
$ENDFPLIST
DRAW
S 0 0 3550 -2050 0 1 0 N
X VBAT 1 -300 -100 300 R 50 50 1 1 P
X PC13/TAMPER/RTC 2 -300 -200 300 R 50 50 1 1 P
X PC14/OSC32_IN 3 -300 -300 300 R 50 50 1 1 P
X PC15/OSC32_OUT 4 -300 -400 300 R 50 50 1 1 P
X PD0/OSC_IN 5 -300 -500 300 R 50 50 1 1 P
X PD1/OSC_OUT 6 -300 -600 300 R 50 50 1 1 P
X NRST 7 -300 -700 300 R 50 50 1 1 P
X VSSA 8 1250 -2350 300 U 50 50 1 1 P
X VDDA 9 1250 300 300 D 50 50 1 1 P
X PA0/WKUP/USART2_CTS/ADC12_IN0/TIM2_CH1_ETR 10 -300 -800 300 R 50 50 1 1 P
X PB2/BOOT1 20 -300 -1800 300 R 50 50 1 1 P
X PA9/USART1_TX/TIM1_CH2 30 3850 -1500 300 L 50 50 1 1 P
X PB4/NJTRST 40 3850 -700 300 L 50 50 1 1 P
X PA1/USART2_RTS/ADC12_IN1/TIM2_CH2 11 -300 -900 300 R 50 50 1 1 P
X PB10/I2C2_SCL/USART3_TX 21 -300 -1900 300 R 50 50 1 1 P
X PA10/USART1_RX/TIM1_CH3 31 3850 -1400 300 L 50 50 1 1 P
X PB5/I2C1_SMBA 41 3850 -600 300 L 50 50 1 1 P
X PA2/USART2_TX/ADC12_IN2/TIM2_CH3 12 -300 -1000 300 R 50 50 1 1 P
X PB11/I2C2_SDA/USART3_RX 22 -300 -2000 300 R 50 50 1 1 P
X PA11/USART1_CTS/CAN_RX/TIM1_CH4/USBDM 32 3850 -1300 300 L 50 50 1 1 P
X PB6/I2C1_SCL/TIM4_CH1 42 3850 -500 300 L 50 50 1 1 P
X PA3/USART2_RX/ADC12_IN3/TIM2_CH4 13 -300 -1100 300 R 50 50 1 1 P
X VSS_1 23 1450 -2350 300 U 50 50 1 1 P
X PA12/USART1_RTS/CAN_TX/TIM1_ETR/USBDP 33 3850 -1200 300 L 50 50 1 1 P
X PB7/I2C1_SDA/TIM4_CH2 43 3850 -400 300 L 50 50 1 1 P
X PA4/SPI1_NSS/USART2_CK/ADC12_IN4 14 -300 -1200 300 R 50 50 1 1 P
X VDD_1 24 1400 300 300 D 50 50 1 1 P
X PA13/JTMS/SWDIO 34 3850 -1100 300 L 50 50 1 1 P
X BOOT0 44 3850 -300 300 L 50 50 1 1 P
X PA5/SPI1_SCK/ADC12_IN5 15 -300 -1300 300 R 50 50 1 1 P
X PB12/SPI2_NSS/I2C2_SMBA/USART3_CK/TIM1_BKIN 25 3850 -2000 300 L 50 50 1 1 P
X VSS_2 35 1550 -2350 300 U 50 50 1 1 P
X PB8/TIM4_CH3 45 3850 -200 300 L 50 50 1 1 P
X PA6/SPI1_MISO/ADC12_IN6/TIM3_CH1 16 -300 -1400 300 R 50 50 1 1 P
X PB13/SPI2_SCK/USART3_CTS/TIM1_CH1N 26 3850 -1900 300 L 50 50 1 1 P
X VDD_2 36 1500 300 300 D 50 50 1 1 P
X PB9/TIM4_CH4 46 3850 -100 300 L 50 50 1 1 P
X PA7/SPI1_MOSI/ADC12_IN7/TIM3_CH2 17 -300 -1500 300 R 50 50 1 1 P
X PB14/SPI2_MISO/USART3_RTS/TIM1_CH2N 27 3850 -1800 300 L 50 50 1 1 P
X PA14/JTCK/SWCLK 37 3850 -1000 300 L 50 50 1 1 P
X VSS_3 47 1650 -2350 300 U 50 50 1 1 P
X PB0/ADC12_IN8/TIM3_CH3 18 -300 -1600 300 R 50 50 1 1 P
X PB15/SPI2_MOSI/TIM1_CH3N 28 3850 -1700 300 L 50 50 1 1 P
X PA15/JTDI 38 3850 -900 300 L 50 50 1 1 P
X VDD_3 48 1600 300 300 D 50 50 1 1 P
X PB1/ADC12_IN9/TIM3_CH4 19 -300 -1700 300 R 50 50 1 1 P
X PA8/USART1_CK/TIM1_CH1/MCO 29 3850 -1600 300 L 50 50 1 1 P
X PB3/JTDO 39 3850 -800 300 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# STM32F103RE-LQFP64
#
DEF STM32F103RE-LQFP64 U 0 40 Y Y 1 F N
F0 "U" 100 50 60 H V C CNN
F1 "STM32F103RE-LQFP64" 3550 50 60 H V C CNN
$FPLIST
 LQFP-48
$ENDFPLIST
DRAW
S 0 0 4100 -2900 0 1 0 N
X VBAT 1 -300 -100 300 R 50 50 1 1 P
X PC13/TAMPER/RTC 2 -300 -200 300 R 50 50 1 1 P
X PC14/OSC32_IN 3 -300 -300 300 R 50 50 1 1 P
X PC15/OSC32_OUT 4 -300 -400 300 R 50 50 1 1 P
X PD0/OSC_IN 5 -300 -500 300 R 50 50 1 1 P
X PD1/OSC_OUT 6 -300 -600 300 R 50 50 1 1 P
X NRST 7 -300 -700 300 R 50 50 1 1 P
X PC0/ADC123_IN10 8 -300 -800 300 R 50 50 1 1 P
X PC1/ADC123_IN11 9 -300 -900 300 R 50 50 1 1 P
X PC2/ADC123_IN12 10 -300 -1000 300 R 50 50 1 1 P
X PA4/SPI1_NSS/USART2_CK/ADC12_IN4/DAC_OUT1 20 -300 -1600 300 R 50 50 1 1 P
X PB11/I2C2_SDA/USART3_RX 30 -300 -2600 300 R 50 50 1 1 P
X PC9/TIM8_CH4/SDIO_D1 40 4400 -2100 300 L 50 50 1 1 I
X PA15/JTDI/SPI3_NSS/I2S3_WS 50 4400 -1300 300 L 50 50 1 1 P
X BOOT0 60 4400 -300 300 L 50 50 1 1 P
X PC3/ADC123_IN13 11 -300 -1100 300 R 50 50 1 1 P
X PA5/SPI1_SCK/ADC12_IN5/DAC_OUT2 21 -300 -1700 300 R 50 50 1 1 P
X VSS_1 31 1700 -3200 300 U 50 50 1 1 P
X PA8/USART1_CK/TIM1_CH1/MCO 41 4400 -2000 300 L 50 50 1 1 P
X PC10/UART4_TX/SDIO_D2 51 4400 -1200 300 L 50 50 1 1 P
X PB8/TIM4_CH3/SDIO_D4 61 4400 -200 300 L 50 50 1 1 P
X VSSA 12 1500 -3200 300 U 50 50 1 1 P
X PA6/SPI1_MISO/ADC12_IN6/TIM3_CH1/TIM8_BKIN 22 -300 -1800 300 R 50 50 1 1 P
X VDD_1 32 1700 300 300 D 50 50 1 1 P
X PA9/USART1_TX/TIM1_CH2 42 4400 -1900 300 L 50 50 1 1 P
X PC11/UART4_RX/SDIO_D3 52 4400 -1100 300 L 50 50 1 1 P
X PB9/TIM4_CH4/SDIO_D5 62 4400 -100 300 L 50 50 1 1 P
X VDDA 13 1500 300 300 D 50 50 1 1 P
X PA7/SPI1_MOSI/ADC12_IN7/TIM3_CH2/TIM8_CH1N 23 -300 -1900 300 R 50 50 1 1 P
X PB12/SPI2_NSS/I2C2_SMBA/USART3_CK/TIM1_BKIN 33 4400 -2800 300 L 50 50 1 1 P
X PA10/USART1_RX/TIM1_CH3 43 4400 -1800 300 L 50 50 1 1 P
X PC12/UART5_TX/SDIO_CK 53 4400 -1000 300 L 50 50 1 1 P
X VSS_3 63 1900 -3200 300 U 50 50 1 1 P
X PA0/WKUP/USART2_CTS/ADC123_IN0/TIM2_CH1_ETR/TIM5_CH1/TIM8_ETR 14 -300 -1200 300 R 50 50 1 1 P
X PC4/ADC12_IN14 24 -300 -2000 300 R 50 50 1 1 P
X PB13/SPI2_SCK/I2S2_CK/USART3_CTS/TIM1_CH1N 34 4400 -2700 300 L 50 50 1 1 P
X PA11/USART1_CTS/CAN_RX/TIM1_CH4/USBDM/CAN_RX 44 4400 -1700 300 L 50 50 1 1 P
X PD2/TIM3_ETR/UART5_RX/SDIO_CMD 54 4400 -900 300 L 50 50 1 1 P
X VDD_3 64 1900 300 300 D 50 50 1 1 P
X PA1/USART2_RTS/ADC123_IN1/TIM2_CH2/TIM5_CH2 15 -300 -1300 300 R 50 50 1 1 P
X PC5/ADC12_IN15 25 -300 -2100 300 R 50 50 1 1 P
X PB14/SPI2_MISO/USART3_RTS/TIM1_CH2N 35 4400 -2600 300 L 50 50 1 1 P
X PA12/USART1_RTS/CAN_TX/TIM1_ETR/USBDP/CAN_TX 45 4400 -1600 300 L 50 50 1 1 P
X PB3/JTDO/SPI3_SCK/I2S3_CK 55 4400 -800 300 L 50 50 1 1 P
X PA2/USART2_TX/ADC123_IN2/TIM2_CH3/TIM5_CH3 16 -300 -1400 300 R 50 50 1 1 P
X PB0/ADC12_IN8/TIM3_CH3/TIM8_CH2N 26 -300 -2200 300 R 50 50 1 1 P
X PB15/SPI2_MOSI/I2S2_SD/TIM1_CH3N 36 4400 -2500 300 L 50 50 1 1 P
X PA13/JTMS/SWDIO 46 4400 -1500 300 L 50 50 1 1 P
X PB4/NJTRST/SPI3_MSIO 56 4400 -700 300 L 50 50 1 1 P
X PA3/USART2_RX/ADC123_IN3/TIM2_CH4/TIM5_CH4 17 -300 -1500 300 R 50 50 1 1 P
X PB1/ADC12_IN9/TIM3_CH4/TIM8_CH3N 27 -300 -2300 300 R 50 50 1 1 P
X PC6/I2C2_MCK/TIM8_CH1/SDIO_D6 37 4400 -2400 300 L 50 50 1 1 I
X VSS_2 47 1800 -3200 300 U 50 50 1 1 P
X PB5/I2C1_SMBA/SPI3_MOSI/I2S3_SD 57 4400 -600 300 L 50 50 1 1 P
X VSS_4 18 2000 -3200 300 U 50 50 1 1 P
X PB2/BOOT1 28 -300 -2400 300 R 50 50 1 1 P
X PC7/I2S3_MCK/TIM8_CH2/SDIO_D7 38 4400 -2300 300 L 50 50 1 1 I
X VDD_2 48 1800 300 300 D 50 50 1 1 P
X PB6/I2C1_SCL/TIM4_CH1 58 4400 -500 300 L 50 50 1 1 P
X VDD_4 19 2000 300 300 D 50 50 1 1 P
X PB10/I2C2_SCL/USART3_TX 29 -300 -2500 300 R 50 50 1 1 P
X PC8/TIM8_CH3/SDIO_D0 39 4400 -2200 300 L 50 50 1 1 I
X PA14/JTCK/SWCLK 49 4400 -1400 300 L 50 50 1 1 P
X PB7/I2C1_SDA/TIM4_CH2 59 4400 -400 300 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
#End Library
