$comment Generated by Amaranth $end
$date 2025-08-18 22:46:53.283493 $end
$timescale 1 fs $end
$scope module bench $end
$scope module top $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 # blk_top_comb_0 $end
$var wire 1 $ sda $end
$var wire 1 % i2c_pins__sda__oe $end
$var wire 1 & sda_i $end
$var wire 1 ' scl $end
$var wire 1 ( i2c_pins__scl__oe $end
$var wire 1 ) scl_i $end
$var wire 1 * i2c_pins__sda__i $end
$var wire 1 + i2c_pins__scl__i $end
$scope module i2c $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 % i2c_pins__sda__oe $end
$var wire 1 ( i2c_pins__scl__oe $end
$var wire 1 * i2c_pins__sda__i $end
$var wire 1 + i2c_pins__scl__i $end
$var wire 1 , blk_i2c_comb_1 $end
$var wire 5 - bus__addr $end
$var wire 5 . bus__addr$2 $end
$var wire 8 / bus__r_data $end
$var wire 8 0 bus__r_data$4 $end
$var wire 1 1 bus__r_stb $end
$var wire 1 2 bus__r_stb$6 $end
$var wire 8 3 bus__w_data $end
$var wire 8 4 bus__w_data$8 $end
$var wire 1 5 bus__w_stb $end
$var wire 1 6 bus__w_stb$10 $end
$var wire 12 7 period_cyc $end
$var wire 12 8 data $end
$var wire 1 9 i2c_rst $end
$var wire 1 : w_data $end
$var wire 1 ; w_stb $end
$var wire 1 < start $end
$var wire 1 = w_data$17 $end
$var wire 1 > w_stb$18 $end
$var wire 1 ? stop $end
$var wire 1 @ w_data$20 $end
$var wire 1 A w_stb$21 $end
$var wire 1 B read $end
$var wire 1 C w_data$23 $end
$var wire 1 D w_stb$24 $end
$var wire 1 E w_data$25 $end
$var wire 1 F w_stb$26 $end
$var wire 1 G ack_i $end
$var wire 8 H data_i $end
$var wire 8 I w_data$29 $end
$var wire 1 J write $end
$var wire 1 K w_stb$31 $end
$var wire 8 L r_data $end
$var wire 8 M data_o $end
$var wire 1 N r_data$34 $end
$var wire 1 O busy $end
$var wire 1 P r_data$36 $end
$var wire 1 Q ack_o $end
$scope module bridge $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 5 - bus__addr$2 $end
$var wire 8 0 bus__r_data $end
$var wire 1 1 bus__r_stb$6 $end
$var wire 8 3 bus__w_data$8 $end
$var wire 1 5 bus__w_stb$10 $end
$var wire 12 8 data $end
$var wire 1 : w_data $end
$var wire 1 ; w_stb $end
$var wire 1 = w_data$22 $end
$var wire 1 > w_stb$23 $end
$var wire 1 @ w_data$24 $end
$var wire 1 A w_stb$25 $end
$var wire 1 C w_data$26 $end
$var wire 1 D w_stb$27 $end
$var wire 1 E w_data$28 $end
$var wire 1 F w_stb$29 $end
$var wire 8 I w_data$32 $end
$var wire 1 K w_stb$33 $end
$var wire 8 L r_data $end
$var wire 1 N r_data$39 $end
$var wire 1 P r_data$40 $end
$var wire 1 R blk_i2c_bridge_comb_2 $end
$var wire 5 S bus__addr $end
$var wire 8 T bus__r_data$4 $end
$var wire 1 U bus__r_stb $end
$var wire 8 V bus__w_data $end
$var wire 1 W bus__w_stb $end
$var wire 12 X element__r_data $end
$var wire 1 Y element__r_stb $end
$var wire 12 Z element__w_data $end
$var wire 1 [ element__w_stb $end
$var wire 5 \ element__w_data$18 $end
$var wire 1 ] element__w_stb$19 $end
$var wire 8 ^ element__w_data$30 $end
$var wire 1 _ element__w_stb$31 $end
$var wire 8 ` element__r_data$34 $end
$var wire 1 a element__r_stb$35 $end
$var wire 2 b element__r_data$37 $end
$var wire 1 c element__r_stb$38 $end
$scope module action $end
$var wire 1 : w_data $end
$var wire 1 ; w_stb $end
$var wire 1 = w_data$15 $end
$var wire 1 > w_stb$16 $end
$var wire 1 @ w_data$17 $end
$var wire 1 A w_stb$18 $end
$var wire 1 C w_data$19 $end
$var wire 1 D w_stb$20 $end
$var wire 1 E w_data$21 $end
$var wire 1 F w_stb$22 $end
$var wire 5 \ element__w_data $end
$var wire 1 ] element__w_stb $end
$var wire 1 .! blk_i2c_bridge_action_comb_28 $end
$var wire 1 /! port__w_data $end
$var wire 1 0! port__w_stb $end
$var wire 1 1! port__w_data$5 $end
$var wire 1 2! port__w_stb$6 $end
$var wire 1 3! port__w_data$7 $end
$var wire 1 4! port__w_stb$8 $end
$var wire 1 5! port__w_data$9 $end
$var wire 1 6! port__w_stb$10 $end
$var wire 1 7! port__w_data$11 $end
$var wire 1 8! port__w_stb$12 $end
$scope module read_ack $end
$var wire 1 C w_data $end
$var wire 1 D w_stb $end
$var wire 1 5! port__w_data $end
$var wire 1 6! port__w_stb $end
$var wire 1 <! blk_i2c_bridge_action_read_ack_comb_32 $end
$upscope $end
$scope module read_nack $end
$var wire 1 E w_data $end
$var wire 1 F w_stb $end
$var wire 1 7! port__w_data $end
$var wire 1 8! port__w_stb $end
$var wire 1 =! blk_i2c_bridge_action_read_nack_comb_33 $end
$upscope $end
$scope module reset $end
$var wire 1 : w_data $end
$var wire 1 ; w_stb $end
$var wire 1 /! port__w_data $end
$var wire 1 0! port__w_stb $end
$var wire 1 9! blk_i2c_bridge_action_reset_comb_29 $end
$upscope $end
$scope module start $end
$var wire 1 = w_data $end
$var wire 1 > w_stb $end
$var wire 1 1! port__w_data $end
$var wire 1 2! port__w_stb $end
$var wire 1 :! blk_i2c_bridge_action_start_comb_30 $end
$upscope $end
$scope module stop $end
$var wire 1 @ w_data $end
$var wire 1 A w_stb $end
$var wire 1 3! port__w_data $end
$var wire 1 4! port__w_stb $end
$var wire 1 ;! blk_i2c_bridge_action_stop_comb_31 $end
$upscope $end
$upscope $end
$scope module divider $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 12 8 data $end
$var wire 12 X element__r_data $end
$var wire 1 Y element__r_stb $end
$var wire 12 Z element__w_data $end
$var wire 1 [ element__w_stb $end
$var wire 1 %! blk_i2c_bridge_divider_comb_24 $end
$var wire 12 &! port__r_data $end
$var wire 1 '! port__r_stb $end
$var wire 12 (! port__w_data $end
$var wire 1 )! port__w_stb $end
$scope module val $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 12 8 data $end
$var wire 12 &! port__r_data $end
$var wire 12 (! port__w_data $end
$var wire 1 )! port__w_stb $end
$var wire 1 *! blk_i2c_bridge_divider_val_sync_25 $end
$var wire 1 +! blk_i2c_bridge_divider_val_sync_27 $end
$var wire 12 ,! _storage $end
$var wire 1 -! blk_i2c_bridge_divider_val_comb_26 $end
$upscope $end
$upscope $end
$scope module mux $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 5 S bus__addr $end
$var wire 8 T bus__r_data $end
$var wire 1 U bus__r_stb $end
$var wire 8 V bus__w_data $end
$var wire 1 W bus__w_stb $end
$var wire 12 X element__r_data $end
$var wire 1 Y element__r_stb $end
$var wire 12 Z element__w_data $end
$var wire 1 [ element__w_stb$33 $end
$var wire 5 \ element__w_data$44 $end
$var wire 1 ] element__w_stb $end
$var wire 8 ^ element__w_data$45 $end
$var wire 1 _ element__w_stb$24 $end
$var wire 8 ` element__r_data$15 $end
$var wire 1 a element__r_stb$14 $end
$var wire 2 b element__r_data$17 $end
$var wire 1 c element__r_stb$16 $end
$var wire 1 d blk_i2c_bridge_mux_sync_3 $end
$var wire 1 e r_shadow__0__r_en $end
$var wire 1 f blk_i2c_bridge_mux_sync_5 $end
$var wire 1 g blk_i2c_bridge_mux_sync_6 $end
$var wire 1 h blk_i2c_bridge_mux_sync_7 $end
$var wire 1 i r_shadow__0__w_en $end
$var wire 1 j blk_i2c_bridge_mux_sync_8 $end
$var wire 8 k r_shadow__0__data $end
$var wire 1 l r_shadow__1__r_en $end
$var wire 1 m blk_i2c_bridge_mux_sync_9 $end
$var wire 1 n r_shadow__1__w_en $end
$var wire 1 o blk_i2c_bridge_mux_sync_10 $end
$var wire 8 p r_shadow__1__data $end
$var wire 1 q blk_i2c_bridge_mux_sync_11 $end
$var wire 1 r blk_i2c_bridge_mux_sync_12 $end
$var wire 1 s blk_i2c_bridge_mux_sync_13 $end
$var wire 1 t w_shadow__0__w_en $end
$var wire 1 u blk_i2c_bridge_mux_sync_14 $end
$var wire 8 v w_shadow__0__data $end
$var wire 1 w blk_i2c_bridge_mux_sync_15 $end
$var wire 1 x w_shadow__1__w_en $end
$var wire 1 y blk_i2c_bridge_mux_sync_16 $end
$var wire 8 z w_shadow__1__data $end
$var wire 1 { blk_i2c_bridge_mux_comb_4 $end
$var wire 1 | blk_i2c_bridge_mux_comb_17 $end
$var wire 1 } blk_i2c_bridge_mux_comb_18 $end
$var wire 1 ~ blk_i2c_bridge_mux_comb_19 $end
$var wire 1 !! blk_i2c_bridge_mux_comb_20 $end
$var wire 1 "! blk_i2c_bridge_mux_comb_21 $end
$var wire 1 #! blk_i2c_bridge_mux_comb_22 $end
$var wire 1 $! blk_i2c_bridge_mux_comb_23 $end
$upscope $end
$scope module receive_data $end
$var wire 8 L r_data $end
$var wire 8 ` element__r_data $end
$var wire 1 a element__r_stb $end
$var wire 1 B! blk_i2c_bridge_receive_data_comb_36 $end
$var wire 8 C! port__r_data $end
$var wire 1 D! port__r_stb $end
$scope module val $end
$var wire 8 L r_data $end
$var wire 8 C! port__r_data $end
$var wire 1 D! port__r_stb $end
$var wire 1 E! blk_i2c_bridge_receive_data_val_comb_37 $end
$var wire 1 F! r_stb $end
$upscope $end
$upscope $end
$scope module send_data $end
$var wire 8 I w_data $end
$var wire 1 K w_stb $end
$var wire 8 ^ element__w_data $end
$var wire 1 _ element__w_stb $end
$var wire 1 >! blk_i2c_bridge_send_data_comb_34 $end
$var wire 8 ?! port__w_data $end
$var wire 1 @! port__w_stb $end
$scope module val $end
$var wire 8 I w_data $end
$var wire 1 K w_stb $end
$var wire 8 ?! port__w_data $end
$var wire 1 @! port__w_stb $end
$var wire 1 A! blk_i2c_bridge_send_data_val_comb_35 $end
$upscope $end
$upscope $end
$scope module status $end
$var wire 1 N r_data $end
$var wire 1 P r_data$8 $end
$var wire 2 b element__r_data $end
$var wire 1 c element__r_stb $end
$var wire 1 G! blk_i2c_bridge_status_comb_38 $end
$var wire 1 H! port__r_data $end
$var wire 1 I! port__r_stb $end
$var wire 1 J! port__r_data$5 $end
$var wire 1 K! port__r_stb$6 $end
$scope module ack $end
$var wire 1 P r_data $end
$var wire 1 J! port__r_data $end
$var wire 1 K! port__r_stb $end
$var wire 1 N! blk_i2c_bridge_status_ack_comb_40 $end
$var wire 1 O! r_stb $end
$upscope $end
$scope module busy $end
$var wire 1 N r_data $end
$var wire 1 H! port__r_data $end
$var wire 1 I! port__r_stb $end
$var wire 1 L! blk_i2c_bridge_status_busy_comb_39 $end
$var wire 1 M! r_stb $end
$upscope $end
$upscope $end
$upscope $end
$scope module i2c $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 % i2c_pins__sda__oe $end
$var wire 1 ( i2c_pins__scl__oe $end
$var wire 1 * i2c_pins__sda__i $end
$var wire 1 + i2c_pins__scl__i $end
$var wire 12 7 period_cyc $end
$var wire 1 9 i2c_rst $end
$var wire 1 < start $end
$var wire 1 ? stop $end
$var wire 1 B read $end
$var wire 1 G ack_i $end
$var wire 8 H data_i $end
$var wire 1 J write $end
$var wire 8 M data_o $end
$var wire 1 O busy $end
$var wire 1 Q ack_o $end
$var wire 1 P! blk_i2c_i2c_sync_41 $end
$var wire 12 Q! timer $end
$var wire 1 R! scl_o $end
$var wire 1 S! scl_i $end
$var wire 1 T! blk_i2c_i2c_sync_43 $end
$var wire 1 U! blk_i2c_i2c_sync_44 $end
$var string 1 V! fsm_state $end
$var wire 1 W! blk_i2c_i2c_sync_45 $end
$var wire 1 X! sda_i $end
$var wire 1 Y! sda_o $end
$var wire 8 Z! w_shreg $end
$var wire 1 [! r_ack $end
$var wire 1 \! blk_i2c_i2c_sync_46 $end
$var wire 1 ]! stb $end
$var wire 1 ^! blk_i2c_i2c_sync_47 $end
$var wire 1 _! blk_i2c_i2c_sync_48 $end
$var wire 1 `! blk_i2c_i2c_sync_49 $end
$var wire 1 a! blk_i2c_i2c_sync_50 $end
$var wire 1 b! blk_i2c_i2c_sync_51 $end
$var wire 1 c! blk_i2c_i2c_sync_52 $end
$var wire 1 d! blk_i2c_i2c_sync_53 $end
$var wire 1 e! blk_i2c_i2c_sync_54 $end
$var wire 1 f! blk_i2c_i2c_sync_55 $end
$var wire 1 g! blk_i2c_i2c_sync_56 $end
$var wire 1 h! blk_i2c_i2c_sync_57 $end
$var wire 3 i! bitno $end
$var wire 1 j! blk_i2c_i2c_sync_58 $end
$var wire 1 k! blk_i2c_i2c_sync_59 $end
$var wire 1 l! blk_i2c_i2c_sync_60 $end
$var wire 1 m! blk_i2c_i2c_sync_61 $end
$var wire 1 n! blk_i2c_i2c_sync_62 $end
$var wire 1 o! blk_i2c_i2c_sync_63 $end
$var wire 1 p! blk_i2c_i2c_sync_64 $end
$var wire 8 q! r_shreg $end
$var wire 1 r! blk_i2c_i2c_sync_65 $end
$var wire 1 s! blk_i2c_i2c_sync_66 $end
$var wire 1 t! blk_i2c_i2c_sync_67 $end
$var wire 1 u! blk_i2c_i2c_sync_68 $end
$var wire 1 v! blk_i2c_i2c_sync_69 $end
$var wire 1 w! blk_i2c_i2c_sync_70 $end
$var wire 1 x! blk_i2c_i2c_comb_42 $end
$scope module bus $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 % i2c_pins__sda__oe $end
$var wire 1 ( i2c_pins__scl__oe $end
$var wire 1 * i2c_pins__sda__i $end
$var wire 1 + i2c_pins__scl__i $end
$var wire 1 9 i2c_rst $end
$var wire 1 R! scl_o $end
$var wire 1 S! scl_i $end
$var wire 1 X! sda_i $end
$var wire 1 Y! sda_o $end
$var wire 1 y! blk_i2c_i2c_bus_comb_71 $end
$var wire 1 z! i2c_pins__scl__o $end
$var wire 1 {! i2c_pins__sda__o $end
$var wire 1 |! bus_sample $end
$var wire 1 }! scl_r $end
$var wire 1 ~! bus_setup $end
$var wire 1 !" bus_start $end
$var wire 1 "" sda_r $end
$var wire 1 #" bus_stop $end
$var wire 1 $" blk_i2c_i2c_bus_sync_72 $end
$var wire 1 %" blk_i2c_i2c_bus_sync_73 $end
$scope module U$0 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 + i2c_pins__scl__i $end
$var wire 1 9 i2c_rst $end
$var wire 1 S! scl_i $end
$var wire 1 &" blk_i2c_i2c_bus_anon_sync_74 $end
$var wire 1 '" stage0 $end
$var wire 1 (" stage1 $end
$var wire 1 )" blk_i2c_i2c_bus_anon_sync_76 $end
$var wire 1 *" blk_i2c_i2c_bus_anon_comb_75 $end
$upscope $end
$scope module U$1 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 * i2c_pins__sda__i $end
$var wire 1 9 i2c_rst $end
$var wire 1 X! sda_i $end
$var wire 1 +" blk_i2c_i2c_bus_anon_sync_77 $end
$var wire 1 ," stage0 $end
$var wire 1 -" stage1 $end
$var wire 1 ." blk_i2c_i2c_bus_anon_sync_79 $end
$var wire 1 /" blk_i2c_i2c_bus_anon_comb_78 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
1$
0%
1&
1'
0(
1)
1*
1+
1,
b0 -
b0 .
b0 /
b0 0
01
02
b1 3
b1 4
15
16
b0 7
b0 8
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
b0 H
b0 I
0J
0K
b0 L
b0 M
1N
1O
0P
0Q
1R
b0 S
b0 T
0U
b1 V
1W
b0 X
0Y
b0 Z
0[
b0 \
0]
b0 ^
0_
b0 `
0a
b1 b
0c
0d
0e
0f
0g
0h
0i
0j
b0 k
0l
0m
0n
0o
b0 p
0q
0r
0s
1t
0u
b0 v
0w
0x
0y
b0 z
1{
1|
0}
0~
1!!
0"!
0#!
0$!
1%!
b0 &!
0'!
b0 (!
0)!
0*!
0+!
b0 ,!
1-!
1.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
19!
1:!
1;!
1<!
1=!
1>!
b0 ?!
0@!
1A!
1B!
b0 C!
0D!
1E!
0F!
1G!
1H!
0I!
0J!
0K!
1L!
0M!
1N!
0O!
0P!
b0 Q!
1R!
1S!
0T!
0U!
sIDLE/0 V!
0W!
1X!
1Y!
b0 Z!
0[!
0\!
1]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
b0 i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
b0 q!
0r!
0s!
0t!
0u!
0v!
0w!
1x!
1y!
0z!
0{!
0|!
1}!
0~!
0!"
1""
0#"
0$"
0%"
0&"
1'"
1("
0)"
1*"
0+"
1,"
1-"
0."
1/"
$end
#5000000000
1!
1&"
1u
1+"
b1 v
1q
1f
1$"
1P!
1W!
1*!
1T!
0O
1d
b1 \
b1 Z
0N
b1 ^
1/!
b1 (!
0H!
b1 ?!
b1 I
1:
b0 b
b1 H
b1 .
b1 -
b1 S
0t
0|
1$!
1x
0!!
b0 4
b0 3
b0 V
#10000000000
0!
#15000000000
1!
1m
1y
1[
1w
1)!
b10 .
b10 -
b10 S
0x
0$!
#20000000000
0!
#25000000000
1!
1+!
b1 ,!
0[
0)!
b1 8
b1 &!
b1 X
b1 7
b11 .
b11 -
b11 S
#30000000000
0!
#35000000000
1!
b1 Q!
0]!
06
05
0W
#40000000000
0!
#45000000000
1!
b100 .
b100 -
b100 S
1"!
b10 4
b10 3
b10 V
16
15
1W
1t
#50000000000
0!
#55000000000
1!
1r
1]
b10 v
14!
12!
16!
b10 Z
b10 \
10!
18!
b10 ^
b10 (!
0/!
1>
1F
1A
b10 ?!
1D
1;
11!
1=
b10 I
0:
19
b10 H
09
1<
06
05
0W
0t
#60000000000
0!
#65000000000
1!
sSTART-SDA-L/1 V!
1O
0]
04!
1N
02!
06!
00!
08!
0>
0F
1H!
0A
0D
0;
b1 b
0<
b10000 .
b10000 -
b10000 S
1~
0"!
12
11
1U
1c
1i
1K!
1I!
1O!
1M!
#70000000000
0!
#75000000000
1!
b0 Q!
1h
1`!
b1 k
1U!
1e
1j
1]!
b1 T
b1 0
b1 /
02
01
0U
0c
0i
0K!
0I!
0O!
0M!
#80000000000
0!
#85000000000
1!
sIDLE/0 V!
b1 Q!
0Y!
0e
1%
b0 T
0]!
b0 0
0$
b0 /
0*
#90000000000
0!
#95000000000
1!
0,"
b0 Q!
0O
1]!
0N
0H!
b0 b
12
11
1U
1c
1i
1K!
1I!
1O!
1M!
#100000000000
0!
#105000000000
1!
0-"
b1 Q!
b0 k
1e
0]!
0X!
1!"
02
01
0U
0c
0i
0K!
0I!
0O!
0M!
b100 .
b100 -
b100 S
0~
1"!
b100 4
b100 3
b100 V
16
15
1W
1t
#110000000000
0!
#115000000000
1!
1]
0""
b100 v
0e
14!
12!
16!
b100 Z
b100 \
10!
18!
b100 ^
0!"
b100 (!
1>
1F
13!
1A
b100 ?!
1D
1;
01!
0=
b100 I
1@
1<
b100 H
1?
0<
06
05
0W
0t
#120000000000
0!
#125000000000
1!
sSTOP-SDA-H/4 V!
1O
0]
04!
1N
02!
06!
00!
08!
0>
0F
1H!
0A
0D
0;
0?
b1 b
#130000000000
0!
#135000000000
1!
b0 Q!
1d!
1]!
#140000000000
0!
#145000000000
1!
sIDLE/0 V!
b1 Q!
1Y!
0]!
0%
1$
1*
#150000000000
0!
#155000000000
1!
1,"
b0 Q!
0O
1]!
0N
0H!
b0 b
b10000 .
b10000 -
b10000 S
1~
0"!
12
11
1U
1c
1i
1K!
1I!
1O!
1M!
#160000000000
0!
#165000000000
1!
1-"
b1 Q!
1e
0]!
1X!
1#"
02
01
0U
0c
0i
0K!
0I!
0O!
0M!
#170000000000
