AMD_CG_SUPPORT_MC_MGCG,VAR_0
DAGB0_CNTL_MISC2__DISABLE_RDREQ_CG_MASK,VAR_1
DAGB0_CNTL_MISC2__DISABLE_RDRET_CG_MASK,VAR_2
DAGB0_CNTL_MISC2__DISABLE_TLBRD_CG_MASK,VAR_3
DAGB0_CNTL_MISC2__DISABLE_TLBWR_CG_MASK,VAR_4
DAGB0_CNTL_MISC2__DISABLE_WRREQ_CG_MASK,VAR_5
DAGB0_CNTL_MISC2__DISABLE_WRRET_CG_MASK,VAR_6
MMHUB,VAR_7
MM_ATC_L2_MISC_CG__ENABLE_MASK,VAR_8
RREG32_SOC15,FUNC_0
WREG32_SOC15,FUNC_1
mmDAGB0_CNTL_MISC2,VAR_9
mmMM_ATC_L2_MISC_CG,VAR_10
mmhub_v2_0_update_medium_grain_clock_gating,FUNC_2
adev,VAR_11
enable,VAR_12
def,VAR_13
data,VAR_14
def1,VAR_15
data1,VAR_16
