<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/RISCV/RISCVInsertVSETVLI.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L75'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===- RISCVInsertVSETVLI.cpp - Insert VSETVLI instructions ---------------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file implements a function pass that inserts VSETVLI instructions where</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// needed and expands the vl outputs of VLEFF/VLSEGFF to PseudoReadVL</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// instructions.</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This pass consists of 3 phases:</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Phase 1 collects how each basic block affects VL/VTYPE.</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Phase 2 uses the information from phase 1 to do a data flow analysis to</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// propagate the VL/VTYPE changes through the function. This gives us the</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// VL/VTYPE at the start of each basic block.</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Phase 3 inserts VSETVLI instructions in each basic block. Information from</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// phase 2 is used to prevent inserting a VSETVLI before the first vector</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// instruction in the block if possible.</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;RISCV.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;RISCVSubtarget.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/Statistic.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LiveIntervals.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunctionPass.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;queue&gt;</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;riscv-insert-vsetvli&quot;</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='covered-line'><pre>4.23k</pre></td><td class='code'><pre>#define RISCV_INSERT_VSETVLI_NAME &quot;RISC-V Insert VSETVLI pass&quot;</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>STATISTIC(NumInsertedVSETVL, &quot;Number of VSETVL inst inserted&quot;);</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>STATISTIC(NumRemovedVSETVL, &quot;Number of VSETVL inst removed&quot;);</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;bool&gt; DisableInsertVSETVLPHIOpt(</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    &quot;riscv-disable-insert-vsetvl-phi-opt&quot;, cl::init(false), cl::Hidden,</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    cl::desc(&quot;Disable looking through phis when inserting vsetvlis.&quot;));</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;bool&gt; UseStrictAsserts(</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    &quot;riscv-insert-vsetvl-strict-asserts&quot;, cl::init(true), cl::Hidden,</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    cl::desc(&quot;Enable strict assertion checking for the dataflow algorithm&quot;));</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace {</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='covered-line'><pre>1.46M</pre></td><td class='code'><pre>static unsigned getVLOpNum(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='covered-line'><pre>1.46M</pre></td><td class='code'><pre>  return RISCVII::getVLOpNum(MI.getDesc());</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>1.46M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>2.28M</pre></td><td class='code'><pre>static unsigned getSEWOpNum(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>2.28M</pre></td><td class='code'><pre>  return RISCVII::getSEWOpNum(MI.getDesc());</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='covered-line'><pre>2.28M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='covered-line'><pre>7.54M</pre></td><td class='code'><pre>static bool isVectorConfigInstr(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>7.54M</pre></td><td class='code'><pre>  return MI.getOpcode() == RISCV::PseudoVSETVLI ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L60' href='#L60'><span>60:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84.3k</span>, <span class='None'>False</span>: <span class='covered-line'>7.45M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>7.54M</pre></td><td class='code'><pre>         <div class='tooltip'>MI.getOpcode() == RISCV::PseudoVSETVLIX0<span class='tooltip-content'>7.45M</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L61' href='#L61'><span>61:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43.7k</span>, <span class='None'>False</span>: <span class='covered-line'>7.41M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>7.54M</pre></td><td class='code'><pre>         <div class='tooltip'>MI.getOpcode() == RISCV::PseudoVSETIVLI<span class='tooltip-content'>7.41M</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L62' href='#L62'><span>62:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25.0k</span>, <span class='None'>False</span>: <span class='covered-line'>7.38M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L60'><span>60:10</span></a></span>) to (<span class='line-number'><a href='#L60'><span>62:49</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (60:10)
     Condition C2 --> (61:10)
     Condition C3 --> (62:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>7.54M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return true if this is &apos;vsetvli x0, x0, vtype&apos; which preserves</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// VL and only sets VTYPE.</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='covered-line'><pre>36.0k</pre></td><td class='code'><pre>static bool isVLPreservingConfig(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>36.0k</pre></td><td class='code'><pre>  if (MI.getOpcode() != RISCV::PseudoVSETVLIX0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L68' href='#L68'><span>68:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.2k</span>, <span class='None'>False</span>: <span class='covered-line'>23.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>23.8k</pre></td><td class='code'><pre>  assert(RISCV::X0 == MI.getOperand(1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>23.8k</pre></td><td class='code'><pre>  return RISCV::X0 == MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>23.8k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>11.4k</pre></td><td class='code'><pre>static bool isFloatScalarMoveOrScalarSplatInstr(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>11.4k</pre></td><td class='code'><pre>  switch (RISCV::getRVVMCOpcode(MI.getOpcode())) {</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>7.69k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L76' href='#L76'><span>76:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.69k</span>, <span class='None'>False</span>: <span class='covered-line'>3.76k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>7.69k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>3.76k</pre></td><td class='code'><pre>  case RISCV::VFMV_S_F:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L78' href='#L78'><span>78:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.76k</span>, <span class='None'>False</span>: <span class='covered-line'>7.69k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>3.76k</pre></td><td class='code'><pre>  case RISCV::VFMV_V_F:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L79' href='#L79'><span>79:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>11.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>3.76k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>11.4k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>11.4k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>1.92M</pre></td><td class='code'><pre>static bool isScalarExtractInstr(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>1.92M</pre></td><td class='code'><pre>  switch (RISCV::getRVVMCOpcode(MI.getOpcode())) {</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>1.87M</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L86' href='#L86'><span>86:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.87M</span>, <span class='None'>False</span>: <span class='covered-line'>50.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>1.87M</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>39.0k</pre></td><td class='code'><pre>  case RISCV::VMV_X_S:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L88' href='#L88'><span>88:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39.0k</span>, <span class='None'>False</span>: <span class='covered-line'>1.88M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>50.5k</pre></td><td class='code'><pre>  case RISCV::VFMV_F_S:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L89' href='#L89'><span>89:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.5k</span>, <span class='None'>False</span>: <span class='covered-line'>1.91M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>50.5k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>1.92M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>1.92M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>1.89M</pre></td><td class='code'><pre>static bool isScalarInsertInstr(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>1.89M</pre></td><td class='code'><pre>  switch (RISCV::getRVVMCOpcode(MI.getOpcode())) {</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>1.88M</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L96' href='#L96'><span>96:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.88M</span>, <span class='None'>False</span>: <span class='covered-line'>12.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>1.88M</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>8.52k</pre></td><td class='code'><pre>  case RISCV::VMV_S_X:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L98' href='#L98'><span>98:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.52k</span>, <span class='None'>False</span>: <span class='covered-line'>1.88M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>  case RISCV::VFMV_S_F:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L99' href='#L99'><span>99:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.27k</span>, <span class='None'>False</span>: <span class='covered-line'>1.89M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>1.89M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>1.89M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>static bool isScalarSplatInstr(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>  switch (RISCV::getRVVMCOpcode(MI.getOpcode())) {</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>349k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L106' href='#L106'><span>106:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>349k</span>, <span class='None'>False</span>: <span class='covered-line'>4.90k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>349k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>2.46k</pre></td><td class='code'><pre>  case RISCV::VMV_V_I:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L108' href='#L108'><span>108:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.46k</span>, <span class='None'>False</span>: <span class='covered-line'>351k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>4.30k</pre></td><td class='code'><pre>  case RISCV::VMV_V_X:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L109' href='#L109'><span>109:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.83k</span>, <span class='None'>False</span>: <span class='covered-line'>352k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>4.90k</pre></td><td class='code'><pre>  case RISCV::VFMV_V_F:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L110' href='#L110'><span>110:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>609</span>, <span class='None'>False</span>: <span class='covered-line'>353k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>4.90k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>static bool isVSlideInstr(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>  switch (RISCV::getRVVMCOpcode(MI.getOpcode())) {</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>342k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L117' href='#L117'><span>117:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>342k</span>, <span class='None'>False</span>: <span class='covered-line'>11.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>342k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>1.12k</pre></td><td class='code'><pre>  case RISCV::VSLIDEDOWN_VX:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L119' href='#L119'><span>119:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.12k</span>, <span class='None'>False</span>: <span class='covered-line'>352k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>6.26k</pre></td><td class='code'><pre>  case RISCV::VSLIDEDOWN_VI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L120' href='#L120'><span>120:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.13k</span>, <span class='None'>False</span>: <span class='covered-line'>348k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>7.30k</pre></td><td class='code'><pre>  case RISCV::VSLIDEUP_VX:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L121' href='#L121'><span>121:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.03k</span>, <span class='None'>False</span>: <span class='covered-line'>352k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>11.7k</pre></td><td class='code'><pre>  case RISCV::VSLIDEUP_VI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L122' href='#L122'><span>122:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.43k</span>, <span class='None'>False</span>: <span class='covered-line'>349k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>11.7k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Get the EEW for a load or store instruction.  Return std::nullopt if MI is</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// not a load or store which ignores SEW.</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='covered-line'><pre>3.16M</pre></td><td class='code'><pre>static std::optional&lt;unsigned&gt; getEEWForLoadStore(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>3.16M</pre></td><td class='code'><pre>  switch (RISCV::getRVVMCOpcode(MI.getOpcode())) {</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>2.98M</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L131' href='#L131'><span>131:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.98M</span>, <span class='None'>False</span>: <span class='covered-line'>182k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>2.98M</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>19.3k</pre></td><td class='code'><pre>  case RISCV::VLE8_V:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L133' href='#L133'><span>133:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19.3k</span>, <span class='None'>False</span>: <span class='covered-line'>3.14M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>20.7k</pre></td><td class='code'><pre>  case RISCV::VLSE8_V:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L134' href='#L134'><span>134:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.38k</span>, <span class='None'>False</span>: <span class='covered-line'>3.16M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>29.8k</pre></td><td class='code'><pre>  case RISCV::VSE8_V:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L135' href='#L135'><span>135:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.06k</span>, <span class='None'>False</span>: <span class='covered-line'>3.15M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>30.4k</pre></td><td class='code'><pre>  case RISCV::VSSE8_V:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L136' href='#L136'><span>136:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>651</span>, <span class='None'>False</span>: <span class='covered-line'>3.16M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>30.4k</pre></td><td class='code'><pre>    return 8;</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>30.0k</pre></td><td class='code'><pre>  case RISCV::VLE16_V:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L138' href='#L138'><span>138:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30.0k</span>, <span class='None'>False</span>: <span class='covered-line'>3.13M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='covered-line'><pre>31.3k</pre></td><td class='code'><pre>  case RISCV::VLSE16_V:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L139' href='#L139'><span>139:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.37k</span>, <span class='None'>False</span>: <span class='covered-line'>3.16M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>47.8k</pre></td><td class='code'><pre>  case RISCV::VSE16_V:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L140' href='#L140'><span>140:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.5k</span>, <span class='None'>False</span>: <span class='covered-line'>3.14M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='covered-line'><pre>48.6k</pre></td><td class='code'><pre>  case RISCV::VSSE16_V:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L141' href='#L141'><span>141:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>720</span>, <span class='None'>False</span>: <span class='covered-line'>3.16M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='covered-line'><pre>48.6k</pre></td><td class='code'><pre>    return 16;</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>31.2k</pre></td><td class='code'><pre>  case RISCV::VLE32_V:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L143' href='#L143'><span>143:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31.2k</span>, <span class='None'>False</span>: <span class='covered-line'>3.13M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>33.0k</pre></td><td class='code'><pre>  case RISCV::VLSE32_V:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L144' href='#L144'><span>144:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.81k</span>, <span class='None'>False</span>: <span class='covered-line'>3.16M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>53.4k</pre></td><td class='code'><pre>  case RISCV::VSE32_V:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L145' href='#L145'><span>145:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20.4k</span>, <span class='None'>False</span>: <span class='covered-line'>3.14M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>54.3k</pre></td><td class='code'><pre>  case RISCV::VSSE32_V:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L146' href='#L146'><span>146:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>884</span>, <span class='None'>False</span>: <span class='covered-line'>3.16M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>54.3k</pre></td><td class='code'><pre>    return 32;</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>20.3k</pre></td><td class='code'><pre>  case RISCV::VLE64_V:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L148' href='#L148'><span>148:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20.3k</span>, <span class='None'>False</span>: <span class='covered-line'>3.14M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>35.0k</pre></td><td class='code'><pre>  case RISCV::VLSE64_V:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L149' href='#L149'><span>149:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.7k</span>, <span class='None'>False</span>: <span class='covered-line'>3.14M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>48.1k</pre></td><td class='code'><pre>  case RISCV::VSE64_V:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L150' href='#L150'><span>150:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.0k</span>, <span class='None'>False</span>: <span class='covered-line'>3.15M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>49.0k</pre></td><td class='code'><pre>  case RISCV::VSSE64_V:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L151' href='#L151'><span>151:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>855</span>, <span class='None'>False</span>: <span class='covered-line'>3.16M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>49.0k</pre></td><td class='code'><pre>    return 64;</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>3.16M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>3.16M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>235k</pre></td><td class='code'><pre>static bool isNonZeroLoadImmediate(MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='covered-line'><pre>235k</pre></td><td class='code'><pre>  return MI.getOpcode() == RISCV::ADDI &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L157' href='#L157'><span>157:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.64k</span>, <span class='None'>False</span>: <span class='covered-line'>227k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>235k</pre></td><td class='code'><pre>    <div class='tooltip'>MI.getOperand(1).isReg()<span class='tooltip-content'>7.64k</span></div> &amp;&amp; <div class='tooltip'>MI.getOperand(2).isImm()<span class='tooltip-content'>7.64k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L158' href='#L158'><span>158:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.64k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L158' href='#L158'><span>158:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.64k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>235k</pre></td><td class='code'><pre>    <div class='tooltip'>MI.getOperand(1).getReg() == RISCV::X0<span class='tooltip-content'>7.64k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L159' href='#L159'><span>159:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.48k</span>, <span class='None'>False</span>: <span class='covered-line'>1.16k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>235k</pre></td><td class='code'><pre>    <div class='tooltip'>MI.getOperand(2).getImm() != 0<span class='tooltip-content'>6.48k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L160' href='#L160'><span>160:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.48k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L157'><span>157:10</span></a></span>) to (<span class='line-number'><a href='#L157'><span>160:35</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (157:10)
     Condition C2 --> (158:5)
     Condition C3 --> (158:33)
     Condition C4 --> (159:5)
     Condition C5 --> (160:5)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  -,  -,  -,  -  = F      }
  2 { T,  T,  T,  F,  -  = F      }
  3 { T,  T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: covered: (2,3)
  C5-Pair: not covered
  MC/DC Coverage for Expression: 40.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>235k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return true if this is an operation on mask registers.  Note that</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// this includes both arithmetic/logical ops and load/store (vlm/vsm).</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='covered-line'><pre>1.89M</pre></td><td class='code'><pre>static bool isMaskRegOp(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>1.89M</pre></td><td class='code'><pre>  if (!RISCVII::hasSEWOp(MI.getDesc().TSFlags))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L166' href='#L166'><span>166:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>880k</span>, <span class='None'>False</span>: <span class='covered-line'>1.01M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>880k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>1.01M</pre></td><td class='code'><pre>  const unsigned Log2SEW = MI.getOperand(getSEWOpNum(MI)).getImm();</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // A Log2SEW of 0 is an operation on mask registers only.</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>1.01M</pre></td><td class='code'><pre>  return Log2SEW == 0;</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>1.89M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return true if the inactive elements in the result are entirely undefined.</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Note that this is different from &quot;agnostic&quot; as defined by the vector</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// specification.  Agnostic requires each lane to either be undisturbed, or</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// take the value -1; no other value is allowed.</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool hasUndefinedMergeOp(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>1.28M</pre></td><td class='code'><pre>                                const MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>1.28M</pre></td><td class='code'><pre>  unsigned UseOpIdx;</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>1.28M</pre></td><td class='code'><pre>  if (!MI.isRegTiedToUseOperand(0, &amp;UseOpIdx))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L181' href='#L181'><span>181:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>274k</span>, <span class='None'>False</span>: <span class='covered-line'>1.01M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If there is no passthrough operand, then the pass through</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // lanes are undefined.</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>274k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the tied operand is NoReg, an IMPLICIT_DEF, or a REG_SEQEUENCE whose</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // operands are solely IMPLICIT_DEFS, then the pass through lanes are</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // undefined.</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>1.01M</pre></td><td class='code'><pre>  const MachineOperand &amp;UseMO = MI.getOperand(UseOpIdx);</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>1.01M</pre></td><td class='code'><pre>  if (UseMO.getReg() == RISCV::NoRegister)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L190' href='#L190'><span>190:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>787k</span>, <span class='None'>False</span>: <span class='covered-line'>223k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>787k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>223k</pre></td><td class='code'><pre>  if (MachineInstr *UseMI = MRI.getVRegDef(UseMO.getReg())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L193' href='#L193'><span>193:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>223k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>223k</pre></td><td class='code'><pre>    if (UseMI-&gt;isImplicitDef())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L194' href='#L194'><span>194:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.13k</span>, <span class='None'>False</span>: <span class='covered-line'>219k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>4.13k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>219k</pre></td><td class='code'><pre>    if (UseMI-&gt;isRegSequence()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L197' href='#L197'><span>197:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30.6k</span>, <span class='None'>False</span>: <span class='covered-line'>188k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>105k</pre></td><td class='code'><pre>      for (unsigned i = 1, e = UseMI-&gt;getNumOperands(); i &lt; e; <div class='tooltip'>i += 2<span class='tooltip-content'>74.9k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L198' href='#L198'><span>198:57</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>89.0k</span>, <span class='None'>False</span>: <span class='covered-line'>16.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>89.0k</pre></td><td class='code'><pre>        MachineInstr *SourceMI = MRI.getVRegDef(UseMI-&gt;getOperand(i).getReg());</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>89.0k</pre></td><td class='code'><pre>        if (!SourceMI || !SourceMI-&gt;isImplicitDef())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L200' href='#L200'><span>200:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>89.0k</span>]
  Branch (<span class='line-number'><a name='L200' href='#L200'><span>200:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.0k</span>, <span class='None'>False</span>: <span class='covered-line'>74.9k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L200'><span>200:13</span></a></span>) to (<span class='line-number'><a href='#L200'><span>200:52</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (200:13)
     Condition C2 --> (200:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>14.0k</pre></td><td class='code'><pre>          return false;</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>89.0k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>16.6k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>30.6k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>219k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>188k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>223k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Which subfields of VL or VTYPE have values we need to preserve?</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>struct DemandedFields {</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Some unknown property of VL is used.  If demanded, must preserve entire</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // value.</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool VLAny = false;</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Only zero vs non-zero is used. If demanded, can change non-zero values.</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool VLZeroness = false;</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // What properties of SEW we need to preserve.</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  enum : uint8_t {</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    SEWEqual = 3,              // The exact value of SEW needs to be preserved.</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    SEWGreaterThanOrEqual = 2, // SEW can be changed as long as it&apos;s greater</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               // than or equal to the original value.</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    SEWGreaterThanOrEqualAndLessThan64 =</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        1,      // SEW can be changed as long as it&apos;s greater</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                // than or equal to the original value, but must be less</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                // than 64.</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    SEWNone = 0 // We don&apos;t need to preserve SEW at all.</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  } SEW = SEWNone;</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool LMUL = false;</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool SEWLMULRatio = false;</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool TailPolicy = false;</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool MaskPolicy = false;</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Return true if any part of VTYPE was used</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>145</pre></td><td class='code'><pre>  bool usedVTYPE() const {</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>145</pre></td><td class='code'><pre>    return SEW || <div class='tooltip'><span class='red'>LMUL</span><span class='tooltip-content'>0</span></div> || <div class='tooltip'><span class='red'>SEWLMULRatio</span><span class='tooltip-content'>0</span></div> || <div class='tooltip'><span class='red'>TailPolicy</span><span class='tooltip-content'>0</span></div> || <div class='tooltip'><span class='red'>MaskPolicy</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L234' href='#L234'><span>234:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>145</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L234' href='#L234'><span>234:19</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L234' href='#L234'><span>234:27</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L234' href='#L234'><span>234:43</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L234' href='#L234'><span>234:57</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L234'><span>234:12</span></a></span>) to (<span class='line-number'><a href='#L234'><span>234:67</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (234:12)
     Condition C2 --> (234:19)
     Condition C3 --> (234:27)
     Condition C4 --> (234:43)
     Condition C5 --> (234:57)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { T,  -,  -,  -,  -  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  C5-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='covered-line'><pre>145</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Return true if any property of VL was used</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  bool usedVL() {</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>    return VLAny || <div class='tooltip'>VLZeroness<span class='tooltip-content'>1.40k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L239' href='#L239'><span>239:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28.7k</span>, <span class='None'>False</span>: <span class='covered-line'>1.40k</span>]
  Branch (<span class='line-number'><a name='L239' href='#L239'><span>239:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.26k</span>, <span class='None'>False</span>: <span class='covered-line'>145</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L239'><span>239:12</span></a></span>) to (<span class='line-number'><a href='#L239'><span>239:31</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (239:12)
     Condition C2 --> (239:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Mark all VTYPE subfields and properties as demanded</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='covered-line'><pre>1.36M</pre></td><td class='code'><pre>  void demandVTYPE() {</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='covered-line'><pre>1.36M</pre></td><td class='code'><pre>    SEW = SEWEqual;</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='covered-line'><pre>1.36M</pre></td><td class='code'><pre>    LMUL = true;</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>1.36M</pre></td><td class='code'><pre>    SEWLMULRatio = true;</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>1.36M</pre></td><td class='code'><pre>    TailPolicy = true;</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>1.36M</pre></td><td class='code'><pre>    MaskPolicy = true;</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>1.36M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Mark all VL properties as demanded</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='covered-line'><pre>1.35M</pre></td><td class='code'><pre>  void demandVL() {</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='covered-line'><pre>1.35M</pre></td><td class='code'><pre>    VLAny = true;</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='covered-line'><pre>1.35M</pre></td><td class='code'><pre>    VLZeroness = true;</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>1.35M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Support for debugging, callable in GDB: V-&gt;dump()</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  LLVM_DUMP_METHOD void dump() const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    print(dbgs());</span></pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    dbgs() &lt;&lt; &quot;\n&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Implement operator&lt;&lt;.</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  void print(raw_ostream &amp;OS) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    OS &lt;&lt; &quot;{&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    OS &lt;&lt; &quot;VLAny=&quot; &lt;&lt; VLAny &lt;&lt; &quot;, &quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    OS &lt;&lt; &quot;VLZeroness=&quot; &lt;&lt; VLZeroness &lt;&lt; &quot;, &quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    OS &lt;&lt; &quot;SEW=&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    switch (SEW) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L270' href='#L270'><span>270:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>case SEWEqual:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L271' href='#L271'><span>271:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      OS &lt;&lt; &quot;SEWEqual&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>case SEWGreaterThanOrEqual:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L274' href='#L274'><span>274:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      OS &lt;&lt; &quot;SEWGreaterThanOrEqual&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>case SEWGreaterThanOrEqualAndLessThan64:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L277' href='#L277'><span>277:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      OS &lt;&lt; &quot;SEWGreaterThanOrEqualAndLessThan64&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>case SEWNone:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L280' href='#L280'><span>280:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      OS &lt;&lt; &quot;SEWNone&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    OS &lt;&lt; &quot;, &quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    OS &lt;&lt; &quot;LMUL=&quot; &lt;&lt; LMUL &lt;&lt; &quot;, &quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    OS &lt;&lt; &quot;SEWLMULRatio=&quot; &lt;&lt; SEWLMULRatio &lt;&lt; &quot;, &quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    OS &lt;&lt; &quot;TailPolicy=&quot; &lt;&lt; TailPolicy &lt;&lt; &quot;, &quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    OS &lt;&lt; &quot;MaskPolicy=&quot; &lt;&lt; MaskPolicy;</span></pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    OS &lt;&lt; &quot;}&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>LLVM_ATTRIBUTE_USED</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>inline raw_ostream &amp;operator&lt;&lt;(raw_ostream &amp;OS, const DemandedFields &amp;DF) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  DF.print(OS);</span></pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  return OS;</span></pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return true if moving from CurVType to NewVType is</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// indistinguishable from the perspective of an instruction (or set</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// of instructions) which use only the Used subfields and properties.</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool areCompatibleVTYPEs(uint64_t CurVType, uint64_t NewVType,</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='covered-line'><pre>369k</pre></td><td class='code'><pre>                                const DemandedFields &amp;Used) {</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='covered-line'><pre>369k</pre></td><td class='code'><pre>  switch (Used.SEW) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L307' href='#L307'><span>307:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>369k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='covered-line'><pre>49.1k</pre></td><td class='code'><pre>  case DemandedFields::SEWNone:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L308' href='#L308'><span>308:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49.1k</span>, <span class='None'>False</span>: <span class='covered-line'>320k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='covered-line'><pre>49.1k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='covered-line'><pre>316k</pre></td><td class='code'><pre>  case DemandedFields::SEWEqual:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L310' href='#L310'><span>310:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>316k</span>, <span class='None'>False</span>: <span class='covered-line'>53.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='covered-line'><pre>316k</pre></td><td class='code'><pre>    if (RISCVVType::getSEW(CurVType) != RISCVVType::getSEW(NewVType))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L311' href='#L311'><span>311:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49.0k</span>, <span class='None'>False</span>: <span class='covered-line'>267k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>49.0k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='covered-line'><pre>267k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='covered-line'><pre>267k</pre></td><td class='code'><pre>  case DemandedFields::SEWGreaterThanOrEqual:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L314' href='#L314'><span>314:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.71k</span>, <span class='None'>False</span>: <span class='covered-line'>365k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='covered-line'><pre>3.71k</pre></td><td class='code'><pre>    if (RISCVVType::getSEW(NewVType) &lt; RISCVVType::getSEW(CurVType))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L315' href='#L315'><span>315:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.16k</span>, <span class='None'>False</span>: <span class='covered-line'>2.54k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='covered-line'><pre>1.16k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='covered-line'><pre>2.54k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='covered-line'><pre>2.54k</pre></td><td class='code'><pre>  case DemandedFields::SEWGreaterThanOrEqualAndLessThan64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L318' href='#L318'><span>318:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>210</span>, <span class='None'>False</span>: <span class='covered-line'>369k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='covered-line'><pre>210</pre></td><td class='code'><pre>    if (RISCVVType::getSEW(NewVType) &lt; RISCVVType::getSEW(CurVType) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L319' href='#L319'><span>319:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>144</span>, <span class='None'>False</span>: <span class='covered-line'>66</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='covered-line'><pre>210</pre></td><td class='code'><pre>        <div class='tooltip'>RISCVVType::getSEW(NewVType) &gt;= 64<span class='tooltip-content'>66</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L320' href='#L320'><span>320:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>63</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L319'><span>319:9</span></a></span>) to (<span class='line-number'><a href='#L319'><span>320:43</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (319:9)
     Condition C2 --> (320:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='covered-line'><pre>147</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='covered-line'><pre>369k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>319k</pre></td><td class='code'><pre>  if (Used.LMUL &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L325' href='#L325'><span>325:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>253k</span>, <span class='None'>False</span>: <span class='covered-line'>65.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>319k</pre></td><td class='code'><pre>      <div class='tooltip'>RISCVVType::getVLMUL(CurVType) != RISCVVType::getVLMUL(NewVType)<span class='tooltip-content'>253k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L326' href='#L326'><span>326:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.10k</span>, <span class='None'>False</span>: <span class='covered-line'>250k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L325'><span>325:7</span></a></span>) to (<span class='line-number'><a href='#L325'><span>326:71</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (325:7)
     Condition C2 --> (326:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='covered-line'><pre>3.10k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='covered-line'><pre>316k</pre></td><td class='code'><pre>  if (Used.SEWLMULRatio) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L329' href='#L329'><span>329:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>301k</span>, <span class='None'>False</span>: <span class='covered-line'>14.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>301k</pre></td><td class='code'><pre>    auto Ratio1 = RISCVVType::getSEWLMULRatio(RISCVVType::getSEW(CurVType),</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>301k</pre></td><td class='code'><pre>                                              RISCVVType::getVLMUL(CurVType));</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>301k</pre></td><td class='code'><pre>    auto Ratio2 = RISCVVType::getSEWLMULRatio(RISCVVType::getSEW(NewVType),</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>301k</pre></td><td class='code'><pre>                                              RISCVVType::getVLMUL(NewVType));</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>301k</pre></td><td class='code'><pre>    if (Ratio1 != Ratio2)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L334' href='#L334'><span>334:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.03k</span>, <span class='None'>False</span>: <span class='covered-line'>300k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>301k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='covered-line'><pre>315k</pre></td><td class='code'><pre>  if (Used.TailPolicy &amp;&amp; RISCVVType::isTailAgnostic(CurVType) !=</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L338' href='#L338'><span>338:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>283k</span>, <span class='None'>False</span>: <span class='covered-line'>31.8k</span>]
  Branch (<span class='line-number'><a name='L338' href='#L338'><span>338:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.64k</span>, <span class='None'>False</span>: <span class='covered-line'>281k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>283k</pre></td><td class='code'><pre>                             RISCVVType::isTailAgnostic(NewVType))</pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L338'><span>338:7</span></a></span>) to (<span class='line-number'><a href='#L338'><span>339:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (338:7)
     Condition C2 --> (338:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>1.64k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='covered-line'><pre>313k</pre></td><td class='code'><pre>  if (Used.MaskPolicy &amp;&amp; RISCVVType::isMaskAgnostic(CurVType) !=</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L341' href='#L341'><span>341:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>88.9k</span>, <span class='None'>False</span>: <span class='covered-line'>224k</span>]
  Branch (<span class='line-number'><a name='L341' href='#L341'><span>341:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40.6k</span>, <span class='None'>False</span>: <span class='covered-line'>48.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>88.9k</pre></td><td class='code'><pre>                             RISCVVType::isMaskAgnostic(NewVType))</pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L341'><span>341:7</span></a></span>) to (<span class='line-number'><a href='#L341'><span>342:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (341:7)
     Condition C2 --> (341:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>40.6k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>272k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>313k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return the fields and properties demanded by the provided instruction.</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>DemandedFields getDemanded(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           const MachineRegisterInfo *MRI,</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>1.89M</pre></td><td class='code'><pre>                           const RISCVSubtarget *ST) {</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Warning: This function has to work on both the lowered (i.e. post</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // emitVSETVLIs) and pre-lowering forms.  The main implication of this is</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // that it can&apos;t use the value of a SEW, VL, or Policy operand as they might</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // be stale after lowering.</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Most instructions don&apos;t use any of these subfeilds.</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='covered-line'><pre>1.89M</pre></td><td class='code'><pre>  DemandedFields Res;</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Start conservative if registers are used</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='covered-line'><pre>1.89M</pre></td><td class='code'><pre>  if (MI.isCall() || <div class='tooltip'>MI.isInlineAsm()<span class='tooltip-content'>1.89M</span></div> || <div class='tooltip'>MI.readsRegister(RISCV::VL)<span class='tooltip-content'>1.89M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L359' href='#L359'><span>359:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>245</span>, <span class='None'>False</span>: <span class='covered-line'>1.89M</span>]
  Branch (<span class='line-number'><a name='L359' href='#L359'><span>359:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49</span>, <span class='None'>False</span>: <span class='covered-line'>1.89M</span>]
  Branch (<span class='line-number'><a name='L359' href='#L359'><span>359:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>242k</span>, <span class='None'>False</span>: <span class='covered-line'>1.65M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L359'><span>359:7</span></a></span>) to (<span class='line-number'><a href='#L359'><span>359:69</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (359:7)
     Condition C2 --> (359:22)
     Condition C3 --> (359:42)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='covered-line'><pre>243k</pre></td><td class='code'><pre>    Res.demandVL();</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='covered-line'><pre>1.89M</pre></td><td class='code'><pre>  if (MI.isCall() || <div class='tooltip'>MI.isInlineAsm()<span class='tooltip-content'>1.89M</span></div> || <div class='tooltip'>MI.readsRegister(RISCV::VTYPE)<span class='tooltip-content'>1.89M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L361' href='#L361'><span>361:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>245</span>, <span class='None'>False</span>: <span class='covered-line'>1.89M</span>]
  Branch (<span class='line-number'><a name='L361' href='#L361'><span>361:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49</span>, <span class='None'>False</span>: <span class='covered-line'>1.89M</span>]
  Branch (<span class='line-number'><a name='L361' href='#L361'><span>361:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>230k</span>, <span class='None'>False</span>: <span class='covered-line'>1.66M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L361'><span>361:7</span></a></span>) to (<span class='line-number'><a href='#L361'><span>361:72</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (361:7)
     Condition C2 --> (361:22)
     Condition C3 --> (361:42)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='covered-line'><pre>230k</pre></td><td class='code'><pre>    Res.demandVTYPE();</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Start conservative on the unlowered form too</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='covered-line'><pre>1.89M</pre></td><td class='code'><pre>  uint64_t TSFlags = MI.getDesc().TSFlags;</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>1.89M</pre></td><td class='code'><pre>  if (RISCVII::hasSEWOp(TSFlags)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L365' href='#L365'><span>365:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.01M</span>, <span class='None'>False</span>: <span class='covered-line'>880k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>1.01M</pre></td><td class='code'><pre>    Res.demandVTYPE();</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>1.01M</pre></td><td class='code'><pre>    if (RISCVII::hasVLOp(TSFlags))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L367' href='#L367'><span>367:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>993k</span>, <span class='None'>False</span>: <span class='covered-line'>21.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='covered-line'><pre>993k</pre></td><td class='code'><pre>      Res.demandVL();</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Behavior is independent of mask policy.</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='covered-line'><pre>1.01M</pre></td><td class='code'><pre>    if (!RISCVII::usesMaskPolicy(TSFlags))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L371' href='#L371'><span>371:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>765k</span>, <span class='None'>False</span>: <span class='covered-line'>248k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='covered-line'><pre>765k</pre></td><td class='code'><pre>      Res.MaskPolicy = false;</pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>1.01M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Loads and stores with implicit EEW do not demand SEW or LMUL directly.</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // They instead demand the ratio of the two which is used in computing</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // EMUL, but which allows us the flexibility to change SEW and LMUL</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // provided we don&apos;t change the ratio.</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Note: We assume that the instructions initial SEW is the EEW encoded</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // in the opcode.  This is asserted when constructing the VSETVLIInfo.</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>1.89M</pre></td><td class='code'><pre>  if (getEEWForLoadStore(MI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L381' href='#L381'><span>381:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>79.2k</span>, <span class='None'>False</span>: <span class='covered-line'>1.81M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>79.2k</pre></td><td class='code'><pre>    Res.SEW = DemandedFields::SEWNone;</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>79.2k</pre></td><td class='code'><pre>    Res.LMUL = false;</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='covered-line'><pre>79.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Store instructions don&apos;t use the policy fields.</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>1.89M</pre></td><td class='code'><pre>  if (RISCVII::hasSEWOp(TSFlags) &amp;&amp; <div class='tooltip'>MI.getNumExplicitDefs() == 0<span class='tooltip-content'>1.01M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L387' href='#L387'><span>387:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.01M</span>, <span class='None'>False</span>: <span class='covered-line'>880k</span>]
  Branch (<span class='line-number'><a name='L387' href='#L387'><span>387:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63.3k</span>, <span class='None'>False</span>: <span class='covered-line'>951k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L387'><span>387:7</span></a></span>) to (<span class='line-number'><a href='#L387'><span>387:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (387:7)
     Condition C2 --> (387:37)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='covered-line'><pre>63.3k</pre></td><td class='code'><pre>    Res.TailPolicy = false;</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='covered-line'><pre>63.3k</pre></td><td class='code'><pre>    Res.MaskPolicy = false;</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='covered-line'><pre>63.3k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If this is a mask reg operation, it only cares about VLMAX.</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Possible extensions to this logic</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // * Probably ok if available VLMax is larger than demanded</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // * The policy bits can probably be ignored..</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='covered-line'><pre>1.89M</pre></td><td class='code'><pre>  if (isMaskRegOp(MI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L396' href='#L396'><span>396:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39.2k</span>, <span class='None'>False</span>: <span class='covered-line'>1.85M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='covered-line'><pre>39.2k</pre></td><td class='code'><pre>    Res.SEW = DemandedFields::SEWNone;</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='covered-line'><pre>39.2k</pre></td><td class='code'><pre>    Res.LMUL = false;</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='covered-line'><pre>39.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For vmv.s.x and vfmv.s.f, there are only two behaviors, VL = 0 and VL &gt; 0.</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='covered-line'><pre>1.89M</pre></td><td class='code'><pre>  if (isScalarInsertInstr(MI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L402' href='#L402'><span>402:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.8k</span>, <span class='None'>False</span>: <span class='covered-line'>1.88M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>    Res.LMUL = false;</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>    Res.SEWLMULRatio = false;</pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>    Res.VLAny = false;</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // For vmv.s.x and vfmv.s.f, if the merge operand is *undefined*, we don&apos;t</pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // need to preserve any other bits and are thus compatible with any larger,</pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // etype and can disregard policy bits.  Warning: It&apos;s tempting to try doing</pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // this for any tail agnostic operation, but we can&apos;t as TA requires</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // tail lanes to either be the original value or -1.  We are writing</pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // unknown bits to the lanes here.</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>    if (hasUndefinedMergeOp(MI, *MRI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L412' href='#L412'><span>412:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.1k</span>, <span class='None'>False</span>: <span class='covered-line'>1.65k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='covered-line'><pre>11.1k</pre></td><td class='code'><pre>      if (isFloatScalarMoveOrScalarSplatInstr(MI) &amp;&amp; <div class='tooltip'>!ST-&gt;hasVInstructionsF64()<span class='tooltip-content'>3.76k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L413' href='#L413'><span>413:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.76k</span>, <span class='None'>False</span>: <span class='covered-line'>7.37k</span>]
  Branch (<span class='line-number'><a name='L413' href='#L413'><span>413:54</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>606</span>, <span class='None'>False</span>: <span class='covered-line'>3.15k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L413'><span>413:11</span></a></span>) to (<span class='line-number'><a href='#L413'><span>413:80</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (413:11)
     Condition C2 --> (413:54)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='covered-line'><pre>606</pre></td><td class='code'><pre>        Res.SEW = DemandedFields::SEWGreaterThanOrEqualAndLessThan64;</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>      else</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>        Res.SEW = DemandedFields::SEWGreaterThanOrEqual;</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='covered-line'><pre>11.1k</pre></td><td class='code'><pre>      Res.TailPolicy = false;</pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>11.1k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // vmv.x.s, and vmv.f.s are unconditional and ignore everything except SEW.</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='covered-line'><pre>1.89M</pre></td><td class='code'><pre>  if (isScalarExtractInstr(MI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L422' href='#L422'><span>422:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.2k</span>, <span class='None'>False</span>: <span class='covered-line'>1.87M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='covered-line'><pre>21.2k</pre></td><td class='code'><pre>    assert(!RISCVII::hasVLOp(TSFlags));</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>21.2k</pre></td><td class='code'><pre>    Res.LMUL = false;</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='covered-line'><pre>21.2k</pre></td><td class='code'><pre>    Res.SEWLMULRatio = false;</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='covered-line'><pre>21.2k</pre></td><td class='code'><pre>    Res.TailPolicy = false;</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='covered-line'><pre>21.2k</pre></td><td class='code'><pre>    Res.MaskPolicy = false;</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>21.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='covered-line'><pre>1.89M</pre></td><td class='code'><pre>  return Res;</pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='covered-line'><pre>1.89M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Defines the abstract state with which the forward dataflow models the</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// values of the VL and VTYPE registers after insertion.</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class VSETVLIInfo {</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  union {</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    Register AVLReg;</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    unsigned AVLImm;</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  enum : uint8_t {</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    Uninitialized,</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    AVLIsReg,</pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    AVLIsImm,</pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    Unknown,</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  } State = Uninitialized;</pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Fields from VTYPE.</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RISCVII::VLMUL VLMul = RISCVII::LMUL_1;</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  uint8_t SEW = 0;</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  uint8_t TailAgnostic : 1;</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  uint8_t MaskAgnostic : 1;</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  uint8_t SEWLMULRatioOnly : 1;</pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  VSETVLIInfo()</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='covered-line'><pre>1.87M</pre></td><td class='code'><pre>      : AVLImm(0), TailAgnostic(false), MaskAgnostic(false),</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='covered-line'><pre>1.87M</pre></td><td class='code'><pre>        SEWLMULRatioOnly(false) {}</pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='covered-line'><pre>2.95k</pre></td><td class='code'><pre>  static VSETVLIInfo getUnknown() {</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='covered-line'><pre>2.95k</pre></td><td class='code'><pre>    VSETVLIInfo Info;</pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='covered-line'><pre>2.95k</pre></td><td class='code'><pre>    Info.setUnknown();</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='covered-line'><pre>2.95k</pre></td><td class='code'><pre>    return Info;</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='covered-line'><pre>2.95k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='covered-line'><pre>11.6M</pre></td><td class='code'><pre>  bool isValid() const { return State != Uninitialized; }</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='covered-line'><pre>113k</pre></td><td class='code'><pre>  void setUnknown() { State = Unknown; }</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='covered-line'><pre>10.3M</pre></td><td class='code'><pre>  bool isUnknown() const { return State == Unknown; }</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='covered-line'><pre>1.28M</pre></td><td class='code'><pre>  void setAVLReg(Register Reg) {</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='covered-line'><pre>1.28M</pre></td><td class='code'><pre>    AVLReg = Reg;</pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='covered-line'><pre>1.28M</pre></td><td class='code'><pre>    State = AVLIsReg;</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='covered-line'><pre>1.28M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='covered-line'><pre>419k</pre></td><td class='code'><pre>  void setAVLImm(unsigned Imm) {</pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='covered-line'><pre>419k</pre></td><td class='code'><pre>    AVLImm = Imm;</pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='covered-line'><pre>419k</pre></td><td class='code'><pre>    State = AVLIsImm;</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='covered-line'><pre>419k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='covered-line'><pre>3.45M</pre></td><td class='code'><pre>  bool hasAVLImm() const { return State == AVLIsImm; }</pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='covered-line'><pre>11.3M</pre></td><td class='code'><pre>  bool hasAVLReg() const { return State == AVLIsReg; }</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='covered-line'><pre>5.23M</pre></td><td class='code'><pre>  Register getAVLReg() const {</pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='covered-line'><pre>5.23M</pre></td><td class='code'><pre>    assert(hasAVLReg());</pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='covered-line'><pre>5.23M</pre></td><td class='code'><pre>    return AVLReg;</pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='covered-line'><pre>5.23M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='covered-line'><pre>1.22M</pre></td><td class='code'><pre>  unsigned getAVLImm() const {</pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='covered-line'><pre>1.22M</pre></td><td class='code'><pre>    assert(hasAVLImm());</pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='covered-line'><pre>1.22M</pre></td><td class='code'><pre>    return AVLImm;</pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='covered-line'><pre>1.22M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='covered-line'><pre>426k</pre></td><td class='code'><pre>  void setAVL(VSETVLIInfo Info) {</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='covered-line'><pre>426k</pre></td><td class='code'><pre>    assert(Info.isValid());</pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='covered-line'><pre>426k</pre></td><td class='code'><pre>    if (Info.isUnknown())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L493' href='#L493'><span>493:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>426k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>setUnknown()</span>;</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='covered-line'><pre>426k</pre></td><td class='code'><pre>    else if (Info.hasAVLReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L495' href='#L495'><span>495:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>340k</span>, <span class='None'>False</span>: <span class='covered-line'>86.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='covered-line'><pre>340k</pre></td><td class='code'><pre>      setAVLReg(Info.getAVLReg());</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='covered-line'><pre>86.2k</pre></td><td class='code'><pre>    else {</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='covered-line'><pre>86.2k</pre></td><td class='code'><pre>      assert(Info.hasAVLImm());</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='covered-line'><pre>86.2k</pre></td><td class='code'><pre>      setAVLImm(Info.getAVLImm());</pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='covered-line'><pre>86.2k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='covered-line'><pre>426k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='covered-line'><pre>435k</pre></td><td class='code'><pre>  unsigned getSEW() const { return SEW; }</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>436k</pre></td><td class='code'><pre>  RISCVII::VLMUL getVLMUL() const { return VLMul; }</pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='covered-line'><pre>454k</pre></td><td class='code'><pre>  bool getTailAgnostic() const { return TailAgnostic; }</pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='covered-line'><pre>498k</pre></td><td class='code'><pre>  bool getMaskAgnostic() const { return MaskAgnostic; }</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='covered-line'><pre>533k</pre></td><td class='code'><pre>  bool hasNonZeroAVL(const MachineRegisterInfo &amp;MRI) const {</pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='covered-line'><pre>533k</pre></td><td class='code'><pre>    if (hasAVLImm())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L509' href='#L509'><span>509:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>88.6k</span>, <span class='None'>False</span>: <span class='covered-line'>444k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='covered-line'><pre>88.6k</pre></td><td class='code'><pre>      return getAVLImm() &gt; 0;</pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='covered-line'><pre>444k</pre></td><td class='code'><pre>    if (hasAVLReg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L511' href='#L511'><span>511:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>315k</span>, <span class='None'>False</span>: <span class='covered-line'>128k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='covered-line'><pre>315k</pre></td><td class='code'><pre>      if (getAVLReg() == RISCV::X0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L512' href='#L512'><span>512:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>75.8k</span>, <span class='None'>False</span>: <span class='covered-line'>240k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='covered-line'><pre>75.8k</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='covered-line'><pre>240k</pre></td><td class='code'><pre>      if (MachineInstr *MI = MRI.getVRegDef(getAVLReg());</pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='covered-line'><pre>240k</pre></td><td class='code'><pre>          MI &amp;&amp; <div class='tooltip'>isNonZeroLoadImmediate(*MI)<span class='tooltip-content'>235k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L515' href='#L515'><span>515:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>235k</span>, <span class='None'>False</span>: <span class='covered-line'>4.50k</span>]
  Branch (<span class='line-number'><a name='L515' href='#L515'><span>515:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.48k</span>, <span class='None'>False</span>: <span class='covered-line'>229k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L515'><span>515:11</span></a></span>) to (<span class='line-number'><a href='#L515'><span>515:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (515:11)
     Condition C2 --> (515:17)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='covered-line'><pre>6.48k</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='covered-line'><pre>233k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='covered-line'><pre>240k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='covered-line'><pre>128k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='covered-line'><pre>444k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool hasEquallyZeroAVL(const VSETVLIInfo &amp;Other,</pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='covered-line'><pre>734k</pre></td><td class='code'><pre>                         const MachineRegisterInfo &amp;MRI) const {</pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='covered-line'><pre>734k</pre></td><td class='code'><pre>    if (hasSameAVL(Other))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L524' href='#L524'><span>524:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>354k</span>, <span class='None'>False</span>: <span class='covered-line'>379k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='covered-line'><pre>354k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='covered-line'><pre>379k</pre></td><td class='code'><pre>    return (hasNonZeroAVL(MRI) &amp;&amp; <div class='tooltip'>Other.hasNonZeroAVL(MRI)<span class='tooltip-content'>153k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L526' href='#L526'><span>526:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>153k</span>, <span class='None'>False</span>: <span class='covered-line'>226k</span>]
  Branch (<span class='line-number'><a name='L526' href='#L526'><span>526:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.2k</span>, <span class='None'>False</span>: <span class='covered-line'>136k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L526'><span>526:13</span></a></span>) to (<span class='line-number'><a href='#L526'><span>526:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (526:13)
     Condition C2 --> (526:35)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='covered-line'><pre>734k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='covered-line'><pre>2.14M</pre></td><td class='code'><pre>  bool hasSameAVL(const VSETVLIInfo &amp;Other) const {</pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='covered-line'><pre>2.14M</pre></td><td class='code'><pre>    if (hasAVLReg() &amp;&amp; <div class='tooltip'>Other.hasAVLReg()<span class='tooltip-content'>1.56M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L530' href='#L530'><span>530:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.56M</span>, <span class='None'>False</span>: <span class='covered-line'>581k</span>]
  Branch (<span class='line-number'><a name='L530' href='#L530'><span>530:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.26M</span>, <span class='None'>False</span>: <span class='covered-line'>302k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L530'><span>530:9</span></a></span>) to (<span class='line-number'><a href='#L530'><span>530:41</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (530:9)
     Condition C2 --> (530:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='covered-line'><pre>1.26M</pre></td><td class='code'><pre>      return getAVLReg() == Other.getAVLReg();</pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='covered-line'><pre>883k</pre></td><td class='code'><pre>    if (hasAVLImm() &amp;&amp; <div class='tooltip'>Other.hasAVLImm()<span class='tooltip-content'>581k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L533' href='#L533'><span>533:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>581k</span>, <span class='None'>False</span>: <span class='covered-line'>302k</span>]
  Branch (<span class='line-number'><a name='L533' href='#L533'><span>533:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>507k</span>, <span class='None'>False</span>: <span class='covered-line'>74.0k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L533'><span>533:9</span></a></span>) to (<span class='line-number'><a href='#L533'><span>533:41</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (533:9)
     Condition C2 --> (533:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='covered-line'><pre>507k</pre></td><td class='code'><pre>      return getAVLImm() == Other.getAVLImm();</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='covered-line'><pre>376k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='covered-line'><pre>883k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>  void setVTYPE(unsigned VType) {</pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>    assert(isValid() &amp;&amp; !isUnknown() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>           &quot;Can&apos;t set VTYPE for uninitialized or unknown&quot;);</pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>    VLMul = RISCVVType::getVLMUL(VType);</pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>    SEW = RISCVVType::getSEW(VType);</pre></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>    TailAgnostic = RISCVVType::isTailAgnostic(VType);</pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>    MaskAgnostic = RISCVVType::isMaskAgnostic(VType);</pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='covered-line'><pre>1.69M</pre></td><td class='code'><pre>  void setVTYPE(RISCVII::VLMUL L, unsigned S, bool TA, bool MA) {</pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='covered-line'><pre>1.69M</pre></td><td class='code'><pre>    assert(isValid() &amp;&amp; !isUnknown() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='covered-line'><pre>1.69M</pre></td><td class='code'><pre>           &quot;Can&apos;t set VTYPE for uninitialized or unknown&quot;);</pre></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='covered-line'><pre>1.69M</pre></td><td class='code'><pre>    VLMul = L;</pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>1.69M</pre></td><td class='code'><pre>    SEW = S;</pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='covered-line'><pre>1.69M</pre></td><td class='code'><pre>    TailAgnostic = TA;</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='covered-line'><pre>1.69M</pre></td><td class='code'><pre>    MaskAgnostic = MA;</pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>1.69M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='covered-line'><pre>2.49k</pre></td><td class='code'><pre>  void setVLMul(RISCVII::VLMUL VLMul) { this-&gt;VLMul = VLMul; }</pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='covered-line'><pre>846k</pre></td><td class='code'><pre>  unsigned encodeVTYPE() const {</pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='covered-line'><pre>846k</pre></td><td class='code'><pre>    assert(isValid() &amp;&amp; !isUnknown() &amp;&amp; !SEWLMULRatioOnly &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='covered-line'><pre>846k</pre></td><td class='code'><pre>           &quot;Can&apos;t encode VTYPE for uninitialized or unknown&quot;);</pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='covered-line'><pre>846k</pre></td><td class='code'><pre>    return RISCVVType::encodeVTYPE(VLMul, SEW, TailAgnostic, MaskAgnostic);</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='covered-line'><pre>846k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>785k</pre></td><td class='code'><pre>  bool hasSEWLMULRatioOnly() const { return SEWLMULRatioOnly; }</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>1.03M</pre></td><td class='code'><pre>  bool hasSameVTYPE(const VSETVLIInfo &amp;Other) const {</pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='covered-line'><pre>1.03M</pre></td><td class='code'><pre>    assert(isValid() &amp;&amp; Other.isValid() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='covered-line'><pre>1.03M</pre></td><td class='code'><pre>           &quot;Can&apos;t compare invalid VSETVLIInfos&quot;);</pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='covered-line'><pre>1.03M</pre></td><td class='code'><pre>    assert(!isUnknown() &amp;&amp; !Other.isUnknown() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>1.03M</pre></td><td class='code'><pre>           &quot;Can&apos;t compare VTYPE in unknown state&quot;);</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='covered-line'><pre>1.03M</pre></td><td class='code'><pre>    assert(!SEWLMULRatioOnly &amp;&amp; !Other.SEWLMULRatioOnly &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='covered-line'><pre>1.03M</pre></td><td class='code'><pre>           &quot;Can&apos;t compare when only LMUL/SEW ratio is valid.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='covered-line'><pre>1.03M</pre></td><td class='code'><pre>    return std::tie(VLMul, SEW, TailAgnostic, MaskAgnostic) ==</pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='covered-line'><pre>1.03M</pre></td><td class='code'><pre>           std::tie(Other.VLMul, Other.SEW, Other.TailAgnostic,</pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='covered-line'><pre>1.03M</pre></td><td class='code'><pre>                    Other.MaskAgnostic);</pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='covered-line'><pre>1.03M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='covered-line'><pre>218k</pre></td><td class='code'><pre>  unsigned getSEWLMULRatio() const {</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='covered-line'><pre>218k</pre></td><td class='code'><pre>    assert(isValid() &amp;&amp; !isUnknown() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='covered-line'><pre>218k</pre></td><td class='code'><pre>           &quot;Can&apos;t use VTYPE for uninitialized or unknown&quot;);</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='covered-line'><pre>218k</pre></td><td class='code'><pre>    return RISCVVType::getSEWLMULRatio(SEW, VLMul);</pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='covered-line'><pre>218k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check if the VTYPE for these two VSETVLIInfos produce the same VLMAX.</pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Note that having the same VLMAX ensures that both share the same</pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // function from AVL to VL; that is, they must produce the same VL value</pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // for any given AVL value.</pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>  bool hasSameVLMAX(const VSETVLIInfo &amp;Other) const {</pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>    assert(isValid() &amp;&amp; Other.isValid() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>           &quot;Can&apos;t compare invalid VSETVLIInfos&quot;);</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>    assert(!isUnknown() &amp;&amp; !Other.isUnknown() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>           &quot;Can&apos;t compare VTYPE in unknown state&quot;);</pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>    return getSEWLMULRatio() == Other.getSEWLMULRatio();</pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool hasCompatibleVTYPE(const DemandedFields &amp;Used,</pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='covered-line'><pre>351k</pre></td><td class='code'><pre>                          const VSETVLIInfo &amp;Require) const {</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='covered-line'><pre>351k</pre></td><td class='code'><pre>    return areCompatibleVTYPEs(Require.encodeVTYPE(), encodeVTYPE(), Used);</pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='covered-line'><pre>351k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Determine whether the vector instructions requirements represented by</pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Require are compatible with the previous vsetvli instruction represented</pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // by this.  MI is the instruction whose requirements we&apos;re considering.</pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isCompatible(const DemandedFields &amp;Used, const VSETVLIInfo &amp;Require,</pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>                    const MachineRegisterInfo &amp;MRI) const {</pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>    assert(isValid() &amp;&amp; Require.isValid() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>           &quot;Can&apos;t compare invalid VSETVLIInfos&quot;);</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>    assert(!Require.SEWLMULRatioOnly &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>           &quot;Expected a valid VTYPE for instruction!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Nothing is compatible with Unknown.</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>    if (isUnknown() || Require.isUnknown())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L611' href='#L611'><span>611:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>353k</span>]
  Branch (<span class='line-number'><a name='L611' href='#L611'><span>611:24</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>353k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L611'><span>611:9</span></a></span>) to (<span class='line-number'><a href='#L611'><span>611:43</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (611:9)
     Condition C2 --> (611:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If only our VLMAX ratio is valid, then this isn&apos;t compatible.</pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>    if (SEWLMULRatioOnly)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L615' href='#L615'><span>615:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>353k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>    if (Used.VLAny &amp;&amp; <div class='tooltip'>!hasSameAVL(Require)<span class='tooltip-content'>334k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L618' href='#L618'><span>618:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>334k</span>, <span class='None'>False</span>: <span class='covered-line'>18.9k</span>]
  Branch (<span class='line-number'><a name='L618' href='#L618'><span>618:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37.8k</span>, <span class='None'>False</span>: <span class='covered-line'>297k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L618'><span>618:9</span></a></span>) to (<span class='line-number'><a href='#L618'><span>618:43</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (618:9)
     Condition C2 --> (618:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='covered-line'><pre>37.8k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='covered-line'><pre>316k</pre></td><td class='code'><pre>    if (Used.VLZeroness &amp;&amp; <div class='tooltip'>!hasEquallyZeroAVL(Require, MRI)<span class='tooltip-content'>303k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L621' href='#L621'><span>621:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>303k</span>, <span class='None'>False</span>: <span class='covered-line'>12.9k</span>]
  Branch (<span class='line-number'><a name='L621' href='#L621'><span>621:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>703</span>, <span class='None'>False</span>: <span class='covered-line'>302k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L621'><span>621:9</span></a></span>) to (<span class='line-number'><a href='#L621'><span>621:60</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (621:9)
     Condition C2 --> (621:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='covered-line'><pre>703</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='covered-line'><pre>315k</pre></td><td class='code'><pre>    return hasCompatibleVTYPE(Used, Require);</pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='covered-line'><pre>316k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='covered-line'><pre>1.28M</pre></td><td class='code'><pre>  bool operator==(const VSETVLIInfo &amp;Other) const {</pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Uninitialized is only equal to another Uninitialized.</pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='covered-line'><pre>1.28M</pre></td><td class='code'><pre>    if (!isValid())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L629' href='#L629'><span>629:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.92k</span>, <span class='None'>False</span>: <span class='covered-line'>1.28M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='covered-line'><pre>3.92k</pre></td><td class='code'><pre>      return !Other.isValid();</pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='covered-line'><pre>1.28M</pre></td><td class='code'><pre>    if (!Other.isValid())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L631' href='#L631'><span>631:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>117k</span>, <span class='None'>False</span>: <span class='covered-line'>1.16M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>      return !isValid();</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Unknown is only equal to another Unknown.</pre></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>    if (isUnknown())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L635' href='#L635'><span>635:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>117k</span>, <span class='None'>False</span>: <span class='covered-line'>1.04M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>      return Other.isUnknown();</pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='covered-line'><pre>1.04M</pre></td><td class='code'><pre>    if (Other.isUnknown())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L637' href='#L637'><span>637:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.69k</span>, <span class='None'>False</span>: <span class='covered-line'>1.04M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='covered-line'><pre>1.69k</pre></td><td class='code'><pre>      return isUnknown();</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='covered-line'><pre>1.04M</pre></td><td class='code'><pre>    if (!hasSameAVL(Other))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L640' href='#L640'><span>640:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.6k</span>, <span class='None'>False</span>: <span class='covered-line'>1.03M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='covered-line'><pre>13.6k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If the SEWLMULRatioOnly bits are different, then they aren&apos;t equal.</pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='covered-line'><pre>1.03M</pre></td><td class='code'><pre>    if (SEWLMULRatioOnly != Other.SEWLMULRatioOnly)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L644' href='#L644'><span>644:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>1.03M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If only the VLMAX is valid, check that it is the same.</pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='covered-line'><pre>1.03M</pre></td><td class='code'><pre>    if (SEWLMULRatioOnly)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L648' href='#L648'><span>648:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>222</span>, <span class='None'>False</span>: <span class='covered-line'>1.03M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='covered-line'><pre>222</pre></td><td class='code'><pre>      return hasSameVLMAX(Other);</pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If the full VTYPE is valid, check that it is the same.</pre></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='covered-line'><pre>1.03M</pre></td><td class='code'><pre>    return hasSameVTYPE(Other);</pre></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='covered-line'><pre>1.03M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='covered-line'><pre>348k</pre></td><td class='code'><pre>  bool operator!=(const VSETVLIInfo &amp;Other) const {</pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='covered-line'><pre>348k</pre></td><td class='code'><pre>    return !(*this == Other);</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='covered-line'><pre>348k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Calculate the VSETVLIInfo visible to a block assuming this and Other are</pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // both predecessors.</pre></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='covered-line'><pre>10.0k</pre></td><td class='code'><pre>  VSETVLIInfo intersect(const VSETVLIInfo &amp;Other) const {</pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If the new value isn&apos;t valid, ignore it.</pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='covered-line'><pre>10.0k</pre></td><td class='code'><pre>    if (!Other.isValid())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L663' href='#L663'><span>663:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>66</span>, <span class='None'>False</span>: <span class='covered-line'>9.94k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>      return *this;</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If this value isn&apos;t valid, this must be the first predecessor, use it.</pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='covered-line'><pre>9.94k</pre></td><td class='code'><pre>    if (!isValid())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L667' href='#L667'><span>667:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.68k</span>, <span class='None'>False</span>: <span class='covered-line'>3.26k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='covered-line'><pre>6.68k</pre></td><td class='code'><pre>      return Other;</pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If either is unknown, the result is unknown.</pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='covered-line'><pre>3.26k</pre></td><td class='code'><pre>    if (isUnknown() || <div class='tooltip'>Other.isUnknown()<span class='tooltip-content'>1.98k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L671' href='#L671'><span>671:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.27k</span>, <span class='None'>False</span>: <span class='covered-line'>1.98k</span>]
  Branch (<span class='line-number'><a name='L671' href='#L671'><span>671:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>129</span>, <span class='None'>False</span>: <span class='covered-line'>1.85k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L671'><span>671:9</span></a></span>) to (<span class='line-number'><a href='#L671'><span>671:41</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (671:9)
     Condition C2 --> (671:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>      return VSETVLIInfo::getUnknown();</pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we have an exact, match return this.</pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='covered-line'><pre>1.85k</pre></td><td class='code'><pre>    if (*this == Other)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L675' href='#L675'><span>675:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.33k</span>, <span class='None'>False</span>: <span class='covered-line'>517</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>      return *this;</pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Not an exact match, but maybe the AVL and VLMAX are the same. If so,</pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // return an SEW/LMUL ratio only value.</pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='covered-line'><pre>517</pre></td><td class='code'><pre>    if (hasSameAVL(Other) &amp;&amp; <div class='tooltip'>hasSameVLMAX(Other)<span class='tooltip-content'>103</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L680' href='#L680'><span>680:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>103</span>, <span class='None'>False</span>: <span class='covered-line'>414</span>]
  Branch (<span class='line-number'><a name='L680' href='#L680'><span>680:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>99</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L680'><span>680:9</span></a></span>) to (<span class='line-number'><a href='#L680'><span>680:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (680:9)
     Condition C2 --> (680:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>      VSETVLIInfo MergeInfo = *this;</pre></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>      MergeInfo.SEWLMULRatioOnly = true;</pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>      return MergeInfo;</pre></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Otherwise the result is unknown.</pre></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='covered-line'><pre>418</pre></td><td class='code'><pre>    return VSETVLIInfo::getUnknown();</pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='covered-line'><pre>517</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)</pre></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Support for debugging, callable in GDB: V-&gt;dump()</pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  LLVM_DUMP_METHOD void dump() const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    print(dbgs());</span></pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    dbgs() &lt;&lt; &quot;\n&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Implement operator&lt;&lt;.</pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// @{</pre></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  void print(raw_ostream &amp;OS) const {</pre></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    OS &lt;&lt; &quot;{&quot;;</pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    if (!isValid())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L701' href='#L701'><span>701:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      OS &lt;&lt; &quot;Uninitialized&quot;;</pre></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    if (isUnknown())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L703' href='#L703'><span>703:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      OS &lt;&lt; &quot;unknown&quot;;</pre></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    if (hasAVLReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L705' href='#L705'><span>705:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      OS &lt;&lt; &quot;AVLReg=&quot; &lt;&lt; (unsigned)AVLReg;</pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    if (hasAVLImm())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L707' href='#L707'><span>707:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>OS &lt;&lt; &quot;AVLImm=&quot; &lt;&lt; (unsigned)AVLImm</span>;</pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    OS &lt;&lt; &quot;, &quot;</pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>       &lt;&lt; &quot;VLMul=&quot; &lt;&lt; (unsigned)VLMul &lt;&lt; &quot;, &quot;</pre></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>       &lt;&lt; &quot;SEW=&quot; &lt;&lt; (unsigned)SEW &lt;&lt; &quot;, &quot;</pre></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>       &lt;&lt; &quot;TailAgnostic=&quot; &lt;&lt; (bool)TailAgnostic &lt;&lt; &quot;, &quot;</pre></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>       &lt;&lt; &quot;MaskAgnostic=&quot; &lt;&lt; (bool)MaskAgnostic &lt;&lt; &quot;, &quot;</pre></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>       &lt;&lt; &quot;SEWLMULRatioOnly=&quot; &lt;&lt; (bool)SEWLMULRatioOnly &lt;&lt; &quot;}&quot;;</pre></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)</pre></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>LLVM_ATTRIBUTE_USED</pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>inline raw_ostream &amp;operator&lt;&lt;(raw_ostream &amp;OS, const VSETVLIInfo &amp;V) {</pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  V.print(OS);</pre></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  return OS;</pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>struct BlockData {</pre></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The VSETVLIInfo that represents the VL/VTYPE settings on exit from this</pre></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // block. Calculated in Phase 2.</pre></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  VSETVLIInfo Exit;</pre></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The VSETVLIInfo that represents the VL/VTYPE settings from all predecessor</pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // blocks. Calculated in Phase 2, and used by Phase 3.</pre></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  VSETVLIInfo Pred;</pre></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Keeps track of whether the block is already in the queue.</pre></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool InQueue = false;</pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>  BlockData() = default;</pre></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class RISCVInsertVSETVLI : public MachineFunctionPass {</pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const RISCVSubtarget *ST;</pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const TargetInstrInfo *TII;</pre></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineRegisterInfo *MRI;</pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  std::vector&lt;BlockData&gt; BlockInfo;</pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  std::queue&lt;const MachineBasicBlock *&gt; WorkList;</pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static char ID;</pre></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='covered-line'><pre>4.31k</pre></td><td class='code'><pre>  RISCVInsertVSETVLI() : MachineFunctionPass(ID) {}</pre></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool runOnMachineFunction(MachineFunction &amp;MF) override;</pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='covered-line'><pre>4.22k</pre></td><td class='code'><pre>  void getAnalysisUsage(AnalysisUsage &amp;AU) const override {</pre></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='covered-line'><pre>4.22k</pre></td><td class='code'><pre>    AU.setPreservesCFG();</pre></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='covered-line'><pre>4.22k</pre></td><td class='code'><pre>    MachineFunctionPass::getAnalysisUsage(AU);</pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='covered-line'><pre>4.22k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='covered-line'><pre>4.23k</pre></td><td class='code'><pre>  StringRef getPassName() const override { return <span class='cyan'>RISCV_INSERT_VSETVLI_NAME</span>; }</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='covered-line'><pre>4.23k</pre></td><td class='code'><pre>#define RISCV_INSERT_VSETVLI_NAME &quot;RISC-V Insert VSETVLI pass&quot;</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>private:</pre></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool needVSETVLI(const MachineInstr &amp;MI, const VSETVLIInfo &amp;Require,</pre></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                   const VSETVLIInfo &amp;CurInfo) const;</pre></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool needVSETVLIPHI(const VSETVLIInfo &amp;Require,</pre></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                      const MachineBasicBlock &amp;MBB) const;</pre></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void insertVSETVLI(MachineBasicBlock &amp;MBB, MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     const VSETVLIInfo &amp;Info, const VSETVLIInfo &amp;PrevInfo);</pre></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void insertVSETVLI(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     MachineBasicBlock::iterator InsertPt, DebugLoc DL,</pre></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     const VSETVLIInfo &amp;Info, const VSETVLIInfo &amp;PrevInfo);</pre></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void transferBefore(VSETVLIInfo &amp;Info, const MachineInstr &amp;MI) const;</pre></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void transferAfter(VSETVLIInfo &amp;Info, const MachineInstr &amp;MI) const;</pre></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool computeVLVTYPEChanges(const MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             VSETVLIInfo &amp;Info) const;</pre></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void computeIncomingVLVTYPE(const MachineBasicBlock &amp;MBB);</pre></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void emitVSETVLIs(MachineBasicBlock &amp;MBB);</pre></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void doLocalPostpass(MachineBasicBlock &amp;MBB);</pre></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void doPRE(MachineBasicBlock &amp;MBB);</pre></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void insertReadVL(MachineBasicBlock &amp;MBB);</pre></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end anonymous namespace</pre></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>char RISCVInsertVSETVLI::ID = 0;</pre></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>INITIALIZE_PASS(RISCVInsertVSETVLI, DEBUG_TYPE, RISCV_INSERT_VSETVLI_NAME,</pre></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                false, false)</pre></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Return a VSETVLIInfo representing the changes made by this VSETVLI or</pre></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// VSETIVLI instruction.</pre></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>static VSETVLIInfo getInfoForVSETVLI(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>  VSETVLIInfo NewInfo;</pre></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>  if (MI.getOpcode() == RISCV::PseudoVSETIVLI) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L796' href='#L796'><span>796:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.60k</span>, <span class='None'>False</span>: <span class='covered-line'>9.15k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='covered-line'><pre>1.60k</pre></td><td class='code'><pre>    NewInfo.setAVLImm(MI.getOperand(1).getImm());</pre></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='covered-line'><pre>9.15k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='covered-line'><pre>9.15k</pre></td><td class='code'><pre>    assert(MI.getOpcode() == RISCV::PseudoVSETVLI ||</pre></td></tr><tr><td class='line-number'><a name='L800' href='#L800'><pre>800</pre></a></td><td class='covered-line'><pre>9.15k</pre></td><td class='code'><pre>           MI.getOpcode() == RISCV::PseudoVSETVLIX0);</pre></td></tr><tr><td class='line-number'><a name='L801' href='#L801'><pre>801</pre></a></td><td class='covered-line'><pre>9.15k</pre></td><td class='code'><pre>    Register AVLReg = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L802' href='#L802'><pre>802</pre></a></td><td class='covered-line'><pre>9.15k</pre></td><td class='code'><pre>    assert((AVLReg != RISCV::X0 || MI.getOperand(0).getReg() != RISCV::X0) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L803' href='#L803'><pre>803</pre></a></td><td class='covered-line'><pre>9.15k</pre></td><td class='code'><pre>           &quot;Can&apos;t handle X0, X0 vsetvli yet&quot;);</pre></td></tr><tr><td class='line-number'><a name='L804' href='#L804'><pre>804</pre></a></td><td class='covered-line'><pre>9.15k</pre></td><td class='code'><pre>    NewInfo.setAVLReg(AVLReg);</pre></td></tr><tr><td class='line-number'><a name='L805' href='#L805'><pre>805</pre></a></td><td class='covered-line'><pre>9.15k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L806' href='#L806'><pre>806</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>  NewInfo.setVTYPE(MI.getOperand(2).getImm());</pre></td></tr><tr><td class='line-number'><a name='L807' href='#L807'><pre>807</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L808' href='#L808'><pre>808</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>  return NewInfo;</pre></td></tr><tr><td class='line-number'><a name='L809' href='#L809'><pre>809</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L810' href='#L810'><pre>810</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L811' href='#L811'><pre>811</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static unsigned computeVLMAX(unsigned VLEN, unsigned SEW,</pre></td></tr><tr><td class='line-number'><a name='L812' href='#L812'><pre>812</pre></a></td><td class='covered-line'><pre>324k</pre></td><td class='code'><pre>                             RISCVII::VLMUL VLMul) {</pre></td></tr><tr><td class='line-number'><a name='L813' href='#L813'><pre>813</pre></a></td><td class='covered-line'><pre>324k</pre></td><td class='code'><pre>  auto [LMul, Fractional] = RISCVVType::decodeVLMUL(VLMul);</pre></td></tr><tr><td class='line-number'><a name='L814' href='#L814'><pre>814</pre></a></td><td class='covered-line'><pre>324k</pre></td><td class='code'><pre>  if (Fractional)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L814' href='#L814'><span>814:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>88.7k</span>, <span class='None'>False</span>: <span class='covered-line'>235k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L815' href='#L815'><pre>815</pre></a></td><td class='covered-line'><pre>88.7k</pre></td><td class='code'><pre>    VLEN = VLEN / LMul;</pre></td></tr><tr><td class='line-number'><a name='L816' href='#L816'><pre>816</pre></a></td><td class='covered-line'><pre>235k</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L817' href='#L817'><pre>817</pre></a></td><td class='covered-line'><pre>235k</pre></td><td class='code'><pre>    VLEN = VLEN * LMul;</pre></td></tr><tr><td class='line-number'><a name='L818' href='#L818'><pre>818</pre></a></td><td class='covered-line'><pre>324k</pre></td><td class='code'><pre>  return VLEN/SEW;</pre></td></tr><tr><td class='line-number'><a name='L819' href='#L819'><pre>819</pre></a></td><td class='covered-line'><pre>324k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L820' href='#L820'><pre>820</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L821' href='#L821'><pre>821</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static VSETVLIInfo computeInfoForInstr(const MachineInstr &amp;MI, uint64_t TSFlags,</pre></td></tr><tr><td class='line-number'><a name='L822' href='#L822'><pre>822</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       const RISCVSubtarget &amp;ST,</pre></td></tr><tr><td class='line-number'><a name='L823' href='#L823'><pre>823</pre></a></td><td class='covered-line'><pre>1.26M</pre></td><td class='code'><pre>                                       const MachineRegisterInfo *MRI) {</pre></td></tr><tr><td class='line-number'><a name='L824' href='#L824'><pre>824</pre></a></td><td class='covered-line'><pre>1.26M</pre></td><td class='code'><pre>  VSETVLIInfo InstrInfo;</pre></td></tr><tr><td class='line-number'><a name='L825' href='#L825'><pre>825</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L826' href='#L826'><pre>826</pre></a></td><td class='covered-line'><pre>1.26M</pre></td><td class='code'><pre>  bool TailAgnostic = true;</pre></td></tr><tr><td class='line-number'><a name='L827' href='#L827'><pre>827</pre></a></td><td class='covered-line'><pre>1.26M</pre></td><td class='code'><pre>  bool MaskAgnostic = true;</pre></td></tr><tr><td class='line-number'><a name='L828' href='#L828'><pre>828</pre></a></td><td class='covered-line'><pre>1.26M</pre></td><td class='code'><pre>  if (!hasUndefinedMergeOp(MI, *MRI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L828' href='#L828'><span>828:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>201k</span>, <span class='None'>False</span>: <span class='covered-line'>1.06M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L829' href='#L829'><pre>829</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Start with undisturbed.</pre></td></tr><tr><td class='line-number'><a name='L830' href='#L830'><pre>830</pre></a></td><td class='covered-line'><pre>201k</pre></td><td class='code'><pre>    TailAgnostic = false;</pre></td></tr><tr><td class='line-number'><a name='L831' href='#L831'><pre>831</pre></a></td><td class='covered-line'><pre>201k</pre></td><td class='code'><pre>    MaskAgnostic = false;</pre></td></tr><tr><td class='line-number'><a name='L832' href='#L832'><pre>832</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L833' href='#L833'><pre>833</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If there is a policy operand, use it.</pre></td></tr><tr><td class='line-number'><a name='L834' href='#L834'><pre>834</pre></a></td><td class='covered-line'><pre>201k</pre></td><td class='code'><pre>    if (RISCVII::hasVecPolicyOp(TSFlags)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L834' href='#L834'><span>834:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>167k</span>, <span class='None'>False</span>: <span class='covered-line'>34.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L835' href='#L835'><pre>835</pre></a></td><td class='covered-line'><pre>167k</pre></td><td class='code'><pre>      const MachineOperand &amp;Op = MI.getOperand(MI.getNumExplicitOperands() - 1);</pre></td></tr><tr><td class='line-number'><a name='L836' href='#L836'><pre>836</pre></a></td><td class='covered-line'><pre>167k</pre></td><td class='code'><pre>      uint64_t Policy = Op.getImm();</pre></td></tr><tr><td class='line-number'><a name='L837' href='#L837'><pre>837</pre></a></td><td class='covered-line'><pre>167k</pre></td><td class='code'><pre>      assert(Policy &lt;= (RISCVII::TAIL_AGNOSTIC | RISCVII::MASK_AGNOSTIC) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L838' href='#L838'><pre>838</pre></a></td><td class='covered-line'><pre>167k</pre></td><td class='code'><pre>             &quot;Invalid Policy Value&quot;);</pre></td></tr><tr><td class='line-number'><a name='L839' href='#L839'><pre>839</pre></a></td><td class='covered-line'><pre>167k</pre></td><td class='code'><pre>      TailAgnostic = Policy &amp; RISCVII::TAIL_AGNOSTIC;</pre></td></tr><tr><td class='line-number'><a name='L840' href='#L840'><pre>840</pre></a></td><td class='covered-line'><pre>167k</pre></td><td class='code'><pre>      MaskAgnostic = Policy &amp; RISCVII::MASK_AGNOSTIC;</pre></td></tr><tr><td class='line-number'><a name='L841' href='#L841'><pre>841</pre></a></td><td class='covered-line'><pre>167k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L842' href='#L842'><pre>842</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L843' href='#L843'><pre>843</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Some pseudo instructions force a tail agnostic policy despite having a</pre></td></tr><tr><td class='line-number'><a name='L844' href='#L844'><pre>844</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // tied def.</pre></td></tr><tr><td class='line-number'><a name='L845' href='#L845'><pre>845</pre></a></td><td class='covered-line'><pre>201k</pre></td><td class='code'><pre>    if (RISCVII::doesForceTailAgnostic(TSFlags))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L845' href='#L845'><span>845:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25.2k</span>, <span class='None'>False</span>: <span class='covered-line'>176k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L846' href='#L846'><pre>846</pre></a></td><td class='covered-line'><pre>25.2k</pre></td><td class='code'><pre>      TailAgnostic = true;</pre></td></tr><tr><td class='line-number'><a name='L847' href='#L847'><pre>847</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L848' href='#L848'><pre>848</pre></a></td><td class='covered-line'><pre>201k</pre></td><td class='code'><pre>    if (!RISCVII::usesMaskPolicy(TSFlags))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L848' href='#L848'><span>848:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72.5k</span>, <span class='None'>False</span>: <span class='covered-line'>128k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L849' href='#L849'><pre>849</pre></a></td><td class='covered-line'><pre>72.5k</pre></td><td class='code'><pre>      MaskAgnostic = true;</pre></td></tr><tr><td class='line-number'><a name='L850' href='#L850'><pre>850</pre></a></td><td class='covered-line'><pre>201k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L851' href='#L851'><pre>851</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L852' href='#L852'><pre>852</pre></a></td><td class='covered-line'><pre>1.26M</pre></td><td class='code'><pre>  RISCVII::VLMUL VLMul = RISCVII::getLMul(TSFlags);</pre></td></tr><tr><td class='line-number'><a name='L853' href='#L853'><pre>853</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L854' href='#L854'><pre>854</pre></a></td><td class='covered-line'><pre>1.26M</pre></td><td class='code'><pre>  unsigned Log2SEW = MI.getOperand(getSEWOpNum(MI)).getImm();</pre></td></tr><tr><td class='line-number'><a name='L855' href='#L855'><pre>855</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // A Log2SEW of 0 is an operation on mask registers only.</pre></td></tr><tr><td class='line-number'><a name='L856' href='#L856'><pre>856</pre></a></td><td class='covered-line'><pre>1.26M</pre></td><td class='code'><pre>  unsigned SEW = Log2SEW ? <div class='tooltip'>1 &lt;&lt; Log2SEW<span class='tooltip-content'>1.21M</span></div> : <div class='tooltip'>8<span class='tooltip-content'>56.6k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L856' href='#L856'><span>856:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.21M</span>, <span class='None'>False</span>: <span class='covered-line'>56.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L857' href='#L857'><pre>857</pre></a></td><td class='covered-line'><pre>1.26M</pre></td><td class='code'><pre>  assert(RISCVVType::isValidSEW(SEW) &amp;&amp; &quot;Unexpected SEW&quot;);</pre></td></tr><tr><td class='line-number'><a name='L858' href='#L858'><pre>858</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L859' href='#L859'><pre>859</pre></a></td><td class='covered-line'><pre>1.26M</pre></td><td class='code'><pre>  if (RISCVII::hasVLOp(TSFlags)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L859' href='#L859'><span>859:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.23M</span>, <span class='None'>False</span>: <span class='covered-line'>29.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L860' href='#L860'><pre>860</pre></a></td><td class='covered-line'><pre>1.23M</pre></td><td class='code'><pre>    const MachineOperand &amp;VLOp = MI.getOperand(getVLOpNum(MI));</pre></td></tr><tr><td class='line-number'><a name='L861' href='#L861'><pre>861</pre></a></td><td class='covered-line'><pre>1.23M</pre></td><td class='code'><pre>    if (VLOp.isImm()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L861' href='#L861'><span>861:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>652k</span>, <span class='None'>False</span>: <span class='covered-line'>587k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L862' href='#L862'><pre>862</pre></a></td><td class='covered-line'><pre>652k</pre></td><td class='code'><pre>      int64_t Imm = VLOp.getImm();</pre></td></tr><tr><td class='line-number'><a name='L863' href='#L863'><pre>863</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Conver the VLMax sentintel to X0 register.</pre></td></tr><tr><td class='line-number'><a name='L864' href='#L864'><pre>864</pre></a></td><td class='covered-line'><pre>652k</pre></td><td class='code'><pre>      if (Imm == RISCV::VLMaxSentinel) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L864' href='#L864'><span>864:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>324k</span>, <span class='None'>False</span>: <span class='covered-line'>328k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L865' href='#L865'><pre>865</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // If we know the exact VLEN, see if we can use the constant encoding</pre></td></tr><tr><td class='line-number'><a name='L866' href='#L866'><pre>866</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // for the VLMAX instead.  This reduces register pressure slightly.</pre></td></tr><tr><td class='line-number'><a name='L867' href='#L867'><pre>867</pre></a></td><td class='covered-line'><pre>324k</pre></td><td class='code'><pre>        const unsigned VLMAX = computeVLMAX(ST.getRealMaxVLen(), SEW, VLMul);</pre></td></tr><tr><td class='line-number'><a name='L868' href='#L868'><pre>868</pre></a></td><td class='covered-line'><pre>324k</pre></td><td class='code'><pre>        if (ST.getRealMinVLen() == ST.getRealMaxVLen() &amp;&amp; <div class='tooltip'>VLMAX &lt;= 31<span class='tooltip-content'>3.62k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L868' href='#L868'><span>868:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.62k</span>, <span class='None'>False</span>: <span class='covered-line'>320k</span>]
  Branch (<span class='line-number'><a name='L868' href='#L868'><span>868:59</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.31k</span>, <span class='None'>False</span>: <span class='covered-line'>303</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L868'><span>868:13</span></a></span>) to (<span class='line-number'><a href='#L868'><span>868:70</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (868:13)
     Condition C2 --> (868:59)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L869' href='#L869'><pre>869</pre></a></td><td class='covered-line'><pre>3.31k</pre></td><td class='code'><pre>          InstrInfo.setAVLImm(VLMAX);</pre></td></tr><tr><td class='line-number'><a name='L870' href='#L870'><pre>870</pre></a></td><td class='covered-line'><pre>320k</pre></td><td class='code'><pre>        else</pre></td></tr><tr><td class='line-number'><a name='L871' href='#L871'><pre>871</pre></a></td><td class='covered-line'><pre>320k</pre></td><td class='code'><pre>          InstrInfo.setAVLReg(RISCV::X0);</pre></td></tr><tr><td class='line-number'><a name='L872' href='#L872'><pre>872</pre></a></td><td class='covered-line'><pre>324k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L873' href='#L873'><pre>873</pre></a></td><td class='covered-line'><pre>328k</pre></td><td class='code'><pre>      else</pre></td></tr><tr><td class='line-number'><a name='L874' href='#L874'><pre>874</pre></a></td><td class='covered-line'><pre>328k</pre></td><td class='code'><pre>        InstrInfo.setAVLImm(Imm);</pre></td></tr><tr><td class='line-number'><a name='L875' href='#L875'><pre>875</pre></a></td><td class='covered-line'><pre>652k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L876' href='#L876'><pre>876</pre></a></td><td class='covered-line'><pre>587k</pre></td><td class='code'><pre>      InstrInfo.setAVLReg(VLOp.getReg());</pre></td></tr><tr><td class='line-number'><a name='L877' href='#L877'><pre>877</pre></a></td><td class='covered-line'><pre>587k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L878' href='#L878'><pre>878</pre></a></td><td class='covered-line'><pre>1.23M</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L879' href='#L879'><pre>879</pre></a></td><td class='covered-line'><pre>29.3k</pre></td><td class='code'><pre>    assert(isScalarExtractInstr(MI));</pre></td></tr><tr><td class='line-number'><a name='L880' href='#L880'><pre>880</pre></a></td><td class='covered-line'><pre>29.3k</pre></td><td class='code'><pre>    InstrInfo.setAVLReg(RISCV::NoRegister);</pre></td></tr><tr><td class='line-number'><a name='L881' href='#L881'><pre>881</pre></a></td><td class='covered-line'><pre>29.3k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L882' href='#L882'><pre>882</pre></a></td><td class='covered-line'><pre>1.26M</pre></td><td class='code'><pre>#ifndef NDEBUG</pre></td></tr><tr><td class='line-number'><a name='L883' href='#L883'><pre>883</pre></a></td><td class='covered-line'><pre>1.26M</pre></td><td class='code'><pre>  if (std::optional&lt;unsigned&gt; EEW = getEEWForLoadStore(MI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L883' href='#L883'><span>883:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>103k</span>, <span class='None'>False</span>: <span class='covered-line'>1.16M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L884' href='#L884'><pre>884</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>    assert(SEW == EEW &amp;&amp; &quot;Initial SEW doesn&apos;t match expected EEW&quot;);</pre></td></tr><tr><td class='line-number'><a name='L885' href='#L885'><pre>885</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L886' href='#L886'><pre>886</pre></a></td><td class='covered-line'><pre>1.26M</pre></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L887' href='#L887'><pre>887</pre></a></td><td class='covered-line'><pre>1.26M</pre></td><td class='code'><pre>  InstrInfo.setVTYPE(VLMul, SEW, TailAgnostic, MaskAgnostic);</pre></td></tr><tr><td class='line-number'><a name='L888' href='#L888'><pre>888</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L889' href='#L889'><pre>889</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If AVL is defined by a vsetvli with the same VLMAX, we can replace the</pre></td></tr><tr><td class='line-number'><a name='L890' href='#L890'><pre>890</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // AVL operand with the AVL of the defining vsetvli.  We avoid general</pre></td></tr><tr><td class='line-number'><a name='L891' href='#L891'><pre>891</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // register AVLs to avoid extending live ranges without being sure we can</pre></td></tr><tr><td class='line-number'><a name='L892' href='#L892'><pre>892</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // kill the original source reg entirely.</pre></td></tr><tr><td class='line-number'><a name='L893' href='#L893'><pre>893</pre></a></td><td class='covered-line'><pre>1.26M</pre></td><td class='code'><pre>  if (InstrInfo.hasAVLReg() &amp;&amp; <div class='tooltip'>InstrInfo.getAVLReg().isVirtual()<span class='tooltip-content'>937k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L893' href='#L893'><span>893:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>587k</span>, <span class='None'>False</span>: <span class='covered-line'>681k</span>]
  Branch (<span class='line-number'><a name='L893' href='#L893'><span>893:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>937k</span>, <span class='None'>False</span>: <span class='covered-line'>331k</span>]
  Branch (<span class='line-number'><a name='L893' href='#L893'><span>893:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>587k</span>, <span class='None'>False</span>: <span class='covered-line'>350k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L893'><span>893:7</span></a></span>) to (<span class='line-number'><a href='#L893'><span>893:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (893:7)
     Condition C2 --> (893:32)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L894' href='#L894'><pre>894</pre></a></td><td class='covered-line'><pre>587k</pre></td><td class='code'><pre>    MachineInstr *DefMI = MRI-&gt;getVRegDef(InstrInfo.getAVLReg());</pre></td></tr><tr><td class='line-number'><a name='L895' href='#L895'><pre>895</pre></a></td><td class='covered-line'><pre>587k</pre></td><td class='code'><pre>    if (DefMI &amp;&amp; isVectorConfigInstr(*DefMI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L895' href='#L895'><span>895:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>587k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L895' href='#L895'><span>895:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.09k</span>, <span class='None'>False</span>: <span class='covered-line'>582k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L895'><span>895:9</span></a></span>) to (<span class='line-number'><a href='#L895'><span>895:45</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (895:9)
     Condition C2 --> (895:18)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L896' href='#L896'><pre>896</pre></a></td><td class='covered-line'><pre>5.09k</pre></td><td class='code'><pre>      VSETVLIInfo DefInstrInfo = getInfoForVSETVLI(*DefMI);</pre></td></tr><tr><td class='line-number'><a name='L897' href='#L897'><pre>897</pre></a></td><td class='covered-line'><pre>5.09k</pre></td><td class='code'><pre>      if (DefInstrInfo.hasSameVLMAX(InstrInfo) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L897' href='#L897'><span>897:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>344</span>, <span class='None'>False</span>: <span class='covered-line'>4.74k</span>]
  Branch (<span class='line-number'><a name='L897' href='#L897'><span>897:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.03k</span>, <span class='None'>False</span>: <span class='covered-line'>53</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L898' href='#L898'><pre>898</pre></a></td><td class='covered-line'><pre>5.09k</pre></td><td class='code'><pre>          <div class='tooltip'>(<span class='tooltip-content'>5.03k</span></div><div class='tooltip'>DefInstrInfo.hasAVLImm()<span class='tooltip-content'>5.03k</span></div> || <div class='tooltip'>DefInstrInfo.getAVLReg() == RISCV::X0<span class='tooltip-content'>5.01k</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L898' href='#L898'><span>898:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>5.01k</span>]
  Branch (<span class='line-number'><a name='L898' href='#L898'><span>898:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>322</span>, <span class='None'>False</span>: <span class='covered-line'>4.69k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L897'><span>897:11</span></a></span>) to (<span class='line-number'><a href='#L897'><span>898:78</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (897:11)
     Condition C2 --> (898:12)
     Condition C3 --> (898:40)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L899' href='#L899'><pre>899</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>        InstrInfo.setAVL(DefInstrInfo);</pre></td></tr><tr><td class='line-number'><a name='L900' href='#L900'><pre>900</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L901' href='#L901'><pre>901</pre></a></td><td class='covered-line'><pre>5.09k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L902' href='#L902'><pre>902</pre></a></td><td class='covered-line'><pre>587k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L903' href='#L903'><pre>903</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L904' href='#L904'><pre>904</pre></a></td><td class='covered-line'><pre>1.26M</pre></td><td class='code'><pre>  return InstrInfo;</pre></td></tr><tr><td class='line-number'><a name='L905' href='#L905'><pre>905</pre></a></td><td class='covered-line'><pre>1.26M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L906' href='#L906'><pre>906</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L907' href='#L907'><pre>907</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void RISCVInsertVSETVLI::insertVSETVLI(MachineBasicBlock &amp;MBB, MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L908' href='#L908'><pre>908</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       const VSETVLIInfo &amp;Info,</pre></td></tr><tr><td class='line-number'><a name='L909' href='#L909'><pre>909</pre></a></td><td class='covered-line'><pre>142k</pre></td><td class='code'><pre>                                       const VSETVLIInfo &amp;PrevInfo) {</pre></td></tr><tr><td class='line-number'><a name='L910' href='#L910'><pre>910</pre></a></td><td class='covered-line'><pre>142k</pre></td><td class='code'><pre>  DebugLoc DL = MI.getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L911' href='#L911'><pre>911</pre></a></td><td class='covered-line'><pre>142k</pre></td><td class='code'><pre>  insertVSETVLI(MBB, MachineBasicBlock::iterator(&amp;MI), DL, Info, PrevInfo);</pre></td></tr><tr><td class='line-number'><a name='L912' href='#L912'><pre>912</pre></a></td><td class='covered-line'><pre>142k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L913' href='#L913'><pre>913</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L914' href='#L914'><pre>914</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void RISCVInsertVSETVLI::insertVSETVLI(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L915' href='#L915'><pre>915</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     MachineBasicBlock::iterator InsertPt, DebugLoc DL,</pre></td></tr><tr><td class='line-number'><a name='L916' href='#L916'><pre>916</pre></a></td><td class='covered-line'><pre>143k</pre></td><td class='code'><pre>                     const VSETVLIInfo &amp;Info, const VSETVLIInfo &amp;PrevInfo) {</pre></td></tr><tr><td class='line-number'><a name='L917' href='#L917'><pre>917</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L918' href='#L918'><pre>918</pre></a></td><td class='covered-line'><pre>143k</pre></td><td class='code'><pre>  ++NumInsertedVSETVL;</pre></td></tr><tr><td class='line-number'><a name='L919' href='#L919'><pre>919</pre></a></td><td class='covered-line'><pre>143k</pre></td><td class='code'><pre>  if (PrevInfo.isValid() &amp;&amp; !PrevInfo.isUnknown()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L919' href='#L919'><span>919:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>143k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L919' href='#L919'><span>919:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31.3k</span>, <span class='None'>False</span>: <span class='covered-line'>111k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L919'><span>919:7</span></a></span>) to (<span class='line-number'><a href='#L919'><span>919:50</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (919:7)
     Condition C2 --> (919:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L920' href='#L920'><pre>920</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Use X0, X0 form if the AVL is the same and the SEW+LMUL gives the same</pre></td></tr><tr><td class='line-number'><a name='L921' href='#L921'><pre>921</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // VLMAX.</pre></td></tr><tr><td class='line-number'><a name='L922' href='#L922'><pre>922</pre></a></td><td class='covered-line'><pre>31.3k</pre></td><td class='code'><pre>    if (Info.hasSameAVL(PrevInfo) &amp;&amp; <div class='tooltip'>Info.hasSameVLMAX(PrevInfo)<span class='tooltip-content'>18.7k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L922' href='#L922'><span>922:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.7k</span>, <span class='None'>False</span>: <span class='covered-line'>12.5k</span>]
  Branch (<span class='line-number'><a name='L922' href='#L922'><span>922:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.5k</span>, <span class='None'>False</span>: <span class='covered-line'>1.24k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L922'><span>922:9</span></a></span>) to (<span class='line-number'><a href='#L922'><span>922:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (922:9)
     Condition C2 --> (922:38)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L923' href='#L923'><pre>923</pre></a></td><td class='covered-line'><pre>17.5k</pre></td><td class='code'><pre>      BuildMI(MBB, InsertPt, DL, TII-&gt;get(RISCV::PseudoVSETVLIX0))</pre></td></tr><tr><td class='line-number'><a name='L924' href='#L924'><pre>924</pre></a></td><td class='covered-line'><pre>17.5k</pre></td><td class='code'><pre>          .addReg(RISCV::X0, RegState::Define | RegState::Dead)</pre></td></tr><tr><td class='line-number'><a name='L925' href='#L925'><pre>925</pre></a></td><td class='covered-line'><pre>17.5k</pre></td><td class='code'><pre>          .addReg(RISCV::X0, RegState::Kill)</pre></td></tr><tr><td class='line-number'><a name='L926' href='#L926'><pre>926</pre></a></td><td class='covered-line'><pre>17.5k</pre></td><td class='code'><pre>          .addImm(Info.encodeVTYPE())</pre></td></tr><tr><td class='line-number'><a name='L927' href='#L927'><pre>927</pre></a></td><td class='covered-line'><pre>17.5k</pre></td><td class='code'><pre>          .addReg(RISCV::VL, RegState::Implicit);</pre></td></tr><tr><td class='line-number'><a name='L928' href='#L928'><pre>928</pre></a></td><td class='covered-line'><pre>17.5k</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L929' href='#L929'><pre>929</pre></a></td><td class='covered-line'><pre>17.5k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L930' href='#L930'><pre>930</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L931' href='#L931'><pre>931</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If our AVL is a virtual register, it might be defined by a VSET(I)VLI. If</pre></td></tr><tr><td class='line-number'><a name='L932' href='#L932'><pre>932</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // it has the same VLMAX we want and the last VL/VTYPE we observed is the</pre></td></tr><tr><td class='line-number'><a name='L933' href='#L933'><pre>933</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // same, we can use the X0, X0 form.</pre></td></tr><tr><td class='line-number'><a name='L934' href='#L934'><pre>934</pre></a></td><td class='covered-line'><pre>13.8k</pre></td><td class='code'><pre>    if (Info.hasSameVLMAX(PrevInfo) &amp;&amp; <div class='tooltip'>Info.hasAVLReg()<span class='tooltip-content'>8.66k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L934' href='#L934'><span>934:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.43k</span>, <span class='None'>False</span>: <span class='covered-line'>9.38k</span>]
  Branch (<span class='line-number'><a name='L934' href='#L934'><span>934:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.66k</span>, <span class='None'>False</span>: <span class='covered-line'>5.15k</span>]
  Branch (<span class='line-number'><a name='L934' href='#L934'><span>934:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.74k</span>, <span class='None'>False</span>: <span class='covered-line'>2.92k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L935' href='#L935'><pre>935</pre></a></td><td class='covered-line'><pre>13.8k</pre></td><td class='code'><pre>        <div class='tooltip'>Info.getAVLReg().isVirtual()<span class='tooltip-content'>5.74k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L935' href='#L935'><span>935:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.43k</span>, <span class='None'>False</span>: <span class='covered-line'>1.30k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L934'><span>934:9</span></a></span>) to (<span class='line-number'><a href='#L934'><span>935:37</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (934:9)
     Condition C2 --> (934:40)
     Condition C3 --> (935:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L936' href='#L936'><pre>936</pre></a></td><td class='covered-line'><pre>4.43k</pre></td><td class='code'><pre>      if (MachineInstr *DefMI = MRI-&gt;getVRegDef(Info.getAVLReg())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L936' href='#L936'><span>936:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.43k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L937' href='#L937'><pre>937</pre></a></td><td class='covered-line'><pre>4.43k</pre></td><td class='code'><pre>        if (isVectorConfigInstr(*DefMI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L937' href='#L937'><span>937:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>4.42k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L938' href='#L938'><pre>938</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>          VSETVLIInfo DefInfo = getInfoForVSETVLI(*DefMI);</pre></td></tr><tr><td class='line-number'><a name='L939' href='#L939'><pre>939</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>          if (DefInfo.hasSameAVL(PrevInfo) &amp;&amp; <div class='tooltip'>DefInfo.hasSameVLMAX(PrevInfo)<span class='tooltip-content'>3</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L939' href='#L939'><span>939:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
  Branch (<span class='line-number'><a name='L939' href='#L939'><span>939:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L939'><span>939:15</span></a></span>) to (<span class='line-number'><a href='#L939'><span>939:77</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (939:15)
     Condition C2 --> (939:47)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L940' href='#L940'><pre>940</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>            BuildMI(MBB, InsertPt, DL, TII-&gt;get(RISCV::PseudoVSETVLIX0))</pre></td></tr><tr><td class='line-number'><a name='L941' href='#L941'><pre>941</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>                .addReg(RISCV::X0, RegState::Define | RegState::Dead)</pre></td></tr><tr><td class='line-number'><a name='L942' href='#L942'><pre>942</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>                .addReg(RISCV::X0, RegState::Kill)</pre></td></tr><tr><td class='line-number'><a name='L943' href='#L943'><pre>943</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>                .addImm(Info.encodeVTYPE())</pre></td></tr><tr><td class='line-number'><a name='L944' href='#L944'><pre>944</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>                .addReg(RISCV::VL, RegState::Implicit);</pre></td></tr><tr><td class='line-number'><a name='L945' href='#L945'><pre>945</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>            return;</pre></td></tr><tr><td class='line-number'><a name='L946' href='#L946'><pre>946</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L947' href='#L947'><pre>947</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L948' href='#L948'><pre>948</pre></a></td><td class='covered-line'><pre>4.43k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L949' href='#L949'><pre>949</pre></a></td><td class='covered-line'><pre>4.43k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L950' href='#L950'><pre>950</pre></a></td><td class='covered-line'><pre>13.8k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L951' href='#L951'><pre>951</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L952' href='#L952'><pre>952</pre></a></td><td class='covered-line'><pre>125k</pre></td><td class='code'><pre>  if (Info.hasAVLImm()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L952' href='#L952'><span>952:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23.9k</span>, <span class='None'>False</span>: <span class='covered-line'>101k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L953' href='#L953'><pre>953</pre></a></td><td class='covered-line'><pre>23.9k</pre></td><td class='code'><pre>    BuildMI(MBB, InsertPt, DL, TII-&gt;get(RISCV::PseudoVSETIVLI))</pre></td></tr><tr><td class='line-number'><a name='L954' href='#L954'><pre>954</pre></a></td><td class='covered-line'><pre>23.9k</pre></td><td class='code'><pre>        .addReg(RISCV::X0, RegState::Define | RegState::Dead)</pre></td></tr><tr><td class='line-number'><a name='L955' href='#L955'><pre>955</pre></a></td><td class='covered-line'><pre>23.9k</pre></td><td class='code'><pre>        .addImm(Info.getAVLImm())</pre></td></tr><tr><td class='line-number'><a name='L956' href='#L956'><pre>956</pre></a></td><td class='covered-line'><pre>23.9k</pre></td><td class='code'><pre>        .addImm(Info.encodeVTYPE());</pre></td></tr><tr><td class='line-number'><a name='L957' href='#L957'><pre>957</pre></a></td><td class='covered-line'><pre>23.9k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L958' href='#L958'><pre>958</pre></a></td><td class='covered-line'><pre>23.9k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L959' href='#L959'><pre>959</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L960' href='#L960'><pre>960</pre></a></td><td class='covered-line'><pre>101k</pre></td><td class='code'><pre>  Register AVLReg = Info.getAVLReg();</pre></td></tr><tr><td class='line-number'><a name='L961' href='#L961'><pre>961</pre></a></td><td class='covered-line'><pre>101k</pre></td><td class='code'><pre>  if (AVLReg == RISCV::NoRegister) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L961' href='#L961'><span>961:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>606</span>, <span class='None'>False</span>: <span class='covered-line'>101k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L962' href='#L962'><pre>962</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We can only use x0, x0 if there&apos;s no chance of the vtype change causing</pre></td></tr><tr><td class='line-number'><a name='L963' href='#L963'><pre>963</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the previous vl to become invalid.</pre></td></tr><tr><td class='line-number'><a name='L964' href='#L964'><pre>964</pre></a></td><td class='covered-line'><pre>606</pre></td><td class='code'><pre>    if (PrevInfo.isValid() &amp;&amp; !PrevInfo.isUnknown() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L964' href='#L964'><span>964:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>606</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L964' href='#L964'><span>964:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>604</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L965' href='#L965'><pre>965</pre></a></td><td class='covered-line'><pre>606</pre></td><td class='code'><pre>        <div class='tooltip'>Info.hasSameVLMAX(PrevInfo)<span class='tooltip-content'>2</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L965' href='#L965'><span>965:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L964'><span>964:9</span></a></span>) to (<span class='line-number'><a href='#L964'><span>965:36</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (964:9)
     Condition C2 --> (964:31)
     Condition C3 --> (965:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  F,  -  = F      }
  2 { T,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L966' href='#L966'><pre>966</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      BuildMI(MBB, InsertPt, DL, TII-&gt;get(RISCV::PseudoVSETVLIX0))</pre></td></tr><tr><td class='line-number'><a name='L967' href='#L967'><pre>967</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>          .addReg(RISCV::X0, RegState::Define | RegState::Dead)</pre></td></tr><tr><td class='line-number'><a name='L968' href='#L968'><pre>968</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>          .addReg(RISCV::X0, RegState::Kill)</pre></td></tr><tr><td class='line-number'><a name='L969' href='#L969'><pre>969</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>          .addImm(Info.encodeVTYPE())</pre></td></tr><tr><td class='line-number'><a name='L970' href='#L970'><pre>970</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>          .addReg(RISCV::VL, RegState::Implicit);</pre></td></tr><tr><td class='line-number'><a name='L971' href='#L971'><pre>971</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L972' href='#L972'><pre>972</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L973' href='#L973'><pre>973</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Otherwise use an AVL of 1 to avoid depending on previous vl.</pre></td></tr><tr><td class='line-number'><a name='L974' href='#L974'><pre>974</pre></a></td><td class='covered-line'><pre>604</pre></td><td class='code'><pre>    BuildMI(MBB, InsertPt, DL, TII-&gt;get(RISCV::PseudoVSETIVLI))</pre></td></tr><tr><td class='line-number'><a name='L975' href='#L975'><pre>975</pre></a></td><td class='covered-line'><pre>604</pre></td><td class='code'><pre>        .addReg(RISCV::X0, RegState::Define | RegState::Dead)</pre></td></tr><tr><td class='line-number'><a name='L976' href='#L976'><pre>976</pre></a></td><td class='covered-line'><pre>604</pre></td><td class='code'><pre>        .addImm(1)</pre></td></tr><tr><td class='line-number'><a name='L977' href='#L977'><pre>977</pre></a></td><td class='covered-line'><pre>604</pre></td><td class='code'><pre>        .addImm(Info.encodeVTYPE());</pre></td></tr><tr><td class='line-number'><a name='L978' href='#L978'><pre>978</pre></a></td><td class='covered-line'><pre>604</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L979' href='#L979'><pre>979</pre></a></td><td class='covered-line'><pre>606</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L980' href='#L980'><pre>980</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L981' href='#L981'><pre>981</pre></a></td><td class='covered-line'><pre>101k</pre></td><td class='code'><pre>  if (AVLReg.isVirtual())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L981' href='#L981'><span>981:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>75.9k</span>, <span class='None'>False</span>: <span class='covered-line'>25.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L982' href='#L982'><pre>982</pre></a></td><td class='covered-line'><pre>75.9k</pre></td><td class='code'><pre>    MRI-&gt;constrainRegClass(AVLReg, &amp;RISCV::GPRNoX0RegClass);</pre></td></tr><tr><td class='line-number'><a name='L983' href='#L983'><pre>983</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L984' href='#L984'><pre>984</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Use X0 as the DestReg unless AVLReg is X0. We also need to change the</pre></td></tr><tr><td class='line-number'><a name='L985' href='#L985'><pre>985</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // opcode if the AVLReg is X0 as they have different register classes for</pre></td></tr><tr><td class='line-number'><a name='L986' href='#L986'><pre>986</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the AVL operand.</pre></td></tr><tr><td class='line-number'><a name='L987' href='#L987'><pre>987</pre></a></td><td class='covered-line'><pre>101k</pre></td><td class='code'><pre>  Register DestReg = RISCV::X0;</pre></td></tr><tr><td class='line-number'><a name='L988' href='#L988'><pre>988</pre></a></td><td class='covered-line'><pre>101k</pre></td><td class='code'><pre>  unsigned Opcode = RISCV::PseudoVSETVLI;</pre></td></tr><tr><td class='line-number'><a name='L989' href='#L989'><pre>989</pre></a></td><td class='covered-line'><pre>101k</pre></td><td class='code'><pre>  if (AVLReg == RISCV::X0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L989' href='#L989'><span>989:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25.1k</span>, <span class='None'>False</span>: <span class='covered-line'>75.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L990' href='#L990'><pre>990</pre></a></td><td class='covered-line'><pre>25.1k</pre></td><td class='code'><pre>    DestReg = MRI-&gt;createVirtualRegister(&amp;RISCV::GPRRegClass);</pre></td></tr><tr><td class='line-number'><a name='L991' href='#L991'><pre>991</pre></a></td><td class='covered-line'><pre>25.1k</pre></td><td class='code'><pre>    Opcode = RISCV::PseudoVSETVLIX0;</pre></td></tr><tr><td class='line-number'><a name='L992' href='#L992'><pre>992</pre></a></td><td class='covered-line'><pre>25.1k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L993' href='#L993'><pre>993</pre></a></td><td class='covered-line'><pre>101k</pre></td><td class='code'><pre>  BuildMI(MBB, InsertPt, DL, TII-&gt;get(Opcode))</pre></td></tr><tr><td class='line-number'><a name='L994' href='#L994'><pre>994</pre></a></td><td class='covered-line'><pre>101k</pre></td><td class='code'><pre>      .addReg(DestReg, RegState::Define | RegState::Dead)</pre></td></tr><tr><td class='line-number'><a name='L995' href='#L995'><pre>995</pre></a></td><td class='covered-line'><pre>101k</pre></td><td class='code'><pre>      .addReg(AVLReg)</pre></td></tr><tr><td class='line-number'><a name='L996' href='#L996'><pre>996</pre></a></td><td class='covered-line'><pre>101k</pre></td><td class='code'><pre>      .addImm(Info.encodeVTYPE());</pre></td></tr><tr><td class='line-number'><a name='L997' href='#L997'><pre>997</pre></a></td><td class='covered-line'><pre>101k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L998' href='#L998'><pre>998</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L999' href='#L999'><pre>999</pre></a></td><td class='covered-line'><pre>3.56k</pre></td><td class='code'><pre>static bool isLMUL1OrSmaller(RISCVII::VLMUL LMUL) {</pre></td></tr><tr><td class='line-number'><a name='L1000' href='#L1000'><pre>1000</pre></a></td><td class='covered-line'><pre>3.56k</pre></td><td class='code'><pre>  auto [LMul, Fractional] = RISCVVType::decodeVLMUL(LMUL);</pre></td></tr><tr><td class='line-number'><a name='L1001' href='#L1001'><pre>1001</pre></a></td><td class='covered-line'><pre>3.56k</pre></td><td class='code'><pre>  return Fractional || <div class='tooltip'>LMul == 1<span class='tooltip-content'>2.31k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1001' href='#L1001'><span>1001:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.25k</span>, <span class='None'>False</span>: <span class='covered-line'>2.31k</span>]
  Branch (<span class='line-number'><a name='L1001' href='#L1001'><span>1001:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.52k</span>, <span class='None'>False</span>: <span class='covered-line'>794</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1001'><span>1001:10</span></a></span>) to (<span class='line-number'><a href='#L1001'><span>1001:33</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1001:10)
     Condition C2 --> (1001:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1002' href='#L1002'><pre>1002</pre></a></td><td class='covered-line'><pre>3.56k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1003' href='#L1003'><pre>1003</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1004' href='#L1004'><pre>1004</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return true if a VSETVLI is required to transition from CurInfo to Require</pre></td></tr><tr><td class='line-number'><a name='L1005' href='#L1005'><pre>1005</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// before MI.</pre></td></tr><tr><td class='line-number'><a name='L1006' href='#L1006'><pre>1006</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool RISCVInsertVSETVLI::needVSETVLI(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L1007' href='#L1007'><pre>1007</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     const VSETVLIInfo &amp;Require,</pre></td></tr><tr><td class='line-number'><a name='L1008' href='#L1008'><pre>1008</pre></a></td><td class='covered-line'><pre>577k</pre></td><td class='code'><pre>                                     const VSETVLIInfo &amp;CurInfo) const {</pre></td></tr><tr><td class='line-number'><a name='L1009' href='#L1009'><pre>1009</pre></a></td><td class='covered-line'><pre>577k</pre></td><td class='code'><pre>  assert(Require == computeInfoForInstr(MI, MI.getDesc().TSFlags, *ST, MRI));</pre></td></tr><tr><td class='line-number'><a name='L1010' href='#L1010'><pre>1010</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1011' href='#L1011'><pre>1011</pre></a></td><td class='covered-line'><pre>577k</pre></td><td class='code'><pre>  if (!CurInfo.isValid() || CurInfo.isUnknown() || <div class='tooltip'>CurInfo.hasSEWLMULRatioOnly()<span class='tooltip-content'>354k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1011' href='#L1011'><span>1011:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>577k</span>]
  Branch (<span class='line-number'><a name='L1011' href='#L1011'><span>1011:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>223k</span>, <span class='None'>False</span>: <span class='covered-line'>354k</span>]
  Branch (<span class='line-number'><a name='L1011' href='#L1011'><span>1011:52</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>186</span>, <span class='None'>False</span>: <span class='covered-line'>353k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1011'><span>1011:7</span></a></span>) to (<span class='line-number'><a href='#L1011'><span>1011:81</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1011:7)
     Condition C2 --> (1011:29)
     Condition C3 --> (1011:52)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { F,  F,  T  = T      }
  3 { F,  T,  -  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,3)
  C3-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L1012' href='#L1012'><pre>1012</pre></a></td><td class='covered-line'><pre>224k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1013' href='#L1013'><pre>1013</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1014' href='#L1014'><pre>1014</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>  DemandedFields Used = getDemanded(MI, MRI, ST);</pre></td></tr><tr><td class='line-number'><a name='L1015' href='#L1015'><pre>1015</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1016' href='#L1016'><pre>1016</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // A slidedown/slideup with an *undefined* merge op can freely clobber</pre></td></tr><tr><td class='line-number'><a name='L1017' href='#L1017'><pre>1017</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // elements not copied from the source vector (e.g. masked off, tail, or</pre></td></tr><tr><td class='line-number'><a name='L1018' href='#L1018'><pre>1018</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // slideup&apos;s prefix). Notes:</pre></td></tr><tr><td class='line-number'><a name='L1019' href='#L1019'><pre>1019</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // * We can&apos;t modify SEW here since the slide amount is in units of SEW.</pre></td></tr><tr><td class='line-number'><a name='L1020' href='#L1020'><pre>1020</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // * VL=1 is special only because we have existing support for zero vs</pre></td></tr><tr><td class='line-number'><a name='L1021' href='#L1021'><pre>1021</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   non-zero VL.  We could generalize this if we had a VL &gt; C predicate.</pre></td></tr><tr><td class='line-number'><a name='L1022' href='#L1022'><pre>1022</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // * The LMUL1 restriction is for machines whose latency may depend on VL.</pre></td></tr><tr><td class='line-number'><a name='L1023' href='#L1023'><pre>1023</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // * As above, this is only legal for tail &quot;undefined&quot; not &quot;agnostic&quot;.</pre></td></tr><tr><td class='line-number'><a name='L1024' href='#L1024'><pre>1024</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>  if (isVSlideInstr(MI) &amp;&amp; <div class='tooltip'>Require.hasAVLImm()<span class='tooltip-content'>11.7k</span></div> &amp;&amp; <div class='tooltip'>Require.getAVLImm() == 1<span class='tooltip-content'>8.99k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1024' href='#L1024'><span>1024:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.7k</span>, <span class='None'>False</span>: <span class='covered-line'>342k</span>]
  Branch (<span class='line-number'><a name='L1024' href='#L1024'><span>1024:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.99k</span>, <span class='None'>False</span>: <span class='covered-line'>2.73k</span>]
  Branch (<span class='line-number'><a name='L1024' href='#L1024'><span>1024:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.21k</span>, <span class='None'>False</span>: <span class='covered-line'>5.78k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1025' href='#L1025'><pre>1025</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>      <div class='tooltip'>isLMUL1OrSmaller(CurInfo.getVLMUL())<span class='tooltip-content'>3.21k</span></div> &amp;&amp; <div class='tooltip'>hasUndefinedMergeOp(MI, *MRI)<span class='tooltip-content'>2.45k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1025' href='#L1025'><span>1025:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.45k</span>, <span class='None'>False</span>: <span class='covered-line'>752</span>]
  Branch (<span class='line-number'><a name='L1025' href='#L1025'><span>1025:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.45k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1024'><span>1024:7</span></a></span>) to (<span class='line-number'><a href='#L1024'><span>1025:76</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (1024:7)
     Condition C2 --> (1024:28)
     Condition C3 --> (1024:51)
     Condition C4 --> (1025:7)
     Condition C5 --> (1025:47)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  -,  -,  -,  -  = F      }
  2 { T,  F,  -,  -,  -  = F      }
  3 { T,  T,  F,  -,  -  = F      }
  4 { T,  T,  T,  F,  -  = F      }
  5 { T,  T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,5)
  C2-Pair: covered: (2,5)
  C3-Pair: covered: (3,5)
  C4-Pair: covered: (4,5)
  C5-Pair: not covered
  MC/DC Coverage for Expression: 80.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1026' href='#L1026'><pre>1026</pre></a></td><td class='covered-line'><pre>2.45k</pre></td><td class='code'><pre>    Used.VLAny = false;</pre></td></tr><tr><td class='line-number'><a name='L1027' href='#L1027'><pre>1027</pre></a></td><td class='covered-line'><pre>2.45k</pre></td><td class='code'><pre>    Used.VLZeroness = true;</pre></td></tr><tr><td class='line-number'><a name='L1028' href='#L1028'><pre>1028</pre></a></td><td class='covered-line'><pre>2.45k</pre></td><td class='code'><pre>    Used.LMUL = false;</pre></td></tr><tr><td class='line-number'><a name='L1029' href='#L1029'><pre>1029</pre></a></td><td class='covered-line'><pre>2.45k</pre></td><td class='code'><pre>    Used.TailPolicy = false;</pre></td></tr><tr><td class='line-number'><a name='L1030' href='#L1030'><pre>1030</pre></a></td><td class='covered-line'><pre>2.45k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1031' href='#L1031'><pre>1031</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1032' href='#L1032'><pre>1032</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // A tail undefined vmv.v.i/x or vfmv.v.f with VL=1 can be treated in the same</pre></td></tr><tr><td class='line-number'><a name='L1033' href='#L1033'><pre>1033</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // semantically as vmv.s.x.  This is particularly useful since we don&apos;t have an</pre></td></tr><tr><td class='line-number'><a name='L1034' href='#L1034'><pre>1034</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // immediate form of vmv.s.x, and thus frequently use vmv.v.i in it&apos;s place.</pre></td></tr><tr><td class='line-number'><a name='L1035' href='#L1035'><pre>1035</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Since a splat is non-constant time in LMUL, we do need to be careful to not</pre></td></tr><tr><td class='line-number'><a name='L1036' href='#L1036'><pre>1036</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // increase the number of active vector registers (unlike for vmv.s.x.)</pre></td></tr><tr><td class='line-number'><a name='L1037' href='#L1037'><pre>1037</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>  if (isScalarSplatInstr(MI) &amp;&amp; <div class='tooltip'>Require.hasAVLImm()<span class='tooltip-content'>4.90k</span></div> &amp;&amp; <div class='tooltip'>Require.getAVLImm() == 1<span class='tooltip-content'>2.91k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1037' href='#L1037'><span>1037:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.90k</span>, <span class='None'>False</span>: <span class='covered-line'>349k</span>]
  Branch (<span class='line-number'><a name='L1037' href='#L1037'><span>1037:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.91k</span>, <span class='None'>False</span>: <span class='covered-line'>1.99k</span>]
  Branch (<span class='line-number'><a name='L1037' href='#L1037'><span>1037:56</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>359</span>, <span class='None'>False</span>: <span class='covered-line'>2.55k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1038' href='#L1038'><pre>1038</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>      <div class='tooltip'>isLMUL1OrSmaller(CurInfo.getVLMUL())<span class='tooltip-content'>359</span></div> &amp;&amp; <div class='tooltip'>hasUndefinedMergeOp(MI, *MRI)<span class='tooltip-content'>317</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1038' href='#L1038'><span>1038:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>317</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
  Branch (<span class='line-number'><a name='L1038' href='#L1038'><span>1038:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>317</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1037'><span>1037:7</span></a></span>) to (<span class='line-number'><a href='#L1037'><span>1038:76</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (1037:7)
     Condition C2 --> (1037:33)
     Condition C3 --> (1037:56)
     Condition C4 --> (1038:7)
     Condition C5 --> (1038:47)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  -,  -,  -,  -  = F      }
  2 { T,  F,  -,  -,  -  = F      }
  3 { T,  T,  F,  -,  -  = F      }
  4 { T,  T,  T,  F,  -  = F      }
  5 { T,  T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,5)
  C2-Pair: covered: (2,5)
  C3-Pair: covered: (3,5)
  C4-Pair: covered: (4,5)
  C5-Pair: not covered
  MC/DC Coverage for Expression: 80.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1039' href='#L1039'><pre>1039</pre></a></td><td class='covered-line'><pre>317</pre></td><td class='code'><pre>    Used.LMUL = false;</pre></td></tr><tr><td class='line-number'><a name='L1040' href='#L1040'><pre>1040</pre></a></td><td class='covered-line'><pre>317</pre></td><td class='code'><pre>    Used.SEWLMULRatio = false;</pre></td></tr><tr><td class='line-number'><a name='L1041' href='#L1041'><pre>1041</pre></a></td><td class='covered-line'><pre>317</pre></td><td class='code'><pre>    Used.VLAny = false;</pre></td></tr><tr><td class='line-number'><a name='L1042' href='#L1042'><pre>1042</pre></a></td><td class='covered-line'><pre>317</pre></td><td class='code'><pre>    if (isFloatScalarMoveOrScalarSplatInstr(MI) &amp;&amp; <div class='tooltip'><span class='red'>!ST-&gt;hasVInstructionsF64()</span><span class='tooltip-content'>0</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1042' href='#L1042'><span>1042:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>317</span>]
  Branch (<span class='line-number'><a name='L1042' href='#L1042'><span>1042:52</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1042'><span>1042:9</span></a></span>) to (<span class='line-number'><a href='#L1042'><span>1042:78</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1042:9)
     Condition C2 --> (1042:52)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1043' href='#L1043'><pre>1043</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>Used.SEW = DemandedFields::SEWGreaterThanOrEqualAndLessThan64</span>;</pre></td></tr><tr><td class='line-number'><a name='L1044' href='#L1044'><pre>1044</pre></a></td><td class='covered-line'><pre>317</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L1045' href='#L1045'><pre>1045</pre></a></td><td class='covered-line'><pre>317</pre></td><td class='code'><pre>      Used.SEW = DemandedFields::SEWGreaterThanOrEqual;</pre></td></tr><tr><td class='line-number'><a name='L1046' href='#L1046'><pre>1046</pre></a></td><td class='covered-line'><pre>317</pre></td><td class='code'><pre>    Used.TailPolicy = false;</pre></td></tr><tr><td class='line-number'><a name='L1047' href='#L1047'><pre>1047</pre></a></td><td class='covered-line'><pre>317</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1048' href='#L1048'><pre>1048</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1049' href='#L1049'><pre>1049</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>  if (CurInfo.isCompatible(Used, Require, *MRI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1049' href='#L1049'><span>1049:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>258k</span>, <span class='None'>False</span>: <span class='covered-line'>95.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1050' href='#L1050'><pre>1050</pre></a></td><td class='covered-line'><pre>258k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1051' href='#L1051'><pre>1051</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1052' href='#L1052'><pre>1052</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We didn&apos;t find a compatible value. If our AVL is a virtual register,</pre></td></tr><tr><td class='line-number'><a name='L1053' href='#L1053'><pre>1053</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // it might be defined by a VSET(I)VLI. If it has the same VLMAX we need</pre></td></tr><tr><td class='line-number'><a name='L1054' href='#L1054'><pre>1054</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // and the last VL/VTYPE we observed is the same, we don&apos;t need a</pre></td></tr><tr><td class='line-number'><a name='L1055' href='#L1055'><pre>1055</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // VSETVLI here.</pre></td></tr><tr><td class='line-number'><a name='L1056' href='#L1056'><pre>1056</pre></a></td><td class='covered-line'><pre>95.0k</pre></td><td class='code'><pre>  if (Require.hasAVLReg() &amp;&amp; <div class='tooltip'>Require.getAVLReg().isVirtual()<span class='tooltip-content'>62.8k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1056' href='#L1056'><span>1056:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.37k</span>, <span class='None'>False</span>: <span class='covered-line'>85.7k</span>]
  Branch (<span class='line-number'><a name='L1056' href='#L1056'><span>1056:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62.8k</span>, <span class='None'>False</span>: <span class='covered-line'>32.2k</span>]
  Branch (<span class='line-number'><a name='L1056' href='#L1056'><span>1056:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36.2k</span>, <span class='None'>False</span>: <span class='covered-line'>26.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1057' href='#L1057'><pre>1057</pre></a></td><td class='covered-line'><pre>95.0k</pre></td><td class='code'><pre>      <div class='tooltip'>CurInfo.hasCompatibleVTYPE(Used, Require)<span class='tooltip-content'>36.2k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1057' href='#L1057'><span>1057:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.37k</span>, <span class='None'>False</span>: <span class='covered-line'>26.8k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1056'><span>1056:7</span></a></span>) to (<span class='line-number'><a href='#L1056'><span>1057:48</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1056:7)
     Condition C2 --> (1056:30)
     Condition C3 --> (1057:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1058' href='#L1058'><pre>1058</pre></a></td><td class='covered-line'><pre>9.37k</pre></td><td class='code'><pre>    if (MachineInstr *DefMI = MRI-&gt;getVRegDef(Require.getAVLReg())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1058' href='#L1058'><span>1058:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.37k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1059' href='#L1059'><pre>1059</pre></a></td><td class='covered-line'><pre>9.37k</pre></td><td class='code'><pre>      if (isVectorConfigInstr(*DefMI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1059' href='#L1059'><span>1059:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.30k</span>, <span class='None'>False</span>: <span class='covered-line'>7.06k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1060' href='#L1060'><pre>1060</pre></a></td><td class='covered-line'><pre>2.30k</pre></td><td class='code'><pre>        VSETVLIInfo DefInfo = getInfoForVSETVLI(*DefMI);</pre></td></tr><tr><td class='line-number'><a name='L1061' href='#L1061'><pre>1061</pre></a></td><td class='covered-line'><pre>2.30k</pre></td><td class='code'><pre>        if (DefInfo.hasSameAVL(CurInfo) &amp;&amp; <div class='tooltip'>DefInfo.hasSameVLMAX(CurInfo)<span class='tooltip-content'>2.30k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1061' href='#L1061'><span>1061:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.30k</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
  Branch (<span class='line-number'><a name='L1061' href='#L1061'><span>1061:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.30k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1061'><span>1061:13</span></a></span>) to (<span class='line-number'><a href='#L1061'><span>1061:73</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1061:13)
     Condition C2 --> (1061:44)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1062' href='#L1062'><pre>1062</pre></a></td><td class='covered-line'><pre>2.30k</pre></td><td class='code'><pre>          return false;</pre></td></tr><tr><td class='line-number'><a name='L1063' href='#L1063'><pre>1063</pre></a></td><td class='covered-line'><pre>2.30k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1064' href='#L1064'><pre>1064</pre></a></td><td class='covered-line'><pre>9.37k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1065' href='#L1065'><pre>1065</pre></a></td><td class='covered-line'><pre>9.37k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1066' href='#L1066'><pre>1066</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1067' href='#L1067'><pre>1067</pre></a></td><td class='covered-line'><pre>92.7k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1068' href='#L1068'><pre>1068</pre></a></td><td class='covered-line'><pre>95.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1069' href='#L1069'><pre>1069</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1070' href='#L1070'><pre>1070</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// If we don&apos;t use LMUL or the SEW/LMUL ratio, then adjust LMUL so that we</pre></td></tr><tr><td class='line-number'><a name='L1071' href='#L1071'><pre>1071</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// maintain the SEW/LMUL ratio. This allows us to eliminate VL toggles in more</pre></td></tr><tr><td class='line-number'><a name='L1072' href='#L1072'><pre>1072</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// places.</pre></td></tr><tr><td class='line-number'><a name='L1073' href='#L1073'><pre>1073</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static VSETVLIInfo adjustIncoming(VSETVLIInfo PrevInfo, VSETVLIInfo NewInfo,</pre></td></tr><tr><td class='line-number'><a name='L1074' href='#L1074'><pre>1074</pre></a></td><td class='covered-line'><pre>430k</pre></td><td class='code'><pre>                                  DemandedFields &amp;Demanded) {</pre></td></tr><tr><td class='line-number'><a name='L1075' href='#L1075'><pre>1075</pre></a></td><td class='covered-line'><pre>430k</pre></td><td class='code'><pre>  VSETVLIInfo Info = NewInfo;</pre></td></tr><tr><td class='line-number'><a name='L1076' href='#L1076'><pre>1076</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1077' href='#L1077'><pre>1077</pre></a></td><td class='covered-line'><pre>430k</pre></td><td class='code'><pre>  if (!Demanded.LMUL &amp;&amp; <div class='tooltip'>!Demanded.SEWLMULRatio<span class='tooltip-content'>48.8k</span></div> &amp;&amp; <div class='tooltip'>PrevInfo.isValid()<span class='tooltip-content'>9.92k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1077' href='#L1077'><span>1077:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48.8k</span>, <span class='None'>False</span>: <span class='covered-line'>381k</span>]
  Branch (<span class='line-number'><a name='L1077' href='#L1077'><span>1077:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.92k</span>, <span class='None'>False</span>: <span class='covered-line'>38.9k</span>]
  Branch (<span class='line-number'><a name='L1077' href='#L1077'><span>1077:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.22k</span>, <span class='None'>False</span>: <span class='covered-line'>2.69k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1078' href='#L1078'><pre>1078</pre></a></td><td class='covered-line'><pre>430k</pre></td><td class='code'><pre>      <div class='tooltip'>!PrevInfo.isUnknown()<span class='tooltip-content'>7.22k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1078' href='#L1078'><span>1078:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.51k</span>, <span class='None'>False</span>: <span class='covered-line'>4.71k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1077'><span>1077:7</span></a></span>) to (<span class='line-number'><a href='#L1077'><span>1078:28</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (1077:7)
     Condition C2 --> (1077:25)
     Condition C3 --> (1077:51)
     Condition C4 --> (1078:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  F,  -  = F      }
  4 { T,  T,  T,  F  = F      }
  5 { T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,5)
  C2-Pair: covered: (2,5)
  C3-Pair: covered: (3,5)
  C4-Pair: covered: (4,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1079' href='#L1079'><pre>1079</pre></a></td><td class='covered-line'><pre>2.51k</pre></td><td class='code'><pre>    if (auto NewVLMul = RISCVVType::getSameRatioLMUL(</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1079' href='#L1079'><span>1079:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.49k</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1080' href='#L1080'><pre>1080</pre></a></td><td class='covered-line'><pre>2.51k</pre></td><td class='code'><pre>            PrevInfo.getSEW(), PrevInfo.getVLMUL(), Info.getSEW()))</pre></td></tr><tr><td class='line-number'><a name='L1081' href='#L1081'><pre>1081</pre></a></td><td class='covered-line'><pre>2.49k</pre></td><td class='code'><pre>      Info.setVLMul(*NewVLMul);</pre></td></tr><tr><td class='line-number'><a name='L1082' href='#L1082'><pre>1082</pre></a></td><td class='covered-line'><pre>2.51k</pre></td><td class='code'><pre>    Demanded.LMUL = true;</pre></td></tr><tr><td class='line-number'><a name='L1083' href='#L1083'><pre>1083</pre></a></td><td class='covered-line'><pre>2.51k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1084' href='#L1084'><pre>1084</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1085' href='#L1085'><pre>1085</pre></a></td><td class='covered-line'><pre>430k</pre></td><td class='code'><pre>  return Info;</pre></td></tr><tr><td class='line-number'><a name='L1086' href='#L1086'><pre>1086</pre></a></td><td class='covered-line'><pre>430k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1087' href='#L1087'><pre>1087</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1088' href='#L1088'><pre>1088</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Given an incoming state reaching MI, minimally modifies that state so that it</pre></td></tr><tr><td class='line-number'><a name='L1089' href='#L1089'><pre>1089</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// is compatible with MI. The resulting state is guaranteed to be semantically</pre></td></tr><tr><td class='line-number'><a name='L1090' href='#L1090'><pre>1090</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// legal for MI, but may not be the state requested by MI.</pre></td></tr><tr><td class='line-number'><a name='L1091' href='#L1091'><pre>1091</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void RISCVInsertVSETVLI::transferBefore(VSETVLIInfo &amp;Info,</pre></td></tr><tr><td class='line-number'><a name='L1092' href='#L1092'><pre>1092</pre></a></td><td class='covered-line'><pre>2.91M</pre></td><td class='code'><pre>                                        const MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L1093' href='#L1093'><pre>1093</pre></a></td><td class='covered-line'><pre>2.91M</pre></td><td class='code'><pre>  uint64_t TSFlags = MI.getDesc().TSFlags;</pre></td></tr><tr><td class='line-number'><a name='L1094' href='#L1094'><pre>1094</pre></a></td><td class='covered-line'><pre>2.91M</pre></td><td class='code'><pre>  if (!RISCVII::hasSEWOp(TSFlags))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1094' href='#L1094'><span>1094:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.22M</span>, <span class='None'>False</span>: <span class='covered-line'>691k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1095' href='#L1095'><pre>1095</pre></a></td><td class='covered-line'><pre>2.22M</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1096' href='#L1096'><pre>1096</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1097' href='#L1097'><pre>1097</pre></a></td><td class='covered-line'><pre>691k</pre></td><td class='code'><pre>  const VSETVLIInfo NewInfo = computeInfoForInstr(MI, TSFlags, *ST, MRI);</pre></td></tr><tr><td class='line-number'><a name='L1098' href='#L1098'><pre>1098</pre></a></td><td class='covered-line'><pre>691k</pre></td><td class='code'><pre>  assert(NewInfo.isValid() &amp;&amp; !NewInfo.isUnknown());</pre></td></tr><tr><td class='line-number'><a name='L1099' href='#L1099'><pre>1099</pre></a></td><td class='covered-line'><pre>691k</pre></td><td class='code'><pre>  if (Info.isValid() &amp;&amp; <div class='tooltip'>!needVSETVLI(MI, NewInfo, Info)<span class='tooltip-content'>577k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1099' href='#L1099'><span>1099:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>577k</span>, <span class='None'>False</span>: <span class='covered-line'>113k</span>]
  Branch (<span class='line-number'><a name='L1099' href='#L1099'><span>1099:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>261k</span>, <span class='None'>False</span>: <span class='covered-line'>316k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1099'><span>1099:7</span></a></span>) to (<span class='line-number'><a href='#L1099'><span>1099:56</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1099:7)
     Condition C2 --> (1099:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1100' href='#L1100'><pre>1100</pre></a></td><td class='covered-line'><pre>261k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1101' href='#L1101'><pre>1101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1102' href='#L1102'><pre>1102</pre></a></td><td class='covered-line'><pre>430k</pre></td><td class='code'><pre>  const VSETVLIInfo PrevInfo = Info;</pre></td></tr><tr><td class='line-number'><a name='L1103' href='#L1103'><pre>1103</pre></a></td><td class='covered-line'><pre>430k</pre></td><td class='code'><pre>  if (!Info.isValid() || <div class='tooltip'>Info.isUnknown()<span class='tooltip-content'>316k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1103' href='#L1103'><span>1103:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>113k</span>, <span class='None'>False</span>: <span class='covered-line'>316k</span>]
  Branch (<span class='line-number'><a name='L1103' href='#L1103'><span>1103:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>223k</span>, <span class='None'>False</span>: <span class='covered-line'>92.9k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1103'><span>1103:7</span></a></span>) to (<span class='line-number'><a href='#L1103'><span>1103:42</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1103:7)
     Condition C2 --> (1103:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1104' href='#L1104'><pre>1104</pre></a></td><td class='covered-line'><pre>337k</pre></td><td class='code'><pre>    Info = NewInfo;</pre></td></tr><tr><td class='line-number'><a name='L1105' href='#L1105'><pre>1105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1106' href='#L1106'><pre>1106</pre></a></td><td class='covered-line'><pre>430k</pre></td><td class='code'><pre>  DemandedFields Demanded = getDemanded(MI, MRI, ST);</pre></td></tr><tr><td class='line-number'><a name='L1107' href='#L1107'><pre>1107</pre></a></td><td class='covered-line'><pre>430k</pre></td><td class='code'><pre>  const VSETVLIInfo IncomingInfo = adjustIncoming(PrevInfo, NewInfo, Demanded);</pre></td></tr><tr><td class='line-number'><a name='L1108' href='#L1108'><pre>1108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1109' href='#L1109'><pre>1109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If MI only demands that VL has the same zeroness, we only need to set the</pre></td></tr><tr><td class='line-number'><a name='L1110' href='#L1110'><pre>1110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // AVL if the zeroness differs.  This removes a vsetvli entirely if the types</pre></td></tr><tr><td class='line-number'><a name='L1111' href='#L1111'><pre>1111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // match or allows use of cheaper avl preserving variant if VLMAX doesn&apos;t</pre></td></tr><tr><td class='line-number'><a name='L1112' href='#L1112'><pre>1112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // change. If VLMAX might change, we couldn&apos;t use the &apos;vsetvli x0, x0, vtype&quot;</pre></td></tr><tr><td class='line-number'><a name='L1113' href='#L1113'><pre>1113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // variant, so we avoid the transform to prevent extending live range of an</pre></td></tr><tr><td class='line-number'><a name='L1114' href='#L1114'><pre>1114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // avl register operand.</pre></td></tr><tr><td class='line-number'><a name='L1115' href='#L1115'><pre>1115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: We can probably relax this for immediates.</pre></td></tr><tr><td class='line-number'><a name='L1116' href='#L1116'><pre>1116</pre></a></td><td class='covered-line'><pre>430k</pre></td><td class='code'><pre>  bool EquallyZero = IncomingInfo.hasEquallyZeroAVL(PrevInfo, *MRI) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1116' href='#L1116'><span>1116:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>68.8k</span>, <span class='None'>False</span>: <span class='covered-line'>361k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1117' href='#L1117'><pre>1117</pre></a></td><td class='covered-line'><pre>430k</pre></td><td class='code'><pre>                     <div class='tooltip'>IncomingInfo.hasSameVLMAX(PrevInfo)<span class='tooltip-content'>68.8k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1117' href='#L1117'><span>1117:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58.8k</span>, <span class='None'>False</span>: <span class='covered-line'>9.94k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1116'><span>1116:22</span></a></span>) to (<span class='line-number'><a href='#L1116'><span>1117:57</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1116:22)
     Condition C2 --> (1117:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1118' href='#L1118'><pre>1118</pre></a></td><td class='covered-line'><pre>430k</pre></td><td class='code'><pre>  if (Demanded.VLAny || <div class='tooltip'>(<span class='tooltip-content'>9.92k</span></div><div class='tooltip'>Demanded.VLZeroness<span class='tooltip-content'>9.92k</span></div> &amp;&amp; <div class='tooltip'>!EquallyZero<span class='tooltip-content'>6.74k</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1118' href='#L1118'><span>1118:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>420k</span>, <span class='None'>False</span>: <span class='covered-line'>9.92k</span>]
  Branch (<span class='line-number'><a name='L1118' href='#L1118'><span>1118:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.74k</span>, <span class='None'>False</span>: <span class='covered-line'>3.18k</span>]
  Branch (<span class='line-number'><a name='L1118' href='#L1118'><span>1118:49</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.70k</span>, <span class='None'>False</span>: <span class='covered-line'>1.03k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1118'><span>1118:7</span></a></span>) to (<span class='line-number'><a href='#L1118'><span>1118:62</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1118:7)
     Condition C2 --> (1118:26)
     Condition C3 --> (1118:49)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  T,  F  = F      }
  4 { F,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1119' href='#L1119'><pre>1119</pre></a></td><td class='covered-line'><pre>425k</pre></td><td class='code'><pre>    Info.setAVL(IncomingInfo);</pre></td></tr><tr><td class='line-number'><a name='L1120' href='#L1120'><pre>1120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1121' href='#L1121'><pre>1121</pre></a></td><td class='covered-line'><pre>430k</pre></td><td class='code'><pre>  Info.setVTYPE(</pre></td></tr><tr><td class='line-number'><a name='L1122' href='#L1122'><pre>1122</pre></a></td><td class='covered-line'><pre>430k</pre></td><td class='code'><pre>      ((Demanded.LMUL || <div class='tooltip'>Demanded.SEWLMULRatio<span class='tooltip-content'>46.3k</span></div>) ? <div class='tooltip'>IncomingInfo<span class='tooltip-content'>422k</span></div> : <div class='tooltip'>Info<span class='tooltip-content'>7.40k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1122' href='#L1122'><span>1122:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>383k</span>, <span class='None'>False</span>: <span class='covered-line'>46.3k</span>]
  Branch (<span class='line-number'><a name='L1122' href='#L1122'><span>1122:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38.9k</span>, <span class='None'>False</span>: <span class='covered-line'>7.40k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1122'><span>1122:9</span></a></span>) to (<span class='line-number'><a href='#L1122'><span>1122:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1122:9)
     Condition C2 --> (1122:26)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1123' href='#L1123'><pre>1123</pre></a></td><td class='covered-line'><pre>430k</pre></td><td class='code'><pre>          .getVLMUL(),</pre></td></tr><tr><td class='line-number'><a name='L1124' href='#L1124'><pre>1124</pre></a></td><td class='covered-line'><pre>430k</pre></td><td class='code'><pre>      ((Demanded.SEW || <div class='tooltip'>Demanded.SEWLMULRatio<span class='tooltip-content'>38.9k</span></div>) ? IncomingInfo : <div class='tooltip'><span class='red'>Info</span><span class='tooltip-content'>0</span></div>).getSEW(),</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1124' href='#L1124'><span>1124:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>391k</span>, <span class='None'>False</span>: <span class='covered-line'>38.9k</span>]
  Branch (<span class='line-number'><a name='L1124' href='#L1124'><span>1124:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38.9k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1124'><span>1124:9</span></a></span>) to (<span class='line-number'><a href='#L1124'><span>1124:46</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1124:9)
     Condition C2 --> (1124:25)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1125' href='#L1125'><pre>1125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Prefer tail/mask agnostic since it can be relaxed to undisturbed later</pre></td></tr><tr><td class='line-number'><a name='L1126' href='#L1126'><pre>1126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // if needed.</pre></td></tr><tr><td class='line-number'><a name='L1127' href='#L1127'><pre>1127</pre></a></td><td class='covered-line'><pre>430k</pre></td><td class='code'><pre>      (Demanded.TailPolicy ? <div class='tooltip'>IncomingInfo<span class='tooltip-content'>391k</span></div> : <div class='tooltip'>Info<span class='tooltip-content'>38.1k</span></div>).getTailAgnostic() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1127' href='#L1127'><span>1127:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>405k</span>, <span class='None'>False</span>: <span class='covered-line'>24.3k</span>]
  Branch (<span class='line-number'><a name='L1127' href='#L1127'><span>1127:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>391k</span>, <span class='None'>False</span>: <span class='covered-line'>38.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1128' href='#L1128'><pre>1128</pre></a></td><td class='covered-line'><pre>430k</pre></td><td class='code'><pre>          <div class='tooltip'>IncomingInfo.getTailAgnostic()<span class='tooltip-content'>24.3k</span></div>,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1128' href='#L1128'><span>1128:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>150</span>, <span class='None'>False</span>: <span class='covered-line'>24.1k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1127'><span>1127:7</span></a></span>) to (<span class='line-number'><a href='#L1127'><span>1128:41</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1127:7)
     Condition C2 --> (1128:11)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1129' href='#L1129'><pre>1129</pre></a></td><td class='covered-line'><pre>430k</pre></td><td class='code'><pre>      (Demanded.MaskPolicy ? <div class='tooltip'>IncomingInfo<span class='tooltip-content'>116k</span></div> : <div class='tooltip'>Info<span class='tooltip-content'>313k</span></div>).getMaskAgnostic() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1129' href='#L1129'><span>1129:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>362k</span>, <span class='None'>False</span>: <span class='covered-line'>67.9k</span>]
  Branch (<span class='line-number'><a name='L1129' href='#L1129'><span>1129:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>116k</span>, <span class='None'>False</span>: <span class='covered-line'>313k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1130' href='#L1130'><pre>1130</pre></a></td><td class='covered-line'><pre>430k</pre></td><td class='code'><pre>          <div class='tooltip'>IncomingInfo.getMaskAgnostic()<span class='tooltip-content'>67.9k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1130' href='#L1130'><span>1130:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.66k</span>, <span class='None'>False</span>: <span class='covered-line'>66.2k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1129'><span>1129:7</span></a></span>) to (<span class='line-number'><a href='#L1129'><span>1130:41</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1129:7)
     Condition C2 --> (1130:11)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1131' href='#L1131'><pre>1131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1132' href='#L1132'><pre>1132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we only knew the sew/lmul ratio previously, replace the VTYPE but keep</pre></td></tr><tr><td class='line-number'><a name='L1133' href='#L1133'><pre>1133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the AVL.</pre></td></tr><tr><td class='line-number'><a name='L1134' href='#L1134'><pre>1134</pre></a></td><td class='covered-line'><pre>430k</pre></td><td class='code'><pre>  if (Info.hasSEWLMULRatioOnly()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1134' href='#L1134'><span>1134:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>186</span>, <span class='None'>False</span>: <span class='covered-line'>429k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1135' href='#L1135'><pre>1135</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>    VSETVLIInfo RatiolessInfo = IncomingInfo;</pre></td></tr><tr><td class='line-number'><a name='L1136' href='#L1136'><pre>1136</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>    RatiolessInfo.setAVL(Info);</pre></td></tr><tr><td class='line-number'><a name='L1137' href='#L1137'><pre>1137</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>    Info = RatiolessInfo;</pre></td></tr><tr><td class='line-number'><a name='L1138' href='#L1138'><pre>1138</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1139' href='#L1139'><pre>1139</pre></a></td><td class='covered-line'><pre>430k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1140' href='#L1140'><pre>1140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1141' href='#L1141'><pre>1141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Given a state with which we evaluated MI (see transferBefore above for why</pre></td></tr><tr><td class='line-number'><a name='L1142' href='#L1142'><pre>1142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// this might be different that the state MI requested), modify the state to</pre></td></tr><tr><td class='line-number'><a name='L1143' href='#L1143'><pre>1143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// reflect the changes MI might make.</pre></td></tr><tr><td class='line-number'><a name='L1144' href='#L1144'><pre>1144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void RISCVInsertVSETVLI::transferAfter(VSETVLIInfo &amp;Info,</pre></td></tr><tr><td class='line-number'><a name='L1145' href='#L1145'><pre>1145</pre></a></td><td class='covered-line'><pre>2.91M</pre></td><td class='code'><pre>                                       const MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L1146' href='#L1146'><pre>1146</pre></a></td><td class='covered-line'><pre>2.91M</pre></td><td class='code'><pre>  if (isVectorConfigInstr(MI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1146' href='#L1146'><span>1146:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.13k</span>, <span class='None'>False</span>: <span class='covered-line'>2.91M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1147' href='#L1147'><pre>1147</pre></a></td><td class='covered-line'><pre>1.13k</pre></td><td class='code'><pre>    Info = getInfoForVSETVLI(MI);</pre></td></tr><tr><td class='line-number'><a name='L1148' href='#L1148'><pre>1148</pre></a></td><td class='covered-line'><pre>1.13k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1149' href='#L1149'><pre>1149</pre></a></td><td class='covered-line'><pre>1.13k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1150' href='#L1150'><pre>1150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1151' href='#L1151'><pre>1151</pre></a></td><td class='covered-line'><pre>2.91M</pre></td><td class='code'><pre>  if (RISCV::isFaultFirstLoad(MI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1151' href='#L1151'><span>1151:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.17k</span>, <span class='None'>False</span>: <span class='covered-line'>2.91M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1152' href='#L1152'><pre>1152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Update AVL to vl-output of the fault first load.</pre></td></tr><tr><td class='line-number'><a name='L1153' href='#L1153'><pre>1153</pre></a></td><td class='covered-line'><pre>2.17k</pre></td><td class='code'><pre>    Info.setAVLReg(MI.getOperand(1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L1154' href='#L1154'><pre>1154</pre></a></td><td class='covered-line'><pre>2.17k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1155' href='#L1155'><pre>1155</pre></a></td><td class='covered-line'><pre>2.17k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1156' href='#L1156'><pre>1156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1157' href='#L1157'><pre>1157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If this is something that updates VL/VTYPE that we don&apos;t know about, set</pre></td></tr><tr><td class='line-number'><a name='L1158' href='#L1158'><pre>1158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the state to unknown.</pre></td></tr><tr><td class='line-number'><a name='L1159' href='#L1159'><pre>1159</pre></a></td><td class='covered-line'><pre>2.91M</pre></td><td class='code'><pre>  if (MI.isCall() || <div class='tooltip'>MI.isInlineAsm()<span class='tooltip-content'>2.91M</span></div> || <div class='tooltip'>MI.modifiesRegister(RISCV::VL)<span class='tooltip-content'>2.91M</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1159' href='#L1159'><span>1159:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>924</span>, <span class='None'>False</span>: <span class='covered-line'>2.91M</span>]
  Branch (<span class='line-number'><a name='L1159' href='#L1159'><span>1159:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>203</span>, <span class='None'>False</span>: <span class='covered-line'>2.91M</span>]
  Branch (<span class='line-number'><a name='L1159' href='#L1159'><span>1159:42</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.91M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1160' href='#L1160'><pre>1160</pre></a></td><td class='covered-line'><pre>2.91M</pre></td><td class='code'><pre>      <div class='tooltip'>MI.modifiesRegister(RISCV::VTYPE)<span class='tooltip-content'>2.91M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1160' href='#L1160'><span>1160:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.91M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1159'><span>1159:7</span></a></span>) to (<span class='line-number'><a href='#L1159'><span>1160:40</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (1159:7)
     Condition C2 --> (1159:22)
     Condition C3 --> (1159:42)
     Condition C4 --> (1160:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1161' href='#L1161'><pre>1161</pre></a></td><td class='covered-line'><pre>1.12k</pre></td><td class='code'><pre>    Info = VSETVLIInfo::getUnknown();</pre></td></tr><tr><td class='line-number'><a name='L1162' href='#L1162'><pre>1162</pre></a></td><td class='covered-line'><pre>2.91M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1163' href='#L1163'><pre>1163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1164' href='#L1164'><pre>1164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool RISCVInsertVSETVLI::computeVLVTYPEChanges(const MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L1165' href='#L1165'><pre>1165</pre></a></td><td class='covered-line'><pre>237k</pre></td><td class='code'><pre>                                               VSETVLIInfo &amp;Info) const {</pre></td></tr><tr><td class='line-number'><a name='L1166' href='#L1166'><pre>1166</pre></a></td><td class='covered-line'><pre>237k</pre></td><td class='code'><pre>  bool HadVectorOp = false;</pre></td></tr><tr><td class='line-number'><a name='L1167' href='#L1167'><pre>1167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1168' href='#L1168'><pre>1168</pre></a></td><td class='covered-line'><pre>237k</pre></td><td class='code'><pre>  Info = BlockInfo[MBB.getNumber()].Pred;</pre></td></tr><tr><td class='line-number'><a name='L1169' href='#L1169'><pre>1169</pre></a></td><td class='covered-line'><pre>1.94M</pre></td><td class='code'><pre>  for (const MachineInstr &amp;MI : MBB) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1169' href='#L1169'><span>1169:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.94M</span>, <span class='None'>False</span>: <span class='covered-line'>237k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1170' href='#L1170'><pre>1170</pre></a></td><td class='covered-line'><pre>1.94M</pre></td><td class='code'><pre>    transferBefore(Info, MI);</pre></td></tr><tr><td class='line-number'><a name='L1171' href='#L1171'><pre>1171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1172' href='#L1172'><pre>1172</pre></a></td><td class='covered-line'><pre>1.94M</pre></td><td class='code'><pre>    if (isVectorConfigInstr(MI) || <div class='tooltip'>RISCVII::hasSEWOp(MI.getDesc().TSFlags)<span class='tooltip-content'>1.94M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1172' href='#L1172'><span>1172:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>646</span>, <span class='None'>False</span>: <span class='covered-line'>1.94M</span>]
  Branch (<span class='line-number'><a name='L1172' href='#L1172'><span>1172:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>460k</span>, <span class='None'>False</span>: <span class='covered-line'>1.48M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1172'><span>1172:9</span></a></span>) to (<span class='line-number'><a href='#L1172'><span>1172:75</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1172:9)
     Condition C2 --> (1172:36)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1173' href='#L1173'><pre>1173</pre></a></td><td class='covered-line'><pre>461k</pre></td><td class='code'><pre>      HadVectorOp = true;</pre></td></tr><tr><td class='line-number'><a name='L1174' href='#L1174'><pre>1174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1175' href='#L1175'><pre>1175</pre></a></td><td class='covered-line'><pre>1.94M</pre></td><td class='code'><pre>    transferAfter(Info, MI);</pre></td></tr><tr><td class='line-number'><a name='L1176' href='#L1176'><pre>1176</pre></a></td><td class='covered-line'><pre>1.94M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1177' href='#L1177'><pre>1177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1178' href='#L1178'><pre>1178</pre></a></td><td class='covered-line'><pre>237k</pre></td><td class='code'><pre>  return HadVectorOp;</pre></td></tr><tr><td class='line-number'><a name='L1179' href='#L1179'><pre>1179</pre></a></td><td class='covered-line'><pre>237k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1180' href='#L1180'><pre>1180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1181' href='#L1181'><pre>1181</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>void RISCVInsertVSETVLI::computeIncomingVLVTYPE(const MachineBasicBlock &amp;MBB) {</pre></td></tr><tr><td class='line-number'><a name='L1182' href='#L1182'><pre>1182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1183' href='#L1183'><pre>1183</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>  BlockData &amp;BBInfo = BlockInfo[MBB.getNumber()];</pre></td></tr><tr><td class='line-number'><a name='L1184' href='#L1184'><pre>1184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1185' href='#L1185'><pre>1185</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>  BBInfo.InQueue = false;</pre></td></tr><tr><td class='line-number'><a name='L1186' href='#L1186'><pre>1186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1187' href='#L1187'><pre>1187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Start with the previous entry so that we keep the most conservative state</pre></td></tr><tr><td class='line-number'><a name='L1188' href='#L1188'><pre>1188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // we have ever found.</pre></td></tr><tr><td class='line-number'><a name='L1189' href='#L1189'><pre>1189</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>  VSETVLIInfo InInfo = BBInfo.Pred;</pre></td></tr><tr><td class='line-number'><a name='L1190' href='#L1190'><pre>1190</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>  if (MBB.pred_empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1190' href='#L1190'><span>1190:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>110k</span>, <span class='None'>False</span>: <span class='covered-line'>6.75k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1191' href='#L1191'><pre>1191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // There are no predecessors, so use the default starting status.</pre></td></tr><tr><td class='line-number'><a name='L1192' href='#L1192'><pre>1192</pre></a></td><td class='covered-line'><pre>110k</pre></td><td class='code'><pre>    InInfo.setUnknown();</pre></td></tr><tr><td class='line-number'><a name='L1193' href='#L1193'><pre>1193</pre></a></td><td class='covered-line'><pre>110k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1194' href='#L1194'><pre>1194</pre></a></td><td class='covered-line'><pre>6.75k</pre></td><td class='code'><pre>    for (MachineBasicBlock *P : MBB.predecessors())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1194' href='#L1194'><span>1194:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.0k</span>, <span class='None'>False</span>: <span class='covered-line'>6.75k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1195' href='#L1195'><pre>1195</pre></a></td><td class='covered-line'><pre>10.0k</pre></td><td class='code'><pre>      InInfo = InInfo.intersect(BlockInfo[P-&gt;getNumber()].Exit);</pre></td></tr><tr><td class='line-number'><a name='L1196' href='#L1196'><pre>1196</pre></a></td><td class='covered-line'><pre>6.75k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1197' href='#L1197'><pre>1197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1198' href='#L1198'><pre>1198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we don&apos;t have any valid predecessor value, wait until we do.</pre></td></tr><tr><td class='line-number'><a name='L1199' href='#L1199'><pre>1199</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>  if (!InInfo.isValid())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1199' href='#L1199'><span>1199:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>117k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1200' href='#L1200'><pre>1200</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return</span>;</pre></td></tr><tr><td class='line-number'><a name='L1201' href='#L1201'><pre>1201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1202' href='#L1202'><pre>1202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If no change, no need to rerun block</pre></td></tr><tr><td class='line-number'><a name='L1203' href='#L1203'><pre>1203</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>  if (InInfo == BBInfo.Pred)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1203' href='#L1203'><span>1203:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>117k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1204' href='#L1204'><pre>1204</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1205' href='#L1205'><pre>1205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1206' href='#L1206'><pre>1206</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>  BBInfo.Pred = InInfo;</pre></td></tr><tr><td class='line-number'><a name='L1207' href='#L1207'><pre>1207</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Entry state of &quot; &lt;&lt; printMBBReference(MBB)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>10</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>10</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>117k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1208' href='#L1208'><pre>1208</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>                    &lt;&lt; &quot; changed to &quot; &lt;&lt; BBInfo.Pred &lt;&lt; &quot;\n&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1209' href='#L1209'><pre>1209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1210' href='#L1210'><pre>1210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Note: It&apos;s tempting to cache the state changes here, but due to the</pre></td></tr><tr><td class='line-number'><a name='L1211' href='#L1211'><pre>1211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // compatibility checks performed a blocks output state can change based on</pre></td></tr><tr><td class='line-number'><a name='L1212' href='#L1212'><pre>1212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the input state.  To cache, we&apos;d have to add logic for finding</pre></td></tr><tr><td class='line-number'><a name='L1213' href='#L1213'><pre>1213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // never-compatible state changes.</pre></td></tr><tr><td class='line-number'><a name='L1214' href='#L1214'><pre>1214</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>  VSETVLIInfo TmpStatus;</pre></td></tr><tr><td class='line-number'><a name='L1215' href='#L1215'><pre>1215</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>  computeVLVTYPEChanges(MBB, TmpStatus);</pre></td></tr><tr><td class='line-number'><a name='L1216' href='#L1216'><pre>1216</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1217' href='#L1217'><pre>1217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the new exit value matches the old exit value, we don&apos;t need to revisit</pre></td></tr><tr><td class='line-number'><a name='L1218' href='#L1218'><pre>1218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // any blocks.</pre></td></tr><tr><td class='line-number'><a name='L1219' href='#L1219'><pre>1219</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>  if (BBInfo.Exit == TmpStatus)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1219' href='#L1219'><span>1219:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>113k</span>, <span class='None'>False</span>: <span class='covered-line'>4.34k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1220' href='#L1220'><pre>1220</pre></a></td><td class='covered-line'><pre>113k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1221' href='#L1221'><pre>1221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1222' href='#L1222'><pre>1222</pre></a></td><td class='covered-line'><pre>4.34k</pre></td><td class='code'><pre>  BBInfo.Exit = TmpStatus;</pre></td></tr><tr><td class='line-number'><a name='L1223' href='#L1223'><pre>1223</pre></a></td><td class='covered-line'><pre>4.34k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Exit state of &quot; &lt;&lt; printMBBReference(MBB)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>4.34k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>4.34k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>2</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>2</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>4.34k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>4.34k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1224' href='#L1224'><pre>1224</pre></a></td><td class='covered-line'><pre>4.34k</pre></td><td class='code'><pre>                    &lt;&lt; &quot; changed to &quot; &lt;&lt; BBInfo.Exit &lt;&lt; &quot;\n&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1225' href='#L1225'><pre>1225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1226' href='#L1226'><pre>1226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add the successors to the work list so we can propagate the changed exit</pre></td></tr><tr><td class='line-number'><a name='L1227' href='#L1227'><pre>1227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // status.</pre></td></tr><tr><td class='line-number'><a name='L1228' href='#L1228'><pre>1228</pre></a></td><td class='covered-line'><pre>4.34k</pre></td><td class='code'><pre>  for (MachineBasicBlock *S : MBB.successors())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1228' href='#L1228'><span>1228:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.33k</span>, <span class='None'>False</span>: <span class='covered-line'>4.34k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1229' href='#L1229'><pre>1229</pre></a></td><td class='covered-line'><pre>5.33k</pre></td><td class='code'><pre>    if (!BlockInfo[S-&gt;getNumber()].InQueue) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1229' href='#L1229'><span>1229:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>66</span>, <span class='None'>False</span>: <span class='covered-line'>5.26k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1230' href='#L1230'><pre>1230</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>      BlockInfo[S-&gt;getNumber()].InQueue = true;</pre></td></tr><tr><td class='line-number'><a name='L1231' href='#L1231'><pre>1231</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>      WorkList.push(S);</pre></td></tr><tr><td class='line-number'><a name='L1232' href='#L1232'><pre>1232</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1233' href='#L1233'><pre>1233</pre></a></td><td class='covered-line'><pre>4.34k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1234' href='#L1234'><pre>1234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1235' href='#L1235'><pre>1235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// If we weren&apos;t able to prove a vsetvli was directly unneeded, it might still</pre></td></tr><tr><td class='line-number'><a name='L1236' href='#L1236'><pre>1236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// be unneeded if the AVL is a phi node where all incoming values are VL</pre></td></tr><tr><td class='line-number'><a name='L1237' href='#L1237'><pre>1237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// outputs from the last VSETVLI in their respective basic blocks.</pre></td></tr><tr><td class='line-number'><a name='L1238' href='#L1238'><pre>1238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool RISCVInsertVSETVLI::needVSETVLIPHI(const VSETVLIInfo &amp;Require,</pre></td></tr><tr><td class='line-number'><a name='L1239' href='#L1239'><pre>1239</pre></a></td><td class='covered-line'><pre>112k</pre></td><td class='code'><pre>                                        const MachineBasicBlock &amp;MBB) const {</pre></td></tr><tr><td class='line-number'><a name='L1240' href='#L1240'><pre>1240</pre></a></td><td class='covered-line'><pre>112k</pre></td><td class='code'><pre>  if (DisableInsertVSETVLPHIOpt)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1240' href='#L1240'><span>1240:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>112k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1241' href='#L1241'><pre>1241</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return true</span>;</pre></td></tr><tr><td class='line-number'><a name='L1242' href='#L1242'><pre>1242</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1243' href='#L1243'><pre>1243</pre></a></td><td class='covered-line'><pre>112k</pre></td><td class='code'><pre>  if (!Require.hasAVLReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1243' href='#L1243'><span>1243:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.2k</span>, <span class='None'>False</span>: <span class='covered-line'>94.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1244' href='#L1244'><pre>1244</pre></a></td><td class='covered-line'><pre>18.2k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1245' href='#L1245'><pre>1245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1246' href='#L1246'><pre>1246</pre></a></td><td class='covered-line'><pre>94.5k</pre></td><td class='code'><pre>  Register AVLReg = Require.getAVLReg();</pre></td></tr><tr><td class='line-number'><a name='L1247' href='#L1247'><pre>1247</pre></a></td><td class='covered-line'><pre>94.5k</pre></td><td class='code'><pre>  if (!AVLReg.isVirtual())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1247' href='#L1247'><span>1247:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23.7k</span>, <span class='None'>False</span>: <span class='covered-line'>70.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1248' href='#L1248'><pre>1248</pre></a></td><td class='covered-line'><pre>23.7k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1249' href='#L1249'><pre>1249</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1250' href='#L1250'><pre>1250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We need the AVL to be produce by a PHI node in this basic block.</pre></td></tr><tr><td class='line-number'><a name='L1251' href='#L1251'><pre>1251</pre></a></td><td class='covered-line'><pre>70.8k</pre></td><td class='code'><pre>  MachineInstr *PHI = MRI-&gt;getVRegDef(AVLReg);</pre></td></tr><tr><td class='line-number'><a name='L1252' href='#L1252'><pre>1252</pre></a></td><td class='covered-line'><pre>70.8k</pre></td><td class='code'><pre>  if (!PHI || PHI-&gt;getOpcode() != RISCV::PHI || <div class='tooltip'>PHI-&gt;getParent() != &amp;MBB<span class='tooltip-content'>822</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1252' href='#L1252'><span>1252:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>70.8k</span>]
  Branch (<span class='line-number'><a name='L1252' href='#L1252'><span>1252:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>69.9k</span>, <span class='None'>False</span>: <span class='covered-line'>822</span>]
  Branch (<span class='line-number'><a name='L1252' href='#L1252'><span>1252:49</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>822</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1252'><span>1252:7</span></a></span>) to (<span class='line-number'><a href='#L1252'><span>1252:73</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1252:7)
     Condition C2 --> (1252:15)
     Condition C3 --> (1252:49)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { F,  T,  -  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L1253' href='#L1253'><pre>1253</pre></a></td><td class='covered-line'><pre>69.9k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1254' href='#L1254'><pre>1254</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1255' href='#L1255'><pre>1255</pre></a></td><td class='covered-line'><pre>828</pre></td><td class='code'><pre>  <div class='tooltip'>for (unsigned PHIOp = 1, NumOps = PHI-&gt;getNumOperands(); <span class='tooltip-content'>822</span></div>PHIOp != NumOps;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1255' href='#L1255'><span>1255:60</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>825</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1256' href='#L1256'><pre>1256</pre></a></td><td class='covered-line'><pre>825</pre></td><td class='code'><pre>       <div class='tooltip'>PHIOp += 2<span class='tooltip-content'>6</span></div>) {</pre></td></tr><tr><td class='line-number'><a name='L1257' href='#L1257'><pre>1257</pre></a></td><td class='covered-line'><pre>825</pre></td><td class='code'><pre>    Register InReg = PHI-&gt;getOperand(PHIOp).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1258' href='#L1258'><pre>1258</pre></a></td><td class='covered-line'><pre>825</pre></td><td class='code'><pre>    MachineBasicBlock *PBB = PHI-&gt;getOperand(PHIOp + 1).getMBB();</pre></td></tr><tr><td class='line-number'><a name='L1259' href='#L1259'><pre>1259</pre></a></td><td class='covered-line'><pre>825</pre></td><td class='code'><pre>    const BlockData &amp;PBBInfo = BlockInfo[PBB-&gt;getNumber()];</pre></td></tr><tr><td class='line-number'><a name='L1260' href='#L1260'><pre>1260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If the exit from the predecessor has the VTYPE we are looking for</pre></td></tr><tr><td class='line-number'><a name='L1261' href='#L1261'><pre>1261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // we might be able to avoid a VSETVLI.</pre></td></tr><tr><td class='line-number'><a name='L1262' href='#L1262'><pre>1262</pre></a></td><td class='covered-line'><pre>825</pre></td><td class='code'><pre>    if (PBBInfo.Exit.isUnknown() || <div class='tooltip'>!PBBInfo.Exit.hasSameVTYPE(Require)<span class='tooltip-content'>700</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1262' href='#L1262'><span>1262:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>125</span>, <span class='None'>False</span>: <span class='covered-line'>700</span>]
  Branch (<span class='line-number'><a name='L1262' href='#L1262'><span>1262:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>271</span>, <span class='None'>False</span>: <span class='covered-line'>429</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1262'><span>1262:9</span></a></span>) to (<span class='line-number'><a href='#L1262'><span>1262:72</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1262:9)
     Condition C2 --> (1262:37)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1263' href='#L1263'><pre>1263</pre></a></td><td class='covered-line'><pre>396</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L1264' href='#L1264'><pre>1264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1265' href='#L1265'><pre>1265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We need the PHI input to the be the output of a VSET(I)VLI.</pre></td></tr><tr><td class='line-number'><a name='L1266' href='#L1266'><pre>1266</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>    MachineInstr *DefMI = MRI-&gt;getVRegDef(InReg);</pre></td></tr><tr><td class='line-number'><a name='L1267' href='#L1267'><pre>1267</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>    if (!DefMI || !isVectorConfigInstr(*DefMI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1267' href='#L1267'><span>1267:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>429</span>]
  Branch (<span class='line-number'><a name='L1267' href='#L1267'><span>1267:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>423</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1267'><span>1267:9</span></a></span>) to (<span class='line-number'><a href='#L1267'><span>1267:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1267:9)
     Condition C2 --> (1267:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1268' href='#L1268'><pre>1268</pre></a></td><td class='covered-line'><pre>423</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L1269' href='#L1269'><pre>1269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1270' href='#L1270'><pre>1270</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We found a VSET(I)VLI make sure it matches the output of the</pre></td></tr><tr><td class='line-number'><a name='L1271' href='#L1271'><pre>1271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // predecessor block.</pre></td></tr><tr><td class='line-number'><a name='L1272' href='#L1272'><pre>1272</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    VSETVLIInfo DefInfo = getInfoForVSETVLI(*DefMI);</pre></td></tr><tr><td class='line-number'><a name='L1273' href='#L1273'><pre>1273</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    if (!DefInfo.hasSameAVL(PBBInfo.Exit) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1273' href='#L1273'><span>1273:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1274' href='#L1274'><pre>1274</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        !DefInfo.hasSameVTYPE(PBBInfo.Exit))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1274' href='#L1274'><span>1274:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1273'><span>1273:9</span></a></span>) to (<span class='line-number'><a href='#L1273'><span>1274:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1273:9)
     Condition C2 --> (1274:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1275' href='#L1275'><pre>1275</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return true</span>;</pre></td></tr><tr><td class='line-number'><a name='L1276' href='#L1276'><pre>1276</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1277' href='#L1277'><pre>1277</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1278' href='#L1278'><pre>1278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If all the incoming values to the PHI checked out, we don&apos;t need</pre></td></tr><tr><td class='line-number'><a name='L1279' href='#L1279'><pre>1279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // to insert a VSETVLI.</pre></td></tr><tr><td class='line-number'><a name='L1280' href='#L1280'><pre>1280</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L1281' href='#L1281'><pre>1281</pre></a></td><td class='covered-line'><pre>822</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1282' href='#L1282'><pre>1282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1283' href='#L1283'><pre>1283</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>void RISCVInsertVSETVLI::emitVSETVLIs(MachineBasicBlock &amp;MBB) {</pre></td></tr><tr><td class='line-number'><a name='L1284' href='#L1284'><pre>1284</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>  VSETVLIInfo CurInfo = BlockInfo[MBB.getNumber()].Pred;</pre></td></tr><tr><td class='line-number'><a name='L1285' href='#L1285'><pre>1285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Track whether the prefix of the block we&apos;ve scanned is transparent</pre></td></tr><tr><td class='line-number'><a name='L1286' href='#L1286'><pre>1286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // (meaning has not yet changed the abstract state).</pre></td></tr><tr><td class='line-number'><a name='L1287' href='#L1287'><pre>1287</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>  bool PrefixTransparent = true;</pre></td></tr><tr><td class='line-number'><a name='L1288' href='#L1288'><pre>1288</pre></a></td><td class='covered-line'><pre>967k</pre></td><td class='code'><pre>  for (MachineInstr &amp;MI : MBB) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1288' href='#L1288'><span>1288:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>967k</span>, <span class='None'>False</span>: <span class='covered-line'>117k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1289' href='#L1289'><pre>1289</pre></a></td><td class='covered-line'><pre>967k</pre></td><td class='code'><pre>    const VSETVLIInfo PrevInfo = CurInfo;</pre></td></tr><tr><td class='line-number'><a name='L1290' href='#L1290'><pre>1290</pre></a></td><td class='covered-line'><pre>967k</pre></td><td class='code'><pre>    transferBefore(CurInfo, MI);</pre></td></tr><tr><td class='line-number'><a name='L1291' href='#L1291'><pre>1291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1292' href='#L1292'><pre>1292</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If this is an explicit VSETVLI or VSETIVLI, update our state.</pre></td></tr><tr><td class='line-number'><a name='L1293' href='#L1293'><pre>1293</pre></a></td><td class='covered-line'><pre>967k</pre></td><td class='code'><pre>    if (isVectorConfigInstr(MI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1293' href='#L1293'><span>1293:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>492</span>, <span class='None'>False</span>: <span class='covered-line'>967k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1294' href='#L1294'><pre>1294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Conservatively, mark the VL and VTYPE as live.</pre></td></tr><tr><td class='line-number'><a name='L1295' href='#L1295'><pre>1295</pre></a></td><td class='covered-line'><pre>492</pre></td><td class='code'><pre>      assert(MI.getOperand(3).getReg() == RISCV::VL &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1296' href='#L1296'><pre>1296</pre></a></td><td class='covered-line'><pre>492</pre></td><td class='code'><pre>             MI.getOperand(4).getReg() == RISCV::VTYPE &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1297' href='#L1297'><pre>1297</pre></a></td><td class='covered-line'><pre>492</pre></td><td class='code'><pre>             &quot;Unexpected operands where VL and VTYPE should be&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1298' href='#L1298'><pre>1298</pre></a></td><td class='covered-line'><pre>492</pre></td><td class='code'><pre>      MI.getOperand(3).setIsDead(false);</pre></td></tr><tr><td class='line-number'><a name='L1299' href='#L1299'><pre>1299</pre></a></td><td class='covered-line'><pre>492</pre></td><td class='code'><pre>      MI.getOperand(4).setIsDead(false);</pre></td></tr><tr><td class='line-number'><a name='L1300' href='#L1300'><pre>1300</pre></a></td><td class='covered-line'><pre>492</pre></td><td class='code'><pre>      PrefixTransparent = false;</pre></td></tr><tr><td class='line-number'><a name='L1301' href='#L1301'><pre>1301</pre></a></td><td class='covered-line'><pre>492</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1302' href='#L1302'><pre>1302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1303' href='#L1303'><pre>1303</pre></a></td><td class='covered-line'><pre>967k</pre></td><td class='code'><pre>    uint64_t TSFlags = MI.getDesc().TSFlags;</pre></td></tr><tr><td class='line-number'><a name='L1304' href='#L1304'><pre>1304</pre></a></td><td class='covered-line'><pre>967k</pre></td><td class='code'><pre>    if (RISCVII::hasSEWOp(TSFlags)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1304' href='#L1304'><span>1304:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>230k</span>, <span class='None'>False</span>: <span class='covered-line'>737k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1305' href='#L1305'><pre>1305</pre></a></td><td class='covered-line'><pre>230k</pre></td><td class='code'><pre>      if (PrevInfo != CurInfo) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1305' href='#L1305'><span>1305:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>142k</span>, <span class='None'>False</span>: <span class='covered-line'>87.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1306' href='#L1306'><pre>1306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // If this is the first implicit state change, and the state change</pre></td></tr><tr><td class='line-number'><a name='L1307' href='#L1307'><pre>1307</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // requested can be proven to produce the same register contents, we</pre></td></tr><tr><td class='line-number'><a name='L1308' href='#L1308'><pre>1308</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // can skip emitting the actual state change and continue as if we</pre></td></tr><tr><td class='line-number'><a name='L1309' href='#L1309'><pre>1309</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // had since we know the GPR result of the implicit state change</pre></td></tr><tr><td class='line-number'><a name='L1310' href='#L1310'><pre>1310</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // wouldn&apos;t be used and VL/VTYPE registers are correct.  Note that</pre></td></tr><tr><td class='line-number'><a name='L1311' href='#L1311'><pre>1311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // we *do* need to model the state as if it changed as while the</pre></td></tr><tr><td class='line-number'><a name='L1312' href='#L1312'><pre>1312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // register contents are unchanged, the abstract model can change.</pre></td></tr><tr><td class='line-number'><a name='L1313' href='#L1313'><pre>1313</pre></a></td><td class='covered-line'><pre>142k</pre></td><td class='code'><pre>        if (!PrefixTransparent || <div class='tooltip'>needVSETVLIPHI(CurInfo, MBB)<span class='tooltip-content'>112k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1313' href='#L1313'><span>1313:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30.1k</span>, <span class='None'>False</span>: <span class='covered-line'>112k</span>]
  Branch (<span class='line-number'><a name='L1313' href='#L1313'><span>1313:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>112k</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1313'><span>1313:13</span></a></span>) to (<span class='line-number'><a href='#L1313'><span>1313:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1313:13)
     Condition C2 --> (1313:35)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1314' href='#L1314'><pre>1314</pre></a></td><td class='covered-line'><pre>142k</pre></td><td class='code'><pre>          insertVSETVLI(MBB, MI, CurInfo, PrevInfo);</pre></td></tr><tr><td class='line-number'><a name='L1315' href='#L1315'><pre>1315</pre></a></td><td class='covered-line'><pre>142k</pre></td><td class='code'><pre>        PrefixTransparent = false;</pre></td></tr><tr><td class='line-number'><a name='L1316' href='#L1316'><pre>1316</pre></a></td><td class='covered-line'><pre>142k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1317' href='#L1317'><pre>1317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1318' href='#L1318'><pre>1318</pre></a></td><td class='covered-line'><pre>230k</pre></td><td class='code'><pre>      if (RISCVII::hasVLOp(TSFlags)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1318' href='#L1318'><span>1318:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>225k</span>, <span class='None'>False</span>: <span class='covered-line'>5.05k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1319' href='#L1319'><pre>1319</pre></a></td><td class='covered-line'><pre>225k</pre></td><td class='code'><pre>        MachineOperand &amp;VLOp = MI.getOperand(getVLOpNum(MI));</pre></td></tr><tr><td class='line-number'><a name='L1320' href='#L1320'><pre>1320</pre></a></td><td class='covered-line'><pre>225k</pre></td><td class='code'><pre>        if (VLOp.isReg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1320' href='#L1320'><span>1320:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>109k</span>, <span class='None'>False</span>: <span class='covered-line'>115k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1321' href='#L1321'><pre>1321</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>          Register Reg = VLOp.getReg();</pre></td></tr><tr><td class='line-number'><a name='L1322' href='#L1322'><pre>1322</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>          MachineInstr *VLOpDef = MRI-&gt;getVRegDef(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1323' href='#L1323'><pre>1323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1324' href='#L1324'><pre>1324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Erase the AVL operand from the instruction.</pre></td></tr><tr><td class='line-number'><a name='L1325' href='#L1325'><pre>1325</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>          VLOp.setReg(RISCV::NoRegister);</pre></td></tr><tr><td class='line-number'><a name='L1326' href='#L1326'><pre>1326</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>          VLOp.setIsKill(false);</pre></td></tr><tr><td class='line-number'><a name='L1327' href='#L1327'><pre>1327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1328' href='#L1328'><pre>1328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // If the AVL was an immediate &gt; 31, then it would have been emitted</pre></td></tr><tr><td class='line-number'><a name='L1329' href='#L1329'><pre>1329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // as an ADDI. However, the ADDI might not have been used in the</pre></td></tr><tr><td class='line-number'><a name='L1330' href='#L1330'><pre>1330</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // vsetvli, or a vsetvli might not have been emitted, so it may be</pre></td></tr><tr><td class='line-number'><a name='L1331' href='#L1331'><pre>1331</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // dead now.</pre></td></tr><tr><td class='line-number'><a name='L1332' href='#L1332'><pre>1332</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>          if (VLOpDef &amp;&amp; <div class='tooltip'>TII-&gt;isAddImmediate(*VLOpDef, Reg)<span class='tooltip-content'>109k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1332' href='#L1332'><span>1332:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>109k</span>]
  Branch (<span class='line-number'><a name='L1332' href='#L1332'><span>1332:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>109k</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
  Branch (<span class='line-number'><a name='L1332' href='#L1332'><span>1332:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.96k</span>, <span class='None'>False</span>: <span class='covered-line'>103k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1333' href='#L1333'><pre>1333</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>              <div class='tooltip'>MRI-&gt;use_nodbg_empty(Reg)<span class='tooltip-content'>5.96k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1333' href='#L1333'><span>1333:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>5.93k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1332'><span>1332:15</span></a></span>) to (<span class='line-number'><a href='#L1332'><span>1333:40</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1332:15)
     Condition C2 --> (1332:26)
     Condition C3 --> (1333:15)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1334' href='#L1334'><pre>1334</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>            VLOpDef-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1335' href='#L1335'><pre>1335</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1336' href='#L1336'><pre>1336</pre></a></td><td class='covered-line'><pre>225k</pre></td><td class='code'><pre>        MI.addOperand(MachineOperand::CreateReg(RISCV::VL, /*isDef*/ false,</pre></td></tr><tr><td class='line-number'><a name='L1337' href='#L1337'><pre>1337</pre></a></td><td class='covered-line'><pre>225k</pre></td><td class='code'><pre>                                                /*isImp*/ true));</pre></td></tr><tr><td class='line-number'><a name='L1338' href='#L1338'><pre>1338</pre></a></td><td class='covered-line'><pre>225k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1339' href='#L1339'><pre>1339</pre></a></td><td class='covered-line'><pre>230k</pre></td><td class='code'><pre>      MI.addOperand(MachineOperand::CreateReg(RISCV::VTYPE, /*isDef*/ false,</pre></td></tr><tr><td class='line-number'><a name='L1340' href='#L1340'><pre>1340</pre></a></td><td class='covered-line'><pre>230k</pre></td><td class='code'><pre>                                              /*isImp*/ true));</pre></td></tr><tr><td class='line-number'><a name='L1341' href='#L1341'><pre>1341</pre></a></td><td class='covered-line'><pre>230k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1342' href='#L1342'><pre>1342</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1343' href='#L1343'><pre>1343</pre></a></td><td class='covered-line'><pre>967k</pre></td><td class='code'><pre>    if (MI.isCall() || <div class='tooltip'>MI.isInlineAsm()<span class='tooltip-content'>967k</span></div> || <div class='tooltip'>MI.modifiesRegister(RISCV::VL)<span class='tooltip-content'>967k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1343' href='#L1343'><span>1343:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>245</span>, <span class='None'>False</span>: <span class='covered-line'>967k</span>]
  Branch (<span class='line-number'><a name='L1343' href='#L1343'><span>1343:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49</span>, <span class='None'>False</span>: <span class='covered-line'>967k</span>]
  Branch (<span class='line-number'><a name='L1343' href='#L1343'><span>1343:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.21k</span>, <span class='None'>False</span>: <span class='covered-line'>966k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1344' href='#L1344'><pre>1344</pre></a></td><td class='covered-line'><pre>967k</pre></td><td class='code'><pre>        <div class='tooltip'>MI.modifiesRegister(RISCV::VTYPE)<span class='tooltip-content'>966k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1344' href='#L1344'><span>1344:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>966k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1343'><span>1343:9</span></a></span>) to (<span class='line-number'><a href='#L1343'><span>1344:42</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (1343:9)
     Condition C2 --> (1343:24)
     Condition C3 --> (1343:44)
     Condition C4 --> (1344:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  F,  T,  -  = T      }
  4 { F,  T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  C4-Pair: not covered
  MC/DC Coverage for Expression: 75.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1345' href='#L1345'><pre>1345</pre></a></td><td class='covered-line'><pre>1.51k</pre></td><td class='code'><pre>      PrefixTransparent = false;</pre></td></tr><tr><td class='line-number'><a name='L1346' href='#L1346'><pre>1346</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1347' href='#L1347'><pre>1347</pre></a></td><td class='covered-line'><pre>967k</pre></td><td class='code'><pre>    transferAfter(CurInfo, MI);</pre></td></tr><tr><td class='line-number'><a name='L1348' href='#L1348'><pre>1348</pre></a></td><td class='covered-line'><pre>967k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1349' href='#L1349'><pre>1349</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1350' href='#L1350'><pre>1350</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we reach the end of the block and our current info doesn&apos;t match the</pre></td></tr><tr><td class='line-number'><a name='L1351' href='#L1351'><pre>1351</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // expected info, insert a vsetvli to correct.</pre></td></tr><tr><td class='line-number'><a name='L1352' href='#L1352'><pre>1352</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>  if (!UseStrictAsserts) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1352' href='#L1352'><span>1352:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>117k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1353' href='#L1353'><pre>1353</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    const VSETVLIInfo &amp;ExitInfo = BlockInfo[MBB.getNumber()].Exit;</span></pre></td></tr><tr><td class='line-number'><a name='L1354' href='#L1354'><pre>1354</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>CurInfo.isValid()</span><span class='red'> &amp;&amp; </span><span class='red'>ExitInfo.isValid()</span><span class='red'> &amp;&amp; </span><span class='red'>!ExitInfo.isUnknown()</span><span class='red'> &amp;&amp;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1354' href='#L1354'><span>1354:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1354' href='#L1354'><span>1354:30</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1354' href='#L1354'><span>1354:52</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1355' href='#L1355'><pre>1355</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>CurInfo != ExitInfo</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1355' href='#L1355'><span>1355:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1354'><span>1354:9</span></a></span>) to (<span class='line-number'><a href='#L1354'><span>1355:28</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (1354:9)
     Condition C2 --> (1354:30)
     Condition C3 --> (1354:52)
     Condition C4 --> (1355:9)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1356' href='#L1356'><pre>1356</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Note there&apos;s an implicit assumption here that terminators never use</pre></td></tr><tr><td class='line-number'><a name='L1357' href='#L1357'><pre>1357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // or modify VL or VTYPE.  Also, fallthrough will return end().<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1358' href='#L1358'><pre>1358</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      auto InsertPt = MBB.getFirstInstrTerminator();</span></pre></td></tr><tr><td class='line-number'><a name='L1359' href='#L1359'><pre>1359</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      insertVSETVLI(MBB, InsertPt, MBB.findDebugLoc(InsertPt), ExitInfo,</span></pre></td></tr><tr><td class='line-number'><a name='L1360' href='#L1360'><pre>1360</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                    CurInfo);</span></pre></td></tr><tr><td class='line-number'><a name='L1361' href='#L1361'><pre>1361</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      CurInfo = ExitInfo;</span></pre></td></tr><tr><td class='line-number'><a name='L1362' href='#L1362'><pre>1362</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1363' href='#L1363'><pre>1363</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1364' href='#L1364'><pre>1364</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1365' href='#L1365'><pre>1365</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>  if (UseStrictAsserts &amp;&amp; CurInfo.isValid()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1365' href='#L1365'><span>1365:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>117k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1365' href='#L1365'><span>1365:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>117k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1365'><span>1365:7</span></a></span>) to (<span class='line-number'><a href='#L1365'><span>1365:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1365:7)
     Condition C2 --> (1365:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1366' href='#L1366'><pre>1366</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>    const auto &amp;Info = BlockInfo[MBB.getNumber()];</pre></td></tr><tr><td class='line-number'><a name='L1367' href='#L1367'><pre>1367</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>    if (CurInfo != Info.Exit) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1367' href='#L1367'><span>1367:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>117k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1368' href='#L1368'><pre>1368</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>LLVM_DEBUG</span><span class='red'>(dbgs() &lt;&lt; &quot;in block &quot; &lt;&lt; printMBBReference(MBB) &lt;&lt; &quot;\n&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='red'>DEBUG_WITH_TYPE</span><span class='red'>(DEBUG_TYPE, X)</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>do </span><span class='red'>{ if (</span><span class='red'>::llvm::DebugFlag</span><span class='red'> &amp;&amp; </span><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='red'>) </span><span class='red'>{ X; }</span><span class='red'> \</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } while (</span><span class='red'>false</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1369' href='#L1369'><pre>1369</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>LLVM_DEBUG</span><span class='red'>(dbgs() &lt;&lt; &quot;  begin        state: &quot; &lt;&lt; Info.Pred &lt;&lt; &quot;\n&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='red'>DEBUG_WITH_TYPE</span><span class='red'>(DEBUG_TYPE, X)</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>do </span><span class='red'>{ if (</span><span class='red'>::llvm::DebugFlag</span><span class='red'> &amp;&amp; </span><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='red'>) </span><span class='red'>{ X; }</span><span class='red'> \</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } while (</span><span class='red'>false</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1370' href='#L1370'><pre>1370</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>LLVM_DEBUG</span><span class='red'>(dbgs() &lt;&lt; &quot;  expected end state: &quot; &lt;&lt; Info.Exit &lt;&lt; &quot;\n&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='red'>DEBUG_WITH_TYPE</span><span class='red'>(DEBUG_TYPE, X)</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>do </span><span class='red'>{ if (</span><span class='red'>::llvm::DebugFlag</span><span class='red'> &amp;&amp; </span><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='red'>) </span><span class='red'>{ X; }</span><span class='red'> \</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } while (</span><span class='red'>false</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1371' href='#L1371'><pre>1371</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>LLVM_DEBUG</span><span class='red'>(dbgs() &lt;&lt; &quot;  actual   end state: &quot; &lt;&lt; CurInfo &lt;&lt; &quot;\n&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='red'>DEBUG_WITH_TYPE</span><span class='red'>(DEBUG_TYPE, X)</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>do </span><span class='red'>{ if (</span><span class='red'>::llvm::DebugFlag</span><span class='red'> &amp;&amp; </span><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='red'>) </span><span class='red'>{ X; }</span><span class='red'> \</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } while (</span><span class='red'>false</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1372' href='#L1372'><pre>1372</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1373' href='#L1373'><pre>1373</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>    assert(CurInfo == Info.Exit &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1374' href='#L1374'><pre>1374</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>           &quot;InsertVSETVLI dataflow invariant violated&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1375' href='#L1375'><pre>1375</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1376' href='#L1376'><pre>1376</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1377' href='#L1377'><pre>1377</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1378' href='#L1378'><pre>1378</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Perform simple partial redundancy elimination of the VSETVLI instructions</pre></td></tr><tr><td class='line-number'><a name='L1379' href='#L1379'><pre>1379</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// we&apos;re about to insert by looking for cases where we can PRE from the</pre></td></tr><tr><td class='line-number'><a name='L1380' href='#L1380'><pre>1380</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// beginning of one block to the end of one of its predecessors.  Specifically,</pre></td></tr><tr><td class='line-number'><a name='L1381' href='#L1381'><pre>1381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// this is geared to catch the common case of a fixed length vsetvl in a single</pre></td></tr><tr><td class='line-number'><a name='L1382' href='#L1382'><pre>1382</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// block loop when it could execute once in the preheader instead.</pre></td></tr><tr><td class='line-number'><a name='L1383' href='#L1383'><pre>1383</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>void RISCVInsertVSETVLI::doPRE(MachineBasicBlock &amp;MBB) {</pre></td></tr><tr><td class='line-number'><a name='L1384' href='#L1384'><pre>1384</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>  if (!BlockInfo[MBB.getNumber()].Pred.isUnknown())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1384' href='#L1384'><span>1384:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.63k</span>, <span class='None'>False</span>: <span class='covered-line'>113k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1385' href='#L1385'><pre>1385</pre></a></td><td class='covered-line'><pre>3.63k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1386' href='#L1386'><pre>1386</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1387' href='#L1387'><pre>1387</pre></a></td><td class='covered-line'><pre>113k</pre></td><td class='code'><pre>  MachineBasicBlock *UnavailablePred = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1388' href='#L1388'><pre>1388</pre></a></td><td class='covered-line'><pre>113k</pre></td><td class='code'><pre>  VSETVLIInfo AvailableInfo;</pre></td></tr><tr><td class='line-number'><a name='L1389' href='#L1389'><pre>1389</pre></a></td><td class='covered-line'><pre>113k</pre></td><td class='code'><pre>  for (MachineBasicBlock *P : MBB.predecessors()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1389' href='#L1389'><span>1389:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.83k</span>, <span class='None'>False</span>: <span class='covered-line'>113k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1390' href='#L1390'><pre>1390</pre></a></td><td class='covered-line'><pre>4.83k</pre></td><td class='code'><pre>    const VSETVLIInfo &amp;PredInfo = BlockInfo[P-&gt;getNumber()].Exit;</pre></td></tr><tr><td class='line-number'><a name='L1391' href='#L1391'><pre>1391</pre></a></td><td class='covered-line'><pre>4.83k</pre></td><td class='code'><pre>    if (PredInfo.isUnknown()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1391' href='#L1391'><span>1391:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.89k</span>, <span class='None'>False</span>: <span class='covered-line'>1.94k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1392' href='#L1392'><pre>1392</pre></a></td><td class='covered-line'><pre>2.89k</pre></td><td class='code'><pre>      if (UnavailablePred)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1392' href='#L1392'><span>1392:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>260</span>, <span class='None'>False</span>: <span class='covered-line'>2.63k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1393' href='#L1393'><pre>1393</pre></a></td><td class='covered-line'><pre>260</pre></td><td class='code'><pre>        return;</pre></td></tr><tr><td class='line-number'><a name='L1394' href='#L1394'><pre>1394</pre></a></td><td class='covered-line'><pre>2.63k</pre></td><td class='code'><pre>      UnavailablePred = P;</pre></td></tr><tr><td class='line-number'><a name='L1395' href='#L1395'><pre>1395</pre></a></td><td class='covered-line'><pre>2.63k</pre></td><td class='code'><pre>    } else <div class='tooltip'>if (<span class='tooltip-content'>1.94k</span></div><div class='tooltip'>!AvailableInfo.isValid()<span class='tooltip-content'>1.94k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1395' href='#L1395'><span>1395:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.52k</span>, <span class='None'>False</span>: <span class='covered-line'>418</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1396' href='#L1396'><pre>1396</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>      AvailableInfo = PredInfo;</pre></td></tr><tr><td class='line-number'><a name='L1397' href='#L1397'><pre>1397</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>    } else <div class='tooltip'>if (<span class='tooltip-content'>418</span></div><div class='tooltip'>AvailableInfo != PredInfo<span class='tooltip-content'>418</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1397' href='#L1397'><span>1397:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>418</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1398' href='#L1398'><pre>1398</pre></a></td><td class='covered-line'><pre>418</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L1399' href='#L1399'><pre>1399</pre></a></td><td class='covered-line'><pre>418</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1400' href='#L1400'><pre>1400</pre></a></td><td class='covered-line'><pre>4.83k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1401' href='#L1401'><pre>1401</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1402' href='#L1402'><pre>1402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Unreachable, single pred, or full redundancy. Note that FRE is handled by</pre></td></tr><tr><td class='line-number'><a name='L1403' href='#L1403'><pre>1403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // phase 3.</pre></td></tr><tr><td class='line-number'><a name='L1404' href='#L1404'><pre>1404</pre></a></td><td class='covered-line'><pre>113k</pre></td><td class='code'><pre>  if (!UnavailablePred || <div class='tooltip'>!AvailableInfo.isValid()<span class='tooltip-content'>2.37k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1404' href='#L1404'><span>1404:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>110k</span>, <span class='None'>False</span>: <span class='covered-line'>2.37k</span>]
  Branch (<span class='line-number'><a name='L1404' href='#L1404'><span>1404:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.27k</span>, <span class='None'>False</span>: <span class='covered-line'>1.10k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1404'><span>1404:7</span></a></span>) to (<span class='line-number'><a href='#L1404'><span>1404:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1404:7)
     Condition C2 --> (1404:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1405' href='#L1405'><pre>1405</pre></a></td><td class='covered-line'><pre>112k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1406' href='#L1406'><pre>1406</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1407' href='#L1407'><pre>1407</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we don&apos;t know the exact VTYPE, we can&apos;t copy the vsetvli to the exit of</pre></td></tr><tr><td class='line-number'><a name='L1408' href='#L1408'><pre>1408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the unavailable pred.</pre></td></tr><tr><td class='line-number'><a name='L1409' href='#L1409'><pre>1409</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>  if (AvailableInfo.hasSEWLMULRatioOnly())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1409' href='#L1409'><span>1409:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1.10k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1410' href='#L1410'><pre>1410</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1411' href='#L1411'><pre>1411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1412' href='#L1412'><pre>1412</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Critical edge - TODO: consider splitting?</pre></td></tr><tr><td class='line-number'><a name='L1413' href='#L1413'><pre>1413</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>  if (UnavailablePred-&gt;succ_size() != 1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1413' href='#L1413'><span>1413:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>825</span>, <span class='None'>False</span>: <span class='covered-line'>277</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1414' href='#L1414'><pre>1414</pre></a></td><td class='covered-line'><pre>825</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1415' href='#L1415'><pre>1415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1416' href='#L1416'><pre>1416</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the AVL value is a register (other than our VLMAX sentinel),</pre></td></tr><tr><td class='line-number'><a name='L1417' href='#L1417'><pre>1417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // we need to prove the value is available at the point we&apos;re going</pre></td></tr><tr><td class='line-number'><a name='L1418' href='#L1418'><pre>1418</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // to insert the vsetvli at.</pre></td></tr><tr><td class='line-number'><a name='L1419' href='#L1419'><pre>1419</pre></a></td><td class='covered-line'><pre>277</pre></td><td class='code'><pre>  if (AvailableInfo.hasAVLReg() &amp;&amp; <div class='tooltip'>RISCV::X0 != AvailableInfo.getAVLReg()<span class='tooltip-content'>92</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1419' href='#L1419'><span>1419:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>239</span>]
  Branch (<span class='line-number'><a name='L1419' href='#L1419'><span>1419:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>92</span>, <span class='None'>False</span>: <span class='covered-line'>185</span>]
  Branch (<span class='line-number'><a name='L1419' href='#L1419'><span>1419:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>54</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1419'><span>1419:7</span></a></span>) to (<span class='line-number'><a href='#L1419'><span>1419:74</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1419:7)
     Condition C2 --> (1419:36)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1420' href='#L1420'><pre>1420</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>    MachineInstr *AVLDefMI = MRI-&gt;getVRegDef(AvailableInfo.getAVLReg());</pre></td></tr><tr><td class='line-number'><a name='L1421' href='#L1421'><pre>1421</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>    if (!AVLDefMI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1421' href='#L1421'><span>1421:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>38</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1422' href='#L1422'><pre>1422</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return</span>;</pre></td></tr><tr><td class='line-number'><a name='L1423' href='#L1423'><pre>1423</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // This is an inline dominance check which covers the case of</pre></td></tr><tr><td class='line-number'><a name='L1424' href='#L1424'><pre>1424</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // UnavailablePred being the preheader of a loop.</pre></td></tr><tr><td class='line-number'><a name='L1425' href='#L1425'><pre>1425</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>    if (AVLDefMI-&gt;getParent() != UnavailablePred)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1425' href='#L1425'><span>1425:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>35</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1426' href='#L1426'><pre>1426</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L1427' href='#L1427'><pre>1427</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>    for (auto &amp;TermMI : UnavailablePred-&gt;terminators())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1427' href='#L1427'><span>1427:23</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>35</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1428' href='#L1428'><pre>1428</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>if (</span><span class='red'>&amp;TermMI == AVLDefMI</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1428' href='#L1428'><span>1428:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1429' href='#L1429'><pre>1429</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>return</span>;</pre></td></tr><tr><td class='line-number'><a name='L1430' href='#L1430'><pre>1430</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1431' href='#L1431'><pre>1431</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1432' href='#L1432'><pre>1432</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Model the effect of changing the input state of the block MBB to</pre></td></tr><tr><td class='line-number'><a name='L1433' href='#L1433'><pre>1433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // AvailableInfo.  We&apos;re looking for two issues here; one legality,</pre></td></tr><tr><td class='line-number'><a name='L1434' href='#L1434'><pre>1434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // one profitability.</pre></td></tr><tr><td class='line-number'><a name='L1435' href='#L1435'><pre>1435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 1) If the block doesn&apos;t use some of the fields from VL or VTYPE, we</pre></td></tr><tr><td class='line-number'><a name='L1436' href='#L1436'><pre>1436</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    may hit the end of the block with a different end state.  We can</pre></td></tr><tr><td class='line-number'><a name='L1437' href='#L1437'><pre>1437</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    not make this change without reflowing later blocks as well.</pre></td></tr><tr><td class='line-number'><a name='L1438' href='#L1438'><pre>1438</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 2) If we don&apos;t actually remove a transition, inserting a vsetvli</pre></td></tr><tr><td class='line-number'><a name='L1439' href='#L1439'><pre>1439</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    into the predecessor block would be correct, but unprofitable.</pre></td></tr><tr><td class='line-number'><a name='L1440' href='#L1440'><pre>1440</pre></a></td><td class='covered-line'><pre>274</pre></td><td class='code'><pre>  VSETVLIInfo OldInfo = BlockInfo[MBB.getNumber()].Pred;</pre></td></tr><tr><td class='line-number'><a name='L1441' href='#L1441'><pre>1441</pre></a></td><td class='covered-line'><pre>274</pre></td><td class='code'><pre>  VSETVLIInfo CurInfo = AvailableInfo;</pre></td></tr><tr><td class='line-number'><a name='L1442' href='#L1442'><pre>1442</pre></a></td><td class='covered-line'><pre>274</pre></td><td class='code'><pre>  int TransitionsRemoved = 0;</pre></td></tr><tr><td class='line-number'><a name='L1443' href='#L1443'><pre>1443</pre></a></td><td class='covered-line'><pre>1.74k</pre></td><td class='code'><pre>  for (const MachineInstr &amp;MI : MBB) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1443' href='#L1443'><span>1443:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.74k</span>, <span class='None'>False</span>: <span class='covered-line'>96</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1444' href='#L1444'><pre>1444</pre></a></td><td class='covered-line'><pre>1.74k</pre></td><td class='code'><pre>    const VSETVLIInfo LastInfo = CurInfo;</pre></td></tr><tr><td class='line-number'><a name='L1445' href='#L1445'><pre>1445</pre></a></td><td class='covered-line'><pre>1.74k</pre></td><td class='code'><pre>    const VSETVLIInfo LastOldInfo = OldInfo;</pre></td></tr><tr><td class='line-number'><a name='L1446' href='#L1446'><pre>1446</pre></a></td><td class='covered-line'><pre>1.74k</pre></td><td class='code'><pre>    transferBefore(CurInfo, MI);</pre></td></tr><tr><td class='line-number'><a name='L1447' href='#L1447'><pre>1447</pre></a></td><td class='covered-line'><pre>1.74k</pre></td><td class='code'><pre>    transferBefore(OldInfo, MI);</pre></td></tr><tr><td class='line-number'><a name='L1448' href='#L1448'><pre>1448</pre></a></td><td class='covered-line'><pre>1.74k</pre></td><td class='code'><pre>    if (CurInfo == LastInfo)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1448' href='#L1448'><span>1448:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.73k</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1449' href='#L1449'><pre>1449</pre></a></td><td class='covered-line'><pre>1.73k</pre></td><td class='code'><pre>      TransitionsRemoved++;</pre></td></tr><tr><td class='line-number'><a name='L1450' href='#L1450'><pre>1450</pre></a></td><td class='covered-line'><pre>1.74k</pre></td><td class='code'><pre>    if (LastOldInfo == OldInfo)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1450' href='#L1450'><span>1450:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.56k</span>, <span class='None'>False</span>: <span class='covered-line'>178</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1451' href='#L1451'><pre>1451</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>      TransitionsRemoved--;</pre></td></tr><tr><td class='line-number'><a name='L1452' href='#L1452'><pre>1452</pre></a></td><td class='covered-line'><pre>1.74k</pre></td><td class='code'><pre>    transferAfter(CurInfo, MI);</pre></td></tr><tr><td class='line-number'><a name='L1453' href='#L1453'><pre>1453</pre></a></td><td class='covered-line'><pre>1.74k</pre></td><td class='code'><pre>    transferAfter(OldInfo, MI);</pre></td></tr><tr><td class='line-number'><a name='L1454' href='#L1454'><pre>1454</pre></a></td><td class='covered-line'><pre>1.74k</pre></td><td class='code'><pre>    if (CurInfo == OldInfo)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1454' href='#L1454'><span>1454:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>178</span>, <span class='None'>False</span>: <span class='covered-line'>1.56k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1455' href='#L1455'><pre>1455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Convergence.  All transitions after this must match by construction.</pre></td></tr><tr><td class='line-number'><a name='L1456' href='#L1456'><pre>1456</pre></a></td><td class='covered-line'><pre>178</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L1457' href='#L1457'><pre>1457</pre></a></td><td class='covered-line'><pre>1.74k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1458' href='#L1458'><pre>1458</pre></a></td><td class='covered-line'><pre>274</pre></td><td class='code'><pre>  if (CurInfo != OldInfo || <div class='tooltip'>TransitionsRemoved &lt;= 0<span class='tooltip-content'>178</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1458' href='#L1458'><span>1458:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>96</span>, <span class='None'>False</span>: <span class='covered-line'>178</span>]
  Branch (<span class='line-number'><a name='L1458' href='#L1458'><span>1458:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>169</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1458'><span>1458:7</span></a></span>) to (<span class='line-number'><a href='#L1458'><span>1458:52</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1458:7)
     Condition C2 --> (1458:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1459' href='#L1459'><pre>1459</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Issues 1 and 2 above</pre></td></tr><tr><td class='line-number'><a name='L1460' href='#L1460'><pre>1460</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1461' href='#L1461'><pre>1461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1462' href='#L1462'><pre>1462</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Finally, update both data flow state and insert the actual vsetvli.</pre></td></tr><tr><td class='line-number'><a name='L1463' href='#L1463'><pre>1463</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Doing both keeps the code in sync with the dataflow results, which</pre></td></tr><tr><td class='line-number'><a name='L1464' href='#L1464'><pre>1464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // is critical for correctness of phase 3.</pre></td></tr><tr><td class='line-number'><a name='L1465' href='#L1465'><pre>1465</pre></a></td><td class='covered-line'><pre>169</pre></td><td class='code'><pre>  auto OldExit = BlockInfo[UnavailablePred-&gt;getNumber()].Exit;</pre></td></tr><tr><td class='line-number'><a name='L1466' href='#L1466'><pre>1466</pre></a></td><td class='covered-line'><pre>169</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;PRE VSETVLI from &quot; &lt;&lt; MBB.getName() &lt;&lt; &quot; to &quot;</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>169</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>169</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>169</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>169</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1467' href='#L1467'><pre>1467</pre></a></td><td class='covered-line'><pre>169</pre></td><td class='code'><pre>                    &lt;&lt; UnavailablePred-&gt;getName() &lt;&lt; &quot; with state &quot;</pre></td></tr><tr><td class='line-number'><a name='L1468' href='#L1468'><pre>1468</pre></a></td><td class='covered-line'><pre>169</pre></td><td class='code'><pre>                    &lt;&lt; AvailableInfo &lt;&lt; &quot;\n&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1469' href='#L1469'><pre>1469</pre></a></td><td class='covered-line'><pre>169</pre></td><td class='code'><pre>  BlockInfo[UnavailablePred-&gt;getNumber()].Exit = AvailableInfo;</pre></td></tr><tr><td class='line-number'><a name='L1470' href='#L1470'><pre>1470</pre></a></td><td class='covered-line'><pre>169</pre></td><td class='code'><pre>  BlockInfo[MBB.getNumber()].Pred = AvailableInfo;</pre></td></tr><tr><td class='line-number'><a name='L1471' href='#L1471'><pre>1471</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1472' href='#L1472'><pre>1472</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Note there&apos;s an implicit assumption here that terminators never use</pre></td></tr><tr><td class='line-number'><a name='L1473' href='#L1473'><pre>1473</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // or modify VL or VTYPE.  Also, fallthrough will return end().</pre></td></tr><tr><td class='line-number'><a name='L1474' href='#L1474'><pre>1474</pre></a></td><td class='covered-line'><pre>169</pre></td><td class='code'><pre>  auto InsertPt = UnavailablePred-&gt;getFirstInstrTerminator();</pre></td></tr><tr><td class='line-number'><a name='L1475' href='#L1475'><pre>1475</pre></a></td><td class='covered-line'><pre>169</pre></td><td class='code'><pre>  insertVSETVLI(*UnavailablePred, InsertPt,</pre></td></tr><tr><td class='line-number'><a name='L1476' href='#L1476'><pre>1476</pre></a></td><td class='covered-line'><pre>169</pre></td><td class='code'><pre>                UnavailablePred-&gt;findDebugLoc(InsertPt),</pre></td></tr><tr><td class='line-number'><a name='L1477' href='#L1477'><pre>1477</pre></a></td><td class='covered-line'><pre>169</pre></td><td class='code'><pre>                AvailableInfo, OldExit);</pre></td></tr><tr><td class='line-number'><a name='L1478' href='#L1478'><pre>1478</pre></a></td><td class='covered-line'><pre>169</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1479' href='#L1479'><pre>1479</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1480' href='#L1480'><pre>1480</pre></a></td><td class='covered-line'><pre>967k</pre></td><td class='code'><pre>static void doUnion(DemandedFields &amp;A, DemandedFields B) {</pre></td></tr><tr><td class='line-number'><a name='L1481' href='#L1481'><pre>1481</pre></a></td><td class='covered-line'><pre>967k</pre></td><td class='code'><pre>  A.VLAny |= B.VLAny;</pre></td></tr><tr><td class='line-number'><a name='L1482' href='#L1482'><pre>1482</pre></a></td><td class='covered-line'><pre>967k</pre></td><td class='code'><pre>  A.VLZeroness |= B.VLZeroness;</pre></td></tr><tr><td class='line-number'><a name='L1483' href='#L1483'><pre>1483</pre></a></td><td class='covered-line'><pre>967k</pre></td><td class='code'><pre>  A.SEW = std::max(A.SEW, B.SEW);</pre></td></tr><tr><td class='line-number'><a name='L1484' href='#L1484'><pre>1484</pre></a></td><td class='covered-line'><pre>967k</pre></td><td class='code'><pre>  A.LMUL |= B.LMUL;</pre></td></tr><tr><td class='line-number'><a name='L1485' href='#L1485'><pre>1485</pre></a></td><td class='covered-line'><pre>967k</pre></td><td class='code'><pre>  A.SEWLMULRatio |= B.SEWLMULRatio;</pre></td></tr><tr><td class='line-number'><a name='L1486' href='#L1486'><pre>1486</pre></a></td><td class='covered-line'><pre>967k</pre></td><td class='code'><pre>  A.TailPolicy |= B.TailPolicy;</pre></td></tr><tr><td class='line-number'><a name='L1487' href='#L1487'><pre>1487</pre></a></td><td class='covered-line'><pre>967k</pre></td><td class='code'><pre>  A.MaskPolicy |= B.MaskPolicy;</pre></td></tr><tr><td class='line-number'><a name='L1488' href='#L1488'><pre>1488</pre></a></td><td class='covered-line'><pre>967k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1489' href='#L1489'><pre>1489</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1490' href='#L1490'><pre>1490</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Return true if we can mutate PrevMI to match MI without changing any the</pre></td></tr><tr><td class='line-number'><a name='L1491' href='#L1491'><pre>1491</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// fields which would be observed.</pre></td></tr><tr><td class='line-number'><a name='L1492' href='#L1492'><pre>1492</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool canMutatePriorConfig(const MachineInstr &amp;PrevMI,</pre></td></tr><tr><td class='line-number'><a name='L1493' href='#L1493'><pre>1493</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L1494' href='#L1494'><pre>1494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 const DemandedFields &amp;Used,</pre></td></tr><tr><td class='line-number'><a name='L1495' href='#L1495'><pre>1495</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>                                 const MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L1496' href='#L1496'><pre>1496</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the VL values aren&apos;t equal, return false if either a) the former is</pre></td></tr><tr><td class='line-number'><a name='L1497' href='#L1497'><pre>1497</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // demanded, or b) we can&apos;t rewrite the former to be the later for</pre></td></tr><tr><td class='line-number'><a name='L1498' href='#L1498'><pre>1498</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // implementation reasons.</pre></td></tr><tr><td class='line-number'><a name='L1499' href='#L1499'><pre>1499</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  if (!isVLPreservingConfig(MI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1499' href='#L1499'><span>1499:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.8k</span>, <span class='None'>False</span>: <span class='covered-line'>17.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1500' href='#L1500'><pre>1500</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>    if (Used.VLAny)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1500' href='#L1500'><span>1500:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.4k</span>, <span class='None'>False</span>: <span class='covered-line'>1.40k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1501' href='#L1501'><pre>1501</pre></a></td><td class='covered-line'><pre>11.4k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1502' href='#L1502'><pre>1502</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1503' href='#L1503'><pre>1503</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>    if (Used.VLZeroness) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1503' href='#L1503'><span>1503:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.26k</span>, <span class='None'>False</span>: <span class='covered-line'>145</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1504' href='#L1504'><pre>1504</pre></a></td><td class='covered-line'><pre>1.26k</pre></td><td class='code'><pre>      if (isVLPreservingConfig(PrevMI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1504' href='#L1504'><span>1504:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>160</span>, <span class='None'>False</span>: <span class='covered-line'>1.10k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1505' href='#L1505'><pre>1505</pre></a></td><td class='covered-line'><pre>160</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L1506' href='#L1506'><pre>1506</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>      if (!getInfoForVSETVLI(PrevMI).hasEquallyZeroAVL(getInfoForVSETVLI(MI),</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1506' href='#L1506'><span>1506:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>484</span>, <span class='None'>False</span>: <span class='covered-line'>619</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1507' href='#L1507'><pre>1507</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>                                                       MRI))</pre></td></tr><tr><td class='line-number'><a name='L1508' href='#L1508'><pre>1508</pre></a></td><td class='covered-line'><pre>484</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L1509' href='#L1509'><pre>1509</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1510' href='#L1510'><pre>1510</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1511' href='#L1511'><pre>1511</pre></a></td><td class='covered-line'><pre>764</pre></td><td class='code'><pre>    auto &amp;AVL = MI.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L1512' href='#L1512'><pre>1512</pre></a></td><td class='covered-line'><pre>764</pre></td><td class='code'><pre>    auto &amp;PrevAVL = PrevMI.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L1513' href='#L1513'><pre>1513</pre></a></td><td class='covered-line'><pre>764</pre></td><td class='code'><pre>    assert(MRI.isSSA());</pre></td></tr><tr><td class='line-number'><a name='L1514' href='#L1514'><pre>1514</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1515' href='#L1515'><pre>1515</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If the AVL is a register, we need to make sure MI&apos;s AVL dominates PrevMI.</pre></td></tr><tr><td class='line-number'><a name='L1516' href='#L1516'><pre>1516</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // For now just check that PrevMI uses the same virtual register.</pre></td></tr><tr><td class='line-number'><a name='L1517' href='#L1517'><pre>1517</pre></a></td><td class='covered-line'><pre>764</pre></td><td class='code'><pre>    if (AVL.isReg() &amp;&amp; <div class='tooltip'>AVL.getReg() != RISCV::X0<span class='tooltip-content'>117</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1517' href='#L1517'><span>1517:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>754</span>]
  Branch (<span class='line-number'><a name='L1517' href='#L1517'><span>1517:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>117</span>, <span class='None'>False</span>: <span class='covered-line'>647</span>]
  Branch (<span class='line-number'><a name='L1517' href='#L1517'><span>1517:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>107</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1517'><span>1517:9</span></a></span>) to (<span class='line-number'><a href='#L1517'><span>1517:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1517:9)
     Condition C2 --> (1517:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1518' href='#L1518'><pre>1518</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      if (AVL.getReg().isPhysical())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1518' href='#L1518'><span>1518:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1519' href='#L1519'><pre>1519</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1520' href='#L1520'><pre>1520</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      if (!PrevAVL.isReg() || PrevAVL.getReg() != AVL.getReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1520' href='#L1520'><span>1520:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
  Branch (<span class='line-number'><a name='L1520' href='#L1520'><span>1520:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
  Branch (<span class='line-number'><a name='L1520' href='#L1520'><span>1520:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1520'><span>1520:11</span></a></span>) to (<span class='line-number'><a href='#L1520'><span>1520:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1520:11)
     Condition C2 --> (1520:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1521' href='#L1521'><pre>1521</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L1522' href='#L1522'><pre>1522</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1523' href='#L1523'><pre>1523</pre></a></td><td class='covered-line'><pre>764</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1524' href='#L1524'><pre>1524</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1525' href='#L1525'><pre>1525</pre></a></td><td class='covered-line'><pre>18.0k</pre></td><td class='code'><pre>  if (!PrevMI.getOperand(2).isImm() || !MI.getOperand(2).isImm())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1525' href='#L1525'><span>1525:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>18.0k</span>]
  Branch (<span class='line-number'><a name='L1525' href='#L1525'><span>1525:40</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>18.0k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1525'><span>1525:7</span></a></span>) to (<span class='line-number'><a href='#L1525'><span>1525:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1525:7)
     Condition C2 --> (1525:40)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1526' href='#L1526'><pre>1526</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1527' href='#L1527'><pre>1527</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1528' href='#L1528'><pre>1528</pre></a></td><td class='covered-line'><pre>18.0k</pre></td><td class='code'><pre>  auto PriorVType = PrevMI.getOperand(2).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1529' href='#L1529'><pre>1529</pre></a></td><td class='covered-line'><pre>18.0k</pre></td><td class='code'><pre>  auto VType = MI.getOperand(2).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1530' href='#L1530'><pre>1530</pre></a></td><td class='covered-line'><pre>18.0k</pre></td><td class='code'><pre>  return areCompatibleVTYPEs(PriorVType, VType, Used);</pre></td></tr><tr><td class='line-number'><a name='L1531' href='#L1531'><pre>1531</pre></a></td><td class='covered-line'><pre>18.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1532' href='#L1532'><pre>1532</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1533' href='#L1533'><pre>1533</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>void RISCVInsertVSETVLI::doLocalPostpass(MachineBasicBlock &amp;MBB) {</pre></td></tr><tr><td class='line-number'><a name='L1534' href='#L1534'><pre>1534</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>  MachineInstr *NextMI = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1535' href='#L1535'><pre>1535</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We can have arbitrary code in successors, so VL and VTYPE</pre></td></tr><tr><td class='line-number'><a name='L1536' href='#L1536'><pre>1536</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // must be considered demanded.</pre></td></tr><tr><td class='line-number'><a name='L1537' href='#L1537'><pre>1537</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>  DemandedFields Used;</pre></td></tr><tr><td class='line-number'><a name='L1538' href='#L1538'><pre>1538</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>  Used.demandVL();</pre></td></tr><tr><td class='line-number'><a name='L1539' href='#L1539'><pre>1539</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>  Used.demandVTYPE();</pre></td></tr><tr><td class='line-number'><a name='L1540' href='#L1540'><pre>1540</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>  SmallVector&lt;MachineInstr*&gt; ToDelete;</pre></td></tr><tr><td class='line-number'><a name='L1541' href='#L1541'><pre>1541</pre></a></td><td class='covered-line'><pre>1.11M</pre></td><td class='code'><pre>  for (MachineInstr &amp;MI : make_range(MBB.rbegin(), MBB.rend())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1541' href='#L1541'><span>1541:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.11M</span>, <span class='None'>False</span>: <span class='covered-line'>117k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1542' href='#L1542'><pre>1542</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1543' href='#L1543'><pre>1543</pre></a></td><td class='covered-line'><pre>1.11M</pre></td><td class='code'><pre>    if (!isVectorConfigInstr(MI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1543' href='#L1543'><span>1543:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>967k</span>, <span class='None'>False</span>: <span class='covered-line'>143k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1544' href='#L1544'><pre>1544</pre></a></td><td class='covered-line'><pre>967k</pre></td><td class='code'><pre>      doUnion(Used, getDemanded(MI, MRI, ST));</pre></td></tr><tr><td class='line-number'><a name='L1545' href='#L1545'><pre>1545</pre></a></td><td class='covered-line'><pre>967k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1546' href='#L1546'><pre>1546</pre></a></td><td class='covered-line'><pre>967k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1547' href='#L1547'><pre>1547</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1548' href='#L1548'><pre>1548</pre></a></td><td class='covered-line'><pre>143k</pre></td><td class='code'><pre>    Register VRegDef = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1549' href='#L1549'><pre>1549</pre></a></td><td class='covered-line'><pre>143k</pre></td><td class='code'><pre>    if (VRegDef != RISCV::X0 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1549' href='#L1549'><span>1549:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25.4k</span>, <span class='None'>False</span>: <span class='covered-line'>118k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1550' href='#L1550'><pre>1550</pre></a></td><td class='covered-line'><pre>143k</pre></td><td class='code'><pre>        <div class='tooltip'>!(<span class='tooltip-content'>25.4k</span></div><div class='tooltip'>VRegDef.isVirtual()<span class='tooltip-content'>25.4k</span></div> &amp;&amp; <div class='tooltip'>MRI-&gt;use_nodbg_empty(VRegDef)<span class='tooltip-content'>25.4k</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1550' href='#L1550'><span>1550:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25.4k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1550' href='#L1550'><span>1550:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25.1k</span>, <span class='None'>False</span>: <span class='covered-line'>272</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1551' href='#L1551'><pre>1551</pre></a></td><td class='covered-line'><pre>272</pre></td><td class='code'><pre>      Used.demandVL();</pre></td></tr><tr><td class='line-number'><a name='L1552' href='#L1552'><pre>1552</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1553' href='#L1553'><pre>1553</pre></a></td><td class='covered-line'><pre>143k</pre></td><td class='code'><pre>    if (NextMI) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1553' href='#L1553'><span>1553:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30.1k</span>, <span class='None'>False</span>: <span class='covered-line'>113k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1554' href='#L1554'><pre>1554</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>      if (!Used.usedVL() &amp;&amp; <div class='tooltip'>!Used.usedVTYPE()<span class='tooltip-content'>145</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1554' href='#L1554'><span>1554:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>145</span>, <span class='None'>False</span>: <span class='covered-line'>29.9k</span>]
  Branch (<span class='line-number'><a name='L1554' href='#L1554'><span>1554:29</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>145</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1554'><span>1554:11</span></a></span>) to (<span class='line-number'><a href='#L1554'><span>1554:46</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1554:11)
     Condition C2 --> (1554:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1555' href='#L1555'><pre>1555</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        ToDelete.push_back(&amp;MI);</span></pre></td></tr><tr><td class='line-number'><a name='L1556' href='#L1556'><pre>1556</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Leave NextMI unchanged<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1557' href='#L1557'><pre>1557</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        continue;</span></pre></td></tr><tr><td class='line-number'><a name='L1558' href='#L1558'><pre>1558</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre><span class='red'>      }</span> else if (canMutatePriorConfig(MI, *NextMI, Used, *MRI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1558' href='#L1558'><span>1558:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.67k</span>, <span class='None'>False</span>: <span class='covered-line'>25.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1559' href='#L1559'><pre>1559</pre></a></td><td class='covered-line'><pre>4.67k</pre></td><td class='code'><pre>        if (!isVLPreservingConfig(*NextMI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1559' href='#L1559'><span>1559:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>639</span>, <span class='None'>False</span>: <span class='covered-line'>4.03k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1560' href='#L1560'><pre>1560</pre></a></td><td class='covered-line'><pre>639</pre></td><td class='code'><pre>          MI.getOperand(0).setReg(NextMI-&gt;getOperand(0).getReg());</pre></td></tr><tr><td class='line-number'><a name='L1561' href='#L1561'><pre>1561</pre></a></td><td class='covered-line'><pre>639</pre></td><td class='code'><pre>          MI.getOperand(0).setIsDead(false);</pre></td></tr><tr><td class='line-number'><a name='L1562' href='#L1562'><pre>1562</pre></a></td><td class='covered-line'><pre>639</pre></td><td class='code'><pre>          Register OldVLReg;</pre></td></tr><tr><td class='line-number'><a name='L1563' href='#L1563'><pre>1563</pre></a></td><td class='covered-line'><pre>639</pre></td><td class='code'><pre>          if (MI.getOperand(1).isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1563' href='#L1563'><span>1563:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>169</span>, <span class='None'>False</span>: <span class='covered-line'>470</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1564' href='#L1564'><pre>1564</pre></a></td><td class='covered-line'><pre>169</pre></td><td class='code'><pre>            OldVLReg = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1565' href='#L1565'><pre>1565</pre></a></td><td class='covered-line'><pre>639</pre></td><td class='code'><pre>          if (NextMI-&gt;getOperand(1).isImm())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1565' href='#L1565'><span>1565:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>577</span>, <span class='None'>False</span>: <span class='covered-line'>62</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1566' href='#L1566'><pre>1566</pre></a></td><td class='covered-line'><pre>577</pre></td><td class='code'><pre>            MI.getOperand(1).ChangeToImmediate(NextMI-&gt;getOperand(1).getImm());</pre></td></tr><tr><td class='line-number'><a name='L1567' href='#L1567'><pre>1567</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>          else</pre></td></tr><tr><td class='line-number'><a name='L1568' href='#L1568'><pre>1568</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>            MI.getOperand(1).ChangeToRegister(NextMI-&gt;getOperand(1).getReg(), false);</pre></td></tr><tr><td class='line-number'><a name='L1569' href='#L1569'><pre>1569</pre></a></td><td class='covered-line'><pre>639</pre></td><td class='code'><pre>          if (OldVLReg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1569' href='#L1569'><span>1569:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>169</span>, <span class='None'>False</span>: <span class='covered-line'>470</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1570' href='#L1570'><pre>1570</pre></a></td><td class='covered-line'><pre>169</pre></td><td class='code'><pre>            MachineInstr *VLOpDef = MRI-&gt;getUniqueVRegDef(OldVLReg);</pre></td></tr><tr><td class='line-number'><a name='L1571' href='#L1571'><pre>1571</pre></a></td><td class='covered-line'><pre>169</pre></td><td class='code'><pre>            if (VLOpDef &amp;&amp; <div class='tooltip'>TII-&gt;isAddImmediate(*VLOpDef, OldVLReg)<span class='tooltip-content'>18</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1571' href='#L1571'><span>1571:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>161</span>]
  Branch (<span class='line-number'><a name='L1571' href='#L1571'><span>1571:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>151</span>]
  Branch (<span class='line-number'><a name='L1571' href='#L1571'><span>1571:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1572' href='#L1572'><pre>1572</pre></a></td><td class='covered-line'><pre>169</pre></td><td class='code'><pre>                <div class='tooltip'>MRI-&gt;use_nodbg_empty(OldVLReg)<span class='tooltip-content'>12</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1572' href='#L1572'><span>1572:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1571'><span>1571:17</span></a></span>) to (<span class='line-number'><a href='#L1571'><span>1572:47</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1571:17)
     Condition C2 --> (1571:28)
     Condition C3 --> (1572:17)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1573' href='#L1573'><pre>1573</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>              VLOpDef-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1574' href='#L1574'><pre>1574</pre></a></td><td class='covered-line'><pre>169</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L1575' href='#L1575'><pre>1575</pre></a></td><td class='covered-line'><pre>639</pre></td><td class='code'><pre>          MI.setDesc(NextMI-&gt;getDesc());</pre></td></tr><tr><td class='line-number'><a name='L1576' href='#L1576'><pre>1576</pre></a></td><td class='covered-line'><pre>639</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1577' href='#L1577'><pre>1577</pre></a></td><td class='covered-line'><pre>4.67k</pre></td><td class='code'><pre>        MI.getOperand(2).setImm(NextMI-&gt;getOperand(2).getImm());</pre></td></tr><tr><td class='line-number'><a name='L1578' href='#L1578'><pre>1578</pre></a></td><td class='covered-line'><pre>4.67k</pre></td><td class='code'><pre>        ToDelete.push_back(NextMI);</pre></td></tr><tr><td class='line-number'><a name='L1579' href='#L1579'><pre>1579</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // fallthrough</pre></td></tr><tr><td class='line-number'><a name='L1580' href='#L1580'><pre>1580</pre></a></td><td class='covered-line'><pre>4.67k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1581' href='#L1581'><pre>1581</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1582' href='#L1582'><pre>1582</pre></a></td><td class='covered-line'><pre>143k</pre></td><td class='code'><pre>    NextMI = &amp;MI;</pre></td></tr><tr><td class='line-number'><a name='L1583' href='#L1583'><pre>1583</pre></a></td><td class='covered-line'><pre>143k</pre></td><td class='code'><pre>    Used = getDemanded(MI, MRI, ST);</pre></td></tr><tr><td class='line-number'><a name='L1584' href='#L1584'><pre>1584</pre></a></td><td class='covered-line'><pre>143k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1585' href='#L1585'><pre>1585</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1586' href='#L1586'><pre>1586</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>  NumRemovedVSETVL += ToDelete.size();</pre></td></tr><tr><td class='line-number'><a name='L1587' href='#L1587'><pre>1587</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>  for (auto *MI : ToDelete)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1587' href='#L1587'><span>1587:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.67k</span>, <span class='None'>False</span>: <span class='covered-line'>117k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1588' href='#L1588'><pre>1588</pre></a></td><td class='covered-line'><pre>4.67k</pre></td><td class='code'><pre>    MI-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1589' href='#L1589'><pre>1589</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1590' href='#L1590'><pre>1590</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1591' href='#L1591'><pre>1591</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>void RISCVInsertVSETVLI::insertReadVL(MachineBasicBlock &amp;MBB) {</pre></td></tr><tr><td class='line-number'><a name='L1592' href='#L1592'><pre>1592</pre></a></td><td class='covered-line'><pre>1.22M</pre></td><td class='code'><pre>  for (auto I = MBB.begin(), E = MBB.end(); I != E;) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1592' href='#L1592'><span>1592:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.10M</span>, <span class='None'>False</span>: <span class='covered-line'>117k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1593' href='#L1593'><pre>1593</pre></a></td><td class='covered-line'><pre>1.10M</pre></td><td class='code'><pre>    MachineInstr &amp;MI = *I++;</pre></td></tr><tr><td class='line-number'><a name='L1594' href='#L1594'><pre>1594</pre></a></td><td class='covered-line'><pre>1.10M</pre></td><td class='code'><pre>    if (RISCV::isFaultFirstLoad(MI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1594' href='#L1594'><span>1594:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>726</span>, <span class='None'>False</span>: <span class='covered-line'>1.10M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1595' href='#L1595'><pre>1595</pre></a></td><td class='covered-line'><pre>726</pre></td><td class='code'><pre>      Register VLOutput = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1596' href='#L1596'><pre>1596</pre></a></td><td class='covered-line'><pre>726</pre></td><td class='code'><pre>      if (!MRI-&gt;use_nodbg_empty(VLOutput))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1596' href='#L1596'><span>1596:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>706</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1597' href='#L1597'><pre>1597</pre></a></td><td class='covered-line'><pre>706</pre></td><td class='code'><pre>        BuildMI(MBB, I, MI.getDebugLoc(), TII-&gt;get(RISCV::PseudoReadVL),</pre></td></tr><tr><td class='line-number'><a name='L1598' href='#L1598'><pre>1598</pre></a></td><td class='covered-line'><pre>706</pre></td><td class='code'><pre>                VLOutput);</pre></td></tr><tr><td class='line-number'><a name='L1599' href='#L1599'><pre>1599</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // We don&apos;t use the vl output of the VLEFF/VLSEGFF anymore.</pre></td></tr><tr><td class='line-number'><a name='L1600' href='#L1600'><pre>1600</pre></a></td><td class='covered-line'><pre>726</pre></td><td class='code'><pre>      MI.getOperand(1).setReg(RISCV::X0);</pre></td></tr><tr><td class='line-number'><a name='L1601' href='#L1601'><pre>1601</pre></a></td><td class='covered-line'><pre>726</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1602' href='#L1602'><pre>1602</pre></a></td><td class='covered-line'><pre>1.10M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1603' href='#L1603'><pre>1603</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1604' href='#L1604'><pre>1604</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1605' href='#L1605'><pre>1605</pre></a></td><td class='covered-line'><pre>141k</pre></td><td class='code'><pre>bool RISCVInsertVSETVLI::runOnMachineFunction(MachineFunction &amp;MF) {</pre></td></tr><tr><td class='line-number'><a name='L1606' href='#L1606'><pre>1606</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Skip if the vector extension is not enabled.</pre></td></tr><tr><td class='line-number'><a name='L1607' href='#L1607'><pre>1607</pre></a></td><td class='covered-line'><pre>141k</pre></td><td class='code'><pre>  ST = &amp;MF.getSubtarget&lt;RISCVSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1608' href='#L1608'><pre>1608</pre></a></td><td class='covered-line'><pre>141k</pre></td><td class='code'><pre>  if (!ST-&gt;hasVInstructions())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1608' href='#L1608'><span>1608:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29.4k</span>, <span class='None'>False</span>: <span class='covered-line'>112k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1609' href='#L1609'><pre>1609</pre></a></td><td class='covered-line'><pre>29.4k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1610' href='#L1610'><pre>1610</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1611' href='#L1611'><pre>1611</pre></a></td><td class='covered-line'><pre>112k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Entering InsertVSETVLI for &quot; &lt;&lt; MF.getName() &lt;&lt; &quot;\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>112k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>112k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>2</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>2</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>112k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>112k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1612' href='#L1612'><pre>1612</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1613' href='#L1613'><pre>1613</pre></a></td><td class='covered-line'><pre>112k</pre></td><td class='code'><pre>  TII = ST-&gt;getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L1614' href='#L1614'><pre>1614</pre></a></td><td class='covered-line'><pre>112k</pre></td><td class='code'><pre>  MRI = &amp;MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L1615' href='#L1615'><pre>1615</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1616' href='#L1616'><pre>1616</pre></a></td><td class='covered-line'><pre>112k</pre></td><td class='code'><pre>  assert(BlockInfo.empty() &amp;&amp; &quot;Expect empty block infos&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1617' href='#L1617'><pre>1617</pre></a></td><td class='covered-line'><pre>112k</pre></td><td class='code'><pre>  BlockInfo.resize(MF.getNumBlockIDs());</pre></td></tr><tr><td class='line-number'><a name='L1618' href='#L1618'><pre>1618</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1619' href='#L1619'><pre>1619</pre></a></td><td class='covered-line'><pre>112k</pre></td><td class='code'><pre>  bool HaveVectorOp = false;</pre></td></tr><tr><td class='line-number'><a name='L1620' href='#L1620'><pre>1620</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1621' href='#L1621'><pre>1621</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Phase 1 - determine how VL/VTYPE are affected by the each block.</pre></td></tr><tr><td class='line-number'><a name='L1622' href='#L1622'><pre>1622</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>  for (const MachineBasicBlock &amp;MBB : MF) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1622' href='#L1622'><span>1622:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>119k</span>, <span class='None'>False</span>: <span class='covered-line'>112k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1623' href='#L1623'><pre>1623</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>    VSETVLIInfo TmpStatus;</pre></td></tr><tr><td class='line-number'><a name='L1624' href='#L1624'><pre>1624</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>    HaveVectorOp |= computeVLVTYPEChanges(MBB, TmpStatus);</pre></td></tr><tr><td class='line-number'><a name='L1625' href='#L1625'><pre>1625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Initial exit state is whatever change we found in the block.</pre></td></tr><tr><td class='line-number'><a name='L1626' href='#L1626'><pre>1626</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>    BlockData &amp;BBInfo = BlockInfo[MBB.getNumber()];</pre></td></tr><tr><td class='line-number'><a name='L1627' href='#L1627'><pre>1627</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>    BBInfo.Exit = TmpStatus;</pre></td></tr><tr><td class='line-number'><a name='L1628' href='#L1628'><pre>1628</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Initial exit state of &quot; &lt;&lt; printMBBReference(MBB)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>10</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>10</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>119k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1629' href='#L1629'><pre>1629</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>                      &lt;&lt; &quot; is &quot; &lt;&lt; BBInfo.Exit &lt;&lt; &quot;\n&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1630' href='#L1630'><pre>1630</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1631' href='#L1631'><pre>1631</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1632' href='#L1632'><pre>1632</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1633' href='#L1633'><pre>1633</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we didn&apos;t find any instructions that need VSETVLI, we&apos;re done.</pre></td></tr><tr><td class='line-number'><a name='L1634' href='#L1634'><pre>1634</pre></a></td><td class='covered-line'><pre>112k</pre></td><td class='code'><pre>  if (!HaveVectorOp) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1634' href='#L1634'><span>1634:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.53k</span>, <span class='None'>False</span>: <span class='covered-line'>110k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1635' href='#L1635'><pre>1635</pre></a></td><td class='covered-line'><pre>1.53k</pre></td><td class='code'><pre>    BlockInfo.clear();</pre></td></tr><tr><td class='line-number'><a name='L1636' href='#L1636'><pre>1636</pre></a></td><td class='covered-line'><pre>1.53k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1637' href='#L1637'><pre>1637</pre></a></td><td class='covered-line'><pre>1.53k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1638' href='#L1638'><pre>1638</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1639' href='#L1639'><pre>1639</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Phase 2 - determine the exit VL/VTYPE from each block. We add all</pre></td></tr><tr><td class='line-number'><a name='L1640' href='#L1640'><pre>1640</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // blocks to the list here, but will also add any that need to be revisited</pre></td></tr><tr><td class='line-number'><a name='L1641' href='#L1641'><pre>1641</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // during Phase 2 processing.</pre></td></tr><tr><td class='line-number'><a name='L1642' href='#L1642'><pre>1642</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>  <div class='tooltip'>for (const MachineBasicBlock &amp;MBB : MF)<span class='tooltip-content'>110k</span></div> {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1642' href='#L1642'><span>1642:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>117k</span>, <span class='None'>False</span>: <span class='covered-line'>110k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1643' href='#L1643'><pre>1643</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>    WorkList.push(&amp;MBB);</pre></td></tr><tr><td class='line-number'><a name='L1644' href='#L1644'><pre>1644</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>    BlockInfo[MBB.getNumber()].InQueue = true;</pre></td></tr><tr><td class='line-number'><a name='L1645' href='#L1645'><pre>1645</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1646' href='#L1646'><pre>1646</pre></a></td><td class='covered-line'><pre>228k</pre></td><td class='code'><pre>  while (!WorkList.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1646' href='#L1646'><span>1646:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>117k</span>, <span class='None'>False</span>: <span class='covered-line'>110k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1647' href='#L1647'><pre>1647</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>    const MachineBasicBlock &amp;MBB = *WorkList.front();</pre></td></tr><tr><td class='line-number'><a name='L1648' href='#L1648'><pre>1648</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>    WorkList.pop();</pre></td></tr><tr><td class='line-number'><a name='L1649' href='#L1649'><pre>1649</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>    computeIncomingVLVTYPE(MBB);</pre></td></tr><tr><td class='line-number'><a name='L1650' href='#L1650'><pre>1650</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1651' href='#L1651'><pre>1651</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1652' href='#L1652'><pre>1652</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Perform partial redundancy elimination of vsetvli transitions.</pre></td></tr><tr><td class='line-number'><a name='L1653' href='#L1653'><pre>1653</pre></a></td><td class='covered-line'><pre>110k</pre></td><td class='code'><pre>  for (MachineBasicBlock &amp;MBB : MF)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1653' href='#L1653'><span>1653:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>117k</span>, <span class='None'>False</span>: <span class='covered-line'>110k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1654' href='#L1654'><pre>1654</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>    doPRE(MBB);</pre></td></tr><tr><td class='line-number'><a name='L1655' href='#L1655'><pre>1655</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1656' href='#L1656'><pre>1656</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Phase 3 - add any vsetvli instructions needed in the block. Use the</pre></td></tr><tr><td class='line-number'><a name='L1657' href='#L1657'><pre>1657</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Phase 2 information to avoid adding vsetvlis before the first vector</pre></td></tr><tr><td class='line-number'><a name='L1658' href='#L1658'><pre>1658</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instruction in the block if the VL/VTYPE is satisfied by its</pre></td></tr><tr><td class='line-number'><a name='L1659' href='#L1659'><pre>1659</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // predecessors.</pre></td></tr><tr><td class='line-number'><a name='L1660' href='#L1660'><pre>1660</pre></a></td><td class='covered-line'><pre>110k</pre></td><td class='code'><pre>  for (MachineBasicBlock &amp;MBB : MF)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1660' href='#L1660'><span>1660:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>117k</span>, <span class='None'>False</span>: <span class='covered-line'>110k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1661' href='#L1661'><pre>1661</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>    emitVSETVLIs(MBB);</pre></td></tr><tr><td class='line-number'><a name='L1662' href='#L1662'><pre>1662</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1663' href='#L1663'><pre>1663</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Now that all vsetvlis are explicit, go through and do block local</pre></td></tr><tr><td class='line-number'><a name='L1664' href='#L1664'><pre>1664</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // DSE and peephole based demanded fields based transforms.  Note that</pre></td></tr><tr><td class='line-number'><a name='L1665' href='#L1665'><pre>1665</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // this *must* be done outside the main dataflow so long as we allow</pre></td></tr><tr><td class='line-number'><a name='L1666' href='#L1666'><pre>1666</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // any cross block analysis within the dataflow.  We can&apos;t have both</pre></td></tr><tr><td class='line-number'><a name='L1667' href='#L1667'><pre>1667</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // demanded fields based mutation and non-local analysis in the</pre></td></tr><tr><td class='line-number'><a name='L1668' href='#L1668'><pre>1668</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // dataflow at the same time without introducing inconsistencies.</pre></td></tr><tr><td class='line-number'><a name='L1669' href='#L1669'><pre>1669</pre></a></td><td class='covered-line'><pre>110k</pre></td><td class='code'><pre>  for (MachineBasicBlock &amp;MBB : MF)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1669' href='#L1669'><span>1669:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>117k</span>, <span class='None'>False</span>: <span class='covered-line'>110k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1670' href='#L1670'><pre>1670</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>    doLocalPostpass(MBB);</pre></td></tr><tr><td class='line-number'><a name='L1671' href='#L1671'><pre>1671</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1672' href='#L1672'><pre>1672</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Insert PseudoReadVL after VLEFF/VLSEGFF and replace it with the vl output</pre></td></tr><tr><td class='line-number'><a name='L1673' href='#L1673'><pre>1673</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // of VLEFF/VLSEGFF.</pre></td></tr><tr><td class='line-number'><a name='L1674' href='#L1674'><pre>1674</pre></a></td><td class='covered-line'><pre>110k</pre></td><td class='code'><pre>  for (MachineBasicBlock &amp;MBB : MF)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1674' href='#L1674'><span>1674:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>117k</span>, <span class='None'>False</span>: <span class='covered-line'>110k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1675' href='#L1675'><pre>1675</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>    insertReadVL(MBB);</pre></td></tr><tr><td class='line-number'><a name='L1676' href='#L1676'><pre>1676</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1677' href='#L1677'><pre>1677</pre></a></td><td class='covered-line'><pre>110k</pre></td><td class='code'><pre>  BlockInfo.clear();</pre></td></tr><tr><td class='line-number'><a name='L1678' href='#L1678'><pre>1678</pre></a></td><td class='covered-line'><pre>110k</pre></td><td class='code'><pre>  return HaveVectorOp;</pre></td></tr><tr><td class='line-number'><a name='L1679' href='#L1679'><pre>1679</pre></a></td><td class='covered-line'><pre>112k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1680' href='#L1680'><pre>1680</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1681' href='#L1681'><pre>1681</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Returns an instance of the Insert VSETVLI pass.</pre></td></tr><tr><td class='line-number'><a name='L1682' href='#L1682'><pre>1682</pre></a></td><td class='covered-line'><pre>4.31k</pre></td><td class='code'><pre>FunctionPass *llvm::createRISCVInsertVSETVLIPass() {</pre></td></tr><tr><td class='line-number'><a name='L1683' href='#L1683'><pre>1683</pre></a></td><td class='covered-line'><pre>4.31k</pre></td><td class='code'><pre>  return new RISCVInsertVSETVLI();</pre></td></tr><tr><td class='line-number'><a name='L1684' href='#L1684'><pre>1684</pre></a></td><td class='covered-line'><pre>4.31k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>