<Processor name="K32L3A60_cm4" description="K32L3A60VPJ1A_cm4">
  <RegisterGroup name="MSCM" start="0x40001000" description="MSCM">
    <Register start="+0" size="4" name="CPxTYPE" access="ReadOnly" description="Processor X Type Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="RYPZ" description="Processor x Revision" />
      <BitField start="8" size="24" name="PERSONALITY" description="Processor x Personality" />
    </Register>
    <Register start="+0x4" size="4" name="CPxNUM" access="ReadOnly" description="Processor X Number Register" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="CPN" description="Processor x Number" />
    </Register>
    <Register start="+0x8" size="4" name="CPxMASTER" access="ReadOnly" description="Processor X Master Register" reset_value="0" reset_mask="0xFFFFFFC0">
      <BitField start="0" size="6" name="PPMN" description="Processor x Physical Master Number" />
    </Register>
    <Register start="+0xC" size="4" name="CPxCOUNT" access="ReadOnly" description="Processor X Count Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PCNT" description="Processor Count" />
    </Register>
    <Register start="+0x10" size="4" name="CPxCFG0" access="ReadOnly" description="Processor X Configuration Register 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="DCWY" description="Level 1 Data Cache Ways" />
      <BitField start="8" size="8" name="DCSZ" description="Level 1 Data Cache Size" />
      <BitField start="16" size="8" name="ICWY" description="Level 1 Instruction Cache Ways" />
      <BitField start="24" size="8" name="ICSZ" description="Level 1 Instruction Cache Size" />
    </Register>
    <Register start="+0x14" size="4" name="CPxCFG1" access="ReadOnly" description="Processor X Configuration Register 1" reset_value="0" reset_mask="0xFFFF">
      <BitField start="16" size="8" name="L2WY" description="Level 2 Instruction Cache Ways" />
      <BitField start="24" size="8" name="L2SZ" description="Level 2 Instruction Cache Size" />
    </Register>
    <Register start="+0x18" size="4" name="CPxCFG2" access="ReadOnly" description="Processor X Configuration Register 2" reset_value="0x10001" reset_mask="0xFF00FF">
      <BitField start="8" size="8" name="TMUSZ" description="Tightly-coupled Memory Upper Size" />
      <BitField start="24" size="8" name="TMLSZ" description="Tightly-coupled Memory Lower Size" />
    </Register>
    <Register start="+0x1C" size="4" name="CPxCFG3" access="ReadOnly" description="Processor X Configuration Register 3" reset_value="0" reset_mask="0xFFFFFC80">
      <BitField start="0" size="1" name="FPU" description="Floating Point Unit">
        <Enum name="FPU_0" start="0" description="FPU support is not included." />
        <Enum name="FPU_1" start="0x1" description="FPU support is included." />
      </BitField>
      <BitField start="1" size="1" name="SIMD" description="SIMD/NEON instruction support">
        <Enum name="SIMD_0" start="0" description="SIMD/NEON support is not included." />
        <Enum name="SIMD_1" start="0x1" description="SIMD/NEON support is included." />
      </BitField>
      <BitField start="2" size="1" name="JAZ" description="Jazelle support">
        <Enum name="JAZ_0" start="0" description="Jazelle support is not included." />
        <Enum name="JAZ_1" start="0x1" description="Jazelle support is included." />
      </BitField>
      <BitField start="3" size="1" name="MMU" description="Memory Management Unit">
        <Enum name="MMU_0" start="0" description="MMU support is not included." />
        <Enum name="MMU_1" start="0x1" description="MMU support is included." />
      </BitField>
      <BitField start="4" size="1" name="TZ" description="Trust Zone">
        <Enum name="TZ_0" start="0" description="Trust Zone support is not included." />
        <Enum name="TZ_1" start="0x1" description="Trust Zone support is included." />
      </BitField>
      <BitField start="5" size="1" name="CMP" description="Core Memory Protection unit">
        <Enum name="CMP_0" start="0" description="Core Memory Protection is not included." />
        <Enum name="CMP_1" start="0x1" description="Core Memory Protection is included." />
      </BitField>
      <BitField start="6" size="1" name="BB" description="Bit Banding">
        <Enum name="BB_0" start="0" description="Bit Banding is not supported." />
        <Enum name="BB_1" start="0x1" description="Bit Banding is supported." />
      </BitField>
      <BitField start="8" size="2" name="SBP" description="System Bus Ports" />
    </Register>
    <Register start="+0x20" size="4" name="CP0TYPE" access="ReadOnly" description="Processor 0 Type Register" reset_value="0x434D3401" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RYPZ" description="Processor 0 Revision" />
      <BitField start="8" size="24" name="PERSONALITY" description="Processor 0 Personality" />
    </Register>
    <Register start="+0x24" size="4" name="CP0NUM" access="ReadOnly" description="Processor 0 Number Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CPN" description="Processor 0 Number" />
    </Register>
    <Register start="+0x28" size="4" name="CP0MASTER" access="ReadOnly" description="Processor 0 Master Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PPMN" description="Processor 0 Physical Master Number" />
    </Register>
    <Register start="+0x2C" size="4" name="CP0COUNT" access="ReadOnly" description="Processor 0 Count Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PCNT" description="Processor Count" />
    </Register>
    <Register start="+0x30" size="4" name="CP0CFG0" access="ReadOnly" description="Processor 0 Configuration Register 0" reset_value="0x3000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DCWY" description="Level 1 Data Cache Ways" />
      <BitField start="8" size="8" name="DCSZ" description="Level 1 Data Cache Size" />
      <BitField start="16" size="8" name="ICWY" description="Level 1 Instruction Cache Ways" />
      <BitField start="24" size="8" name="ICSZ" description="Level 1 Instruction Cache Size" />
    </Register>
    <Register start="+0x34" size="4" name="CP0CFG1" access="ReadOnly" description="Processor 0 Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="L2WY" description="Level 2 Instruction Cache Ways" />
      <BitField start="24" size="8" name="L2SZ" description="Level 2 Instruction Cache Size" />
    </Register>
    <Register start="+0x38" size="4" name="CP0CFG2" access="ReadOnly" description="Processor 0 Configuration Register 2" reset_value="0x7010901" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="8" name="TMUSZ" description="Tightly-coupled Memory Upper Size" />
      <BitField start="24" size="8" name="TMLSZ" description="Tightly-coupled Memory Lower Size" />
    </Register>
    <Register start="+0x3C" size="4" name="CP0CFG3" access="ReadOnly" description="Processor 0 Configuration Register 3" reset_value="0x121" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FPU" description="Floating Point Unit">
        <Enum name="FPU_0" start="0" description="FPU support is not included." />
        <Enum name="FPU_1" start="0x1" description="FPU support is included." />
      </BitField>
      <BitField start="1" size="1" name="SIMD" description="SIMD/NEON instruction support">
        <Enum name="SIMD_0" start="0" description="SIMD/NEON support is not included." />
        <Enum name="SIMD_1" start="0x1" description="SIMD/NEON support is included." />
      </BitField>
      <BitField start="2" size="1" name="JAZ" description="Jazelle support">
        <Enum name="JAZ_0" start="0" description="Jazelle support is not included." />
        <Enum name="JAZ_1" start="0x1" description="Jazelle support is included." />
      </BitField>
      <BitField start="3" size="1" name="MMU" description="Memory Management Unit">
        <Enum name="MMU_0" start="0" description="MMU support is not included." />
        <Enum name="MMU_1" start="0x1" description="MMU support is included." />
      </BitField>
      <BitField start="4" size="1" name="TZ" description="Trust Zone">
        <Enum name="TZ_0" start="0" description="Trust Zone support is not included." />
        <Enum name="TZ_1" start="0x1" description="Trust Zone support is included." />
      </BitField>
      <BitField start="5" size="1" name="CMP" description="Core Memory Protection unit">
        <Enum name="CMP_0" start="0" description="Core Memory Protection is not included." />
        <Enum name="CMP_1" start="0x1" description="Core Memory Protection is included." />
      </BitField>
      <BitField start="6" size="1" name="BB" description="Bit Banding">
        <Enum name="BB_0" start="0" description="Bit Banding is not supported." />
        <Enum name="BB_1" start="0x1" description="Bit Banding is supported." />
      </BitField>
      <BitField start="8" size="2" name="SBP" description="System Bus Ports" />
    </Register>
    <Register start="+0x40" size="4" name="CP1TYPE" access="ReadOnly" description="Processor 1 Type Register" reset_value="0x434D3001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RYPZ" description="Processor 1 Revision" />
      <BitField start="8" size="24" name="PERSONALITY" description="Processor 1 Personality" />
    </Register>
    <Register start="+0x44" size="4" name="CP1NUM" access="ReadOnly" description="Processor 1 Number Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CPN" description="Processor 1 Number" />
    </Register>
    <Register start="+0x48" size="4" name="CP1MASTER" access="ReadOnly" description="Processor 1 Master Register" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PPMN" description="Processor 1 Physical Master Number" />
    </Register>
    <Register start="+0x4C" size="4" name="CP1COUNT" access="ReadOnly" description="Processor 1 Count Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PCNT" description="Processor Count" />
    </Register>
    <Register start="+0x50" size="4" name="CP1CFG0" access="ReadOnly" description="Processor 1 Configuration Register 0" reset_value="0x3000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DCWY" description="Level 1 Data Cache Ways" />
      <BitField start="8" size="8" name="DCSZ" description="Level 1 Data Cache Size" />
      <BitField start="16" size="8" name="ICWY" description="Level 1 Instruction Cache Ways" />
      <BitField start="24" size="8" name="ICSZ" description="Level 1 Instruction Cache Size" />
    </Register>
    <Register start="+0x54" size="4" name="CP1CFG1" access="ReadOnly" description="Processor 1 Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="L2WY" description="Level 2 Instruction Cache Ways" />
      <BitField start="24" size="8" name="L2SZ" description="Level 2 Instruction Cache Size" />
    </Register>
    <Register start="+0x58" size="4" name="CP1CFG2" access="ReadOnly" description="Processor 1 Configuration Register 2" reset_value="0x8010001" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="8" name="TMUSZ" description="Tightly-coupled Memory Upper Size" />
      <BitField start="24" size="8" name="TMLSZ" description="Tightly-coupled Memory Lower Size" />
    </Register>
    <Register start="+0x5C" size="4" name="CP1CFG3" access="ReadOnly" description="Processor 1 Configuration Register 3" reset_value="0x120" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FPU" description="Floating Point Unit">
        <Enum name="FPU_0" start="0" description="FPU support is not included." />
        <Enum name="FPU_1" start="0x1" description="FPU support is included." />
      </BitField>
      <BitField start="1" size="1" name="SIMD" description="SIMD/NEON instruction support">
        <Enum name="SIMD_0" start="0" description="SIMD/NEON support is not included." />
        <Enum name="SIMD_1" start="0x1" description="SIMD/NEON support is included." />
      </BitField>
      <BitField start="2" size="1" name="JAZ" description="Jazelle support">
        <Enum name="JAZ_0" start="0" description="Jazelle support is not included." />
        <Enum name="JAZ_1" start="0x1" description="Jazelle support is included." />
      </BitField>
      <BitField start="3" size="1" name="MMU" description="Memory Management Unit">
        <Enum name="MMU_0" start="0" description="MMU support is not included." />
        <Enum name="MMU_1" start="0x1" description="MMU support is included." />
      </BitField>
      <BitField start="4" size="1" name="TZ" description="Trust Zone">
        <Enum name="TZ_0" start="0" description="Trust Zone support is not included." />
        <Enum name="TZ_1" start="0x1" description="Trust Zone support is included." />
      </BitField>
      <BitField start="5" size="1" name="CMP" description="Core Memory Protection unit">
        <Enum name="CMP_0" start="0" description="Core Memory Protection is not included." />
        <Enum name="CMP_1" start="0x1" description="Core Memory Protection is included." />
      </BitField>
      <BitField start="6" size="1" name="BB" description="Bit Banding">
        <Enum name="BB_0" start="0" description="Bit Banding is not supported." />
        <Enum name="BB_1" start="0x1" description="Bit Banding is supported." />
      </BitField>
      <BitField start="8" size="2" name="SBP" description="System Bus Ports" />
    </Register>
    <Register start="+0x400" size="4" name="OCMDR0" access="Read/Write" description="On-Chip Memory Descriptor Register" reset_value="0xCB089000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="2" name="OCM1" description="OCMEM Control Field 1" />
      <BitField start="12" size="1" name="OCMPU" description="OCMPU" />
      <BitField start="13" size="3" name="OCMT" description="OCMT">
        <Enum name="OCMT_3" start="0x3" description="OCMEMn is a ROM." />
        <Enum name="OCMT_4" start="0x4" description="OCMEMn is a Program Flash." />
        <Enum name="OCMT_6" start="0x6" description="OCMEMn is an EEE." />
      </BitField>
      <BitField start="16" size="1" name="RO" description="RO">
        <Enum name="RO_0" start="0" description="Writes to the OCMDRn[11:0] are allowed" />
        <Enum name="RO_1" start="0x1" description="Writes to the OCMDRn[11:0] are ignored" />
      </BitField>
      <BitField start="17" size="3" name="OCMW" description="OCMW">
        <Enum name="OCMW_2" start="0x2" description="OCMEMn 32-bits wide" />
        <Enum name="OCMW_3" start="0x3" description="OCMEMn 64-bits wide" />
        <Enum name="OCMW_4" start="0x4" description="OCMEMn 128-bits wide" />
        <Enum name="OCMW_5" start="0x5" description="OCMEMn 256-bits wide" />
      </BitField>
      <BitField start="24" size="4" name="OCMSZ" description="OCMSZ">
        <Enum name="OCMSZ_0" start="0" description="no OCMEMn" />
        <Enum name="OCMSZ_1" start="0x1" description="1KB OCMEMn" />
        <Enum name="OCMSZ_2" start="0x2" description="2KB OCMEMn" />
        <Enum name="OCMSZ_3" start="0x3" description="4KB OCMEMn" />
        <Enum name="OCMSZ_4" start="0x4" description="8KB OCMEMn" />
        <Enum name="OCMSZ_5" start="0x5" description="16KB OCMEMn" />
        <Enum name="OCMSZ_6" start="0x6" description="32KB OCMEMn" />
        <Enum name="OCMSZ_7" start="0x7" description="64KB OCMEMn" />
        <Enum name="OCMSZ_8" start="0x8" description="128KB OCMEMn" />
        <Enum name="OCMSZ_9" start="0x9" description="256KB OCMEMn" />
        <Enum name="OCMSZ_10" start="0xA" description="512KB OCMEMn" />
        <Enum name="OCMSZ_11" start="0xB" description="1MB OCMEMn" />
        <Enum name="OCMSZ_12" start="0xC" description="2MB OCMEMn" />
        <Enum name="OCMSZ_13" start="0xD" description="4MB OCMEMn" />
        <Enum name="OCMSZ_14" start="0xE" description="8MB OCMEMn" />
        <Enum name="OCMSZ_15" start="0xF" description="16MB OCMEMn" />
      </BitField>
      <BitField start="28" size="1" name="OCMSZH" description="OCMSZH">
        <Enum name="OCMSZH_0" start="0" description="OCMEMn is a power-of-2 capacity." />
        <Enum name="OCMSZH_1" start="0x1" description="OCMEMn is not a power-of-2, with a capacity is 0.75 * OCMSZ." />
      </BitField>
      <BitField start="31" size="1" name="V" description="V">
        <Enum name="V_0" start="0" description="OCMEMn is not present." />
        <Enum name="V_1" start="0x1" description="OCMEMn is present." />
      </BitField>
    </Register>
    <Register start="+0x404" size="4" name="OCMDR1" access="Read/Write" description="On-Chip Memory Descriptor Register" reset_value="0xC7069000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="2" name="OCM1" description="OCMEM Control Field 1" />
      <BitField start="12" size="1" name="OCMPU" description="OCMPU" />
      <BitField start="13" size="3" name="OCMT" description="OCMT">
        <Enum name="OCMT_3" start="0x3" description="OCMEMn is a ROM." />
        <Enum name="OCMT_4" start="0x4" description="OCMEMn is a Program Flash." />
        <Enum name="OCMT_6" start="0x6" description="OCMEMn is an EEE." />
      </BitField>
      <BitField start="16" size="1" name="RO" description="RO">
        <Enum name="RO_0" start="0" description="Writes to the OCMDRn[11:0] are allowed" />
        <Enum name="RO_1" start="0x1" description="Writes to the OCMDRn[11:0] are ignored" />
      </BitField>
      <BitField start="17" size="3" name="OCMW" description="OCMW">
        <Enum name="OCMW_2" start="0x2" description="OCMEMn 32-bits wide" />
        <Enum name="OCMW_3" start="0x3" description="OCMEMn 64-bits wide" />
        <Enum name="OCMW_4" start="0x4" description="OCMEMn 128-bits wide" />
        <Enum name="OCMW_5" start="0x5" description="OCMEMn 256-bits wide" />
      </BitField>
      <BitField start="24" size="4" name="OCMSZ" description="OCMSZ">
        <Enum name="OCMSZ_0" start="0" description="no OCMEMn" />
        <Enum name="OCMSZ_1" start="0x1" description="1KB OCMEMn" />
        <Enum name="OCMSZ_2" start="0x2" description="2KB OCMEMn" />
        <Enum name="OCMSZ_3" start="0x3" description="4KB OCMEMn" />
        <Enum name="OCMSZ_4" start="0x4" description="8KB OCMEMn" />
        <Enum name="OCMSZ_5" start="0x5" description="16KB OCMEMn" />
        <Enum name="OCMSZ_6" start="0x6" description="32KB OCMEMn" />
        <Enum name="OCMSZ_7" start="0x7" description="64KB OCMEMn" />
        <Enum name="OCMSZ_8" start="0x8" description="128KB OCMEMn" />
        <Enum name="OCMSZ_9" start="0x9" description="256KB OCMEMn" />
        <Enum name="OCMSZ_10" start="0xA" description="512KB OCMEMn" />
        <Enum name="OCMSZ_11" start="0xB" description="1MB OCMEMn" />
        <Enum name="OCMSZ_12" start="0xC" description="2MB OCMEMn" />
        <Enum name="OCMSZ_13" start="0xD" description="4MB OCMEMn" />
        <Enum name="OCMSZ_14" start="0xE" description="8MB OCMEMn" />
        <Enum name="OCMSZ_15" start="0xF" description="16MB OCMEMn" />
      </BitField>
      <BitField start="28" size="1" name="OCMSZH" description="OCMSZH">
        <Enum name="OCMSZH_0" start="0" description="OCMEMn is a power-of-2 capacity." />
        <Enum name="OCMSZH_1" start="0x1" description="OCMEMn is not a power-of-2, with a capacity is 0.75 * OCMSZ." />
      </BitField>
      <BitField start="31" size="1" name="V" description="V">
        <Enum name="V_0" start="0" description="OCMEMn is not present." />
        <Enum name="V_1" start="0x1" description="OCMEMn is present." />
      </BitField>
    </Register>
    <Register start="+0x408" size="4" name="OCMDR2" access="Read/Write" description="On-Chip Memory Descriptor Register" reset_value="0xC004D000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="1" name="OCMPU" description="OCMPU" />
      <BitField start="13" size="3" name="OCMT" description="OCMT">
        <Enum name="OCMT_3" start="0x3" description="OCMEMn is a ROM." />
        <Enum name="OCMT_4" start="0x4" description="OCMEMn is a Program Flash." />
        <Enum name="OCMT_6" start="0x6" description="OCMEMn is an EEE." />
      </BitField>
      <BitField start="16" size="1" name="RO" description="RO">
        <Enum name="RO_0" start="0" description="Writes to the OCMDRn[11:0] are allowed" />
        <Enum name="RO_1" start="0x1" description="Writes to the OCMDRn[11:0] are ignored" />
      </BitField>
      <BitField start="17" size="3" name="OCMW" description="OCMW">
        <Enum name="OCMW_2" start="0x2" description="OCMEMn 32-bits wide" />
        <Enum name="OCMW_3" start="0x3" description="OCMEMn 64-bits wide" />
        <Enum name="OCMW_4" start="0x4" description="OCMEMn 128-bits wide" />
        <Enum name="OCMW_5" start="0x5" description="OCMEMn 256-bits wide" />
      </BitField>
      <BitField start="24" size="4" name="OCMSZ" description="OCMSZ">
        <Enum name="OCMSZ_0" start="0" description="no OCMEMn" />
        <Enum name="OCMSZ_1" start="0x1" description="1KB OCMEMn" />
        <Enum name="OCMSZ_2" start="0x2" description="2KB OCMEMn" />
        <Enum name="OCMSZ_3" start="0x3" description="4KB OCMEMn" />
        <Enum name="OCMSZ_4" start="0x4" description="8KB OCMEMn" />
        <Enum name="OCMSZ_5" start="0x5" description="16KB OCMEMn" />
        <Enum name="OCMSZ_6" start="0x6" description="32KB OCMEMn" />
        <Enum name="OCMSZ_7" start="0x7" description="64KB OCMEMn" />
        <Enum name="OCMSZ_8" start="0x8" description="128KB OCMEMn" />
        <Enum name="OCMSZ_9" start="0x9" description="256KB OCMEMn" />
        <Enum name="OCMSZ_10" start="0xA" description="512KB OCMEMn" />
        <Enum name="OCMSZ_11" start="0xB" description="1MB OCMEMn" />
        <Enum name="OCMSZ_12" start="0xC" description="2MB OCMEMn" />
        <Enum name="OCMSZ_13" start="0xD" description="4MB OCMEMn" />
        <Enum name="OCMSZ_14" start="0xE" description="8MB OCMEMn" />
        <Enum name="OCMSZ_15" start="0xF" description="16MB OCMEMn" />
      </BitField>
      <BitField start="28" size="1" name="OCMSZH" description="OCMSZH">
        <Enum name="OCMSZH_0" start="0" description="OCMEMn is a power-of-2 capacity." />
        <Enum name="OCMSZH_1" start="0x1" description="OCMEMn is not a power-of-2, with a capacity is 0.75 * OCMSZ." />
      </BitField>
      <BitField start="31" size="1" name="V" description="V">
        <Enum name="V_0" start="0" description="OCMEMn is not present." />
        <Enum name="V_1" start="0x1" description="OCMEMn is present." />
      </BitField>
    </Register>
    <Register start="+0x40C" size="4" name="OCMDR3" access="Read/Write" description="On-Chip Memory Descriptor Register" reset_value="0xD7047000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="1" name="OCMPU" description="OCMPU" />
      <BitField start="13" size="3" name="OCMT" description="OCMT">
        <Enum name="OCMT_3" start="0x3" description="OCMEMn is a ROM." />
        <Enum name="OCMT_4" start="0x4" description="OCMEMn is a Program Flash." />
        <Enum name="OCMT_6" start="0x6" description="OCMEMn is an EEE." />
      </BitField>
      <BitField start="16" size="1" name="RO" description="RO">
        <Enum name="RO_0" start="0" description="Writes to the OCMDRn[11:0] are allowed" />
        <Enum name="RO_1" start="0x1" description="Writes to the OCMDRn[11:0] are ignored" />
      </BitField>
      <BitField start="17" size="3" name="OCMW" description="OCMW">
        <Enum name="OCMW_2" start="0x2" description="OCMEMn 32-bits wide" />
        <Enum name="OCMW_3" start="0x3" description="OCMEMn 64-bits wide" />
        <Enum name="OCMW_4" start="0x4" description="OCMEMn 128-bits wide" />
        <Enum name="OCMW_5" start="0x5" description="OCMEMn 256-bits wide" />
      </BitField>
      <BitField start="24" size="4" name="OCMSZ" description="OCMSZ">
        <Enum name="OCMSZ_0" start="0" description="no OCMEMn" />
        <Enum name="OCMSZ_1" start="0x1" description="1KB OCMEMn" />
        <Enum name="OCMSZ_2" start="0x2" description="2KB OCMEMn" />
        <Enum name="OCMSZ_3" start="0x3" description="4KB OCMEMn" />
        <Enum name="OCMSZ_4" start="0x4" description="8KB OCMEMn" />
        <Enum name="OCMSZ_5" start="0x5" description="16KB OCMEMn" />
        <Enum name="OCMSZ_6" start="0x6" description="32KB OCMEMn" />
        <Enum name="OCMSZ_7" start="0x7" description="64KB OCMEMn" />
        <Enum name="OCMSZ_8" start="0x8" description="128KB OCMEMn" />
        <Enum name="OCMSZ_9" start="0x9" description="256KB OCMEMn" />
        <Enum name="OCMSZ_10" start="0xA" description="512KB OCMEMn" />
        <Enum name="OCMSZ_11" start="0xB" description="1MB OCMEMn" />
        <Enum name="OCMSZ_12" start="0xC" description="2MB OCMEMn" />
        <Enum name="OCMSZ_13" start="0xD" description="4MB OCMEMn" />
        <Enum name="OCMSZ_14" start="0xE" description="8MB OCMEMn" />
        <Enum name="OCMSZ_15" start="0xF" description="16MB OCMEMn" />
      </BitField>
      <BitField start="28" size="1" name="OCMSZH" description="OCMSZH">
        <Enum name="OCMSZH_0" start="0" description="OCMEMn is a power-of-2 capacity." />
        <Enum name="OCMSZH_1" start="0x1" description="OCMEMn is not a power-of-2, with a capacity is 0.75 * OCMSZ." />
      </BitField>
      <BitField start="31" size="1" name="V" description="V">
        <Enum name="V_0" start="0" description="OCMEMn is not present." />
        <Enum name="V_1" start="0x1" description="OCMEMn is present." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="AXBS0" start="0x40004000" description="AXBS">
    <Register start="+0" size="4" name="PRS0" access="Read/Write" description="Priority Slave Registers" reset_value="0x501234" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0" description="Master 0 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="M0_0" start="0" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="M0_1" start="0x1" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="M0_2" start="0x2" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="M0_3" start="0x3" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="M0_4" start="0x4" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="M0_5" start="0x5" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="M0_6" start="0x6" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="M0_7" start="0x7" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="4" size="3" name="M1" description="Master 1 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="M1_0" start="0" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="M1_1" start="0x1" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="M1_2" start="0x2" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="M1_3" start="0x3" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="M1_4" start="0x4" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="M1_5" start="0x5" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="M1_6" start="0x6" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="M1_7" start="0x7" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="8" size="3" name="M2" description="Master 2 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="M2_0" start="0" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="M2_1" start="0x1" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="M2_2" start="0x2" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="M2_3" start="0x3" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="M2_4" start="0x4" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="M2_5" start="0x5" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="M2_6" start="0x6" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="M2_7" start="0x7" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="12" size="3" name="M3" description="Master 3 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="M3_0" start="0" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="M3_1" start="0x1" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="M3_2" start="0x2" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="M3_3" start="0x3" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="M3_4" start="0x4" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="M3_5" start="0x5" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="M3_6" start="0x6" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="M3_7" start="0x7" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="16" size="3" name="M4" description="Master 4 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="M4_0" start="0" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="M4_1" start="0x1" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="M4_2" start="0x2" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="M4_3" start="0x3" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="M4_4" start="0x4" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="M4_5" start="0x5" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="M4_6" start="0x6" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="M4_7" start="0x7" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="20" size="3" name="M5" description="Master 5 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="M5_0" start="0" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="M5_1" start="0x1" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="M5_2" start="0x2" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="M5_3" start="0x3" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="M5_4" start="0x4" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="M5_5" start="0x5" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="M5_6" start="0x6" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="M5_7" start="0x7" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="CRS0" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PARK" description="Park">
        <Enum name="PARK_0" start="0" description="Park on master port M0" />
        <Enum name="PARK_1" start="0x1" description="Park on master port M1" />
        <Enum name="PARK_2" start="0x2" description="Park on master port M2" />
        <Enum name="PARK_3" start="0x3" description="Park on master port M3" />
        <Enum name="PARK_4" start="0x4" description="Park on master port M4" />
        <Enum name="PARK_5" start="0x5" description="Park on master port M5" />
        <Enum name="PARK_6" start="0x6" description="Park on master port M6" />
        <Enum name="PARK_7" start="0x7" description="Park on master port M7" />
      </BitField>
      <BitField start="4" size="2" name="PCTL" description="Parking Control">
        <Enum name="PCTL_0" start="0" description="When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK field" />
        <Enum name="PCTL_1" start="0x1" description="When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port" />
        <Enum name="PCTL_2" start="0x2" description="When no master makes a request, the slave port is not parked on a master and the arbiter drives all outputs to a constant safe state" />
      </BitField>
      <BitField start="8" size="2" name="ARB" description="Arbitration Mode">
        <Enum name="ARB_0" start="0" description="Fixed priority" />
        <Enum name="ARB_1" start="0x1" description="Round-robin, or rotating, priority" />
      </BitField>
      <BitField start="30" size="1" name="HLP" description="Halt Low Priority">
        <Enum name="HLP_0" start="0" description="The low power mode request has the highest priority for arbitration on this slave port" />
        <Enum name="HLP_1" start="0x1" description="The low power mode request has the lowest initial priority for arbitration on this slave port" />
      </BitField>
      <BitField start="31" size="1" name="RO" description="Read Only">
        <Enum name="RO_0" start="0" description="The slave port's registers are writeable" />
        <Enum name="RO_1" start="0x1" description="The slave port's registers are read-only and cannot be written. Attempted writes have no effect on the registers and result in a bus error response." />
      </BitField>
    </Register>
    <Register start="+0x100" size="4" name="PRS1" access="Read/Write" description="Priority Slave Registers" reset_value="0x501234" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0" description="Master 0 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="M0_0" start="0" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="M0_1" start="0x1" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="M0_2" start="0x2" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="M0_3" start="0x3" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="M0_4" start="0x4" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="M0_5" start="0x5" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="M0_6" start="0x6" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="M0_7" start="0x7" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="4" size="3" name="M1" description="Master 1 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="M1_0" start="0" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="M1_1" start="0x1" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="M1_2" start="0x2" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="M1_3" start="0x3" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="M1_4" start="0x4" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="M1_5" start="0x5" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="M1_6" start="0x6" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="M1_7" start="0x7" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="8" size="3" name="M2" description="Master 2 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="M2_0" start="0" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="M2_1" start="0x1" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="M2_2" start="0x2" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="M2_3" start="0x3" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="M2_4" start="0x4" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="M2_5" start="0x5" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="M2_6" start="0x6" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="M2_7" start="0x7" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="12" size="3" name="M3" description="Master 3 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="M3_0" start="0" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="M3_1" start="0x1" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="M3_2" start="0x2" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="M3_3" start="0x3" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="M3_4" start="0x4" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="M3_5" start="0x5" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="M3_6" start="0x6" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="M3_7" start="0x7" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="16" size="3" name="M4" description="Master 4 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="M4_0" start="0" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="M4_1" start="0x1" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="M4_2" start="0x2" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="M4_3" start="0x3" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="M4_4" start="0x4" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="M4_5" start="0x5" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="M4_6" start="0x6" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="M4_7" start="0x7" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="20" size="3" name="M5" description="Master 5 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="M5_0" start="0" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="M5_1" start="0x1" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="M5_2" start="0x2" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="M5_3" start="0x3" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="M5_4" start="0x4" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="M5_5" start="0x5" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="M5_6" start="0x6" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="M5_7" start="0x7" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
    </Register>
    <Register start="+0x110" size="4" name="CRS1" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PARK" description="Park">
        <Enum name="PARK_0" start="0" description="Park on master port M0" />
        <Enum name="PARK_1" start="0x1" description="Park on master port M1" />
        <Enum name="PARK_2" start="0x2" description="Park on master port M2" />
        <Enum name="PARK_3" start="0x3" description="Park on master port M3" />
        <Enum name="PARK_4" start="0x4" description="Park on master port M4" />
        <Enum name="PARK_5" start="0x5" description="Park on master port M5" />
        <Enum name="PARK_6" start="0x6" description="Park on master port M6" />
        <Enum name="PARK_7" start="0x7" description="Park on master port M7" />
      </BitField>
      <BitField start="4" size="2" name="PCTL" description="Parking Control">
        <Enum name="PCTL_0" start="0" description="When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK field" />
        <Enum name="PCTL_1" start="0x1" description="When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port" />
        <Enum name="PCTL_2" start="0x2" description="When no master makes a request, the slave port is not parked on a master and the arbiter drives all outputs to a constant safe state" />
      </BitField>
      <BitField start="8" size="2" name="ARB" description="Arbitration Mode">
        <Enum name="ARB_0" start="0" description="Fixed priority" />
        <Enum name="ARB_1" start="0x1" description="Round-robin, or rotating, priority" />
      </BitField>
      <BitField start="30" size="1" name="HLP" description="Halt Low Priority">
        <Enum name="HLP_0" start="0" description="The low power mode request has the highest priority for arbitration on this slave port" />
        <Enum name="HLP_1" start="0x1" description="The low power mode request has the lowest initial priority for arbitration on this slave port" />
      </BitField>
      <BitField start="31" size="1" name="RO" description="Read Only">
        <Enum name="RO_0" start="0" description="The slave port's registers are writeable" />
        <Enum name="RO_1" start="0x1" description="The slave port's registers are read-only and cannot be written. Attempted writes have no effect on the registers and result in a bus error response." />
      </BitField>
    </Register>
    <Register start="+0x200" size="4" name="PRS2" access="Read/Write" description="Priority Slave Registers" reset_value="0x501234" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0" description="Master 0 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="M0_0" start="0" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="M0_1" start="0x1" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="M0_2" start="0x2" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="M0_3" start="0x3" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="M0_4" start="0x4" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="M0_5" start="0x5" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="M0_6" start="0x6" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="M0_7" start="0x7" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="4" size="3" name="M1" description="Master 1 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="M1_0" start="0" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="M1_1" start="0x1" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="M1_2" start="0x2" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="M1_3" start="0x3" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="M1_4" start="0x4" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="M1_5" start="0x5" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="M1_6" start="0x6" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="M1_7" start="0x7" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="8" size="3" name="M2" description="Master 2 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="M2_0" start="0" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="M2_1" start="0x1" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="M2_2" start="0x2" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="M2_3" start="0x3" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="M2_4" start="0x4" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="M2_5" start="0x5" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="M2_6" start="0x6" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="M2_7" start="0x7" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="12" size="3" name="M3" description="Master 3 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="M3_0" start="0" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="M3_1" start="0x1" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="M3_2" start="0x2" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="M3_3" start="0x3" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="M3_4" start="0x4" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="M3_5" start="0x5" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="M3_6" start="0x6" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="M3_7" start="0x7" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="16" size="3" name="M4" description="Master 4 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="M4_0" start="0" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="M4_1" start="0x1" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="M4_2" start="0x2" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="M4_3" start="0x3" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="M4_4" start="0x4" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="M4_5" start="0x5" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="M4_6" start="0x6" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="M4_7" start="0x7" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="20" size="3" name="M5" description="Master 5 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="M5_0" start="0" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="M5_1" start="0x1" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="M5_2" start="0x2" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="M5_3" start="0x3" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="M5_4" start="0x4" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="M5_5" start="0x5" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="M5_6" start="0x6" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="M5_7" start="0x7" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
    </Register>
    <Register start="+0x210" size="4" name="CRS2" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PARK" description="Park">
        <Enum name="PARK_0" start="0" description="Park on master port M0" />
        <Enum name="PARK_1" start="0x1" description="Park on master port M1" />
        <Enum name="PARK_2" start="0x2" description="Park on master port M2" />
        <Enum name="PARK_3" start="0x3" description="Park on master port M3" />
        <Enum name="PARK_4" start="0x4" description="Park on master port M4" />
        <Enum name="PARK_5" start="0x5" description="Park on master port M5" />
        <Enum name="PARK_6" start="0x6" description="Park on master port M6" />
        <Enum name="PARK_7" start="0x7" description="Park on master port M7" />
      </BitField>
      <BitField start="4" size="2" name="PCTL" description="Parking Control">
        <Enum name="PCTL_0" start="0" description="When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK field" />
        <Enum name="PCTL_1" start="0x1" description="When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port" />
        <Enum name="PCTL_2" start="0x2" description="When no master makes a request, the slave port is not parked on a master and the arbiter drives all outputs to a constant safe state" />
      </BitField>
      <BitField start="8" size="2" name="ARB" description="Arbitration Mode">
        <Enum name="ARB_0" start="0" description="Fixed priority" />
        <Enum name="ARB_1" start="0x1" description="Round-robin, or rotating, priority" />
      </BitField>
      <BitField start="30" size="1" name="HLP" description="Halt Low Priority">
        <Enum name="HLP_0" start="0" description="The low power mode request has the highest priority for arbitration on this slave port" />
        <Enum name="HLP_1" start="0x1" description="The low power mode request has the lowest initial priority for arbitration on this slave port" />
      </BitField>
      <BitField start="31" size="1" name="RO" description="Read Only">
        <Enum name="RO_0" start="0" description="The slave port's registers are writeable" />
        <Enum name="RO_1" start="0x1" description="The slave port's registers are read-only and cannot be written. Attempted writes have no effect on the registers and result in a bus error response." />
      </BitField>
    </Register>
    <Register start="+0x300" size="4" name="PRS3" access="Read/Write" description="Priority Slave Registers" reset_value="0x501234" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0" description="Master 0 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="M0_0" start="0" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="M0_1" start="0x1" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="M0_2" start="0x2" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="M0_3" start="0x3" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="M0_4" start="0x4" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="M0_5" start="0x5" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="M0_6" start="0x6" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="M0_7" start="0x7" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="4" size="3" name="M1" description="Master 1 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="M1_0" start="0" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="M1_1" start="0x1" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="M1_2" start="0x2" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="M1_3" start="0x3" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="M1_4" start="0x4" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="M1_5" start="0x5" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="M1_6" start="0x6" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="M1_7" start="0x7" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="8" size="3" name="M2" description="Master 2 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="M2_0" start="0" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="M2_1" start="0x1" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="M2_2" start="0x2" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="M2_3" start="0x3" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="M2_4" start="0x4" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="M2_5" start="0x5" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="M2_6" start="0x6" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="M2_7" start="0x7" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="12" size="3" name="M3" description="Master 3 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="M3_0" start="0" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="M3_1" start="0x1" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="M3_2" start="0x2" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="M3_3" start="0x3" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="M3_4" start="0x4" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="M3_5" start="0x5" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="M3_6" start="0x6" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="M3_7" start="0x7" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="16" size="3" name="M4" description="Master 4 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="M4_0" start="0" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="M4_1" start="0x1" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="M4_2" start="0x2" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="M4_3" start="0x3" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="M4_4" start="0x4" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="M4_5" start="0x5" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="M4_6" start="0x6" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="M4_7" start="0x7" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="20" size="3" name="M5" description="Master 5 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="M5_0" start="0" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="M5_1" start="0x1" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="M5_2" start="0x2" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="M5_3" start="0x3" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="M5_4" start="0x4" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="M5_5" start="0x5" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="M5_6" start="0x6" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="M5_7" start="0x7" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
    </Register>
    <Register start="+0x310" size="4" name="CRS3" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PARK" description="Park">
        <Enum name="PARK_0" start="0" description="Park on master port M0" />
        <Enum name="PARK_1" start="0x1" description="Park on master port M1" />
        <Enum name="PARK_2" start="0x2" description="Park on master port M2" />
        <Enum name="PARK_3" start="0x3" description="Park on master port M3" />
        <Enum name="PARK_4" start="0x4" description="Park on master port M4" />
        <Enum name="PARK_5" start="0x5" description="Park on master port M5" />
        <Enum name="PARK_6" start="0x6" description="Park on master port M6" />
        <Enum name="PARK_7" start="0x7" description="Park on master port M7" />
      </BitField>
      <BitField start="4" size="2" name="PCTL" description="Parking Control">
        <Enum name="PCTL_0" start="0" description="When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK field" />
        <Enum name="PCTL_1" start="0x1" description="When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port" />
        <Enum name="PCTL_2" start="0x2" description="When no master makes a request, the slave port is not parked on a master and the arbiter drives all outputs to a constant safe state" />
      </BitField>
      <BitField start="8" size="2" name="ARB" description="Arbitration Mode">
        <Enum name="ARB_0" start="0" description="Fixed priority" />
        <Enum name="ARB_1" start="0x1" description="Round-robin, or rotating, priority" />
      </BitField>
      <BitField start="30" size="1" name="HLP" description="Halt Low Priority">
        <Enum name="HLP_0" start="0" description="The low power mode request has the highest priority for arbitration on this slave port" />
        <Enum name="HLP_1" start="0x1" description="The low power mode request has the lowest initial priority for arbitration on this slave port" />
      </BitField>
      <BitField start="31" size="1" name="RO" description="Read Only">
        <Enum name="RO_0" start="0" description="The slave port's registers are writeable" />
        <Enum name="RO_1" start="0x1" description="The slave port's registers are read-only and cannot be written. Attempted writes have no effect on the registers and result in a bus error response." />
      </BitField>
    </Register>
    <Register start="+0x400" size="4" name="PRS4" access="Read/Write" description="Priority Slave Registers" reset_value="0x501234" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0" description="Master 0 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="M0_0" start="0" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="M0_1" start="0x1" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="M0_2" start="0x2" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="M0_3" start="0x3" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="M0_4" start="0x4" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="M0_5" start="0x5" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="M0_6" start="0x6" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="M0_7" start="0x7" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="4" size="3" name="M1" description="Master 1 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="M1_0" start="0" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="M1_1" start="0x1" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="M1_2" start="0x2" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="M1_3" start="0x3" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="M1_4" start="0x4" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="M1_5" start="0x5" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="M1_6" start="0x6" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="M1_7" start="0x7" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="8" size="3" name="M2" description="Master 2 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="M2_0" start="0" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="M2_1" start="0x1" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="M2_2" start="0x2" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="M2_3" start="0x3" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="M2_4" start="0x4" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="M2_5" start="0x5" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="M2_6" start="0x6" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="M2_7" start="0x7" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="12" size="3" name="M3" description="Master 3 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="M3_0" start="0" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="M3_1" start="0x1" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="M3_2" start="0x2" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="M3_3" start="0x3" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="M3_4" start="0x4" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="M3_5" start="0x5" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="M3_6" start="0x6" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="M3_7" start="0x7" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="16" size="3" name="M4" description="Master 4 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="M4_0" start="0" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="M4_1" start="0x1" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="M4_2" start="0x2" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="M4_3" start="0x3" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="M4_4" start="0x4" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="M4_5" start="0x5" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="M4_6" start="0x6" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="M4_7" start="0x7" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="20" size="3" name="M5" description="Master 5 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="M5_0" start="0" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="M5_1" start="0x1" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="M5_2" start="0x2" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="M5_3" start="0x3" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="M5_4" start="0x4" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="M5_5" start="0x5" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="M5_6" start="0x6" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="M5_7" start="0x7" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
    </Register>
    <Register start="+0x410" size="4" name="CRS4" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PARK" description="Park">
        <Enum name="PARK_0" start="0" description="Park on master port M0" />
        <Enum name="PARK_1" start="0x1" description="Park on master port M1" />
        <Enum name="PARK_2" start="0x2" description="Park on master port M2" />
        <Enum name="PARK_3" start="0x3" description="Park on master port M3" />
        <Enum name="PARK_4" start="0x4" description="Park on master port M4" />
        <Enum name="PARK_5" start="0x5" description="Park on master port M5" />
        <Enum name="PARK_6" start="0x6" description="Park on master port M6" />
        <Enum name="PARK_7" start="0x7" description="Park on master port M7" />
      </BitField>
      <BitField start="4" size="2" name="PCTL" description="Parking Control">
        <Enum name="PCTL_0" start="0" description="When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK field" />
        <Enum name="PCTL_1" start="0x1" description="When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port" />
        <Enum name="PCTL_2" start="0x2" description="When no master makes a request, the slave port is not parked on a master and the arbiter drives all outputs to a constant safe state" />
      </BitField>
      <BitField start="8" size="2" name="ARB" description="Arbitration Mode">
        <Enum name="ARB_0" start="0" description="Fixed priority" />
        <Enum name="ARB_1" start="0x1" description="Round-robin, or rotating, priority" />
      </BitField>
      <BitField start="30" size="1" name="HLP" description="Halt Low Priority">
        <Enum name="HLP_0" start="0" description="The low power mode request has the highest priority for arbitration on this slave port" />
        <Enum name="HLP_1" start="0x1" description="The low power mode request has the lowest initial priority for arbitration on this slave port" />
      </BitField>
      <BitField start="31" size="1" name="RO" description="Read Only">
        <Enum name="RO_0" start="0" description="The slave port's registers are writeable" />
        <Enum name="RO_1" start="0x1" description="The slave port's registers are read-only and cannot be written. Attempted writes have no effect on the registers and result in a bus error response." />
      </BitField>
    </Register>
    <Register start="+0x800" size="4" name="MGPCR0" access="Read/Write" description="Master General Purpose Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AULB" description="Arbitrates On Undefined Length Bursts">
        <Enum name="AULB_0" start="0" description="No arbitration is allowed during an undefined length burst" />
        <Enum name="AULB_1" start="0x1" description="Arbitration is allowed at any time during an undefined length burst" />
        <Enum name="AULB_2" start="0x2" description="Arbitration is allowed after four beats of an undefined length burst" />
        <Enum name="AULB_3" start="0x3" description="Arbitration is allowed after eight beats of an undefined length burst" />
        <Enum name="AULB_4" start="0x4" description="Arbitration is allowed after 16 beats of an undefined length burst" />
      </BitField>
    </Register>
    <Register start="+0x900" size="4" name="MGPCR1" access="Read/Write" description="Master General Purpose Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AULB" description="Arbitrates On Undefined Length Bursts">
        <Enum name="AULB_0" start="0" description="No arbitration is allowed during an undefined length burst" />
        <Enum name="AULB_1" start="0x1" description="Arbitration is allowed at any time during an undefined length burst" />
        <Enum name="AULB_2" start="0x2" description="Arbitration is allowed after four beats of an undefined length burst" />
        <Enum name="AULB_3" start="0x3" description="Arbitration is allowed after eight beats of an undefined length burst" />
        <Enum name="AULB_4" start="0x4" description="Arbitration is allowed after 16 beats of an undefined length burst" />
      </BitField>
    </Register>
    <Register start="+0xA00" size="4" name="MGPCR2" access="Read/Write" description="Master General Purpose Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AULB" description="Arbitrates On Undefined Length Bursts">
        <Enum name="AULB_0" start="0" description="No arbitration is allowed during an undefined length burst" />
        <Enum name="AULB_1" start="0x1" description="Arbitration is allowed at any time during an undefined length burst" />
        <Enum name="AULB_2" start="0x2" description="Arbitration is allowed after four beats of an undefined length burst" />
        <Enum name="AULB_3" start="0x3" description="Arbitration is allowed after eight beats of an undefined length burst" />
        <Enum name="AULB_4" start="0x4" description="Arbitration is allowed after 16 beats of an undefined length burst" />
      </BitField>
    </Register>
    <Register start="+0xB00" size="4" name="MGPCR3" access="Read/Write" description="Master General Purpose Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AULB" description="Arbitrates On Undefined Length Bursts">
        <Enum name="AULB_0" start="0" description="No arbitration is allowed during an undefined length burst" />
        <Enum name="AULB_1" start="0x1" description="Arbitration is allowed at any time during an undefined length burst" />
        <Enum name="AULB_2" start="0x2" description="Arbitration is allowed after four beats of an undefined length burst" />
        <Enum name="AULB_3" start="0x3" description="Arbitration is allowed after eight beats of an undefined length burst" />
        <Enum name="AULB_4" start="0x4" description="Arbitration is allowed after 16 beats of an undefined length burst" />
      </BitField>
    </Register>
    <Register start="+0xC00" size="4" name="MGPCR4" access="Read/Write" description="Master General Purpose Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AULB" description="Arbitrates On Undefined Length Bursts">
        <Enum name="AULB_0" start="0" description="No arbitration is allowed during an undefined length burst" />
        <Enum name="AULB_1" start="0x1" description="Arbitration is allowed at any time during an undefined length burst" />
        <Enum name="AULB_2" start="0x2" description="Arbitration is allowed after four beats of an undefined length burst" />
        <Enum name="AULB_3" start="0x3" description="Arbitration is allowed after eight beats of an undefined length burst" />
        <Enum name="AULB_4" start="0x4" description="Arbitration is allowed after 16 beats of an undefined length burst" />
      </BitField>
    </Register>
    <Register start="+0xD00" size="4" name="MGPCR5" access="Read/Write" description="Master General Purpose Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AULB" description="Arbitrates On Undefined Length Bursts">
        <Enum name="AULB_0" start="0" description="No arbitration is allowed during an undefined length burst" />
        <Enum name="AULB_1" start="0x1" description="Arbitration is allowed at any time during an undefined length burst" />
        <Enum name="AULB_2" start="0x2" description="Arbitration is allowed after four beats of an undefined length burst" />
        <Enum name="AULB_3" start="0x3" description="Arbitration is allowed after eight beats of an undefined length burst" />
        <Enum name="AULB_4" start="0x4" description="Arbitration is allowed after 16 beats of an undefined length burst" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMA0" start="0x40008000" description="DMA">
    <Register start="+0" size="4" name="CR" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0x80FFFFFF">
      <BitField start="1" size="1" name="EDBG" description="Enable Debug">
        <Enum name="EDBG_0" start="0" description="When in debug mode, the DMA continues to operate." />
        <Enum name="EDBG_1" start="0x1" description="When in debug mode, the DMA stalls the start of a new channel. Executing channels are allowed to complete. Channel execution resumes when the system exits debug mode or the EDBG bit is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ERCA" description="Enable Round Robin Channel Arbitration">
        <Enum name="ERCA_0" start="0" description="Fixed priority arbitration is used for channel selection ." />
        <Enum name="ERCA_1" start="0x1" description="Round robin arbitration is used for channel selection ." />
      </BitField>
      <BitField start="4" size="1" name="HOE" description="Halt On Error">
        <Enum name="HOE_0" start="0" description="Normal operation" />
        <Enum name="HOE_1" start="0x1" description="Any error causes the HALT bit to set. Subsequently, all service requests are ignored until the HALT bit is cleared." />
      </BitField>
      <BitField start="5" size="1" name="HALT" description="Halt DMA Operations">
        <Enum name="HALT_0" start="0" description="Normal operation" />
        <Enum name="HALT_1" start="0x1" description="Stall the start of any new channels. Executing channels are allowed to complete. Channel execution resumes when this bit is cleared." />
      </BitField>
      <BitField start="6" size="1" name="CLM" description="Continuous Link Mode">
        <Enum name="CLM_0" start="0" description="A minor loop channel link made to itself goes through channel arbitration before being activated again." />
        <Enum name="CLM_1" start="0x1" description="A minor loop channel link made to itself does not go through channel arbitration before being activated again. Upon minor loop completion, the channel activates again if that channel has a minor loop channel link enabled and the link channel is itself. This effectively applies the minor loop offsets and restarts the next minor loop." />
      </BitField>
      <BitField start="7" size="1" name="EMLM" description="Enable Minor Loop Mapping">
        <Enum name="EMLM_0" start="0" description="Disabled. TCDn.word2 is defined as a 32-bit NBYTES field." />
        <Enum name="EMLM_1" start="0x1" description="Enabled. TCDn.word2 is redefined to include individual enable fields, an offset field, and the NBYTES field. The individual enable fields allow the minor loop offset to be applied to the source address, the destination address, or both. The NBYTES field is reduced when either offset is enabled." />
      </BitField>
      <BitField start="16" size="1" name="ECX" description="Error Cancel Transfer">
        <Enum name="ECX_0" start="0" description="Normal operation" />
        <Enum name="ECX_1" start="0x1" description="Cancel the remaining data transfer in the same fashion as the CX bit. Stop the executing channel and force the minor loop to finish. The cancel takes effect after the last write of the current read/write sequence. The ECX bit clears itself after the cancel is honored. In addition to cancelling the transfer, ECX treats the cancel as an error condition, thus updating the Error Status register (DMAx_ES) and generating an optional error interrupt." />
      </BitField>
      <BitField start="17" size="1" name="CX" description="Cancel Transfer">
        <Enum name="CX_0" start="0" description="Normal operation" />
        <Enum name="CX_1" start="0x1" description="Cancel the remaining data transfer. Stop the executing channel and force the minor loop to finish. The cancel takes effect after the last write of the current read/write sequence. The CX bit clears itself after the cancel has been honored. This cancel retires the channel normally as if the minor loop was completed." />
      </BitField>
      <BitField start="31" size="1" name="ACTIVE" description="DMA Active Status">
        <Enum name="ACTIVE_0" start="0" description="eDMA is idle." />
        <Enum name="ACTIVE_1" start="0x1" description="eDMA is executing a channel." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="ES" access="ReadOnly" description="Error Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DBE" description="Destination Bus Error">
        <Enum name="DBE_0" start="0" description="No destination bus error" />
        <Enum name="DBE_1" start="0x1" description="The last recorded error was a bus error on a destination write" />
      </BitField>
      <BitField start="1" size="1" name="SBE" description="Source Bus Error">
        <Enum name="SBE_0" start="0" description="No source bus error" />
        <Enum name="SBE_1" start="0x1" description="The last recorded error was a bus error on a source read" />
      </BitField>
      <BitField start="2" size="1" name="SGE" description="Scatter/Gather Configuration Error">
        <Enum name="SGE_0" start="0" description="No scatter/gather configuration error" />
        <Enum name="SGE_1" start="0x1" description="The last recorded error was a configuration error detected in the TCDn_DLASTSGA field. This field is checked at the beginning of a scatter/gather operation after major loop completion if TCDn_CSR[ESG] is enabled. TCDn_DLASTSGA is not on a 32 byte boundary." />
      </BitField>
      <BitField start="3" size="1" name="NCE" description="NBYTES/CITER Configuration Error">
        <Enum name="NCE_0" start="0" description="No NBYTES/CITER configuration error" />
        <Enum name="NCE_1" start="0x1" description="The last recorded error was a configuration error detected in the TCDn_NBYTES or TCDn_CITER fields. TCDn_NBYTES is not a multiple of TCDn_ATTR[SSIZE] and TCDn_ATTR[DSIZE], or TCDn_CITER[CITER] is equal to zero, or TCDn_CITER[ELINK] is not equal to TCDn_BITER[ELINK]" />
      </BitField>
      <BitField start="4" size="1" name="DOE" description="Destination Offset Error">
        <Enum name="DOE_0" start="0" description="No destination offset configuration error" />
        <Enum name="DOE_1" start="0x1" description="The last recorded error was a configuration error detected in the TCDn_DOFF field. TCDn_DOFF is inconsistent with TCDn_ATTR[DSIZE]." />
      </BitField>
      <BitField start="5" size="1" name="DAE" description="Destination Address Error">
        <Enum name="DAE_0" start="0" description="No destination address configuration error" />
        <Enum name="DAE_1" start="0x1" description="The last recorded error was a configuration error detected in the TCDn_DADDR field. TCDn_DADDR is inconsistent with TCDn_ATTR[DSIZE]." />
      </BitField>
      <BitField start="6" size="1" name="SOE" description="Source Offset Error">
        <Enum name="SOE_0" start="0" description="No source offset configuration error" />
        <Enum name="SOE_1" start="0x1" description="The last recorded error was a configuration error detected in the TCDn_SOFF field. TCDn_SOFF is inconsistent with TCDn_ATTR[SSIZE]." />
      </BitField>
      <BitField start="7" size="1" name="SAE" description="Source Address Error">
        <Enum name="SAE_0" start="0" description="No source address configuration error." />
        <Enum name="SAE_1" start="0x1" description="The last recorded error was a configuration error detected in the TCDn_SADDR field. TCDn_SADDR is inconsistent with TCDn_ATTR[SSIZE]." />
      </BitField>
      <BitField start="8" size="4" name="ERRCHN" description="Error Channel Number or Canceled Channel Number" />
      <BitField start="14" size="1" name="CPE" description="Channel Priority Error">
        <Enum name="CPE_0" start="0" description="No channel priority error" />
        <Enum name="CPE_1" start="0x1" description="The last recorded error was a configuration error in the channel priorities . Channel priorities are not unique." />
      </BitField>
      <BitField start="16" size="1" name="ECX" description="Transfer Canceled">
        <Enum name="ECX_0" start="0" description="No canceled transfers" />
        <Enum name="ECX_1" start="0x1" description="The last recorded entry was a canceled transfer by the error cancel transfer input" />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="VLD">
        <Enum name="VLD_0" start="0" description="No ERR bits are set." />
        <Enum name="VLD_1" start="0x1" description="At least one ERR bit is set indicating a valid error exists that has not been cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="ERQ" access="Read/Write" description="Enable Request Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ERQ0" description="Enable DMA Request 0">
        <Enum name="ERQ0_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ0_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="1" size="1" name="ERQ1" description="Enable DMA Request 1">
        <Enum name="ERQ1_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ1_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="2" size="1" name="ERQ2" description="Enable DMA Request 2">
        <Enum name="ERQ2_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ2_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="3" size="1" name="ERQ3" description="Enable DMA Request 3">
        <Enum name="ERQ3_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ3_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="4" size="1" name="ERQ4" description="Enable DMA Request 4">
        <Enum name="ERQ4_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ4_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="5" size="1" name="ERQ5" description="Enable DMA Request 5">
        <Enum name="ERQ5_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ5_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="6" size="1" name="ERQ6" description="Enable DMA Request 6">
        <Enum name="ERQ6_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ6_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="7" size="1" name="ERQ7" description="Enable DMA Request 7">
        <Enum name="ERQ7_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ7_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="8" size="1" name="ERQ8" description="Enable DMA Request 8">
        <Enum name="ERQ8_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ8_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="9" size="1" name="ERQ9" description="Enable DMA Request 9">
        <Enum name="ERQ9_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ9_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="10" size="1" name="ERQ10" description="Enable DMA Request 10">
        <Enum name="ERQ10_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ10_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="11" size="1" name="ERQ11" description="Enable DMA Request 11">
        <Enum name="ERQ11_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ11_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="12" size="1" name="ERQ12" description="Enable DMA Request 12">
        <Enum name="ERQ12_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ12_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="13" size="1" name="ERQ13" description="Enable DMA Request 13">
        <Enum name="ERQ13_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ13_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="14" size="1" name="ERQ14" description="Enable DMA Request 14">
        <Enum name="ERQ14_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ14_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="15" size="1" name="ERQ15" description="Enable DMA Request 15">
        <Enum name="ERQ15_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ15_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="EEI" access="Read/Write" description="Enable Error Interrupt Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EEI0" description="Enable Error Interrupt 0">
        <Enum name="EEI0_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI0_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="1" size="1" name="EEI1" description="Enable Error Interrupt 1">
        <Enum name="EEI1_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI1_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="2" size="1" name="EEI2" description="Enable Error Interrupt 2">
        <Enum name="EEI2_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI2_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="3" size="1" name="EEI3" description="Enable Error Interrupt 3">
        <Enum name="EEI3_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI3_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="4" size="1" name="EEI4" description="Enable Error Interrupt 4">
        <Enum name="EEI4_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI4_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="5" size="1" name="EEI5" description="Enable Error Interrupt 5">
        <Enum name="EEI5_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI5_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="6" size="1" name="EEI6" description="Enable Error Interrupt 6">
        <Enum name="EEI6_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI6_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="7" size="1" name="EEI7" description="Enable Error Interrupt 7">
        <Enum name="EEI7_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI7_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="8" size="1" name="EEI8" description="Enable Error Interrupt 8">
        <Enum name="EEI8_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI8_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="9" size="1" name="EEI9" description="Enable Error Interrupt 9">
        <Enum name="EEI9_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI9_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="10" size="1" name="EEI10" description="Enable Error Interrupt 10">
        <Enum name="EEI10_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI10_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="11" size="1" name="EEI11" description="Enable Error Interrupt 11">
        <Enum name="EEI11_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI11_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="12" size="1" name="EEI12" description="Enable Error Interrupt 12">
        <Enum name="EEI12_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI12_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="13" size="1" name="EEI13" description="Enable Error Interrupt 13">
        <Enum name="EEI13_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI13_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="14" size="1" name="EEI14" description="Enable Error Interrupt 14">
        <Enum name="EEI14_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI14_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="15" size="1" name="EEI15" description="Enable Error Interrupt 15">
        <Enum name="EEI15_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI15_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
    </Register>
    <Register start="+0x18" size="1" name="CEEI" access="Read/Write" description="Clear Enable Error Interrupt Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CEEI" description="Clear Enable Error Interrupt" />
      <BitField start="6" size="1" name="CAEE" description="Clear All Enable Error Interrupts">
        <Enum name="CAEE_0" start="0" description="Clear only the EEI bit specified in the CEEI field" />
        <Enum name="CAEE_1" start="0x1" description="Clear all bits in EEI" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="NOP_0" start="0" description="Normal operation" />
        <Enum name="NOP_1" start="0x1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x19" size="1" name="SEEI" access="Read/Write" description="Set Enable Error Interrupt Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="SEEI" description="Set Enable Error Interrupt" />
      <BitField start="6" size="1" name="SAEE" description="Sets All Enable Error Interrupts">
        <Enum name="SAEE_0" start="0" description="Set only the EEI bit specified in the SEEI field." />
        <Enum name="SAEE_1" start="0x1" description="Sets all bits in EEI" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="NOP_0" start="0" description="Normal operation" />
        <Enum name="NOP_1" start="0x1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1A" size="1" name="CERQ" access="Read/Write" description="Clear Enable Request Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CERQ" description="Clear Enable Request" />
      <BitField start="6" size="1" name="CAER" description="Clear All Enable Requests">
        <Enum name="CAER_0" start="0" description="Clear only the ERQ bit specified in the CERQ field" />
        <Enum name="CAER_1" start="0x1" description="Clear all bits in ERQ" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="NOP_0" start="0" description="Normal operation" />
        <Enum name="NOP_1" start="0x1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1B" size="1" name="SERQ" access="Read/Write" description="Set Enable Request Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="SERQ" description="Set Enable Request" />
      <BitField start="6" size="1" name="SAER" description="Set All Enable Requests">
        <Enum name="SAER_0" start="0" description="Set only the ERQ bit specified in the SERQ field" />
        <Enum name="SAER_1" start="0x1" description="Set all bits in ERQ" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="NOP_0" start="0" description="Normal operation" />
        <Enum name="NOP_1" start="0x1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="1" name="CDNE" access="Read/Write" description="Clear DONE Status Bit Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CDNE" description="Clear DONE Bit" />
      <BitField start="6" size="1" name="CADN" description="Clears All DONE Bits">
        <Enum name="CADN_0" start="0" description="Clears only the TCDn_CSR[DONE] bit specified in the CDNE field" />
        <Enum name="CADN_1" start="0x1" description="Clears all bits in TCDn_CSR[DONE]" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="NOP_0" start="0" description="Normal operation" />
        <Enum name="NOP_1" start="0x1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1D" size="1" name="SSRT" access="Read/Write" description="Set START Bit Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="SSRT" description="Set START Bit" />
      <BitField start="6" size="1" name="SAST" description="Set All START Bits (activates all channels)">
        <Enum name="SAST_0" start="0" description="Set only the TCDn_CSR[START] bit specified in the SSRT field" />
        <Enum name="SAST_1" start="0x1" description="Set all bits in TCDn_CSR[START]" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="NOP_0" start="0" description="Normal operation" />
        <Enum name="NOP_1" start="0x1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1E" size="1" name="CERR" access="Read/Write" description="Clear Error Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CERR" description="Clear Error Indicator" />
      <BitField start="6" size="1" name="CAEI" description="Clear All Error Indicators">
        <Enum name="CAEI_0" start="0" description="Clear only the ERR bit specified in the CERR field" />
        <Enum name="CAEI_1" start="0x1" description="Clear all bits in ERR" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="NOP_0" start="0" description="Normal operation" />
        <Enum name="NOP_1" start="0x1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1F" size="1" name="CINT" access="Read/Write" description="Clear Interrupt Request Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CINT" description="Clear Interrupt Request" />
      <BitField start="6" size="1" name="CAIR" description="Clear All Interrupt Requests">
        <Enum name="CAIR_0" start="0" description="Clear only the INT bit specified in the CINT field" />
        <Enum name="CAIR_1" start="0x1" description="Clear all bits in INT" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="NOP_0" start="0" description="Normal operation" />
        <Enum name="NOP_1" start="0x1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="INT" access="Read/Write" description="Interrupt Request Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INT0" description="Interrupt Request 0">
        <Enum name="INT0_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT0_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="1" size="1" name="INT1" description="Interrupt Request 1">
        <Enum name="INT1_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT1_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="2" size="1" name="INT2" description="Interrupt Request 2">
        <Enum name="INT2_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT2_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="3" size="1" name="INT3" description="Interrupt Request 3">
        <Enum name="INT3_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT3_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="4" size="1" name="INT4" description="Interrupt Request 4">
        <Enum name="INT4_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT4_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="5" size="1" name="INT5" description="Interrupt Request 5">
        <Enum name="INT5_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT5_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="6" size="1" name="INT6" description="Interrupt Request 6">
        <Enum name="INT6_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT6_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="7" size="1" name="INT7" description="Interrupt Request 7">
        <Enum name="INT7_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT7_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="8" size="1" name="INT8" description="Interrupt Request 8">
        <Enum name="INT8_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT8_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="9" size="1" name="INT9" description="Interrupt Request 9">
        <Enum name="INT9_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT9_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="10" size="1" name="INT10" description="Interrupt Request 10">
        <Enum name="INT10_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT10_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="11" size="1" name="INT11" description="Interrupt Request 11">
        <Enum name="INT11_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT11_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="12" size="1" name="INT12" description="Interrupt Request 12">
        <Enum name="INT12_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT12_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="13" size="1" name="INT13" description="Interrupt Request 13">
        <Enum name="INT13_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT13_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="14" size="1" name="INT14" description="Interrupt Request 14">
        <Enum name="INT14_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT14_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="15" size="1" name="INT15" description="Interrupt Request 15">
        <Enum name="INT15_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT15_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="ERR" access="Read/Write" description="Error Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ERR0" description="Error In Channel 0">
        <Enum name="ERR0_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR0_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="1" size="1" name="ERR1" description="Error In Channel 1">
        <Enum name="ERR1_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR1_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="2" size="1" name="ERR2" description="Error In Channel 2">
        <Enum name="ERR2_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR2_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="3" size="1" name="ERR3" description="Error In Channel 3">
        <Enum name="ERR3_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR3_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="4" size="1" name="ERR4" description="Error In Channel 4">
        <Enum name="ERR4_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR4_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="5" size="1" name="ERR5" description="Error In Channel 5">
        <Enum name="ERR5_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR5_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="6" size="1" name="ERR6" description="Error In Channel 6">
        <Enum name="ERR6_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR6_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="7" size="1" name="ERR7" description="Error In Channel 7">
        <Enum name="ERR7_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR7_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="8" size="1" name="ERR8" description="Error In Channel 8">
        <Enum name="ERR8_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR8_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="9" size="1" name="ERR9" description="Error In Channel 9">
        <Enum name="ERR9_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR9_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="10" size="1" name="ERR10" description="Error In Channel 10">
        <Enum name="ERR10_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR10_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="11" size="1" name="ERR11" description="Error In Channel 11">
        <Enum name="ERR11_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR11_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="12" size="1" name="ERR12" description="Error In Channel 12">
        <Enum name="ERR12_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR12_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="13" size="1" name="ERR13" description="Error In Channel 13">
        <Enum name="ERR13_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR13_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="14" size="1" name="ERR14" description="Error In Channel 14">
        <Enum name="ERR14_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR14_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="15" size="1" name="ERR15" description="Error In Channel 15">
        <Enum name="ERR15_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR15_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="HRS" access="ReadOnly" description="Hardware Request Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HRS0" description="Hardware Request Status Channel 0">
        <Enum name="HRS0_0" start="0" description="A hardware service request for channel 0 is not present" />
        <Enum name="HRS0_1" start="0x1" description="A hardware service request for channel 0 is present" />
      </BitField>
      <BitField start="1" size="1" name="HRS1" description="Hardware Request Status Channel 1">
        <Enum name="HRS1_0" start="0" description="A hardware service request for channel 1 is not present" />
        <Enum name="HRS1_1" start="0x1" description="A hardware service request for channel 1 is present" />
      </BitField>
      <BitField start="2" size="1" name="HRS2" description="Hardware Request Status Channel 2">
        <Enum name="HRS2_0" start="0" description="A hardware service request for channel 2 is not present" />
        <Enum name="HRS2_1" start="0x1" description="A hardware service request for channel 2 is present" />
      </BitField>
      <BitField start="3" size="1" name="HRS3" description="Hardware Request Status Channel 3">
        <Enum name="HRS3_0" start="0" description="A hardware service request for channel 3 is not present" />
        <Enum name="HRS3_1" start="0x1" description="A hardware service request for channel 3 is present" />
      </BitField>
      <BitField start="4" size="1" name="HRS4" description="Hardware Request Status Channel 4">
        <Enum name="HRS4_0" start="0" description="A hardware service request for channel 4 is not present" />
        <Enum name="HRS4_1" start="0x1" description="A hardware service request for channel 4 is present" />
      </BitField>
      <BitField start="5" size="1" name="HRS5" description="Hardware Request Status Channel 5">
        <Enum name="HRS5_0" start="0" description="A hardware service request for channel 5 is not present" />
        <Enum name="HRS5_1" start="0x1" description="A hardware service request for channel 5 is present" />
      </BitField>
      <BitField start="6" size="1" name="HRS6" description="Hardware Request Status Channel 6">
        <Enum name="HRS6_0" start="0" description="A hardware service request for channel 6 is not present" />
        <Enum name="HRS6_1" start="0x1" description="A hardware service request for channel 6 is present" />
      </BitField>
      <BitField start="7" size="1" name="HRS7" description="Hardware Request Status Channel 7">
        <Enum name="HRS7_0" start="0" description="A hardware service request for channel 7 is not present" />
        <Enum name="HRS7_1" start="0x1" description="A hardware service request for channel 7 is present" />
      </BitField>
      <BitField start="8" size="1" name="HRS8" description="Hardware Request Status Channel 8">
        <Enum name="HRS8_0" start="0" description="A hardware service request for channel 8 is not present" />
        <Enum name="HRS8_1" start="0x1" description="A hardware service request for channel 8 is present" />
      </BitField>
      <BitField start="9" size="1" name="HRS9" description="Hardware Request Status Channel 9">
        <Enum name="HRS9_0" start="0" description="A hardware service request for channel 9 is not present" />
        <Enum name="HRS9_1" start="0x1" description="A hardware service request for channel 9 is present" />
      </BitField>
      <BitField start="10" size="1" name="HRS10" description="Hardware Request Status Channel 10">
        <Enum name="HRS10_0" start="0" description="A hardware service request for channel 10 is not present" />
        <Enum name="HRS10_1" start="0x1" description="A hardware service request for channel 10 is present" />
      </BitField>
      <BitField start="11" size="1" name="HRS11" description="Hardware Request Status Channel 11">
        <Enum name="HRS11_0" start="0" description="A hardware service request for channel 11 is not present" />
        <Enum name="HRS11_1" start="0x1" description="A hardware service request for channel 11 is present" />
      </BitField>
      <BitField start="12" size="1" name="HRS12" description="Hardware Request Status Channel 12">
        <Enum name="HRS12_0" start="0" description="A hardware service request for channel 12 is not present" />
        <Enum name="HRS12_1" start="0x1" description="A hardware service request for channel 12 is present" />
      </BitField>
      <BitField start="13" size="1" name="HRS13" description="Hardware Request Status Channel 13">
        <Enum name="HRS13_0" start="0" description="A hardware service request for channel 13 is not present" />
        <Enum name="HRS13_1" start="0x1" description="A hardware service request for channel 13 is present" />
      </BitField>
      <BitField start="14" size="1" name="HRS14" description="Hardware Request Status Channel 14">
        <Enum name="HRS14_0" start="0" description="A hardware service request for channel 14 is not present" />
        <Enum name="HRS14_1" start="0x1" description="A hardware service request for channel 14 is present" />
      </BitField>
      <BitField start="15" size="1" name="HRS15" description="Hardware Request Status Channel 15">
        <Enum name="HRS15_0" start="0" description="A hardware service request for channel 15 is not present" />
        <Enum name="HRS15_1" start="0x1" description="A hardware service request for channel 15 is present" />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="EARS" access="Read/Write" description="Enable Asynchronous Request in Stop Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EDREQ_0" description="Enable asynchronous DMA request in stop mode for channel 0.">
        <Enum name="EDREQ_0_0" start="0" description="Disable asynchronous DMA request for channel 0." />
        <Enum name="EDREQ_0_1" start="0x1" description="Enable asynchronous DMA request for channel 0." />
      </BitField>
      <BitField start="1" size="1" name="EDREQ_1" description="Enable asynchronous DMA request in stop mode for channel 1.">
        <Enum name="EDREQ_1_0" start="0" description="Disable asynchronous DMA request for channel 1" />
        <Enum name="EDREQ_1_1" start="0x1" description="Enable asynchronous DMA request for channel 1." />
      </BitField>
      <BitField start="2" size="1" name="EDREQ_2" description="Enable asynchronous DMA request in stop mode for channel 2.">
        <Enum name="EDREQ_2_0" start="0" description="Disable asynchronous DMA request for channel 2." />
        <Enum name="EDREQ_2_1" start="0x1" description="Enable asynchronous DMA request for channel 2." />
      </BitField>
      <BitField start="3" size="1" name="EDREQ_3" description="Enable asynchronous DMA request in stop mode for channel 3.">
        <Enum name="EDREQ_3_0" start="0" description="Disable asynchronous DMA request for channel 3." />
        <Enum name="EDREQ_3_1" start="0x1" description="Enable asynchronous DMA request for channel 3." />
      </BitField>
      <BitField start="4" size="1" name="EDREQ_4" description="Enable asynchronous DMA request in stop mode for channel 4">
        <Enum name="EDREQ_4_0" start="0" description="Disable asynchronous DMA request for channel 4." />
        <Enum name="EDREQ_4_1" start="0x1" description="Enable asynchronous DMA request for channel 4." />
      </BitField>
      <BitField start="5" size="1" name="EDREQ_5" description="Enable asynchronous DMA request in stop mode for channel 5">
        <Enum name="EDREQ_5_0" start="0" description="Disable asynchronous DMA request for channel 5." />
        <Enum name="EDREQ_5_1" start="0x1" description="Enable asynchronous DMA request for channel 5." />
      </BitField>
      <BitField start="6" size="1" name="EDREQ_6" description="Enable asynchronous DMA request in stop mode for channel 6">
        <Enum name="EDREQ_6_0" start="0" description="Disable asynchronous DMA request for channel 6." />
        <Enum name="EDREQ_6_1" start="0x1" description="Enable asynchronous DMA request for channel 6." />
      </BitField>
      <BitField start="7" size="1" name="EDREQ_7" description="Enable asynchronous DMA request in stop mode for channel 7">
        <Enum name="EDREQ_7_0" start="0" description="Disable asynchronous DMA request for channel 7." />
        <Enum name="EDREQ_7_1" start="0x1" description="Enable asynchronous DMA request for channel 7." />
      </BitField>
      <BitField start="8" size="1" name="EDREQ_8" description="Enable asynchronous DMA request in stop mode for channel 8">
        <Enum name="EDREQ_8_0" start="0" description="Disable asynchronous DMA request for channel 8." />
        <Enum name="EDREQ_8_1" start="0x1" description="Enable asynchronous DMA request for channel 8." />
      </BitField>
      <BitField start="9" size="1" name="EDREQ_9" description="Enable asynchronous DMA request in stop mode for channel 9">
        <Enum name="EDREQ_9_0" start="0" description="Disable asynchronous DMA request for channel 9." />
        <Enum name="EDREQ_9_1" start="0x1" description="Enable asynchronous DMA request for channel 9." />
      </BitField>
      <BitField start="10" size="1" name="EDREQ_10" description="Enable asynchronous DMA request in stop mode for channel 10">
        <Enum name="EDREQ_10_0" start="0" description="Disable asynchronous DMA request for channel 10." />
        <Enum name="EDREQ_10_1" start="0x1" description="Enable asynchronous DMA request for channel 10." />
      </BitField>
      <BitField start="11" size="1" name="EDREQ_11" description="Enable asynchronous DMA request in stop mode for channel 11">
        <Enum name="EDREQ_11_0" start="0" description="Disable asynchronous DMA request for channel 11." />
        <Enum name="EDREQ_11_1" start="0x1" description="Enable asynchronous DMA request for channel 11." />
      </BitField>
      <BitField start="12" size="1" name="EDREQ_12" description="Enable asynchronous DMA request in stop mode for channel 12">
        <Enum name="EDREQ_12_0" start="0" description="Disable asynchronous DMA request for channel 12." />
        <Enum name="EDREQ_12_1" start="0x1" description="Enable asynchronous DMA request for channel 12." />
      </BitField>
      <BitField start="13" size="1" name="EDREQ_13" description="Enable asynchronous DMA request in stop mode for channel 13">
        <Enum name="EDREQ_13_0" start="0" description="Disable asynchronous DMA request for channel 13." />
        <Enum name="EDREQ_13_1" start="0x1" description="Enable asynchronous DMA request for channel 13." />
      </BitField>
      <BitField start="14" size="1" name="EDREQ_14" description="Enable asynchronous DMA request in stop mode for channel 14">
        <Enum name="EDREQ_14_0" start="0" description="Disable asynchronous DMA request for channel 14." />
        <Enum name="EDREQ_14_1" start="0x1" description="Enable asynchronous DMA request for channel 14." />
      </BitField>
      <BitField start="15" size="1" name="EDREQ_15" description="Enable asynchronous DMA request in stop mode for channel 15">
        <Enum name="EDREQ_15_0" start="0" description="Disable asynchronous DMA request for channel 15." />
        <Enum name="EDREQ_15_1" start="0x1" description="Enable asynchronous DMA request for channel 15." />
      </BitField>
    </Register>
    <Register start="+0x100" size="1" name="DCHPRI3" access="Read/Write" description="Channel Priority Register" reset_value="0x3" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability. This field resets to 0.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption. This field resets to 0.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x101" size="1" name="DCHPRI2" access="Read/Write" description="Channel Priority Register" reset_value="0x2" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability. This field resets to 0.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption. This field resets to 0.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x102" size="1" name="DCHPRI1" access="Read/Write" description="Channel Priority Register" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability. This field resets to 0.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption. This field resets to 0.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x103" size="1" name="DCHPRI0" access="Read/Write" description="Channel Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability. This field resets to 0.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption. This field resets to 0.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x104" size="1" name="DCHPRI7" access="Read/Write" description="Channel Priority Register" reset_value="0x7" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability. This field resets to 0.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption. This field resets to 0.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x105" size="1" name="DCHPRI6" access="Read/Write" description="Channel Priority Register" reset_value="0x6" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability. This field resets to 0.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption. This field resets to 0.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x106" size="1" name="DCHPRI5" access="Read/Write" description="Channel Priority Register" reset_value="0x5" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability. This field resets to 0.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption. This field resets to 0.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x107" size="1" name="DCHPRI4" access="Read/Write" description="Channel Priority Register" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability. This field resets to 0.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption. This field resets to 0.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x108" size="1" name="DCHPRI11" access="Read/Write" description="Channel Priority Register" reset_value="0xB" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability. This field resets to 0.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption. This field resets to 0.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x109" size="1" name="DCHPRI10" access="Read/Write" description="Channel Priority Register" reset_value="0xA" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability. This field resets to 0.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption. This field resets to 0.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x10A" size="1" name="DCHPRI9" access="Read/Write" description="Channel Priority Register" reset_value="0x9" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability. This field resets to 0.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption. This field resets to 0.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x10B" size="1" name="DCHPRI8" access="Read/Write" description="Channel Priority Register" reset_value="0x8" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability. This field resets to 0.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption. This field resets to 0.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x10C" size="1" name="DCHPRI15" access="Read/Write" description="Channel Priority Register" reset_value="0xF" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability. This field resets to 0.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption. This field resets to 0.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x10D" size="1" name="DCHPRI14" access="Read/Write" description="Channel Priority Register" reset_value="0xE" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability. This field resets to 0.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption. This field resets to 0.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x10E" size="1" name="DCHPRI13" access="Read/Write" description="Channel Priority Register" reset_value="0xD" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability. This field resets to 0.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption. This field resets to 0.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x10F" size="1" name="DCHPRI12" access="Read/Write" description="Channel Priority Register" reset_value="0xC" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability. This field resets to 0.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption. This field resets to 0.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x1000" size="4" name="TCD0_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1004" size="2" name="TCD0_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1006" size="2" name="TCD0_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_4" start="0x4" description="16-byte burst" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
        <Enum name="SMOD_1" start="0x1" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_2" start="0x2" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_3" start="0x3" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_4" start="0x4" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_5" start="0x5" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_6" start="0x6" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_7" start="0x7" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_8" start="0x8" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_9" start="0x9" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
      </BitField>
    </Register>
    <Register start="+0x1008" size="4" name="TCD0_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008" size="4" name="TCD0_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008" size="4" name="TCD0_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x100C" size="4" name="TCD0_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x1010" size="4" name="TCD0_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1014" size="2" name="TCD0_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1016" size="2" name="TCD0_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016" size="2" name="TCD0_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1018" size="4" name="TCD0_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="DLASTSGA" />
    </Register>
    <Register start="+0x101C" size="2" name="TCD0_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101E" size="2" name="TCD0_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E" size="2" name="TCD0_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1020" size="4" name="TCD1_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1024" size="2" name="TCD1_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1026" size="2" name="TCD1_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_4" start="0x4" description="16-byte burst" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
        <Enum name="SMOD_1" start="0x1" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_2" start="0x2" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_3" start="0x3" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_4" start="0x4" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_5" start="0x5" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_6" start="0x6" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_7" start="0x7" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_8" start="0x8" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_9" start="0x9" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
      </BitField>
    </Register>
    <Register start="+0x1028" size="4" name="TCD1_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1028" size="4" name="TCD1_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1028" size="4" name="TCD1_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x102C" size="4" name="TCD1_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x1030" size="4" name="TCD1_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1034" size="2" name="TCD1_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1036" size="2" name="TCD1_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1036" size="2" name="TCD1_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1038" size="4" name="TCD1_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="DLASTSGA" />
    </Register>
    <Register start="+0x103C" size="2" name="TCD1_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x103E" size="2" name="TCD1_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x103E" size="2" name="TCD1_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1040" size="4" name="TCD2_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1044" size="2" name="TCD2_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1046" size="2" name="TCD2_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_4" start="0x4" description="16-byte burst" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
        <Enum name="SMOD_1" start="0x1" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_2" start="0x2" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_3" start="0x3" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_4" start="0x4" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_5" start="0x5" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_6" start="0x6" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_7" start="0x7" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_8" start="0x8" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_9" start="0x9" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
      </BitField>
    </Register>
    <Register start="+0x1048" size="4" name="TCD2_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1048" size="4" name="TCD2_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1048" size="4" name="TCD2_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x104C" size="4" name="TCD2_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x1050" size="4" name="TCD2_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1054" size="2" name="TCD2_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1056" size="2" name="TCD2_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1056" size="2" name="TCD2_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1058" size="4" name="TCD2_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="DLASTSGA" />
    </Register>
    <Register start="+0x105C" size="2" name="TCD2_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x105E" size="2" name="TCD2_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x105E" size="2" name="TCD2_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1060" size="4" name="TCD3_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1064" size="2" name="TCD3_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1066" size="2" name="TCD3_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_4" start="0x4" description="16-byte burst" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
        <Enum name="SMOD_1" start="0x1" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_2" start="0x2" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_3" start="0x3" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_4" start="0x4" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_5" start="0x5" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_6" start="0x6" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_7" start="0x7" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_8" start="0x8" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_9" start="0x9" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
      </BitField>
    </Register>
    <Register start="+0x1068" size="4" name="TCD3_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1068" size="4" name="TCD3_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1068" size="4" name="TCD3_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x106C" size="4" name="TCD3_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x1070" size="4" name="TCD3_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1074" size="2" name="TCD3_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1076" size="2" name="TCD3_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1076" size="2" name="TCD3_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1078" size="4" name="TCD3_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="DLASTSGA" />
    </Register>
    <Register start="+0x107C" size="2" name="TCD3_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x107E" size="2" name="TCD3_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x107E" size="2" name="TCD3_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1080" size="4" name="TCD4_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1084" size="2" name="TCD4_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1086" size="2" name="TCD4_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_4" start="0x4" description="16-byte burst" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
        <Enum name="SMOD_1" start="0x1" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_2" start="0x2" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_3" start="0x3" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_4" start="0x4" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_5" start="0x5" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_6" start="0x6" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_7" start="0x7" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_8" start="0x8" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_9" start="0x9" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
      </BitField>
    </Register>
    <Register start="+0x1088" size="4" name="TCD4_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1088" size="4" name="TCD4_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1088" size="4" name="TCD4_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x108C" size="4" name="TCD4_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x1090" size="4" name="TCD4_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1094" size="2" name="TCD4_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1096" size="2" name="TCD4_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1096" size="2" name="TCD4_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1098" size="4" name="TCD4_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="DLASTSGA" />
    </Register>
    <Register start="+0x109C" size="2" name="TCD4_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x109E" size="2" name="TCD4_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x109E" size="2" name="TCD4_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x10A0" size="4" name="TCD5_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x10A4" size="2" name="TCD5_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x10A6" size="2" name="TCD5_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_4" start="0x4" description="16-byte burst" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
        <Enum name="SMOD_1" start="0x1" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_2" start="0x2" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_3" start="0x3" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_4" start="0x4" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_5" start="0x5" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_6" start="0x6" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_7" start="0x7" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_8" start="0x8" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_9" start="0x9" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
      </BitField>
    </Register>
    <Register start="+0x10A8" size="4" name="TCD5_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x10A8" size="4" name="TCD5_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x10A8" size="4" name="TCD5_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x10AC" size="4" name="TCD5_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x10B0" size="4" name="TCD5_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x10B4" size="2" name="TCD5_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x10B6" size="2" name="TCD5_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x10B6" size="2" name="TCD5_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x10B8" size="4" name="TCD5_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="DLASTSGA" />
    </Register>
    <Register start="+0x10BC" size="2" name="TCD5_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x10BE" size="2" name="TCD5_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x10BE" size="2" name="TCD5_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x10C0" size="4" name="TCD6_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x10C4" size="2" name="TCD6_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x10C6" size="2" name="TCD6_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_4" start="0x4" description="16-byte burst" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
        <Enum name="SMOD_1" start="0x1" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_2" start="0x2" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_3" start="0x3" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_4" start="0x4" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_5" start="0x5" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_6" start="0x6" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_7" start="0x7" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_8" start="0x8" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_9" start="0x9" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
      </BitField>
    </Register>
    <Register start="+0x10C8" size="4" name="TCD6_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x10C8" size="4" name="TCD6_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x10C8" size="4" name="TCD6_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x10CC" size="4" name="TCD6_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x10D0" size="4" name="TCD6_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x10D4" size="2" name="TCD6_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x10D6" size="2" name="TCD6_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x10D6" size="2" name="TCD6_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x10D8" size="4" name="TCD6_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="DLASTSGA" />
    </Register>
    <Register start="+0x10DC" size="2" name="TCD6_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x10DE" size="2" name="TCD6_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x10DE" size="2" name="TCD6_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x10E0" size="4" name="TCD7_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x10E4" size="2" name="TCD7_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x10E6" size="2" name="TCD7_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_4" start="0x4" description="16-byte burst" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
        <Enum name="SMOD_1" start="0x1" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_2" start="0x2" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_3" start="0x3" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_4" start="0x4" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_5" start="0x5" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_6" start="0x6" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_7" start="0x7" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_8" start="0x8" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_9" start="0x9" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
      </BitField>
    </Register>
    <Register start="+0x10E8" size="4" name="TCD7_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x10E8" size="4" name="TCD7_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x10E8" size="4" name="TCD7_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x10EC" size="4" name="TCD7_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x10F0" size="4" name="TCD7_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x10F4" size="2" name="TCD7_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x10F6" size="2" name="TCD7_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x10F6" size="2" name="TCD7_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x10F8" size="4" name="TCD7_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="DLASTSGA" />
    </Register>
    <Register start="+0x10FC" size="2" name="TCD7_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x10FE" size="2" name="TCD7_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x10FE" size="2" name="TCD7_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1100" size="4" name="TCD8_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1104" size="2" name="TCD8_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1106" size="2" name="TCD8_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_4" start="0x4" description="16-byte burst" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
        <Enum name="SMOD_1" start="0x1" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_2" start="0x2" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_3" start="0x3" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_4" start="0x4" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_5" start="0x5" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_6" start="0x6" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_7" start="0x7" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_8" start="0x8" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_9" start="0x9" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
      </BitField>
    </Register>
    <Register start="+0x1108" size="4" name="TCD8_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1108" size="4" name="TCD8_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1108" size="4" name="TCD8_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x110C" size="4" name="TCD8_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x1110" size="4" name="TCD8_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1114" size="2" name="TCD8_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1116" size="2" name="TCD8_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1116" size="2" name="TCD8_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1118" size="4" name="TCD8_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="DLASTSGA" />
    </Register>
    <Register start="+0x111C" size="2" name="TCD8_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x111E" size="2" name="TCD8_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x111E" size="2" name="TCD8_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1120" size="4" name="TCD9_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1124" size="2" name="TCD9_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1126" size="2" name="TCD9_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_4" start="0x4" description="16-byte burst" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
        <Enum name="SMOD_1" start="0x1" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_2" start="0x2" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_3" start="0x3" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_4" start="0x4" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_5" start="0x5" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_6" start="0x6" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_7" start="0x7" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_8" start="0x8" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_9" start="0x9" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
      </BitField>
    </Register>
    <Register start="+0x1128" size="4" name="TCD9_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1128" size="4" name="TCD9_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1128" size="4" name="TCD9_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x112C" size="4" name="TCD9_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x1130" size="4" name="TCD9_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1134" size="2" name="TCD9_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1136" size="2" name="TCD9_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1136" size="2" name="TCD9_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1138" size="4" name="TCD9_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="DLASTSGA" />
    </Register>
    <Register start="+0x113C" size="2" name="TCD9_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x113E" size="2" name="TCD9_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x113E" size="2" name="TCD9_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1140" size="4" name="TCD10_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1144" size="2" name="TCD10_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1146" size="2" name="TCD10_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_4" start="0x4" description="16-byte burst" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
        <Enum name="SMOD_1" start="0x1" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_2" start="0x2" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_3" start="0x3" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_4" start="0x4" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_5" start="0x5" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_6" start="0x6" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_7" start="0x7" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_8" start="0x8" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_9" start="0x9" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
      </BitField>
    </Register>
    <Register start="+0x1148" size="4" name="TCD10_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1148" size="4" name="TCD10_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1148" size="4" name="TCD10_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x114C" size="4" name="TCD10_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x1150" size="4" name="TCD10_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1154" size="2" name="TCD10_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1156" size="2" name="TCD10_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1156" size="2" name="TCD10_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1158" size="4" name="TCD10_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="DLASTSGA" />
    </Register>
    <Register start="+0x115C" size="2" name="TCD10_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x115E" size="2" name="TCD10_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x115E" size="2" name="TCD10_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1160" size="4" name="TCD11_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1164" size="2" name="TCD11_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1166" size="2" name="TCD11_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_4" start="0x4" description="16-byte burst" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
        <Enum name="SMOD_1" start="0x1" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_2" start="0x2" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_3" start="0x3" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_4" start="0x4" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_5" start="0x5" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_6" start="0x6" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_7" start="0x7" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_8" start="0x8" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_9" start="0x9" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
      </BitField>
    </Register>
    <Register start="+0x1168" size="4" name="TCD11_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1168" size="4" name="TCD11_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1168" size="4" name="TCD11_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x116C" size="4" name="TCD11_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x1170" size="4" name="TCD11_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1174" size="2" name="TCD11_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1176" size="2" name="TCD11_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1176" size="2" name="TCD11_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1178" size="4" name="TCD11_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="DLASTSGA" />
    </Register>
    <Register start="+0x117C" size="2" name="TCD11_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x117E" size="2" name="TCD11_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x117E" size="2" name="TCD11_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1180" size="4" name="TCD12_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1184" size="2" name="TCD12_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1186" size="2" name="TCD12_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_4" start="0x4" description="16-byte burst" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
        <Enum name="SMOD_1" start="0x1" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_2" start="0x2" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_3" start="0x3" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_4" start="0x4" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_5" start="0x5" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_6" start="0x6" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_7" start="0x7" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_8" start="0x8" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_9" start="0x9" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
      </BitField>
    </Register>
    <Register start="+0x1188" size="4" name="TCD12_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1188" size="4" name="TCD12_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1188" size="4" name="TCD12_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x118C" size="4" name="TCD12_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x1190" size="4" name="TCD12_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1194" size="2" name="TCD12_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1196" size="2" name="TCD12_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1196" size="2" name="TCD12_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1198" size="4" name="TCD12_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="DLASTSGA" />
    </Register>
    <Register start="+0x119C" size="2" name="TCD12_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x119E" size="2" name="TCD12_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x119E" size="2" name="TCD12_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x11A0" size="4" name="TCD13_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x11A4" size="2" name="TCD13_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x11A6" size="2" name="TCD13_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_4" start="0x4" description="16-byte burst" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
        <Enum name="SMOD_1" start="0x1" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_2" start="0x2" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_3" start="0x3" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_4" start="0x4" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_5" start="0x5" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_6" start="0x6" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_7" start="0x7" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_8" start="0x8" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_9" start="0x9" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
      </BitField>
    </Register>
    <Register start="+0x11A8" size="4" name="TCD13_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x11A8" size="4" name="TCD13_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x11A8" size="4" name="TCD13_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x11AC" size="4" name="TCD13_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x11B0" size="4" name="TCD13_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x11B4" size="2" name="TCD13_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x11B6" size="2" name="TCD13_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x11B6" size="2" name="TCD13_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x11B8" size="4" name="TCD13_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="DLASTSGA" />
    </Register>
    <Register start="+0x11BC" size="2" name="TCD13_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x11BE" size="2" name="TCD13_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x11BE" size="2" name="TCD13_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x11C0" size="4" name="TCD14_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x11C4" size="2" name="TCD14_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x11C6" size="2" name="TCD14_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_4" start="0x4" description="16-byte burst" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
        <Enum name="SMOD_1" start="0x1" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_2" start="0x2" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_3" start="0x3" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_4" start="0x4" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_5" start="0x5" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_6" start="0x6" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_7" start="0x7" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_8" start="0x8" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_9" start="0x9" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
      </BitField>
    </Register>
    <Register start="+0x11C8" size="4" name="TCD14_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x11C8" size="4" name="TCD14_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x11C8" size="4" name="TCD14_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x11CC" size="4" name="TCD14_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x11D0" size="4" name="TCD14_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x11D4" size="2" name="TCD14_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x11D6" size="2" name="TCD14_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x11D6" size="2" name="TCD14_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x11D8" size="4" name="TCD14_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="DLASTSGA" />
    </Register>
    <Register start="+0x11DC" size="2" name="TCD14_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x11DE" size="2" name="TCD14_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x11DE" size="2" name="TCD14_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x11E0" size="4" name="TCD15_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x11E4" size="2" name="TCD15_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x11E6" size="2" name="TCD15_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_4" start="0x4" description="16-byte burst" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte burst" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
        <Enum name="SMOD_1" start="0x1" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_2" start="0x2" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_3" start="0x3" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_4" start="0x4" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_5" start="0x5" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_6" start="0x6" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_7" start="0x7" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_8" start="0x8" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_9" start="0x9" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
      </BitField>
    </Register>
    <Register start="+0x11E8" size="4" name="TCD15_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x11E8" size="4" name="TCD15_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x11E8" size="4" name="TCD15_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x11EC" size="4" name="TCD15_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x11F0" size="4" name="TCD15_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x11F4" size="2" name="TCD15_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x11F6" size="2" name="TCD15_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x11F6" size="2" name="TCD15_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x11F8" size="4" name="TCD15_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="DLASTSGA" />
    </Register>
    <Register start="+0x11FC" size="2" name="TCD15_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x11FE" size="2" name="TCD15_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x11FE" size="2" name="TCD15_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FB" start="0x4000C000" description="FB">
    <Register start="+0x60" size="4" name="CSPMCR" access="Read/Write" description="Chip Select Port Multiplexing Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="4" name="GROUP5" description="FlexBus Signal Group 5 Multiplex control">
        <Enum name="GROUP5_0" start="0" description="FB_TA_B" />
        <Enum name="GROUP5_1" start="0x1" description="FB_CS3_B. You must also write 1b to CSCR[AA]." />
        <Enum name="GROUP5_2" start="0x2" description="FB_BE_7_0_B. You must also write 1b to CSCR[AA]." />
      </BitField>
      <BitField start="16" size="4" name="GROUP4" description="FlexBus Signal Group 4 Multiplex control">
        <Enum name="GROUP4_0" start="0" description="FB_TBST_B" />
        <Enum name="GROUP4_1" start="0x1" description="FB_CS2_B" />
        <Enum name="GROUP4_2" start="0x2" description="FB_BE_15_8_B" />
      </BitField>
      <BitField start="20" size="4" name="GROUP3" description="FlexBus Signal Group 3 Multiplex control">
        <Enum name="GROUP3_0" start="0" description="FB_CS5_B" />
        <Enum name="GROUP3_1" start="0x1" description="FB_TSIZ1" />
        <Enum name="GROUP3_2" start="0x2" description="FB_BE_23_16_B" />
      </BitField>
      <BitField start="24" size="4" name="GROUP2" description="FlexBus Signal Group 2 Multiplex control">
        <Enum name="GROUP2_0" start="0" description="FB_CS4_B" />
        <Enum name="GROUP2_1" start="0x1" description="FB_TSIZ0" />
        <Enum name="GROUP2_2" start="0x2" description="FB_BE_31_24_B" />
      </BitField>
      <BitField start="28" size="4" name="GROUP1" description="FlexBus Signal Group 1 Multiplex control">
        <Enum name="GROUP1_0" start="0" description="FB_ALE" />
        <Enum name="GROUP1_1" start="0x1" description="FB_CS1_B" />
        <Enum name="GROUP1_2" start="0x2" description="FB_TS_B" />
      </BitField>
    </Register>
    <Register start="+0+0*0xC+0" size="4" name="CS[0].CSAR" access="Read/Write" description="Chip Select Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="BA" description="Base Address" />
    </Register>
    <Register start="+0+0*0xC+0x4" size="4" name="CS[0].CSMR" access="Read/Write" description="Chip Select Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="V" description="Valid">
        <Enum name="V_0" start="0" description="Chip-select is invalid." />
        <Enum name="V_1" start="0x1" description="Chip-select is valid." />
      </BitField>
      <BitField start="8" size="1" name="WP" description="Write Protect">
        <Enum name="WP_0" start="0" description="Write accesses are allowed." />
        <Enum name="WP_1" start="0x1" description="Write accesses are not allowed. Attempting to write to the range of addresses for which the WP bit is set results in a bus error termination of the internal cycle and no external cycle." />
      </BitField>
      <BitField start="16" size="16" name="BAM" description="Base Address Mask">
        <Enum name="BAM_0" start="0" description="The corresponding address bit in CSAR is used in the chip-select decode." />
        <Enum name="BAM_1" start="0x1" description="The corresponding address bit in CSAR is a don't care in the chip-select decode." />
      </BitField>
    </Register>
    <Register start="+0+0*0xC+0x8" size="4" name="CS[0].CSCR" access="Read/Write" description="Chip Select Control Register" reset_value="0" reset_mask="0">
      <BitField start="3" size="1" name="BSTW" description="Burst-Write Enable">
        <Enum name="BSTW_0" start="0" description="Disabled. Data exceeding the specified port size is broken into individual, port-sized, non-burst writes. For example, a 32-bit write to an 8-bit port takes four byte writes." />
        <Enum name="BSTW_1" start="0x1" description="Enabled. Enables burst write of data larger than the specified port size, including 32-bit writes to 8- and 16-bit ports, 16-bit writes to 8-bit ports, and line writes to 8-, 16-, and 32-bit ports." />
      </BitField>
      <BitField start="4" size="1" name="BSTR" description="Burst-Read Enable">
        <Enum name="BSTR_0" start="0" description="Disabled. Data exceeding the specified port size is broken into individual, port-sized, non-burst reads. For example, a 32-bit read from an 8-bit port is broken into four 8-bit reads." />
        <Enum name="BSTR_1" start="0x1" description="Enabled. Enables data burst reads larger than the specified port size, including 32-bit reads from 8- and 16-bit ports, 16-bit reads from 8-bit ports, and line reads from 8-, 16-, and 32-bit ports." />
      </BitField>
      <BitField start="5" size="1" name="BEM" description="Byte-Enable Mode">
        <Enum name="BEM_0" start="0" description="FB_BE_B is asserted for data write only." />
        <Enum name="BEM_1" start="0x1" description="FB_BE_B is asserted for data read and write accesses." />
      </BitField>
      <BitField start="6" size="2" name="PS" description="Port Size">
        <Enum name="PS_0" start="0" description="32-bit port size. Valid data is sampled and driven on FB_D[31:0]." />
        <Enum name="PS_1" start="0x1" description="8-bit port size. Valid data is sampled and driven on FB_D[31:24] when BLS is 0b, or FB_D[7:0] when BLS is 1b." />
        <Enum name="PS_2" start="0b1x" description="16-bit port size. Valid data is sampled and driven on FB_D[31:16] when BLS is 0b, or FB_D[15:0] when BLS is 1b." />
      </BitField>
      <BitField start="8" size="1" name="AA" description="Auto-Acknowledge Enable">
        <Enum name="AA_0" start="0" description="Disabled. No internal transfer acknowledge is asserted and the cycle is terminated externally." />
        <Enum name="AA_1" start="0x1" description="Enabled. Internal transfer acknowledge is asserted as specified by WS." />
      </BitField>
      <BitField start="9" size="1" name="BLS" description="Byte-Lane Shift">
        <Enum name="BLS_0" start="0" description="Not shifted. Data is left-aligned on FB_AD." />
        <Enum name="BLS_1" start="0x1" description="Shifted. Data is right-aligned on FB_AD." />
      </BitField>
      <BitField start="10" size="6" name="WS" description="Wait States" />
      <BitField start="16" size="2" name="WRAH" description="Write Address Hold or Deselect">
        <Enum name="WRAH_0" start="0" description="1 cycle (default for all but FB_CS0_B)" />
        <Enum name="WRAH_1" start="0x1" description="2 cycles" />
        <Enum name="WRAH_2" start="0x2" description="3 cycles" />
        <Enum name="WRAH_3" start="0x3" description="4 cycles (default for FB_CS0_B)" />
      </BitField>
      <BitField start="18" size="2" name="RDAH" description="Read Address Hold or Deselect">
        <Enum name="RDAH_0" start="0" description="When AA is 1b, 1 cycle. When AA is 0b, 0 cycles." />
        <Enum name="RDAH_1" start="0x1" description="When AA is 1b, 2 cycles. When AA is 0b, 1 cycle." />
        <Enum name="RDAH_2" start="0x2" description="When AA is 1b, 3 cycles. When AA is 0b, 2 cycles." />
        <Enum name="RDAH_3" start="0x3" description="When AA is 1b, 4 cycles. When AA is 0b, 3 cycles." />
      </BitField>
      <BitField start="20" size="2" name="ASET" description="Address Setup">
        <Enum name="ASET_0" start="0" description="Assert FB_CSn_B on the first rising clock edge after the address is asserted (default for all but FB_CS0_B)." />
        <Enum name="ASET_1" start="0x1" description="Assert FB_CSn_B on the second rising clock edge after the address is asserted." />
        <Enum name="ASET_2" start="0x2" description="Assert FB_CSn_B on the third rising clock edge after the address is asserted." />
        <Enum name="ASET_3" start="0x3" description="Assert FB_CSn_B on the fourth rising clock edge after the address is asserted (default for FB_CS0_B )." />
      </BitField>
      <BitField start="22" size="1" name="EXTS" description="EXTS">
        <Enum name="EXTS_0" start="0" description="Disabled. FB_TS_B/FB_ALE asserts for one bus clock cycle." />
        <Enum name="EXTS_1" start="0x1" description="Enabled. FB_TS_B/FB_ALE remains asserted until the first positive clock edge after FB_CSn_B asserts." />
      </BitField>
      <BitField start="23" size="1" name="SWSEN" description="Secondary Wait State Enable">
        <Enum name="SWSEN_0" start="0" description="Disabled. A number of wait states (specified by WS) are inserted before an internal transfer acknowledge is generated for all transfers." />
        <Enum name="SWSEN_1" start="0x1" description="Enabled. A number of wait states (specified by SWS) are inserted before an internal transfer acknowledge is generated for burst transfer secondary terminations." />
      </BitField>
      <BitField start="26" size="6" name="SWS" description="Secondary Wait States" />
    </Register>
    <Register start="+0+1*0xC+0" size="4" name="CS[1].CSAR" access="Read/Write" description="Chip Select Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="BA" description="Base Address" />
    </Register>
    <Register start="+0+1*0xC+0x4" size="4" name="CS[1].CSMR" access="Read/Write" description="Chip Select Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="V" description="Valid">
        <Enum name="V_0" start="0" description="Chip-select is invalid." />
        <Enum name="V_1" start="0x1" description="Chip-select is valid." />
      </BitField>
      <BitField start="8" size="1" name="WP" description="Write Protect">
        <Enum name="WP_0" start="0" description="Write accesses are allowed." />
        <Enum name="WP_1" start="0x1" description="Write accesses are not allowed. Attempting to write to the range of addresses for which the WP bit is set results in a bus error termination of the internal cycle and no external cycle." />
      </BitField>
      <BitField start="16" size="16" name="BAM" description="Base Address Mask">
        <Enum name="BAM_0" start="0" description="The corresponding address bit in CSAR is used in the chip-select decode." />
        <Enum name="BAM_1" start="0x1" description="The corresponding address bit in CSAR is a don't care in the chip-select decode." />
      </BitField>
    </Register>
    <Register start="+0+1*0xC+0x8" size="4" name="CS[1].CSCR" access="Read/Write" description="Chip Select Control Register" reset_value="0" reset_mask="0">
      <BitField start="3" size="1" name="BSTW" description="Burst-Write Enable">
        <Enum name="BSTW_0" start="0" description="Disabled. Data exceeding the specified port size is broken into individual, port-sized, non-burst writes. For example, a 32-bit write to an 8-bit port takes four byte writes." />
        <Enum name="BSTW_1" start="0x1" description="Enabled. Enables burst write of data larger than the specified port size, including 32-bit writes to 8- and 16-bit ports, 16-bit writes to 8-bit ports, and line writes to 8-, 16-, and 32-bit ports." />
      </BitField>
      <BitField start="4" size="1" name="BSTR" description="Burst-Read Enable">
        <Enum name="BSTR_0" start="0" description="Disabled. Data exceeding the specified port size is broken into individual, port-sized, non-burst reads. For example, a 32-bit read from an 8-bit port is broken into four 8-bit reads." />
        <Enum name="BSTR_1" start="0x1" description="Enabled. Enables data burst reads larger than the specified port size, including 32-bit reads from 8- and 16-bit ports, 16-bit reads from 8-bit ports, and line reads from 8-, 16-, and 32-bit ports." />
      </BitField>
      <BitField start="5" size="1" name="BEM" description="Byte-Enable Mode">
        <Enum name="BEM_0" start="0" description="FB_BE_B is asserted for data write only." />
        <Enum name="BEM_1" start="0x1" description="FB_BE_B is asserted for data read and write accesses." />
      </BitField>
      <BitField start="6" size="2" name="PS" description="Port Size">
        <Enum name="PS_0" start="0" description="32-bit port size. Valid data is sampled and driven on FB_D[31:0]." />
        <Enum name="PS_1" start="0x1" description="8-bit port size. Valid data is sampled and driven on FB_D[31:24] when BLS is 0b, or FB_D[7:0] when BLS is 1b." />
        <Enum name="PS_2" start="0b1x" description="16-bit port size. Valid data is sampled and driven on FB_D[31:16] when BLS is 0b, or FB_D[15:0] when BLS is 1b." />
      </BitField>
      <BitField start="8" size="1" name="AA" description="Auto-Acknowledge Enable">
        <Enum name="AA_0" start="0" description="Disabled. No internal transfer acknowledge is asserted and the cycle is terminated externally." />
        <Enum name="AA_1" start="0x1" description="Enabled. Internal transfer acknowledge is asserted as specified by WS." />
      </BitField>
      <BitField start="9" size="1" name="BLS" description="Byte-Lane Shift">
        <Enum name="BLS_0" start="0" description="Not shifted. Data is left-aligned on FB_AD." />
        <Enum name="BLS_1" start="0x1" description="Shifted. Data is right-aligned on FB_AD." />
      </BitField>
      <BitField start="10" size="6" name="WS" description="Wait States" />
      <BitField start="16" size="2" name="WRAH" description="Write Address Hold or Deselect">
        <Enum name="WRAH_0" start="0" description="1 cycle (default for all but FB_CS0_B)" />
        <Enum name="WRAH_1" start="0x1" description="2 cycles" />
        <Enum name="WRAH_2" start="0x2" description="3 cycles" />
        <Enum name="WRAH_3" start="0x3" description="4 cycles (default for FB_CS0_B)" />
      </BitField>
      <BitField start="18" size="2" name="RDAH" description="Read Address Hold or Deselect">
        <Enum name="RDAH_0" start="0" description="When AA is 1b, 1 cycle. When AA is 0b, 0 cycles." />
        <Enum name="RDAH_1" start="0x1" description="When AA is 1b, 2 cycles. When AA is 0b, 1 cycle." />
        <Enum name="RDAH_2" start="0x2" description="When AA is 1b, 3 cycles. When AA is 0b, 2 cycles." />
        <Enum name="RDAH_3" start="0x3" description="When AA is 1b, 4 cycles. When AA is 0b, 3 cycles." />
      </BitField>
      <BitField start="20" size="2" name="ASET" description="Address Setup">
        <Enum name="ASET_0" start="0" description="Assert FB_CSn_B on the first rising clock edge after the address is asserted (default for all but FB_CS0_B)." />
        <Enum name="ASET_1" start="0x1" description="Assert FB_CSn_B on the second rising clock edge after the address is asserted." />
        <Enum name="ASET_2" start="0x2" description="Assert FB_CSn_B on the third rising clock edge after the address is asserted." />
        <Enum name="ASET_3" start="0x3" description="Assert FB_CSn_B on the fourth rising clock edge after the address is asserted (default for FB_CS0_B )." />
      </BitField>
      <BitField start="22" size="1" name="EXTS" description="EXTS">
        <Enum name="EXTS_0" start="0" description="Disabled. FB_TS_B/FB_ALE asserts for one bus clock cycle." />
        <Enum name="EXTS_1" start="0x1" description="Enabled. FB_TS_B/FB_ALE remains asserted until the first positive clock edge after FB_CSn_B asserts." />
      </BitField>
      <BitField start="23" size="1" name="SWSEN" description="Secondary Wait State Enable">
        <Enum name="SWSEN_0" start="0" description="Disabled. A number of wait states (specified by WS) are inserted before an internal transfer acknowledge is generated for all transfers." />
        <Enum name="SWSEN_1" start="0x1" description="Enabled. A number of wait states (specified by SWS) are inserted before an internal transfer acknowledge is generated for burst transfer secondary terminations." />
      </BitField>
      <BitField start="26" size="6" name="SWS" description="Secondary Wait States" />
    </Register>
    <Register start="+0+2*0xC+0" size="4" name="CS[2].CSAR" access="Read/Write" description="Chip Select Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="BA" description="Base Address" />
    </Register>
    <Register start="+0+2*0xC+0x4" size="4" name="CS[2].CSMR" access="Read/Write" description="Chip Select Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="V" description="Valid">
        <Enum name="V_0" start="0" description="Chip-select is invalid." />
        <Enum name="V_1" start="0x1" description="Chip-select is valid." />
      </BitField>
      <BitField start="8" size="1" name="WP" description="Write Protect">
        <Enum name="WP_0" start="0" description="Write accesses are allowed." />
        <Enum name="WP_1" start="0x1" description="Write accesses are not allowed. Attempting to write to the range of addresses for which the WP bit is set results in a bus error termination of the internal cycle and no external cycle." />
      </BitField>
      <BitField start="16" size="16" name="BAM" description="Base Address Mask">
        <Enum name="BAM_0" start="0" description="The corresponding address bit in CSAR is used in the chip-select decode." />
        <Enum name="BAM_1" start="0x1" description="The corresponding address bit in CSAR is a don't care in the chip-select decode." />
      </BitField>
    </Register>
    <Register start="+0+2*0xC+0x8" size="4" name="CS[2].CSCR" access="Read/Write" description="Chip Select Control Register" reset_value="0" reset_mask="0">
      <BitField start="3" size="1" name="BSTW" description="Burst-Write Enable">
        <Enum name="BSTW_0" start="0" description="Disabled. Data exceeding the specified port size is broken into individual, port-sized, non-burst writes. For example, a 32-bit write to an 8-bit port takes four byte writes." />
        <Enum name="BSTW_1" start="0x1" description="Enabled. Enables burst write of data larger than the specified port size, including 32-bit writes to 8- and 16-bit ports, 16-bit writes to 8-bit ports, and line writes to 8-, 16-, and 32-bit ports." />
      </BitField>
      <BitField start="4" size="1" name="BSTR" description="Burst-Read Enable">
        <Enum name="BSTR_0" start="0" description="Disabled. Data exceeding the specified port size is broken into individual, port-sized, non-burst reads. For example, a 32-bit read from an 8-bit port is broken into four 8-bit reads." />
        <Enum name="BSTR_1" start="0x1" description="Enabled. Enables data burst reads larger than the specified port size, including 32-bit reads from 8- and 16-bit ports, 16-bit reads from 8-bit ports, and line reads from 8-, 16-, and 32-bit ports." />
      </BitField>
      <BitField start="5" size="1" name="BEM" description="Byte-Enable Mode">
        <Enum name="BEM_0" start="0" description="FB_BE_B is asserted for data write only." />
        <Enum name="BEM_1" start="0x1" description="FB_BE_B is asserted for data read and write accesses." />
      </BitField>
      <BitField start="6" size="2" name="PS" description="Port Size">
        <Enum name="PS_0" start="0" description="32-bit port size. Valid data is sampled and driven on FB_D[31:0]." />
        <Enum name="PS_1" start="0x1" description="8-bit port size. Valid data is sampled and driven on FB_D[31:24] when BLS is 0b, or FB_D[7:0] when BLS is 1b." />
        <Enum name="PS_2" start="0b1x" description="16-bit port size. Valid data is sampled and driven on FB_D[31:16] when BLS is 0b, or FB_D[15:0] when BLS is 1b." />
      </BitField>
      <BitField start="8" size="1" name="AA" description="Auto-Acknowledge Enable">
        <Enum name="AA_0" start="0" description="Disabled. No internal transfer acknowledge is asserted and the cycle is terminated externally." />
        <Enum name="AA_1" start="0x1" description="Enabled. Internal transfer acknowledge is asserted as specified by WS." />
      </BitField>
      <BitField start="9" size="1" name="BLS" description="Byte-Lane Shift">
        <Enum name="BLS_0" start="0" description="Not shifted. Data is left-aligned on FB_AD." />
        <Enum name="BLS_1" start="0x1" description="Shifted. Data is right-aligned on FB_AD." />
      </BitField>
      <BitField start="10" size="6" name="WS" description="Wait States" />
      <BitField start="16" size="2" name="WRAH" description="Write Address Hold or Deselect">
        <Enum name="WRAH_0" start="0" description="1 cycle (default for all but FB_CS0_B)" />
        <Enum name="WRAH_1" start="0x1" description="2 cycles" />
        <Enum name="WRAH_2" start="0x2" description="3 cycles" />
        <Enum name="WRAH_3" start="0x3" description="4 cycles (default for FB_CS0_B)" />
      </BitField>
      <BitField start="18" size="2" name="RDAH" description="Read Address Hold or Deselect">
        <Enum name="RDAH_0" start="0" description="When AA is 1b, 1 cycle. When AA is 0b, 0 cycles." />
        <Enum name="RDAH_1" start="0x1" description="When AA is 1b, 2 cycles. When AA is 0b, 1 cycle." />
        <Enum name="RDAH_2" start="0x2" description="When AA is 1b, 3 cycles. When AA is 0b, 2 cycles." />
        <Enum name="RDAH_3" start="0x3" description="When AA is 1b, 4 cycles. When AA is 0b, 3 cycles." />
      </BitField>
      <BitField start="20" size="2" name="ASET" description="Address Setup">
        <Enum name="ASET_0" start="0" description="Assert FB_CSn_B on the first rising clock edge after the address is asserted (default for all but FB_CS0_B)." />
        <Enum name="ASET_1" start="0x1" description="Assert FB_CSn_B on the second rising clock edge after the address is asserted." />
        <Enum name="ASET_2" start="0x2" description="Assert FB_CSn_B on the third rising clock edge after the address is asserted." />
        <Enum name="ASET_3" start="0x3" description="Assert FB_CSn_B on the fourth rising clock edge after the address is asserted (default for FB_CS0_B )." />
      </BitField>
      <BitField start="22" size="1" name="EXTS" description="EXTS">
        <Enum name="EXTS_0" start="0" description="Disabled. FB_TS_B/FB_ALE asserts for one bus clock cycle." />
        <Enum name="EXTS_1" start="0x1" description="Enabled. FB_TS_B/FB_ALE remains asserted until the first positive clock edge after FB_CSn_B asserts." />
      </BitField>
      <BitField start="23" size="1" name="SWSEN" description="Secondary Wait State Enable">
        <Enum name="SWSEN_0" start="0" description="Disabled. A number of wait states (specified by WS) are inserted before an internal transfer acknowledge is generated for all transfers." />
        <Enum name="SWSEN_1" start="0x1" description="Enabled. A number of wait states (specified by SWS) are inserted before an internal transfer acknowledge is generated for burst transfer secondary terminations." />
      </BitField>
      <BitField start="26" size="6" name="SWS" description="Secondary Wait States" />
    </Register>
    <Register start="+0+3*0xC+0" size="4" name="CS[3].CSAR" access="Read/Write" description="Chip Select Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="BA" description="Base Address" />
    </Register>
    <Register start="+0+3*0xC+0x4" size="4" name="CS[3].CSMR" access="Read/Write" description="Chip Select Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="V" description="Valid">
        <Enum name="V_0" start="0" description="Chip-select is invalid." />
        <Enum name="V_1" start="0x1" description="Chip-select is valid." />
      </BitField>
      <BitField start="8" size="1" name="WP" description="Write Protect">
        <Enum name="WP_0" start="0" description="Write accesses are allowed." />
        <Enum name="WP_1" start="0x1" description="Write accesses are not allowed. Attempting to write to the range of addresses for which the WP bit is set results in a bus error termination of the internal cycle and no external cycle." />
      </BitField>
      <BitField start="16" size="16" name="BAM" description="Base Address Mask">
        <Enum name="BAM_0" start="0" description="The corresponding address bit in CSAR is used in the chip-select decode." />
        <Enum name="BAM_1" start="0x1" description="The corresponding address bit in CSAR is a don't care in the chip-select decode." />
      </BitField>
    </Register>
    <Register start="+0+3*0xC+0x8" size="4" name="CS[3].CSCR" access="Read/Write" description="Chip Select Control Register" reset_value="0" reset_mask="0">
      <BitField start="3" size="1" name="BSTW" description="Burst-Write Enable">
        <Enum name="BSTW_0" start="0" description="Disabled. Data exceeding the specified port size is broken into individual, port-sized, non-burst writes. For example, a 32-bit write to an 8-bit port takes four byte writes." />
        <Enum name="BSTW_1" start="0x1" description="Enabled. Enables burst write of data larger than the specified port size, including 32-bit writes to 8- and 16-bit ports, 16-bit writes to 8-bit ports, and line writes to 8-, 16-, and 32-bit ports." />
      </BitField>
      <BitField start="4" size="1" name="BSTR" description="Burst-Read Enable">
        <Enum name="BSTR_0" start="0" description="Disabled. Data exceeding the specified port size is broken into individual, port-sized, non-burst reads. For example, a 32-bit read from an 8-bit port is broken into four 8-bit reads." />
        <Enum name="BSTR_1" start="0x1" description="Enabled. Enables data burst reads larger than the specified port size, including 32-bit reads from 8- and 16-bit ports, 16-bit reads from 8-bit ports, and line reads from 8-, 16-, and 32-bit ports." />
      </BitField>
      <BitField start="5" size="1" name="BEM" description="Byte-Enable Mode">
        <Enum name="BEM_0" start="0" description="FB_BE_B is asserted for data write only." />
        <Enum name="BEM_1" start="0x1" description="FB_BE_B is asserted for data read and write accesses." />
      </BitField>
      <BitField start="6" size="2" name="PS" description="Port Size">
        <Enum name="PS_0" start="0" description="32-bit port size. Valid data is sampled and driven on FB_D[31:0]." />
        <Enum name="PS_1" start="0x1" description="8-bit port size. Valid data is sampled and driven on FB_D[31:24] when BLS is 0b, or FB_D[7:0] when BLS is 1b." />
        <Enum name="PS_2" start="0b1x" description="16-bit port size. Valid data is sampled and driven on FB_D[31:16] when BLS is 0b, or FB_D[15:0] when BLS is 1b." />
      </BitField>
      <BitField start="8" size="1" name="AA" description="Auto-Acknowledge Enable">
        <Enum name="AA_0" start="0" description="Disabled. No internal transfer acknowledge is asserted and the cycle is terminated externally." />
        <Enum name="AA_1" start="0x1" description="Enabled. Internal transfer acknowledge is asserted as specified by WS." />
      </BitField>
      <BitField start="9" size="1" name="BLS" description="Byte-Lane Shift">
        <Enum name="BLS_0" start="0" description="Not shifted. Data is left-aligned on FB_AD." />
        <Enum name="BLS_1" start="0x1" description="Shifted. Data is right-aligned on FB_AD." />
      </BitField>
      <BitField start="10" size="6" name="WS" description="Wait States" />
      <BitField start="16" size="2" name="WRAH" description="Write Address Hold or Deselect">
        <Enum name="WRAH_0" start="0" description="1 cycle (default for all but FB_CS0_B)" />
        <Enum name="WRAH_1" start="0x1" description="2 cycles" />
        <Enum name="WRAH_2" start="0x2" description="3 cycles" />
        <Enum name="WRAH_3" start="0x3" description="4 cycles (default for FB_CS0_B)" />
      </BitField>
      <BitField start="18" size="2" name="RDAH" description="Read Address Hold or Deselect">
        <Enum name="RDAH_0" start="0" description="When AA is 1b, 1 cycle. When AA is 0b, 0 cycles." />
        <Enum name="RDAH_1" start="0x1" description="When AA is 1b, 2 cycles. When AA is 0b, 1 cycle." />
        <Enum name="RDAH_2" start="0x2" description="When AA is 1b, 3 cycles. When AA is 0b, 2 cycles." />
        <Enum name="RDAH_3" start="0x3" description="When AA is 1b, 4 cycles. When AA is 0b, 3 cycles." />
      </BitField>
      <BitField start="20" size="2" name="ASET" description="Address Setup">
        <Enum name="ASET_0" start="0" description="Assert FB_CSn_B on the first rising clock edge after the address is asserted (default for all but FB_CS0_B)." />
        <Enum name="ASET_1" start="0x1" description="Assert FB_CSn_B on the second rising clock edge after the address is asserted." />
        <Enum name="ASET_2" start="0x2" description="Assert FB_CSn_B on the third rising clock edge after the address is asserted." />
        <Enum name="ASET_3" start="0x3" description="Assert FB_CSn_B on the fourth rising clock edge after the address is asserted (default for FB_CS0_B )." />
      </BitField>
      <BitField start="22" size="1" name="EXTS" description="EXTS">
        <Enum name="EXTS_0" start="0" description="Disabled. FB_TS_B/FB_ALE asserts for one bus clock cycle." />
        <Enum name="EXTS_1" start="0x1" description="Enabled. FB_TS_B/FB_ALE remains asserted until the first positive clock edge after FB_CSn_B asserts." />
      </BitField>
      <BitField start="23" size="1" name="SWSEN" description="Secondary Wait State Enable">
        <Enum name="SWSEN_0" start="0" description="Disabled. A number of wait states (specified by WS) are inserted before an internal transfer acknowledge is generated for all transfers." />
        <Enum name="SWSEN_1" start="0x1" description="Enabled. A number of wait states (specified by SWS) are inserted before an internal transfer acknowledge is generated for burst transfer secondary terminations." />
      </BitField>
      <BitField start="26" size="6" name="SWS" description="Secondary Wait States" />
    </Register>
    <Register start="+0+4*0xC+0" size="4" name="CS[4].CSAR" access="Read/Write" description="Chip Select Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="BA" description="Base Address" />
    </Register>
    <Register start="+0+4*0xC+0x4" size="4" name="CS[4].CSMR" access="Read/Write" description="Chip Select Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="V" description="Valid">
        <Enum name="V_0" start="0" description="Chip-select is invalid." />
        <Enum name="V_1" start="0x1" description="Chip-select is valid." />
      </BitField>
      <BitField start="8" size="1" name="WP" description="Write Protect">
        <Enum name="WP_0" start="0" description="Write accesses are allowed." />
        <Enum name="WP_1" start="0x1" description="Write accesses are not allowed. Attempting to write to the range of addresses for which the WP bit is set results in a bus error termination of the internal cycle and no external cycle." />
      </BitField>
      <BitField start="16" size="16" name="BAM" description="Base Address Mask">
        <Enum name="BAM_0" start="0" description="The corresponding address bit in CSAR is used in the chip-select decode." />
        <Enum name="BAM_1" start="0x1" description="The corresponding address bit in CSAR is a don't care in the chip-select decode." />
      </BitField>
    </Register>
    <Register start="+0+4*0xC+0x8" size="4" name="CS[4].CSCR" access="Read/Write" description="Chip Select Control Register" reset_value="0" reset_mask="0">
      <BitField start="3" size="1" name="BSTW" description="Burst-Write Enable">
        <Enum name="BSTW_0" start="0" description="Disabled. Data exceeding the specified port size is broken into individual, port-sized, non-burst writes. For example, a 32-bit write to an 8-bit port takes four byte writes." />
        <Enum name="BSTW_1" start="0x1" description="Enabled. Enables burst write of data larger than the specified port size, including 32-bit writes to 8- and 16-bit ports, 16-bit writes to 8-bit ports, and line writes to 8-, 16-, and 32-bit ports." />
      </BitField>
      <BitField start="4" size="1" name="BSTR" description="Burst-Read Enable">
        <Enum name="BSTR_0" start="0" description="Disabled. Data exceeding the specified port size is broken into individual, port-sized, non-burst reads. For example, a 32-bit read from an 8-bit port is broken into four 8-bit reads." />
        <Enum name="BSTR_1" start="0x1" description="Enabled. Enables data burst reads larger than the specified port size, including 32-bit reads from 8- and 16-bit ports, 16-bit reads from 8-bit ports, and line reads from 8-, 16-, and 32-bit ports." />
      </BitField>
      <BitField start="5" size="1" name="BEM" description="Byte-Enable Mode">
        <Enum name="BEM_0" start="0" description="FB_BE_B is asserted for data write only." />
        <Enum name="BEM_1" start="0x1" description="FB_BE_B is asserted for data read and write accesses." />
      </BitField>
      <BitField start="6" size="2" name="PS" description="Port Size">
        <Enum name="PS_0" start="0" description="32-bit port size. Valid data is sampled and driven on FB_D[31:0]." />
        <Enum name="PS_1" start="0x1" description="8-bit port size. Valid data is sampled and driven on FB_D[31:24] when BLS is 0b, or FB_D[7:0] when BLS is 1b." />
        <Enum name="PS_2" start="0b1x" description="16-bit port size. Valid data is sampled and driven on FB_D[31:16] when BLS is 0b, or FB_D[15:0] when BLS is 1b." />
      </BitField>
      <BitField start="8" size="1" name="AA" description="Auto-Acknowledge Enable">
        <Enum name="AA_0" start="0" description="Disabled. No internal transfer acknowledge is asserted and the cycle is terminated externally." />
        <Enum name="AA_1" start="0x1" description="Enabled. Internal transfer acknowledge is asserted as specified by WS." />
      </BitField>
      <BitField start="9" size="1" name="BLS" description="Byte-Lane Shift">
        <Enum name="BLS_0" start="0" description="Not shifted. Data is left-aligned on FB_AD." />
        <Enum name="BLS_1" start="0x1" description="Shifted. Data is right-aligned on FB_AD." />
      </BitField>
      <BitField start="10" size="6" name="WS" description="Wait States" />
      <BitField start="16" size="2" name="WRAH" description="Write Address Hold or Deselect">
        <Enum name="WRAH_0" start="0" description="1 cycle (default for all but FB_CS0_B)" />
        <Enum name="WRAH_1" start="0x1" description="2 cycles" />
        <Enum name="WRAH_2" start="0x2" description="3 cycles" />
        <Enum name="WRAH_3" start="0x3" description="4 cycles (default for FB_CS0_B)" />
      </BitField>
      <BitField start="18" size="2" name="RDAH" description="Read Address Hold or Deselect">
        <Enum name="RDAH_0" start="0" description="When AA is 1b, 1 cycle. When AA is 0b, 0 cycles." />
        <Enum name="RDAH_1" start="0x1" description="When AA is 1b, 2 cycles. When AA is 0b, 1 cycle." />
        <Enum name="RDAH_2" start="0x2" description="When AA is 1b, 3 cycles. When AA is 0b, 2 cycles." />
        <Enum name="RDAH_3" start="0x3" description="When AA is 1b, 4 cycles. When AA is 0b, 3 cycles." />
      </BitField>
      <BitField start="20" size="2" name="ASET" description="Address Setup">
        <Enum name="ASET_0" start="0" description="Assert FB_CSn_B on the first rising clock edge after the address is asserted (default for all but FB_CS0_B)." />
        <Enum name="ASET_1" start="0x1" description="Assert FB_CSn_B on the second rising clock edge after the address is asserted." />
        <Enum name="ASET_2" start="0x2" description="Assert FB_CSn_B on the third rising clock edge after the address is asserted." />
        <Enum name="ASET_3" start="0x3" description="Assert FB_CSn_B on the fourth rising clock edge after the address is asserted (default for FB_CS0_B )." />
      </BitField>
      <BitField start="22" size="1" name="EXTS" description="EXTS">
        <Enum name="EXTS_0" start="0" description="Disabled. FB_TS_B/FB_ALE asserts for one bus clock cycle." />
        <Enum name="EXTS_1" start="0x1" description="Enabled. FB_TS_B/FB_ALE remains asserted until the first positive clock edge after FB_CSn_B asserts." />
      </BitField>
      <BitField start="23" size="1" name="SWSEN" description="Secondary Wait State Enable">
        <Enum name="SWSEN_0" start="0" description="Disabled. A number of wait states (specified by WS) are inserted before an internal transfer acknowledge is generated for all transfers." />
        <Enum name="SWSEN_1" start="0x1" description="Enabled. A number of wait states (specified by SWS) are inserted before an internal transfer acknowledge is generated for burst transfer secondary terminations." />
      </BitField>
      <BitField start="26" size="6" name="SWS" description="Secondary Wait States" />
    </Register>
    <Register start="+0+5*0xC+0" size="4" name="CS[5].CSAR" access="Read/Write" description="Chip Select Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="BA" description="Base Address" />
    </Register>
    <Register start="+0+5*0xC+0x4" size="4" name="CS[5].CSMR" access="Read/Write" description="Chip Select Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="V" description="Valid">
        <Enum name="V_0" start="0" description="Chip-select is invalid." />
        <Enum name="V_1" start="0x1" description="Chip-select is valid." />
      </BitField>
      <BitField start="8" size="1" name="WP" description="Write Protect">
        <Enum name="WP_0" start="0" description="Write accesses are allowed." />
        <Enum name="WP_1" start="0x1" description="Write accesses are not allowed. Attempting to write to the range of addresses for which the WP bit is set results in a bus error termination of the internal cycle and no external cycle." />
      </BitField>
      <BitField start="16" size="16" name="BAM" description="Base Address Mask">
        <Enum name="BAM_0" start="0" description="The corresponding address bit in CSAR is used in the chip-select decode." />
        <Enum name="BAM_1" start="0x1" description="The corresponding address bit in CSAR is a don't care in the chip-select decode." />
      </BitField>
    </Register>
    <Register start="+0+5*0xC+0x8" size="4" name="CS[5].CSCR" access="Read/Write" description="Chip Select Control Register" reset_value="0" reset_mask="0">
      <BitField start="3" size="1" name="BSTW" description="Burst-Write Enable">
        <Enum name="BSTW_0" start="0" description="Disabled. Data exceeding the specified port size is broken into individual, port-sized, non-burst writes. For example, a 32-bit write to an 8-bit port takes four byte writes." />
        <Enum name="BSTW_1" start="0x1" description="Enabled. Enables burst write of data larger than the specified port size, including 32-bit writes to 8- and 16-bit ports, 16-bit writes to 8-bit ports, and line writes to 8-, 16-, and 32-bit ports." />
      </BitField>
      <BitField start="4" size="1" name="BSTR" description="Burst-Read Enable">
        <Enum name="BSTR_0" start="0" description="Disabled. Data exceeding the specified port size is broken into individual, port-sized, non-burst reads. For example, a 32-bit read from an 8-bit port is broken into four 8-bit reads." />
        <Enum name="BSTR_1" start="0x1" description="Enabled. Enables data burst reads larger than the specified port size, including 32-bit reads from 8- and 16-bit ports, 16-bit reads from 8-bit ports, and line reads from 8-, 16-, and 32-bit ports." />
      </BitField>
      <BitField start="5" size="1" name="BEM" description="Byte-Enable Mode">
        <Enum name="BEM_0" start="0" description="FB_BE_B is asserted for data write only." />
        <Enum name="BEM_1" start="0x1" description="FB_BE_B is asserted for data read and write accesses." />
      </BitField>
      <BitField start="6" size="2" name="PS" description="Port Size">
        <Enum name="PS_0" start="0" description="32-bit port size. Valid data is sampled and driven on FB_D[31:0]." />
        <Enum name="PS_1" start="0x1" description="8-bit port size. Valid data is sampled and driven on FB_D[31:24] when BLS is 0b, or FB_D[7:0] when BLS is 1b." />
        <Enum name="PS_2" start="0b1x" description="16-bit port size. Valid data is sampled and driven on FB_D[31:16] when BLS is 0b, or FB_D[15:0] when BLS is 1b." />
      </BitField>
      <BitField start="8" size="1" name="AA" description="Auto-Acknowledge Enable">
        <Enum name="AA_0" start="0" description="Disabled. No internal transfer acknowledge is asserted and the cycle is terminated externally." />
        <Enum name="AA_1" start="0x1" description="Enabled. Internal transfer acknowledge is asserted as specified by WS." />
      </BitField>
      <BitField start="9" size="1" name="BLS" description="Byte-Lane Shift">
        <Enum name="BLS_0" start="0" description="Not shifted. Data is left-aligned on FB_AD." />
        <Enum name="BLS_1" start="0x1" description="Shifted. Data is right-aligned on FB_AD." />
      </BitField>
      <BitField start="10" size="6" name="WS" description="Wait States" />
      <BitField start="16" size="2" name="WRAH" description="Write Address Hold or Deselect">
        <Enum name="WRAH_0" start="0" description="1 cycle (default for all but FB_CS0_B)" />
        <Enum name="WRAH_1" start="0x1" description="2 cycles" />
        <Enum name="WRAH_2" start="0x2" description="3 cycles" />
        <Enum name="WRAH_3" start="0x3" description="4 cycles (default for FB_CS0_B)" />
      </BitField>
      <BitField start="18" size="2" name="RDAH" description="Read Address Hold or Deselect">
        <Enum name="RDAH_0" start="0" description="When AA is 1b, 1 cycle. When AA is 0b, 0 cycles." />
        <Enum name="RDAH_1" start="0x1" description="When AA is 1b, 2 cycles. When AA is 0b, 1 cycle." />
        <Enum name="RDAH_2" start="0x2" description="When AA is 1b, 3 cycles. When AA is 0b, 2 cycles." />
        <Enum name="RDAH_3" start="0x3" description="When AA is 1b, 4 cycles. When AA is 0b, 3 cycles." />
      </BitField>
      <BitField start="20" size="2" name="ASET" description="Address Setup">
        <Enum name="ASET_0" start="0" description="Assert FB_CSn_B on the first rising clock edge after the address is asserted (default for all but FB_CS0_B)." />
        <Enum name="ASET_1" start="0x1" description="Assert FB_CSn_B on the second rising clock edge after the address is asserted." />
        <Enum name="ASET_2" start="0x2" description="Assert FB_CSn_B on the third rising clock edge after the address is asserted." />
        <Enum name="ASET_3" start="0x3" description="Assert FB_CSn_B on the fourth rising clock edge after the address is asserted (default for FB_CS0_B )." />
      </BitField>
      <BitField start="22" size="1" name="EXTS" description="EXTS">
        <Enum name="EXTS_0" start="0" description="Disabled. FB_TS_B/FB_ALE asserts for one bus clock cycle." />
        <Enum name="EXTS_1" start="0x1" description="Enabled. FB_TS_B/FB_ALE remains asserted until the first positive clock edge after FB_CSn_B asserts." />
      </BitField>
      <BitField start="23" size="1" name="SWSEN" description="Secondary Wait State Enable">
        <Enum name="SWSEN_0" start="0" description="Disabled. A number of wait states (specified by WS) are inserted before an internal transfer acknowledge is generated for all transfers." />
        <Enum name="SWSEN_1" start="0x1" description="Enabled. A number of wait states (specified by SWS) are inserted before an internal transfer acknowledge is generated for burst transfer secondary terminations." />
      </BitField>
      <BitField start="26" size="6" name="SWS" description="Secondary Wait States" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="XRDC" start="0x40014000" description="XRDC">
    <Register start="+0" size="4" name="CR" access="Read/Write" description="Control Register" reset_value="0xC" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GVLDM" description="Global Valid MDACs(XRDC global enable/disable).">
        <Enum name="GVLDM_0" start="0" description="XRDC MDACs are disabled." />
        <Enum name="GVLDM_1" start="0x1" description="XRDC MDACs are enabled." />
      </BitField>
      <BitField start="1" size="4" name="HRL" description="Hardware Revision Level" />
      <BitField start="8" size="1" name="VAW" description="Virtualization aware">
        <Enum name="VAW_0" start="0" description="Implementation is not virtualization aware." />
        <Enum name="VAW_1" start="0x1" description="Implementation is virtualization aware." />
      </BitField>
      <BitField start="14" size="1" name="GVLDP" description="Global Valid for PACs/MSCs">
        <Enum name="GVLDP_0" start="0" description="XRDC PACs/MSCs are disabled." />
        <Enum name="GVLDP_1" start="0x1" description="XRDC PACs/MSCs are enabled." />
      </BitField>
      <BitField start="15" size="1" name="GVLDC" description="Global Valid for MRCs">
        <Enum name="GVLDC_0" start="0" description="XRDC MRCs are disabled." />
        <Enum name="GVLDC_1" start="0x1" description="XRDC MRCs are enabled." />
      </BitField>
      <BitField start="30" size="1" name="LK1" description="1-bit Lock">
        <Enum name="LK1_0" start="0" description="Register can be written by any secure privileged write." />
        <Enum name="LK1_1" start="0x1" description="Register is locked (read-only) until the next reset." />
      </BitField>
    </Register>
    <Register start="+0xF0" size="4" name="HWCFG0" access="ReadOnly" description="Hardware Configuration Register 0" reset_value="0x12010702" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="NDID" description="Number of domains" />
      <BitField start="8" size="8" name="NMSTR" description="Number of bus masters" />
      <BitField start="16" size="8" name="NMRC" description="Number of MRCs" />
      <BitField start="24" size="4" name="NPAC" description="Number of PACs" />
      <BitField start="28" size="4" name="MID" description="Module ID" />
    </Register>
    <Register start="+0xF4" size="4" name="HWCFG1" access="ReadOnly" description="Hardware Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFF0">
      <BitField start="0" size="4" name="DID" description="Domain identifier number" />
    </Register>
    <Register start="+0xF8" size="4" name="HWCFG2" access="ReadOnly" description="Hardware Configuration Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PIDP0" description="Process identifier">
        <Enum name="PIDP0_0" start="0" description="Bus master 0 does not source a process identifier register. The XRDC_MDAC logic provides the needed PID for processor cores." />
        <Enum name="PIDP0_1" start="0x1" description="Bus master 0 sources a process identifier register to the XRDC_MDAC logic." />
      </BitField>
      <BitField start="1" size="1" name="PIDP1" description="Process identifier">
        <Enum name="PIDP1_0" start="0" description="Bus master 1 does not source a process identifier register. The XRDC_MDAC logic provides the needed PID for processor cores." />
        <Enum name="PIDP1_1" start="0x1" description="Bus master 1 sources a process identifier register to the XRDC_MDAC logic." />
      </BitField>
      <BitField start="2" size="1" name="PIDP2" description="Process identifier">
        <Enum name="PIDP2_0" start="0" description="Bus master 2 does not source a process identifier register. The XRDC_MDAC logic provides the needed PID for processor cores." />
        <Enum name="PIDP2_1" start="0x1" description="Bus master 2 sources a process identifier register to the XRDC_MDAC logic." />
      </BitField>
      <BitField start="3" size="1" name="PIDP3" description="Process identifier">
        <Enum name="PIDP3_0" start="0" description="Bus master 3 does not source a process identifier register. The XRDC_MDAC logic provides the needed PID for processor cores." />
        <Enum name="PIDP3_1" start="0x1" description="Bus master 3 sources a process identifier register to the XRDC_MDAC logic." />
      </BitField>
      <BitField start="4" size="1" name="PIDP4" description="Process identifier">
        <Enum name="PIDP4_0" start="0" description="Bus master 4 does not source a process identifier register. The XRDC_MDAC logic provides the needed PID for processor cores." />
        <Enum name="PIDP4_1" start="0x1" description="Bus master 4 sources a process identifier register to the XRDC_MDAC logic." />
      </BitField>
      <BitField start="5" size="1" name="PIDP5" description="Process identifier">
        <Enum name="PIDP5_0" start="0" description="Bus master 5 does not source a process identifier register. The XRDC_MDAC logic provides the needed PID for processor cores." />
        <Enum name="PIDP5_1" start="0x1" description="Bus master 5 sources a process identifier register to the XRDC_MDAC logic." />
      </BitField>
      <BitField start="6" size="1" name="PIDP6" description="Process identifier">
        <Enum name="PIDP6_0" start="0" description="Bus master 6 does not source a process identifier register. The XRDC_MDAC logic provides the needed PID for processor cores." />
        <Enum name="PIDP6_1" start="0x1" description="Bus master 6 sources a process identifier register to the XRDC_MDAC logic." />
      </BitField>
      <BitField start="7" size="1" name="PIDP7" description="Process identifier">
        <Enum name="PIDP7_0" start="0" description="Bus master 7 does not source a process identifier register. The XRDC_MDAC logic provides the needed PID for processor cores." />
        <Enum name="PIDP7_1" start="0x1" description="Bus master 7 sources a process identifier register to the XRDC_MDAC logic." />
      </BitField>
      <BitField start="8" size="1" name="PIDP8" description="Process identifier">
        <Enum name="PIDP8_0" start="0" description="Bus master 8 does not source a process identifier register. The XRDC_MDAC logic provides the needed PID for processor cores." />
        <Enum name="PIDP8_1" start="0x1" description="Bus master 8 sources a process identifier register to the XRDC_MDAC logic." />
      </BitField>
      <BitField start="9" size="1" name="PIDP9" description="Process identifier">
        <Enum name="PIDP9_0" start="0" description="Bus master 9 does not source a process identifier register. The XRDC_MDAC logic provides the needed PID for processor cores." />
        <Enum name="PIDP9_1" start="0x1" description="Bus master 9 sources a process identifier register to the XRDC_MDAC logic." />
      </BitField>
      <BitField start="10" size="1" name="PIDP10" description="Process identifier">
        <Enum name="PIDP10_0" start="0" description="Bus master 10 does not source a process identifier register. The XRDC_MDAC logic provides the needed PID for processor cores." />
        <Enum name="PIDP10_1" start="0x1" description="Bus master 10 sources a process identifier register to the XRDC_MDAC logic." />
      </BitField>
      <BitField start="11" size="1" name="PIDP11" description="Process identifier">
        <Enum name="PIDP11_0" start="0" description="Bus master 11 does not source a process identifier register. The XRDC_MDAC logic provides the needed PID for processor cores." />
        <Enum name="PIDP11_1" start="0x1" description="Bus master 11 sources a process identifier register to the XRDC_MDAC logic." />
      </BitField>
      <BitField start="12" size="1" name="PIDP12" description="Process identifier">
        <Enum name="PIDP12_0" start="0" description="Bus master 12 does not source a process identifier register. The XRDC_MDAC logic provides the needed PID for processor cores." />
        <Enum name="PIDP12_1" start="0x1" description="Bus master 12 sources a process identifier register to the XRDC_MDAC logic." />
      </BitField>
      <BitField start="13" size="1" name="PIDP13" description="Process identifier">
        <Enum name="PIDP13_0" start="0" description="Bus master 13 does not source a process identifier register. The XRDC_MDAC logic provides the needed PID for processor cores." />
        <Enum name="PIDP13_1" start="0x1" description="Bus master 13 sources a process identifier register to the XRDC_MDAC logic." />
      </BitField>
      <BitField start="14" size="1" name="PIDP14" description="Process identifier">
        <Enum name="PIDP14_0" start="0" description="Bus master 14 does not source a process identifier register. The XRDC_MDAC logic provides the needed PID for processor cores." />
        <Enum name="PIDP14_1" start="0x1" description="Bus master 14 sources a process identifier register to the XRDC_MDAC logic." />
      </BitField>
      <BitField start="15" size="1" name="PIDP15" description="Process identifier">
        <Enum name="PIDP15_0" start="0" description="Bus master 15 does not source a process identifier register. The XRDC_MDAC logic provides the needed PID for processor cores." />
        <Enum name="PIDP15_1" start="0x1" description="Bus master 15 sources a process identifier register to the XRDC_MDAC logic." />
      </BitField>
      <BitField start="16" size="1" name="PIDP16" description="Process identifier">
        <Enum name="PIDP16_0" start="0" description="Bus master 16 does not source a process identifier register. The XRDC_MDAC logic provides the needed PID for processor cores." />
        <Enum name="PIDP16_1" start="0x1" description="Bus master 16 sources a process identifier register to the XRDC_MDAC logic." />
      </BitField>
      <BitField start="17" size="1" name="PIDP17" description="Process identifier">
        <Enum name="PIDP17_0" start="0" description="Bus master 17 does not source a process identifier register. The XRDC_MDAC logic provides the needed PID for processor cores." />
        <Enum name="PIDP17_1" start="0x1" description="Bus master 17 sources a process identifier register to the XRDC_MDAC logic." />
      </BitField>
      <BitField start="18" size="1" name="PIDP18" description="Process identifier">
        <Enum name="PIDP18_0" start="0" description="Bus master 18 does not source a process identifier register. The XRDC_MDAC logic provides the needed PID for processor cores." />
        <Enum name="PIDP18_1" start="0x1" description="Bus master 18 sources a process identifier register to the XRDC_MDAC logic." />
      </BitField>
      <BitField start="19" size="1" name="PIDP19" description="Process identifier">
        <Enum name="PIDP19_0" start="0" description="Bus master 19 does not source a process identifier register. The XRDC_MDAC logic provides the needed PID for processor cores." />
        <Enum name="PIDP19_1" start="0x1" description="Bus master 19 sources a process identifier register to the XRDC_MDAC logic." />
      </BitField>
      <BitField start="20" size="1" name="PIDP20" description="Process identifier">
        <Enum name="PIDP20_0" start="0" description="Bus master 20 does not source a process identifier register. The XRDC_MDAC logic provides the needed PID for processor cores." />
        <Enum name="PIDP20_1" start="0x1" description="Bus master 20 sources a process identifier register to the XRDC_MDAC logic." />
      </BitField>
      <BitField start="21" size="1" name="PIDP21" description="Process identifier">
        <Enum name="PIDP21_0" start="0" description="Bus master 21 does not source a process identifier register. The XRDC_MDAC logic provides the needed PID for processor cores." />
        <Enum name="PIDP21_1" start="0x1" description="Bus master 21 sources a process identifier register to the XRDC_MDAC logic." />
      </BitField>
      <BitField start="22" size="1" name="PIDP22" description="Process identifier">
        <Enum name="PIDP22_0" start="0" description="Bus master 22 does not source a process identifier register. The XRDC_MDAC logic provides the needed PID for processor cores." />
        <Enum name="PIDP22_1" start="0x1" description="Bus master 22 sources a process identifier register to the XRDC_MDAC logic." />
      </BitField>
      <BitField start="23" size="1" name="PIDP23" description="Process identifier">
        <Enum name="PIDP23_0" start="0" description="Bus master 23 does not source a process identifier register. The XRDC_MDAC logic provides the needed PID for processor cores." />
        <Enum name="PIDP23_1" start="0x1" description="Bus master 23 sources a process identifier register to the XRDC_MDAC logic." />
      </BitField>
      <BitField start="24" size="1" name="PIDP24" description="Process identifier">
        <Enum name="PIDP24_0" start="0" description="Bus master 24 does not source a process identifier register. The XRDC_MDAC logic provides the needed PID for processor cores." />
        <Enum name="PIDP24_1" start="0x1" description="Bus master 24 sources a process identifier register to the XRDC_MDAC logic." />
      </BitField>
      <BitField start="25" size="1" name="PIDP25" description="Process identifier">
        <Enum name="PIDP25_0" start="0" description="Bus master 25 does not source a process identifier register. The XRDC_MDAC logic provides the needed PID for processor cores." />
        <Enum name="PIDP25_1" start="0x1" description="Bus master 25 sources a process identifier register to the XRDC_MDAC logic." />
      </BitField>
      <BitField start="26" size="1" name="PIDP26" description="Process identifier">
        <Enum name="PIDP26_0" start="0" description="Bus master 26 does not source a process identifier register. The XRDC_MDAC logic provides the needed PID for processor cores." />
        <Enum name="PIDP26_1" start="0x1" description="Bus master 26 sources a process identifier register to the XRDC_MDAC logic." />
      </BitField>
      <BitField start="27" size="1" name="PIDP27" description="Process identifier">
        <Enum name="PIDP27_0" start="0" description="Bus master 27 does not source a process identifier register. The XRDC_MDAC logic provides the needed PID for processor cores." />
        <Enum name="PIDP27_1" start="0x1" description="Bus master 27 sources a process identifier register to the XRDC_MDAC logic." />
      </BitField>
      <BitField start="28" size="1" name="PIDP28" description="Process identifier">
        <Enum name="PIDP28_0" start="0" description="Bus master 28 does not source a process identifier register. The XRDC_MDAC logic provides the needed PID for processor cores." />
        <Enum name="PIDP28_1" start="0x1" description="Bus master 28 sources a process identifier register to the XRDC_MDAC logic." />
      </BitField>
      <BitField start="29" size="1" name="PIDP29" description="Process identifier">
        <Enum name="PIDP29_0" start="0" description="Bus master 29 does not source a process identifier register. The XRDC_MDAC logic provides the needed PID for processor cores." />
        <Enum name="PIDP29_1" start="0x1" description="Bus master 29 sources a process identifier register to the XRDC_MDAC logic." />
      </BitField>
      <BitField start="30" size="1" name="PIDP30" description="Process identifier">
        <Enum name="PIDP30_0" start="0" description="Bus master 30 does not source a process identifier register. The XRDC_MDAC logic provides the needed PID for processor cores." />
        <Enum name="PIDP30_1" start="0x1" description="Bus master 30 sources a process identifier register to the XRDC_MDAC logic." />
      </BitField>
      <BitField start="31" size="1" name="PIDP31" description="Process identifier">
        <Enum name="PIDP31_0" start="0" description="Bus master 31 does not source a process identifier register. The XRDC_MDAC logic provides the needed PID for processor cores." />
        <Enum name="PIDP31_1" start="0x1" description="Bus master 31 sources a process identifier register to the XRDC_MDAC logic." />
      </BitField>
    </Register>
    <Register start="+0xFC" size="4" name="HWCFG3" access="ReadOnly" description="Hardware Configuration Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PIDPn" description="Process identifier" />
    </Register>
    <Register start="+0x100" size="1" name="MDACFG0" access="ReadOnly" description="Master Domain Assignment Configuration Register" reset_value="0x2" reset_mask="0xFF">
      <BitField start="0" size="4" name="NMDAR" description="Number of master domain assignment registers for bus master m" />
      <BitField start="7" size="1" name="NCM" description="Non-CPU Master">
        <Enum name="NCM_0" start="0" description="Bus master is a processor." />
        <Enum name="NCM_1" start="0x1" description="Bus master is a non-processor." />
      </BitField>
    </Register>
    <Register start="+0x101" size="1" name="MDACFG1" access="ReadOnly" description="Master Domain Assignment Configuration Register" reset_value="0x2" reset_mask="0xFF">
      <BitField start="0" size="4" name="NMDAR" description="Number of master domain assignment registers for bus master m" />
      <BitField start="7" size="1" name="NCM" description="Non-CPU Master">
        <Enum name="NCM_0" start="0" description="Bus master is a processor." />
        <Enum name="NCM_1" start="0x1" description="Bus master is a non-processor." />
      </BitField>
    </Register>
    <Register start="+0x102" size="1" name="MDACFG2" access="ReadOnly" description="Master Domain Assignment Configuration Register" reset_value="0x81" reset_mask="0xFF">
      <BitField start="0" size="4" name="NMDAR" description="Number of master domain assignment registers for bus master m" />
      <BitField start="7" size="1" name="NCM" description="Non-CPU Master">
        <Enum name="NCM_0" start="0" description="Bus master is a processor." />
        <Enum name="NCM_1" start="0x1" description="Bus master is a non-processor." />
      </BitField>
    </Register>
    <Register start="+0x103" size="1" name="MDACFG3" access="ReadOnly" description="Master Domain Assignment Configuration Register" reset_value="0x81" reset_mask="0xFF">
      <BitField start="0" size="4" name="NMDAR" description="Number of master domain assignment registers for bus master m" />
      <BitField start="7" size="1" name="NCM" description="Non-CPU Master">
        <Enum name="NCM_0" start="0" description="Bus master is a processor." />
        <Enum name="NCM_1" start="0x1" description="Bus master is a non-processor." />
      </BitField>
    </Register>
    <Register start="+0x104" size="1" name="MDACFG4" access="ReadOnly" description="Master Domain Assignment Configuration Register" reset_value="0x81" reset_mask="0xFF">
      <BitField start="0" size="4" name="NMDAR" description="Number of master domain assignment registers for bus master m" />
      <BitField start="7" size="1" name="NCM" description="Non-CPU Master">
        <Enum name="NCM_0" start="0" description="Bus master is a processor." />
        <Enum name="NCM_1" start="0x1" description="Bus master is a non-processor." />
      </BitField>
    </Register>
    <Register start="+0x120" size="1" name="MDACFG32" access="ReadOnly" description="Master Domain Assignment Configuration Register" reset_value="0x2" reset_mask="0xFF">
      <BitField start="0" size="4" name="NMDAR" description="Number of master domain assignment registers for bus master m" />
      <BitField start="7" size="1" name="NCM" description="Non-CPU Master">
        <Enum name="NCM_0" start="0" description="Bus master is a processor." />
        <Enum name="NCM_1" start="0x1" description="Bus master is a non-processor." />
      </BitField>
    </Register>
    <Register start="+0x121" size="1" name="MDACFG33" access="ReadOnly" description="Master Domain Assignment Configuration Register" reset_value="0x81" reset_mask="0xFF">
      <BitField start="0" size="4" name="NMDAR" description="Number of master domain assignment registers for bus master m" />
      <BitField start="7" size="1" name="NCM" description="Non-CPU Master">
        <Enum name="NCM_0" start="0" description="Bus master is a processor." />
        <Enum name="NCM_1" start="0x1" description="Bus master is a non-processor." />
      </BitField>
    </Register>
    <Register start="+0x122" size="1" name="MDACFG34" access="ReadOnly" description="Master Domain Assignment Configuration Register" reset_value="0x81" reset_mask="0xFF">
      <BitField start="0" size="4" name="NMDAR" description="Number of master domain assignment registers for bus master m" />
      <BitField start="7" size="1" name="NCM" description="Non-CPU Master">
        <Enum name="NCM_0" start="0" description="Bus master is a processor." />
        <Enum name="NCM_1" start="0x1" description="Bus master is a non-processor." />
      </BitField>
    </Register>
    <Register start="+0x140" size="1" name="MRCFG0" access="ReadOnly" description="Memory Region Configuration Register" reset_value="0x8" reset_mask="0xFF">
      <BitField start="0" size="5" name="NMRGD" description="Number of memory region descriptors for memory region controller n" />
    </Register>
    <Register start="+0x141" size="1" name="MRCFG1" access="ReadOnly" description="Memory Region Configuration Register" reset_value="0x8" reset_mask="0xFF">
      <BitField start="0" size="5" name="NMRGD" description="Number of memory region descriptors for memory region controller n" />
    </Register>
    <Register start="+0x1FC" size="4" name="FDID" access="Read/Write" description="Fault Domain ID" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="FDID" description="Domain ID of Faulted Access" />
    </Register>
    <Register start="+0x200+0" size="4" name="DERRLOC[0]" access="ReadOnly" description="Domain Error Location Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MRCINST" description="MRC instance" />
      <BitField start="16" size="4" name="PACINST" description="PAC instance" />
    </Register>
    <Register start="+0x200+4" size="4" name="DERRLOC[1]" access="ReadOnly" description="Domain Error Location Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MRCINST" description="MRC instance" />
      <BitField start="16" size="4" name="PACINST" description="PAC instance" />
    </Register>
    <Register start="+0x200+8" size="4" name="DERRLOC[2]" access="ReadOnly" description="Domain Error Location Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MRCINST" description="MRC instance" />
      <BitField start="16" size="4" name="PACINST" description="PAC instance" />
    </Register>
    <Register start="+0x400" size="4" name="DERR_W0_0" access="ReadOnly" description="Domain Error Word0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="EADDR" description="Error address" />
    </Register>
    <Register start="+0x404" size="4" name="DERR_W1_0" access="ReadOnly" description="Domain Error Word1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="EDID" description="Error domain identifier" />
      <BitField start="8" size="3" name="EATR" description="Error attributes">
        <Enum name="EATR_0" start="0" description="Secure user mode, instruction fetch access." />
        <Enum name="EATR_1" start="0x1" description="Secure user mode, data access." />
        <Enum name="EATR_2" start="0x2" description="Secure privileged mode, instruction fetch access." />
        <Enum name="EATR_3" start="0x3" description="Secure privileged mode, data access." />
        <Enum name="EATR_4" start="0x4" description="Nonsecure user mode, instruction fetch access." />
        <Enum name="EATR_5" start="0x5" description="Nonsecure user mode, data access." />
        <Enum name="EATR_6" start="0x6" description="Nonsecure privileged mode, instruction fetch access." />
        <Enum name="EATR_7" start="0x7" description="Nonsecure privileged mode, data access." />
      </BitField>
      <BitField start="11" size="1" name="ERW" description="Error read/write">
        <Enum name="ERW_0" start="0" description="Read access" />
        <Enum name="ERW_1" start="0x1" description="Write access" />
      </BitField>
      <BitField start="24" size="3" name="EPORT" description="Error port" />
      <BitField start="30" size="2" name="EST" description="Error state">
        <Enum name="EST_0" start="0" description="No access violation has been detected." />
        <Enum name="EST_1" start="0x1" description="No access violation has been detected." />
        <Enum name="EST_2" start="0x2" description="A single access violation has been detected." />
        <Enum name="EST_3" start="0x3" description="Multiple access violations for this domain have been detected by this submodule instance. Only the address and attribute information for the first error have been captured in DERR_W0_i and DERR_W1_i." />
      </BitField>
    </Register>
    <Register start="+0x40C" size="4" name="DERR_W3_0" access="Read/Write" description="Domain Error Word3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="30" size="2" name="RECR" description="Rearm Error Capture Registers" />
    </Register>
    <Register start="+0x410" size="4" name="DERR_W0_1" access="ReadOnly" description="Domain Error Word0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="EADDR" description="Error address" />
    </Register>
    <Register start="+0x414" size="4" name="DERR_W1_1" access="ReadOnly" description="Domain Error Word1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="EDID" description="Error domain identifier" />
      <BitField start="8" size="3" name="EATR" description="Error attributes">
        <Enum name="EATR_0" start="0" description="Secure user mode, instruction fetch access." />
        <Enum name="EATR_1" start="0x1" description="Secure user mode, data access." />
        <Enum name="EATR_2" start="0x2" description="Secure privileged mode, instruction fetch access." />
        <Enum name="EATR_3" start="0x3" description="Secure privileged mode, data access." />
        <Enum name="EATR_4" start="0x4" description="Nonsecure user mode, instruction fetch access." />
        <Enum name="EATR_5" start="0x5" description="Nonsecure user mode, data access." />
        <Enum name="EATR_6" start="0x6" description="Nonsecure privileged mode, instruction fetch access." />
        <Enum name="EATR_7" start="0x7" description="Nonsecure privileged mode, data access." />
      </BitField>
      <BitField start="11" size="1" name="ERW" description="Error read/write">
        <Enum name="ERW_0" start="0" description="Read access" />
        <Enum name="ERW_1" start="0x1" description="Write access" />
      </BitField>
      <BitField start="24" size="3" name="EPORT" description="Error port" />
      <BitField start="30" size="2" name="EST" description="Error state">
        <Enum name="EST_0" start="0" description="No access violation has been detected." />
        <Enum name="EST_1" start="0x1" description="No access violation has been detected." />
        <Enum name="EST_2" start="0x2" description="A single access violation has been detected." />
        <Enum name="EST_3" start="0x3" description="Multiple access violations for this domain have been detected by this submodule instance. Only the address and attribute information for the first error have been captured in DERR_W0_i and DERR_W1_i." />
      </BitField>
    </Register>
    <Register start="+0x41C" size="4" name="DERR_W3_1" access="Read/Write" description="Domain Error Word3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="30" size="2" name="RECR" description="Rearm Error Capture Registers" />
    </Register>
    <Register start="+0x500" size="4" name="DERR_W0_16" access="ReadOnly" description="Domain Error Word0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="EADDR" description="Error address" />
    </Register>
    <Register start="+0x504" size="4" name="DERR_W1_16" access="ReadOnly" description="Domain Error Word1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="EDID" description="Error domain identifier" />
      <BitField start="8" size="3" name="EATR" description="Error attributes">
        <Enum name="EATR_0" start="0" description="Secure user mode, instruction fetch access." />
        <Enum name="EATR_1" start="0x1" description="Secure user mode, data access." />
        <Enum name="EATR_2" start="0x2" description="Secure privileged mode, instruction fetch access." />
        <Enum name="EATR_3" start="0x3" description="Secure privileged mode, data access." />
        <Enum name="EATR_4" start="0x4" description="Nonsecure user mode, instruction fetch access." />
        <Enum name="EATR_5" start="0x5" description="Nonsecure user mode, data access." />
        <Enum name="EATR_6" start="0x6" description="Nonsecure privileged mode, instruction fetch access." />
        <Enum name="EATR_7" start="0x7" description="Nonsecure privileged mode, data access." />
      </BitField>
      <BitField start="11" size="1" name="ERW" description="Error read/write">
        <Enum name="ERW_0" start="0" description="Read access" />
        <Enum name="ERW_1" start="0x1" description="Write access" />
      </BitField>
      <BitField start="24" size="3" name="EPORT" description="Error port" />
      <BitField start="30" size="2" name="EST" description="Error state">
        <Enum name="EST_0" start="0" description="No access violation has been detected." />
        <Enum name="EST_1" start="0x1" description="No access violation has been detected." />
        <Enum name="EST_2" start="0x2" description="A single access violation has been detected." />
        <Enum name="EST_3" start="0x3" description="Multiple access violations for this domain have been detected by this submodule instance. Only the address and attribute information for the first error have been captured in DERR_W0_i and DERR_W1_i." />
      </BitField>
    </Register>
    <Register start="+0x50C" size="4" name="DERR_W3_16" access="Read/Write" description="Domain Error Word3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="30" size="2" name="RECR" description="Rearm Error Capture Registers" />
    </Register>
    <Register start="+0x510" size="4" name="DERR_W0_17" access="ReadOnly" description="Domain Error Word0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="EADDR" description="Error address" />
    </Register>
    <Register start="+0x514" size="4" name="DERR_W1_17" access="ReadOnly" description="Domain Error Word1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="EDID" description="Error domain identifier" />
      <BitField start="8" size="3" name="EATR" description="Error attributes">
        <Enum name="EATR_0" start="0" description="Secure user mode, instruction fetch access." />
        <Enum name="EATR_1" start="0x1" description="Secure user mode, data access." />
        <Enum name="EATR_2" start="0x2" description="Secure privileged mode, instruction fetch access." />
        <Enum name="EATR_3" start="0x3" description="Secure privileged mode, data access." />
        <Enum name="EATR_4" start="0x4" description="Nonsecure user mode, instruction fetch access." />
        <Enum name="EATR_5" start="0x5" description="Nonsecure user mode, data access." />
        <Enum name="EATR_6" start="0x6" description="Nonsecure privileged mode, instruction fetch access." />
        <Enum name="EATR_7" start="0x7" description="Nonsecure privileged mode, data access." />
      </BitField>
      <BitField start="11" size="1" name="ERW" description="Error read/write">
        <Enum name="ERW_0" start="0" description="Read access" />
        <Enum name="ERW_1" start="0x1" description="Write access" />
      </BitField>
      <BitField start="24" size="3" name="EPORT" description="Error port" />
      <BitField start="30" size="2" name="EST" description="Error state">
        <Enum name="EST_0" start="0" description="No access violation has been detected." />
        <Enum name="EST_1" start="0x1" description="No access violation has been detected." />
        <Enum name="EST_2" start="0x2" description="A single access violation has been detected." />
        <Enum name="EST_3" start="0x3" description="Multiple access violations for this domain have been detected by this submodule instance. Only the address and attribute information for the first error have been captured in DERR_W0_i and DERR_W1_i." />
      </BitField>
    </Register>
    <Register start="+0x51C" size="4" name="DERR_W3_17" access="Read/Write" description="Domain Error Word3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="30" size="2" name="RECR" description="Rearm Error Capture Registers" />
    </Register>
    <Register start="+0x520" size="4" name="DERR_W0_18" access="ReadOnly" description="Domain Error Word0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="EADDR" description="Error address" />
    </Register>
    <Register start="+0x524" size="4" name="DERR_W1_18" access="ReadOnly" description="Domain Error Word1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="EDID" description="Error domain identifier" />
      <BitField start="8" size="3" name="EATR" description="Error attributes">
        <Enum name="EATR_0" start="0" description="Secure user mode, instruction fetch access." />
        <Enum name="EATR_1" start="0x1" description="Secure user mode, data access." />
        <Enum name="EATR_2" start="0x2" description="Secure privileged mode, instruction fetch access." />
        <Enum name="EATR_3" start="0x3" description="Secure privileged mode, data access." />
        <Enum name="EATR_4" start="0x4" description="Nonsecure user mode, instruction fetch access." />
        <Enum name="EATR_5" start="0x5" description="Nonsecure user mode, data access." />
        <Enum name="EATR_6" start="0x6" description="Nonsecure privileged mode, instruction fetch access." />
        <Enum name="EATR_7" start="0x7" description="Nonsecure privileged mode, data access." />
      </BitField>
      <BitField start="11" size="1" name="ERW" description="Error read/write">
        <Enum name="ERW_0" start="0" description="Read access" />
        <Enum name="ERW_1" start="0x1" description="Write access" />
      </BitField>
      <BitField start="24" size="3" name="EPORT" description="Error port" />
      <BitField start="30" size="2" name="EST" description="Error state">
        <Enum name="EST_0" start="0" description="No access violation has been detected." />
        <Enum name="EST_1" start="0x1" description="No access violation has been detected." />
        <Enum name="EST_2" start="0x2" description="A single access violation has been detected." />
        <Enum name="EST_3" start="0x3" description="Multiple access violations for this domain have been detected by this submodule instance. Only the address and attribute information for the first error have been captured in DERR_W0_i and DERR_W1_i." />
      </BitField>
    </Register>
    <Register start="+0x52C" size="4" name="DERR_W3_18" access="Read/Write" description="Domain Error Word3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="30" size="2" name="RECR" description="Rearm Error Capture Registers" />
    </Register>
    <Register start="+0x700" size="4" name="PID0" access="Read/Write" description="Process Identifier" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PID" description="Process identifier" />
      <BitField start="27" size="1" name="SP4SM" description="Special 4-state model" />
      <BitField start="28" size="1" name="TSM" description="Three-state model" />
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Register can be written by any secure privileged write." />
        <Enum name="LK2_1" start="0x1" description="Register can be written by any secure privileged write." />
        <Enum name="LK2_2" start="0x2" description="Register can only be written by a secure privileged write from bus master m." />
        <Enum name="LK2_3" start="0x3" description="Register is locked (read-only) until the next reset." />
      </BitField>
    </Register>
    <Register start="+0x704" size="4" name="PID1" access="Read/Write" description="Process Identifier" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PID" description="Process identifier" />
      <BitField start="27" size="1" name="SP4SM" description="Special 4-state model" />
      <BitField start="28" size="1" name="TSM" description="Three-state model" />
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Register can be written by any secure privileged write." />
        <Enum name="LK2_1" start="0x1" description="Register can be written by any secure privileged write." />
        <Enum name="LK2_2" start="0x2" description="Register can only be written by a secure privileged write from bus master m." />
        <Enum name="LK2_3" start="0x3" description="Register is locked (read-only) until the next reset." />
      </BitField>
    </Register>
    <Register start="+0x780" size="4" name="PID32" access="Read/Write" description="Process Identifier" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PID" description="Process identifier" />
      <BitField start="27" size="1" name="SP4SM" description="Special 4-state model" />
      <BitField start="28" size="1" name="TSM" description="Three-state model" />
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Register can be written by any secure privileged write." />
        <Enum name="LK2_1" start="0x1" description="Register can be written by any secure privileged write." />
        <Enum name="LK2_2" start="0x2" description="Register can only be written by a secure privileged write from bus master m." />
        <Enum name="LK2_3" start="0x3" description="Register is locked (read-only) until the next reset." />
      </BitField>
    </Register>
    <Register start="+0x800" size="4" name="MDA_W0_0_DFMT0" access="Read/Write" description="Master Domain Assignment" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DID" description="Domain identifier" />
      <BitField start="4" size="2" name="DIDS" description="DID Select">
        <Enum name="DIDS_0" start="0" description="Use MDAm[3:0] as the domain identifier." />
        <Enum name="DIDS_1" start="0x1" description="Use the input DID as the domain identifier." />
        <Enum name="DIDS_2" start="0x2" description="Use MDAm[3:2] concatenated with the low-order 2 bits of the input DID (DID_in[1:0]) as the domain identifier." />
      </BitField>
      <BitField start="6" size="2" name="PE" description="Process identifier enable">
        <Enum name="PE_0" start="0" description="No process identifier is included in the domain hit evaluation." />
        <Enum name="PE_1" start="0x1" description="No process identifier is included in the domain hit evaluation." />
        <Enum name="PE_2" start="0x2" description="The process identifier is included in the domain hit evaluation as defined by the expression: partial_domain_hit = (PE == 2) &amp;&amp; ((PID &amp; ~PIDM) == (XRDC_PIDn[PID] &amp; ~PIDM))" />
        <Enum name="PE_3" start="0x3" description="The process identifier is included in the domain hit evaluation as defined by the expression: partial_domain_hit = (PE == 3) &amp;&amp; ~((PID &amp; ~PIDM) == (XRDC_PIDn[PID] &amp; ~PIDM))" />
      </BitField>
      <BitField start="8" size="6" name="PIDM" description="Process Identifier Mask" />
      <BitField start="16" size="6" name="PID" description="Process Identifier" />
      <BitField start="29" size="1" name="DFMT" description="Domain format">
        <Enum name="DFMT_0" start="0" description="Processor-core domain assignment" />
        <Enum name="DFMT_1" start="0x1" description="Non-processor domain assignment" />
      </BitField>
      <BitField start="30" size="1" name="LK1" description="1-bit Lock">
        <Enum name="LK1_0" start="0" description="Register can be written by any secure privileged write." />
        <Enum name="LK1_1" start="0x1" description="Register is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The Wr domain assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The Wr domain assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x804" size="4" name="MDA_W1_0_DFMT0" access="Read/Write" description="Master Domain Assignment" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DID" description="Domain identifier" />
      <BitField start="4" size="2" name="DIDS" description="DID Select">
        <Enum name="DIDS_0" start="0" description="Use MDAm[3:0] as the domain identifier." />
        <Enum name="DIDS_1" start="0x1" description="Use the input DID as the domain identifier." />
        <Enum name="DIDS_2" start="0x2" description="Use MDAm[3:2] concatenated with the low-order 2 bits of the input DID (DID_in[1:0]) as the domain identifier." />
      </BitField>
      <BitField start="6" size="2" name="PE" description="Process identifier enable">
        <Enum name="PE_0" start="0" description="No process identifier is included in the domain hit evaluation." />
        <Enum name="PE_1" start="0x1" description="No process identifier is included in the domain hit evaluation." />
        <Enum name="PE_2" start="0x2" description="The process identifier is included in the domain hit evaluation as defined by the expression: partial_domain_hit = (PE == 2) &amp;&amp; ((PID &amp; ~PIDM) == (XRDC_PIDn[PID] &amp; ~PIDM))" />
        <Enum name="PE_3" start="0x3" description="The process identifier is included in the domain hit evaluation as defined by the expression: partial_domain_hit = (PE == 3) &amp;&amp; ~((PID &amp; ~PIDM) == (XRDC_PIDn[PID] &amp; ~PIDM))" />
      </BitField>
      <BitField start="8" size="6" name="PIDM" description="Process Identifier Mask" />
      <BitField start="16" size="6" name="PID" description="Process Identifier" />
      <BitField start="29" size="1" name="DFMT" description="Domain format">
        <Enum name="DFMT_0" start="0" description="Processor-core domain assignment" />
        <Enum name="DFMT_1" start="0x1" description="Non-processor domain assignment" />
      </BitField>
      <BitField start="30" size="1" name="LK1" description="1-bit Lock">
        <Enum name="LK1_0" start="0" description="Register can be written by any secure privileged write." />
        <Enum name="LK1_1" start="0x1" description="Register is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The Wr domain assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The Wr domain assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x820" size="4" name="MDA_W0_1_DFMT0" access="Read/Write" description="Master Domain Assignment" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DID" description="Domain identifier" />
      <BitField start="4" size="2" name="DIDS" description="DID Select">
        <Enum name="DIDS_0" start="0" description="Use MDAm[3:0] as the domain identifier." />
        <Enum name="DIDS_1" start="0x1" description="Use the input DID as the domain identifier." />
        <Enum name="DIDS_2" start="0x2" description="Use MDAm[3:2] concatenated with the low-order 2 bits of the input DID (DID_in[1:0]) as the domain identifier." />
      </BitField>
      <BitField start="6" size="2" name="PE" description="Process identifier enable">
        <Enum name="PE_0" start="0" description="No process identifier is included in the domain hit evaluation." />
        <Enum name="PE_1" start="0x1" description="No process identifier is included in the domain hit evaluation." />
        <Enum name="PE_2" start="0x2" description="The process identifier is included in the domain hit evaluation as defined by the expression: partial_domain_hit = (PE == 2) &amp;&amp; ((PID &amp; ~PIDM) == (XRDC_PIDn[PID] &amp; ~PIDM))" />
        <Enum name="PE_3" start="0x3" description="The process identifier is included in the domain hit evaluation as defined by the expression: partial_domain_hit = (PE == 3) &amp;&amp; ~((PID &amp; ~PIDM) == (XRDC_PIDn[PID] &amp; ~PIDM))" />
      </BitField>
      <BitField start="8" size="6" name="PIDM" description="Process Identifier Mask" />
      <BitField start="16" size="6" name="PID" description="Process Identifier" />
      <BitField start="29" size="1" name="DFMT" description="Domain format">
        <Enum name="DFMT_0" start="0" description="Processor-core domain assignment" />
        <Enum name="DFMT_1" start="0x1" description="Non-processor domain assignment" />
      </BitField>
      <BitField start="30" size="1" name="LK1" description="1-bit Lock">
        <Enum name="LK1_0" start="0" description="Register can be written by any secure privileged write." />
        <Enum name="LK1_1" start="0x1" description="Register is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The Wr domain assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The Wr domain assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x824" size="4" name="MDA_W1_1_DFMT0" access="Read/Write" description="Master Domain Assignment" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DID" description="Domain identifier" />
      <BitField start="4" size="2" name="DIDS" description="DID Select">
        <Enum name="DIDS_0" start="0" description="Use MDAm[3:0] as the domain identifier." />
        <Enum name="DIDS_1" start="0x1" description="Use the input DID as the domain identifier." />
        <Enum name="DIDS_2" start="0x2" description="Use MDAm[3:2] concatenated with the low-order 2 bits of the input DID (DID_in[1:0]) as the domain identifier." />
      </BitField>
      <BitField start="6" size="2" name="PE" description="Process identifier enable">
        <Enum name="PE_0" start="0" description="No process identifier is included in the domain hit evaluation." />
        <Enum name="PE_1" start="0x1" description="No process identifier is included in the domain hit evaluation." />
        <Enum name="PE_2" start="0x2" description="The process identifier is included in the domain hit evaluation as defined by the expression: partial_domain_hit = (PE == 2) &amp;&amp; ((PID &amp; ~PIDM) == (XRDC_PIDn[PID] &amp; ~PIDM))" />
        <Enum name="PE_3" start="0x3" description="The process identifier is included in the domain hit evaluation as defined by the expression: partial_domain_hit = (PE == 3) &amp;&amp; ~((PID &amp; ~PIDM) == (XRDC_PIDn[PID] &amp; ~PIDM))" />
      </BitField>
      <BitField start="8" size="6" name="PIDM" description="Process Identifier Mask" />
      <BitField start="16" size="6" name="PID" description="Process Identifier" />
      <BitField start="29" size="1" name="DFMT" description="Domain format">
        <Enum name="DFMT_0" start="0" description="Processor-core domain assignment" />
        <Enum name="DFMT_1" start="0x1" description="Non-processor domain assignment" />
      </BitField>
      <BitField start="30" size="1" name="LK1" description="1-bit Lock">
        <Enum name="LK1_0" start="0" description="Register can be written by any secure privileged write." />
        <Enum name="LK1_1" start="0x1" description="Register is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The Wr domain assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The Wr domain assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x840" size="4" name="MDA_W0_2_DFMT1" access="Read/Write" description="Master Domain Assignment" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DID" description="Domain identifier" />
      <BitField start="4" size="2" name="PA" description="Privileged attribute">
        <Enum name="PA_0" start="0" description="Force the bus attribute for this master to user." />
        <Enum name="PA_1" start="0x1" description="Force the bus attribute for this master to privileged." />
        <Enum name="PA_2" start="0x2" description="Use the bus master's privileged/user attribute directly." />
        <Enum name="PA_3" start="0x3" description="Use the bus master's privileged/user attribute directly." />
      </BitField>
      <BitField start="6" size="2" name="SA" description="Secure attribute">
        <Enum name="SA_0" start="0" description="Force the bus attribute for this master to secure." />
        <Enum name="SA_1" start="0x1" description="Force the bus attribute for this master to nonsecure." />
        <Enum name="SA_2" start="0x2" description="Use the bus master's secure/nonsecure attribute directly." />
        <Enum name="SA_3" start="0x3" description="Use the bus master's secure/nonsecure attribute directly." />
      </BitField>
      <BitField start="8" size="1" name="DIDB" description="DID Bypass">
        <Enum name="DIDB_0" start="0" description="Use MDAn[3:0] as the domain identifier." />
        <Enum name="DIDB_1" start="0x1" description="Use the DID input as the domain identifier." />
      </BitField>
      <BitField start="29" size="1" name="DFMT" description="Domain format">
        <Enum name="DFMT_0" start="0" description="Processor-core domain assignment" />
        <Enum name="DFMT_1" start="0x1" description="Non-processor domain assignment" />
      </BitField>
      <BitField start="30" size="1" name="LK1" description="1-bit Lock">
        <Enum name="LK1_0" start="0" description="Register can be written by any secure privileged write." />
        <Enum name="LK1_1" start="0x1" description="Register is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The Wr domain assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The Wr domain assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x860" size="4" name="MDA_W0_3_DFMT1" access="Read/Write" description="Master Domain Assignment" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DID" description="Domain identifier" />
      <BitField start="4" size="2" name="PA" description="Privileged attribute">
        <Enum name="PA_0" start="0" description="Force the bus attribute for this master to user." />
        <Enum name="PA_1" start="0x1" description="Force the bus attribute for this master to privileged." />
        <Enum name="PA_2" start="0x2" description="Use the bus master's privileged/user attribute directly." />
        <Enum name="PA_3" start="0x3" description="Use the bus master's privileged/user attribute directly." />
      </BitField>
      <BitField start="6" size="2" name="SA" description="Secure attribute">
        <Enum name="SA_0" start="0" description="Force the bus attribute for this master to secure." />
        <Enum name="SA_1" start="0x1" description="Force the bus attribute for this master to nonsecure." />
        <Enum name="SA_2" start="0x2" description="Use the bus master's secure/nonsecure attribute directly." />
        <Enum name="SA_3" start="0x3" description="Use the bus master's secure/nonsecure attribute directly." />
      </BitField>
      <BitField start="8" size="1" name="DIDB" description="DID Bypass">
        <Enum name="DIDB_0" start="0" description="Use MDAn[3:0] as the domain identifier." />
        <Enum name="DIDB_1" start="0x1" description="Use the DID input as the domain identifier." />
      </BitField>
      <BitField start="29" size="1" name="DFMT" description="Domain format">
        <Enum name="DFMT_0" start="0" description="Processor-core domain assignment" />
        <Enum name="DFMT_1" start="0x1" description="Non-processor domain assignment" />
      </BitField>
      <BitField start="30" size="1" name="LK1" description="1-bit Lock">
        <Enum name="LK1_0" start="0" description="Register can be written by any secure privileged write." />
        <Enum name="LK1_1" start="0x1" description="Register is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The Wr domain assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The Wr domain assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x880" size="4" name="MDA_W0_4_DFMT1" access="Read/Write" description="Master Domain Assignment" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DID" description="Domain identifier" />
      <BitField start="4" size="2" name="PA" description="Privileged attribute">
        <Enum name="PA_0" start="0" description="Force the bus attribute for this master to user." />
        <Enum name="PA_1" start="0x1" description="Force the bus attribute for this master to privileged." />
        <Enum name="PA_2" start="0x2" description="Use the bus master's privileged/user attribute directly." />
        <Enum name="PA_3" start="0x3" description="Use the bus master's privileged/user attribute directly." />
      </BitField>
      <BitField start="6" size="2" name="SA" description="Secure attribute">
        <Enum name="SA_0" start="0" description="Force the bus attribute for this master to secure." />
        <Enum name="SA_1" start="0x1" description="Force the bus attribute for this master to nonsecure." />
        <Enum name="SA_2" start="0x2" description="Use the bus master's secure/nonsecure attribute directly." />
        <Enum name="SA_3" start="0x3" description="Use the bus master's secure/nonsecure attribute directly." />
      </BitField>
      <BitField start="8" size="1" name="DIDB" description="DID Bypass">
        <Enum name="DIDB_0" start="0" description="Use MDAn[3:0] as the domain identifier." />
        <Enum name="DIDB_1" start="0x1" description="Use the DID input as the domain identifier." />
      </BitField>
      <BitField start="29" size="1" name="DFMT" description="Domain format">
        <Enum name="DFMT_0" start="0" description="Processor-core domain assignment" />
        <Enum name="DFMT_1" start="0x1" description="Non-processor domain assignment" />
      </BitField>
      <BitField start="30" size="1" name="LK1" description="1-bit Lock">
        <Enum name="LK1_0" start="0" description="Register can be written by any secure privileged write." />
        <Enum name="LK1_1" start="0x1" description="Register is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The Wr domain assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The Wr domain assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0xC00" size="4" name="MDA_W0_32_DFMT0" access="Read/Write" description="Master Domain Assignment" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DID" description="Domain identifier" />
      <BitField start="4" size="2" name="DIDS" description="DID Select">
        <Enum name="DIDS_0" start="0" description="Use MDAm[3:0] as the domain identifier." />
        <Enum name="DIDS_1" start="0x1" description="Use the input DID as the domain identifier." />
        <Enum name="DIDS_2" start="0x2" description="Use MDAm[3:2] concatenated with the low-order 2 bits of the input DID (DID_in[1:0]) as the domain identifier." />
      </BitField>
      <BitField start="6" size="2" name="PE" description="Process identifier enable">
        <Enum name="PE_0" start="0" description="No process identifier is included in the domain hit evaluation." />
        <Enum name="PE_1" start="0x1" description="No process identifier is included in the domain hit evaluation." />
        <Enum name="PE_2" start="0x2" description="The process identifier is included in the domain hit evaluation as defined by the expression: partial_domain_hit = (PE == 2) &amp;&amp; ((PID &amp; ~PIDM) == (XRDC_PIDn[PID] &amp; ~PIDM))" />
        <Enum name="PE_3" start="0x3" description="The process identifier is included in the domain hit evaluation as defined by the expression: partial_domain_hit = (PE == 3) &amp;&amp; ~((PID &amp; ~PIDM) == (XRDC_PIDn[PID] &amp; ~PIDM))" />
      </BitField>
      <BitField start="8" size="6" name="PIDM" description="Process Identifier Mask" />
      <BitField start="16" size="6" name="PID" description="Process Identifier" />
      <BitField start="29" size="1" name="DFMT" description="Domain format">
        <Enum name="DFMT_0" start="0" description="Processor-core domain assignment" />
        <Enum name="DFMT_1" start="0x1" description="Non-processor domain assignment" />
      </BitField>
      <BitField start="30" size="1" name="LK1" description="1-bit Lock">
        <Enum name="LK1_0" start="0" description="Register can be written by any secure privileged write." />
        <Enum name="LK1_1" start="0x1" description="Register is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The Wr domain assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The Wr domain assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0xC04" size="4" name="MDA_W1_32_DFMT0" access="Read/Write" description="Master Domain Assignment" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DID" description="Domain identifier" />
      <BitField start="4" size="2" name="DIDS" description="DID Select">
        <Enum name="DIDS_0" start="0" description="Use MDAm[3:0] as the domain identifier." />
        <Enum name="DIDS_1" start="0x1" description="Use the input DID as the domain identifier." />
        <Enum name="DIDS_2" start="0x2" description="Use MDAm[3:2] concatenated with the low-order 2 bits of the input DID (DID_in[1:0]) as the domain identifier." />
      </BitField>
      <BitField start="6" size="2" name="PE" description="Process identifier enable">
        <Enum name="PE_0" start="0" description="No process identifier is included in the domain hit evaluation." />
        <Enum name="PE_1" start="0x1" description="No process identifier is included in the domain hit evaluation." />
        <Enum name="PE_2" start="0x2" description="The process identifier is included in the domain hit evaluation as defined by the expression: partial_domain_hit = (PE == 2) &amp;&amp; ((PID &amp; ~PIDM) == (XRDC_PIDn[PID] &amp; ~PIDM))" />
        <Enum name="PE_3" start="0x3" description="The process identifier is included in the domain hit evaluation as defined by the expression: partial_domain_hit = (PE == 3) &amp;&amp; ~((PID &amp; ~PIDM) == (XRDC_PIDn[PID] &amp; ~PIDM))" />
      </BitField>
      <BitField start="8" size="6" name="PIDM" description="Process Identifier Mask" />
      <BitField start="16" size="6" name="PID" description="Process Identifier" />
      <BitField start="29" size="1" name="DFMT" description="Domain format">
        <Enum name="DFMT_0" start="0" description="Processor-core domain assignment" />
        <Enum name="DFMT_1" start="0x1" description="Non-processor domain assignment" />
      </BitField>
      <BitField start="30" size="1" name="LK1" description="1-bit Lock">
        <Enum name="LK1_0" start="0" description="Register can be written by any secure privileged write." />
        <Enum name="LK1_1" start="0x1" description="Register is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The Wr domain assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The Wr domain assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0xC20" size="4" name="MDA_W0_33_DFMT1" access="Read/Write" description="Master Domain Assignment" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DID" description="Domain identifier" />
      <BitField start="4" size="2" name="PA" description="Privileged attribute">
        <Enum name="PA_0" start="0" description="Force the bus attribute for this master to user." />
        <Enum name="PA_1" start="0x1" description="Force the bus attribute for this master to privileged." />
        <Enum name="PA_2" start="0x2" description="Use the bus master's privileged/user attribute directly." />
        <Enum name="PA_3" start="0x3" description="Use the bus master's privileged/user attribute directly." />
      </BitField>
      <BitField start="6" size="2" name="SA" description="Secure attribute">
        <Enum name="SA_0" start="0" description="Force the bus attribute for this master to secure." />
        <Enum name="SA_1" start="0x1" description="Force the bus attribute for this master to nonsecure." />
        <Enum name="SA_2" start="0x2" description="Use the bus master's secure/nonsecure attribute directly." />
        <Enum name="SA_3" start="0x3" description="Use the bus master's secure/nonsecure attribute directly." />
      </BitField>
      <BitField start="8" size="1" name="DIDB" description="DID Bypass">
        <Enum name="DIDB_0" start="0" description="Use MDAn[3:0] as the domain identifier." />
        <Enum name="DIDB_1" start="0x1" description="Use the DID input as the domain identifier." />
      </BitField>
      <BitField start="29" size="1" name="DFMT" description="Domain format">
        <Enum name="DFMT_0" start="0" description="Processor-core domain assignment" />
        <Enum name="DFMT_1" start="0x1" description="Non-processor domain assignment" />
      </BitField>
      <BitField start="30" size="1" name="LK1" description="1-bit Lock">
        <Enum name="LK1_0" start="0" description="Register can be written by any secure privileged write." />
        <Enum name="LK1_1" start="0x1" description="Register is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The Wr domain assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The Wr domain assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0xC40" size="4" name="MDA_W0_34_DFMT1" access="Read/Write" description="Master Domain Assignment" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DID" description="Domain identifier" />
      <BitField start="4" size="2" name="PA" description="Privileged attribute">
        <Enum name="PA_0" start="0" description="Force the bus attribute for this master to user." />
        <Enum name="PA_1" start="0x1" description="Force the bus attribute for this master to privileged." />
        <Enum name="PA_2" start="0x2" description="Use the bus master's privileged/user attribute directly." />
        <Enum name="PA_3" start="0x3" description="Use the bus master's privileged/user attribute directly." />
      </BitField>
      <BitField start="6" size="2" name="SA" description="Secure attribute">
        <Enum name="SA_0" start="0" description="Force the bus attribute for this master to secure." />
        <Enum name="SA_1" start="0x1" description="Force the bus attribute for this master to nonsecure." />
        <Enum name="SA_2" start="0x2" description="Use the bus master's secure/nonsecure attribute directly." />
        <Enum name="SA_3" start="0x3" description="Use the bus master's secure/nonsecure attribute directly." />
      </BitField>
      <BitField start="8" size="1" name="DIDB" description="DID Bypass">
        <Enum name="DIDB_0" start="0" description="Use MDAn[3:0] as the domain identifier." />
        <Enum name="DIDB_1" start="0x1" description="Use the DID input as the domain identifier." />
      </BitField>
      <BitField start="29" size="1" name="DFMT" description="Domain format">
        <Enum name="DFMT_0" start="0" description="Processor-core domain assignment" />
        <Enum name="DFMT_1" start="0x1" description="Non-processor domain assignment" />
      </BitField>
      <BitField start="30" size="1" name="LK1" description="1-bit Lock">
        <Enum name="LK1_0" start="0" description="Register can be written by any secure privileged write." />
        <Enum name="LK1_1" start="0x1" description="Register is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The Wr domain assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The Wr domain assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1008" size="4" name="PDAC_W0_0_1" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x100C" size="4" name="PDAC_W1_0_1" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1018" size="4" name="PDAC_W0_0_3" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x101C" size="4" name="PDAC_W1_0_3" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1020" size="4" name="PDAC_W0_0_4" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x1024" size="4" name="PDAC_W1_0_4" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1040" size="4" name="PDAC_W0_0_8" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x1044" size="4" name="PDAC_W1_0_8" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1048" size="4" name="PDAC_W0_0_9" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x104C" size="4" name="PDAC_W1_0_9" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1060" size="4" name="PDAC_W0_0_12" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x1064" size="4" name="PDAC_W1_0_12" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1078" size="4" name="PDAC_W0_0_15" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x107C" size="4" name="PDAC_W1_0_15" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x10A0" size="4" name="PDAC_W0_0_20" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x10A4" size="4" name="PDAC_W1_0_20" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x10A8" size="4" name="PDAC_W0_0_21" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x10AC" size="4" name="PDAC_W1_0_21" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x10B0" size="4" name="PDAC_W0_0_22" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x10B4" size="4" name="PDAC_W1_0_22" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x10B8" size="4" name="PDAC_W0_0_23" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x10BC" size="4" name="PDAC_W1_0_23" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x10D8" size="4" name="PDAC_W0_0_27" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x10DC" size="4" name="PDAC_W1_0_27" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1100" size="4" name="PDAC_W0_0_32" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x1104" size="4" name="PDAC_W1_0_32" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1108" size="4" name="PDAC_W0_0_33" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x110C" size="4" name="PDAC_W1_0_33" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1110" size="4" name="PDAC_W0_0_34" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x1114" size="4" name="PDAC_W1_0_34" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1118" size="4" name="PDAC_W0_0_35" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x111C" size="4" name="PDAC_W1_0_35" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1120" size="4" name="PDAC_W0_0_36" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x1124" size="4" name="PDAC_W1_0_36" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1128" size="4" name="PDAC_W0_0_37" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x112C" size="4" name="PDAC_W1_0_37" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1130" size="4" name="PDAC_W0_0_38" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x1134" size="4" name="PDAC_W1_0_38" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1138" size="4" name="PDAC_W0_0_39" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x113C" size="4" name="PDAC_W1_0_39" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1140" size="4" name="PDAC_W0_0_40" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x1144" size="4" name="PDAC_W1_0_40" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1148" size="4" name="PDAC_W0_0_41" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x114C" size="4" name="PDAC_W1_0_41" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1150" size="4" name="PDAC_W0_0_42" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x1154" size="4" name="PDAC_W1_0_42" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1158" size="4" name="PDAC_W0_0_43" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x115C" size="4" name="PDAC_W1_0_43" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1160" size="4" name="PDAC_W0_0_44" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x1164" size="4" name="PDAC_W1_0_44" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1168" size="4" name="PDAC_W0_0_45" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x116C" size="4" name="PDAC_W1_0_45" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1170" size="4" name="PDAC_W0_0_46" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x1174" size="4" name="PDAC_W1_0_46" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1178" size="4" name="PDAC_W0_0_47" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x117C" size="4" name="PDAC_W1_0_47" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1180" size="4" name="PDAC_W0_0_48" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x1184" size="4" name="PDAC_W1_0_48" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1188" size="4" name="PDAC_W0_0_49" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x118C" size="4" name="PDAC_W1_0_49" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1190" size="4" name="PDAC_W0_0_50" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x1194" size="4" name="PDAC_W1_0_50" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1198" size="4" name="PDAC_W0_0_51" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x119C" size="4" name="PDAC_W1_0_51" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x11A0" size="4" name="PDAC_W0_0_52" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x11A4" size="4" name="PDAC_W1_0_52" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x11A8" size="4" name="PDAC_W0_0_53" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x11AC" size="4" name="PDAC_W1_0_53" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x11B0" size="4" name="PDAC_W0_0_54" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x11B4" size="4" name="PDAC_W1_0_54" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x11B8" size="4" name="PDAC_W0_0_55" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x11BC" size="4" name="PDAC_W1_0_55" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x11C0" size="4" name="PDAC_W0_0_56" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x11C4" size="4" name="PDAC_W1_0_56" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x11C8" size="4" name="PDAC_W0_0_57" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x11CC" size="4" name="PDAC_W1_0_57" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x11D0" size="4" name="PDAC_W0_0_58" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x11D4" size="4" name="PDAC_W1_0_58" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x11D8" size="4" name="PDAC_W0_0_59" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x11DC" size="4" name="PDAC_W1_0_59" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x11E0" size="4" name="PDAC_W0_0_60" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x11E4" size="4" name="PDAC_W1_0_60" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x11E8" size="4" name="PDAC_W0_0_61" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x11EC" size="4" name="PDAC_W1_0_61" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x11F0" size="4" name="PDAC_W0_0_62" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x11F4" size="4" name="PDAC_W1_0_62" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x11F8" size="4" name="PDAC_W0_0_63" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x11FC" size="4" name="PDAC_W1_0_63" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1200" size="4" name="PDAC_W0_0_64" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x1204" size="4" name="PDAC_W1_0_64" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1208" size="4" name="PDAC_W0_0_65" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x120C" size="4" name="PDAC_W1_0_65" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1210" size="4" name="PDAC_W0_0_66" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x1214" size="4" name="PDAC_W1_0_66" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1218" size="4" name="PDAC_W0_0_67" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x121C" size="4" name="PDAC_W1_0_67" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1220" size="4" name="PDAC_W0_0_68" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x1224" size="4" name="PDAC_W1_0_68" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1228" size="4" name="PDAC_W0_0_69" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x122C" size="4" name="PDAC_W1_0_69" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1230" size="4" name="PDAC_W0_0_70" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x1234" size="4" name="PDAC_W1_0_70" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1238" size="4" name="PDAC_W0_0_71" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x123C" size="4" name="PDAC_W1_0_71" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1240" size="4" name="PDAC_W0_0_72" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x1244" size="4" name="PDAC_W1_0_72" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1248" size="4" name="PDAC_W0_0_73" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x124C" size="4" name="PDAC_W1_0_73" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1250" size="4" name="PDAC_W0_0_74" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x1254" size="4" name="PDAC_W1_0_74" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1258" size="4" name="PDAC_W0_0_75" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x125C" size="4" name="PDAC_W1_0_75" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1260" size="4" name="PDAC_W0_0_76" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x1264" size="4" name="PDAC_W1_0_76" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1268" size="4" name="PDAC_W0_0_77" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x126C" size="4" name="PDAC_W1_0_77" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1270" size="4" name="PDAC_W0_0_78" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x1274" size="4" name="PDAC_W1_0_78" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x13E8" size="4" name="PDAC_W0_0_125" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x13EC" size="4" name="PDAC_W1_0_125" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x13F0" size="4" name="PDAC_W0_0_126" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x13F4" size="4" name="PDAC_W1_0_126" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x13F8" size="4" name="PDAC_W0_0_127" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x13FC" size="4" name="PDAC_W1_0_127" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1440" size="4" name="PDAC_W0_1_8" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x1444" size="4" name="PDAC_W1_1_8" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1448" size="4" name="PDAC_W0_1_9" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x144C" size="4" name="PDAC_W1_1_9" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1478" size="4" name="PDAC_W0_1_15" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x147C" size="4" name="PDAC_W1_1_15" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x14D8" size="4" name="PDAC_W0_1_27" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x14DC" size="4" name="PDAC_W1_1_27" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1500" size="4" name="PDAC_W0_1_32" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x1504" size="4" name="PDAC_W1_1_32" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1508" size="4" name="PDAC_W0_1_33" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x150C" size="4" name="PDAC_W1_1_33" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1510" size="4" name="PDAC_W0_1_34" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x1514" size="4" name="PDAC_W1_1_34" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1518" size="4" name="PDAC_W0_1_35" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x151C" size="4" name="PDAC_W1_1_35" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1520" size="4" name="PDAC_W0_1_36" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x1524" size="4" name="PDAC_W1_1_36" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1528" size="4" name="PDAC_W0_1_37" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x152C" size="4" name="PDAC_W1_1_37" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1530" size="4" name="PDAC_W0_1_38" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x1534" size="4" name="PDAC_W1_1_38" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1538" size="4" name="PDAC_W0_1_39" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x153C" size="4" name="PDAC_W1_1_39" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1540" size="4" name="PDAC_W0_1_40" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x1544" size="4" name="PDAC_W1_1_40" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1548" size="4" name="PDAC_W0_1_41" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x154C" size="4" name="PDAC_W1_1_41" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1550" size="4" name="PDAC_W0_1_42" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x1554" size="4" name="PDAC_W1_1_42" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1558" size="4" name="PDAC_W0_1_43" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x155C" size="4" name="PDAC_W1_1_43" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1560" size="4" name="PDAC_W0_1_44" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x1564" size="4" name="PDAC_W1_1_44" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1568" size="4" name="PDAC_W0_1_45" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x156C" size="4" name="PDAC_W1_1_45" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1570" size="4" name="PDAC_W0_1_46" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x1574" size="4" name="PDAC_W1_1_46" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1578" size="4" name="PDAC_W0_1_47" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x157C" size="4" name="PDAC_W1_1_47" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1580" size="4" name="PDAC_W0_1_48" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x1584" size="4" name="PDAC_W1_1_48" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1588" size="4" name="PDAC_W0_1_49" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x158C" size="4" name="PDAC_W1_1_49" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1590" size="4" name="PDAC_W0_1_50" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x1594" size="4" name="PDAC_W1_1_50" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1598" size="4" name="PDAC_W0_1_51" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x159C" size="4" name="PDAC_W1_1_51" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x15A0" size="4" name="PDAC_W0_1_52" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x15A4" size="4" name="PDAC_W1_1_52" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x15A8" size="4" name="PDAC_W0_1_53" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x15AC" size="4" name="PDAC_W1_1_53" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x15B0" size="4" name="PDAC_W0_1_54" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x15B4" size="4" name="PDAC_W1_1_54" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x15B8" size="4" name="PDAC_W0_1_55" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x15BC" size="4" name="PDAC_W1_1_55" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x15C0" size="4" name="PDAC_W0_1_56" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x15C4" size="4" name="PDAC_W1_1_56" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1880" size="4" name="PDAC_W0_2_16" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x1884" size="4" name="PDAC_W1_2_16" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x1900" size="4" name="PDAC_W0_2_32" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0ACP" description="Domain 0 access control policy" />
      <BitField start="3" size="3" name="D1ACP" description="Domain 1 access control policy" />
      <BitField start="6" size="3" name="D2ACP" description="Domain 2 access control policy" />
      <BitField start="24" size="4" name="EALO" description="Excessive Access Lock Owner" />
    </Register>
    <Register start="+0x1904" size="4" name="PDAC_W1_2_32" access="Read/Write" description="Peripheral Domain Access Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire PDACs can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire PDACs can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other PDACs fields can be written." />
        <Enum name="LK2_3" start="0x3" description="PDACs is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The PDACs assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The PDACs assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x2000" size="4" name="MRGD_W0_0_0" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x2004" size="4" name="MRGD_W1_0_0" access="Read/Write" description="Memory Region Descriptor" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x2008" size="4" name="MRGD_W2_0_0" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0SEL" description="Domain 0 select" />
      <BitField start="3" size="3" name="D1SEL" description="Domain 1 select" />
      <BitField start="6" size="3" name="D2SEL" description="Domain 2 select" />
      <BitField start="24" size="4" name="EALO" description="Exclusive Access Lock Owner" />
    </Register>
    <Register start="+0x200C" size="4" name="MRGD_W3_0_0" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="31" size="1" name="CR" description="Code Region Indicator" />
    </Register>
    <Register start="+0x2010" size="4" name="MRGD_W4_0_0" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="ACCSET1" description="SET 1 of Programmable access flags." />
      <BitField start="12" size="1" name="LKAS1" description="Lock ACCSET1">
        <Enum name="LKAS1_0" start="0" description="Writes to ACCSET1 affect lesser modes" />
        <Enum name="LKAS1_1" start="0x1" description="ACCSET1 cannot be modified" />
      </BitField>
      <BitField start="16" size="12" name="ACCSET2" description="SET 2 of Programmable access flags." />
      <BitField start="28" size="1" name="LKAS2" description="Lock ACCSET2">
        <Enum name="LKAS2_0" start="0" description="Writes to ACCSET2 affect lesser modes" />
        <Enum name="LKAS2_1" start="0x1" description="ACCSET2 cannot be modified" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire MRGDn can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire MRGDn can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other MRGDn fields can be written." />
        <Enum name="LK2_3" start="0x3" description="MRGDn is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The MRGDn assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The MRGDn assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x2020" size="4" name="MRGD_W0_0_1" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x2024" size="4" name="MRGD_W1_0_1" access="Read/Write" description="Memory Region Descriptor" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x2028" size="4" name="MRGD_W2_0_1" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0SEL" description="Domain 0 select" />
      <BitField start="3" size="3" name="D1SEL" description="Domain 1 select" />
      <BitField start="6" size="3" name="D2SEL" description="Domain 2 select" />
      <BitField start="24" size="4" name="EALO" description="Exclusive Access Lock Owner" />
    </Register>
    <Register start="+0x202C" size="4" name="MRGD_W3_0_1" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="31" size="1" name="CR" description="Code Region Indicator" />
    </Register>
    <Register start="+0x2030" size="4" name="MRGD_W4_0_1" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="ACCSET1" description="SET 1 of Programmable access flags." />
      <BitField start="12" size="1" name="LKAS1" description="Lock ACCSET1">
        <Enum name="LKAS1_0" start="0" description="Writes to ACCSET1 affect lesser modes" />
        <Enum name="LKAS1_1" start="0x1" description="ACCSET1 cannot be modified" />
      </BitField>
      <BitField start="16" size="12" name="ACCSET2" description="SET 2 of Programmable access flags." />
      <BitField start="28" size="1" name="LKAS2" description="Lock ACCSET2">
        <Enum name="LKAS2_0" start="0" description="Writes to ACCSET2 affect lesser modes" />
        <Enum name="LKAS2_1" start="0x1" description="ACCSET2 cannot be modified" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire MRGDn can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire MRGDn can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other MRGDn fields can be written." />
        <Enum name="LK2_3" start="0x3" description="MRGDn is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The MRGDn assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The MRGDn assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x2040" size="4" name="MRGD_W0_0_2" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x2044" size="4" name="MRGD_W1_0_2" access="Read/Write" description="Memory Region Descriptor" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x2048" size="4" name="MRGD_W2_0_2" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0SEL" description="Domain 0 select" />
      <BitField start="3" size="3" name="D1SEL" description="Domain 1 select" />
      <BitField start="6" size="3" name="D2SEL" description="Domain 2 select" />
      <BitField start="24" size="4" name="EALO" description="Exclusive Access Lock Owner" />
    </Register>
    <Register start="+0x204C" size="4" name="MRGD_W3_0_2" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="31" size="1" name="CR" description="Code Region Indicator" />
    </Register>
    <Register start="+0x2050" size="4" name="MRGD_W4_0_2" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="ACCSET1" description="SET 1 of Programmable access flags." />
      <BitField start="12" size="1" name="LKAS1" description="Lock ACCSET1">
        <Enum name="LKAS1_0" start="0" description="Writes to ACCSET1 affect lesser modes" />
        <Enum name="LKAS1_1" start="0x1" description="ACCSET1 cannot be modified" />
      </BitField>
      <BitField start="16" size="12" name="ACCSET2" description="SET 2 of Programmable access flags." />
      <BitField start="28" size="1" name="LKAS2" description="Lock ACCSET2">
        <Enum name="LKAS2_0" start="0" description="Writes to ACCSET2 affect lesser modes" />
        <Enum name="LKAS2_1" start="0x1" description="ACCSET2 cannot be modified" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire MRGDn can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire MRGDn can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other MRGDn fields can be written." />
        <Enum name="LK2_3" start="0x3" description="MRGDn is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The MRGDn assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The MRGDn assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x2060" size="4" name="MRGD_W0_0_3" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x2064" size="4" name="MRGD_W1_0_3" access="Read/Write" description="Memory Region Descriptor" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x2068" size="4" name="MRGD_W2_0_3" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0SEL" description="Domain 0 select" />
      <BitField start="3" size="3" name="D1SEL" description="Domain 1 select" />
      <BitField start="6" size="3" name="D2SEL" description="Domain 2 select" />
      <BitField start="24" size="4" name="EALO" description="Exclusive Access Lock Owner" />
    </Register>
    <Register start="+0x206C" size="4" name="MRGD_W3_0_3" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="31" size="1" name="CR" description="Code Region Indicator" />
    </Register>
    <Register start="+0x2070" size="4" name="MRGD_W4_0_3" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="ACCSET1" description="SET 1 of Programmable access flags." />
      <BitField start="12" size="1" name="LKAS1" description="Lock ACCSET1">
        <Enum name="LKAS1_0" start="0" description="Writes to ACCSET1 affect lesser modes" />
        <Enum name="LKAS1_1" start="0x1" description="ACCSET1 cannot be modified" />
      </BitField>
      <BitField start="16" size="12" name="ACCSET2" description="SET 2 of Programmable access flags." />
      <BitField start="28" size="1" name="LKAS2" description="Lock ACCSET2">
        <Enum name="LKAS2_0" start="0" description="Writes to ACCSET2 affect lesser modes" />
        <Enum name="LKAS2_1" start="0x1" description="ACCSET2 cannot be modified" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire MRGDn can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire MRGDn can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other MRGDn fields can be written." />
        <Enum name="LK2_3" start="0x3" description="MRGDn is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The MRGDn assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The MRGDn assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x2080" size="4" name="MRGD_W0_0_4" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x2084" size="4" name="MRGD_W1_0_4" access="Read/Write" description="Memory Region Descriptor" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x2088" size="4" name="MRGD_W2_0_4" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0SEL" description="Domain 0 select" />
      <BitField start="3" size="3" name="D1SEL" description="Domain 1 select" />
      <BitField start="6" size="3" name="D2SEL" description="Domain 2 select" />
      <BitField start="24" size="4" name="EALO" description="Exclusive Access Lock Owner" />
    </Register>
    <Register start="+0x208C" size="4" name="MRGD_W3_0_4" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="31" size="1" name="CR" description="Code Region Indicator" />
    </Register>
    <Register start="+0x2090" size="4" name="MRGD_W4_0_4" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="ACCSET1" description="SET 1 of Programmable access flags." />
      <BitField start="12" size="1" name="LKAS1" description="Lock ACCSET1">
        <Enum name="LKAS1_0" start="0" description="Writes to ACCSET1 affect lesser modes" />
        <Enum name="LKAS1_1" start="0x1" description="ACCSET1 cannot be modified" />
      </BitField>
      <BitField start="16" size="12" name="ACCSET2" description="SET 2 of Programmable access flags." />
      <BitField start="28" size="1" name="LKAS2" description="Lock ACCSET2">
        <Enum name="LKAS2_0" start="0" description="Writes to ACCSET2 affect lesser modes" />
        <Enum name="LKAS2_1" start="0x1" description="ACCSET2 cannot be modified" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire MRGDn can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire MRGDn can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other MRGDn fields can be written." />
        <Enum name="LK2_3" start="0x3" description="MRGDn is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The MRGDn assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The MRGDn assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x20A0" size="4" name="MRGD_W0_0_5" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x20A4" size="4" name="MRGD_W1_0_5" access="Read/Write" description="Memory Region Descriptor" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x20A8" size="4" name="MRGD_W2_0_5" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0SEL" description="Domain 0 select" />
      <BitField start="3" size="3" name="D1SEL" description="Domain 1 select" />
      <BitField start="6" size="3" name="D2SEL" description="Domain 2 select" />
      <BitField start="24" size="4" name="EALO" description="Exclusive Access Lock Owner" />
    </Register>
    <Register start="+0x20AC" size="4" name="MRGD_W3_0_5" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="31" size="1" name="CR" description="Code Region Indicator" />
    </Register>
    <Register start="+0x20B0" size="4" name="MRGD_W4_0_5" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="ACCSET1" description="SET 1 of Programmable access flags." />
      <BitField start="12" size="1" name="LKAS1" description="Lock ACCSET1">
        <Enum name="LKAS1_0" start="0" description="Writes to ACCSET1 affect lesser modes" />
        <Enum name="LKAS1_1" start="0x1" description="ACCSET1 cannot be modified" />
      </BitField>
      <BitField start="16" size="12" name="ACCSET2" description="SET 2 of Programmable access flags." />
      <BitField start="28" size="1" name="LKAS2" description="Lock ACCSET2">
        <Enum name="LKAS2_0" start="0" description="Writes to ACCSET2 affect lesser modes" />
        <Enum name="LKAS2_1" start="0x1" description="ACCSET2 cannot be modified" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire MRGDn can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire MRGDn can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other MRGDn fields can be written." />
        <Enum name="LK2_3" start="0x3" description="MRGDn is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The MRGDn assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The MRGDn assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x20C0" size="4" name="MRGD_W0_0_6" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x20C4" size="4" name="MRGD_W1_0_6" access="Read/Write" description="Memory Region Descriptor" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x20C8" size="4" name="MRGD_W2_0_6" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0SEL" description="Domain 0 select" />
      <BitField start="3" size="3" name="D1SEL" description="Domain 1 select" />
      <BitField start="6" size="3" name="D2SEL" description="Domain 2 select" />
      <BitField start="24" size="4" name="EALO" description="Exclusive Access Lock Owner" />
    </Register>
    <Register start="+0x20CC" size="4" name="MRGD_W3_0_6" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="31" size="1" name="CR" description="Code Region Indicator" />
    </Register>
    <Register start="+0x20D0" size="4" name="MRGD_W4_0_6" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="ACCSET1" description="SET 1 of Programmable access flags." />
      <BitField start="12" size="1" name="LKAS1" description="Lock ACCSET1">
        <Enum name="LKAS1_0" start="0" description="Writes to ACCSET1 affect lesser modes" />
        <Enum name="LKAS1_1" start="0x1" description="ACCSET1 cannot be modified" />
      </BitField>
      <BitField start="16" size="12" name="ACCSET2" description="SET 2 of Programmable access flags." />
      <BitField start="28" size="1" name="LKAS2" description="Lock ACCSET2">
        <Enum name="LKAS2_0" start="0" description="Writes to ACCSET2 affect lesser modes" />
        <Enum name="LKAS2_1" start="0x1" description="ACCSET2 cannot be modified" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire MRGDn can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire MRGDn can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other MRGDn fields can be written." />
        <Enum name="LK2_3" start="0x3" description="MRGDn is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The MRGDn assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The MRGDn assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x20E0" size="4" name="MRGD_W0_0_7" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x20E4" size="4" name="MRGD_W1_0_7" access="Read/Write" description="Memory Region Descriptor" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x20E8" size="4" name="MRGD_W2_0_7" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0SEL" description="Domain 0 select" />
      <BitField start="3" size="3" name="D1SEL" description="Domain 1 select" />
      <BitField start="6" size="3" name="D2SEL" description="Domain 2 select" />
      <BitField start="24" size="4" name="EALO" description="Exclusive Access Lock Owner" />
    </Register>
    <Register start="+0x20EC" size="4" name="MRGD_W3_0_7" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="31" size="1" name="CR" description="Code Region Indicator" />
    </Register>
    <Register start="+0x20F0" size="4" name="MRGD_W4_0_7" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="ACCSET1" description="SET 1 of Programmable access flags." />
      <BitField start="12" size="1" name="LKAS1" description="Lock ACCSET1">
        <Enum name="LKAS1_0" start="0" description="Writes to ACCSET1 affect lesser modes" />
        <Enum name="LKAS1_1" start="0x1" description="ACCSET1 cannot be modified" />
      </BitField>
      <BitField start="16" size="12" name="ACCSET2" description="SET 2 of Programmable access flags." />
      <BitField start="28" size="1" name="LKAS2" description="Lock ACCSET2">
        <Enum name="LKAS2_0" start="0" description="Writes to ACCSET2 affect lesser modes" />
        <Enum name="LKAS2_1" start="0x1" description="ACCSET2 cannot be modified" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire MRGDn can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire MRGDn can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other MRGDn fields can be written." />
        <Enum name="LK2_3" start="0x3" description="MRGDn is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The MRGDn assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The MRGDn assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x2200" size="4" name="MRGD_W0_1_0" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x2204" size="4" name="MRGD_W1_1_0" access="Read/Write" description="Memory Region Descriptor" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x2208" size="4" name="MRGD_W2_1_0" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0SEL" description="Domain 0 select" />
      <BitField start="3" size="3" name="D1SEL" description="Domain 1 select" />
      <BitField start="6" size="3" name="D2SEL" description="Domain 2 select" />
      <BitField start="24" size="4" name="EALO" description="Exclusive Access Lock Owner" />
    </Register>
    <Register start="+0x220C" size="4" name="MRGD_W3_1_0" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="31" size="1" name="CR" description="Code Region Indicator" />
    </Register>
    <Register start="+0x2210" size="4" name="MRGD_W4_1_0" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="ACCSET1" description="SET 1 of Programmable access flags." />
      <BitField start="12" size="1" name="LKAS1" description="Lock ACCSET1">
        <Enum name="LKAS1_0" start="0" description="Writes to ACCSET1 affect lesser modes" />
        <Enum name="LKAS1_1" start="0x1" description="ACCSET1 cannot be modified" />
      </BitField>
      <BitField start="16" size="12" name="ACCSET2" description="SET 2 of Programmable access flags." />
      <BitField start="28" size="1" name="LKAS2" description="Lock ACCSET2">
        <Enum name="LKAS2_0" start="0" description="Writes to ACCSET2 affect lesser modes" />
        <Enum name="LKAS2_1" start="0x1" description="ACCSET2 cannot be modified" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire MRGDn can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire MRGDn can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other MRGDn fields can be written." />
        <Enum name="LK2_3" start="0x3" description="MRGDn is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The MRGDn assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The MRGDn assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x2220" size="4" name="MRGD_W0_1_1" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x2224" size="4" name="MRGD_W1_1_1" access="Read/Write" description="Memory Region Descriptor" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x2228" size="4" name="MRGD_W2_1_1" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0SEL" description="Domain 0 select" />
      <BitField start="3" size="3" name="D1SEL" description="Domain 1 select" />
      <BitField start="6" size="3" name="D2SEL" description="Domain 2 select" />
      <BitField start="24" size="4" name="EALO" description="Exclusive Access Lock Owner" />
    </Register>
    <Register start="+0x222C" size="4" name="MRGD_W3_1_1" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="31" size="1" name="CR" description="Code Region Indicator" />
    </Register>
    <Register start="+0x2230" size="4" name="MRGD_W4_1_1" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="ACCSET1" description="SET 1 of Programmable access flags." />
      <BitField start="12" size="1" name="LKAS1" description="Lock ACCSET1">
        <Enum name="LKAS1_0" start="0" description="Writes to ACCSET1 affect lesser modes" />
        <Enum name="LKAS1_1" start="0x1" description="ACCSET1 cannot be modified" />
      </BitField>
      <BitField start="16" size="12" name="ACCSET2" description="SET 2 of Programmable access flags." />
      <BitField start="28" size="1" name="LKAS2" description="Lock ACCSET2">
        <Enum name="LKAS2_0" start="0" description="Writes to ACCSET2 affect lesser modes" />
        <Enum name="LKAS2_1" start="0x1" description="ACCSET2 cannot be modified" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire MRGDn can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire MRGDn can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other MRGDn fields can be written." />
        <Enum name="LK2_3" start="0x3" description="MRGDn is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The MRGDn assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The MRGDn assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x2240" size="4" name="MRGD_W0_1_2" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x2244" size="4" name="MRGD_W1_1_2" access="Read/Write" description="Memory Region Descriptor" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x2248" size="4" name="MRGD_W2_1_2" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0SEL" description="Domain 0 select" />
      <BitField start="3" size="3" name="D1SEL" description="Domain 1 select" />
      <BitField start="6" size="3" name="D2SEL" description="Domain 2 select" />
      <BitField start="24" size="4" name="EALO" description="Exclusive Access Lock Owner" />
    </Register>
    <Register start="+0x224C" size="4" name="MRGD_W3_1_2" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="31" size="1" name="CR" description="Code Region Indicator" />
    </Register>
    <Register start="+0x2250" size="4" name="MRGD_W4_1_2" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="ACCSET1" description="SET 1 of Programmable access flags." />
      <BitField start="12" size="1" name="LKAS1" description="Lock ACCSET1">
        <Enum name="LKAS1_0" start="0" description="Writes to ACCSET1 affect lesser modes" />
        <Enum name="LKAS1_1" start="0x1" description="ACCSET1 cannot be modified" />
      </BitField>
      <BitField start="16" size="12" name="ACCSET2" description="SET 2 of Programmable access flags." />
      <BitField start="28" size="1" name="LKAS2" description="Lock ACCSET2">
        <Enum name="LKAS2_0" start="0" description="Writes to ACCSET2 affect lesser modes" />
        <Enum name="LKAS2_1" start="0x1" description="ACCSET2 cannot be modified" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire MRGDn can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire MRGDn can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other MRGDn fields can be written." />
        <Enum name="LK2_3" start="0x3" description="MRGDn is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The MRGDn assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The MRGDn assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x2260" size="4" name="MRGD_W0_1_3" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x2264" size="4" name="MRGD_W1_1_3" access="Read/Write" description="Memory Region Descriptor" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x2268" size="4" name="MRGD_W2_1_3" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0SEL" description="Domain 0 select" />
      <BitField start="3" size="3" name="D1SEL" description="Domain 1 select" />
      <BitField start="6" size="3" name="D2SEL" description="Domain 2 select" />
      <BitField start="24" size="4" name="EALO" description="Exclusive Access Lock Owner" />
    </Register>
    <Register start="+0x226C" size="4" name="MRGD_W3_1_3" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="31" size="1" name="CR" description="Code Region Indicator" />
    </Register>
    <Register start="+0x2270" size="4" name="MRGD_W4_1_3" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="ACCSET1" description="SET 1 of Programmable access flags." />
      <BitField start="12" size="1" name="LKAS1" description="Lock ACCSET1">
        <Enum name="LKAS1_0" start="0" description="Writes to ACCSET1 affect lesser modes" />
        <Enum name="LKAS1_1" start="0x1" description="ACCSET1 cannot be modified" />
      </BitField>
      <BitField start="16" size="12" name="ACCSET2" description="SET 2 of Programmable access flags." />
      <BitField start="28" size="1" name="LKAS2" description="Lock ACCSET2">
        <Enum name="LKAS2_0" start="0" description="Writes to ACCSET2 affect lesser modes" />
        <Enum name="LKAS2_1" start="0x1" description="ACCSET2 cannot be modified" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire MRGDn can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire MRGDn can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other MRGDn fields can be written." />
        <Enum name="LK2_3" start="0x3" description="MRGDn is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The MRGDn assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The MRGDn assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x2280" size="4" name="MRGD_W0_1_4" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x2284" size="4" name="MRGD_W1_1_4" access="Read/Write" description="Memory Region Descriptor" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x2288" size="4" name="MRGD_W2_1_4" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0SEL" description="Domain 0 select" />
      <BitField start="3" size="3" name="D1SEL" description="Domain 1 select" />
      <BitField start="6" size="3" name="D2SEL" description="Domain 2 select" />
      <BitField start="24" size="4" name="EALO" description="Exclusive Access Lock Owner" />
    </Register>
    <Register start="+0x228C" size="4" name="MRGD_W3_1_4" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="31" size="1" name="CR" description="Code Region Indicator" />
    </Register>
    <Register start="+0x2290" size="4" name="MRGD_W4_1_4" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="ACCSET1" description="SET 1 of Programmable access flags." />
      <BitField start="12" size="1" name="LKAS1" description="Lock ACCSET1">
        <Enum name="LKAS1_0" start="0" description="Writes to ACCSET1 affect lesser modes" />
        <Enum name="LKAS1_1" start="0x1" description="ACCSET1 cannot be modified" />
      </BitField>
      <BitField start="16" size="12" name="ACCSET2" description="SET 2 of Programmable access flags." />
      <BitField start="28" size="1" name="LKAS2" description="Lock ACCSET2">
        <Enum name="LKAS2_0" start="0" description="Writes to ACCSET2 affect lesser modes" />
        <Enum name="LKAS2_1" start="0x1" description="ACCSET2 cannot be modified" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire MRGDn can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire MRGDn can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other MRGDn fields can be written." />
        <Enum name="LK2_3" start="0x3" description="MRGDn is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The MRGDn assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The MRGDn assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x22A0" size="4" name="MRGD_W0_1_5" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x22A4" size="4" name="MRGD_W1_1_5" access="Read/Write" description="Memory Region Descriptor" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x22A8" size="4" name="MRGD_W2_1_5" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0SEL" description="Domain 0 select" />
      <BitField start="3" size="3" name="D1SEL" description="Domain 1 select" />
      <BitField start="6" size="3" name="D2SEL" description="Domain 2 select" />
      <BitField start="24" size="4" name="EALO" description="Exclusive Access Lock Owner" />
    </Register>
    <Register start="+0x22AC" size="4" name="MRGD_W3_1_5" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="31" size="1" name="CR" description="Code Region Indicator" />
    </Register>
    <Register start="+0x22B0" size="4" name="MRGD_W4_1_5" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="ACCSET1" description="SET 1 of Programmable access flags." />
      <BitField start="12" size="1" name="LKAS1" description="Lock ACCSET1">
        <Enum name="LKAS1_0" start="0" description="Writes to ACCSET1 affect lesser modes" />
        <Enum name="LKAS1_1" start="0x1" description="ACCSET1 cannot be modified" />
      </BitField>
      <BitField start="16" size="12" name="ACCSET2" description="SET 2 of Programmable access flags." />
      <BitField start="28" size="1" name="LKAS2" description="Lock ACCSET2">
        <Enum name="LKAS2_0" start="0" description="Writes to ACCSET2 affect lesser modes" />
        <Enum name="LKAS2_1" start="0x1" description="ACCSET2 cannot be modified" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire MRGDn can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire MRGDn can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other MRGDn fields can be written." />
        <Enum name="LK2_3" start="0x3" description="MRGDn is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The MRGDn assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The MRGDn assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x22C0" size="4" name="MRGD_W0_1_6" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x22C4" size="4" name="MRGD_W1_1_6" access="Read/Write" description="Memory Region Descriptor" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x22C8" size="4" name="MRGD_W2_1_6" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0SEL" description="Domain 0 select" />
      <BitField start="3" size="3" name="D1SEL" description="Domain 1 select" />
      <BitField start="6" size="3" name="D2SEL" description="Domain 2 select" />
      <BitField start="24" size="4" name="EALO" description="Exclusive Access Lock Owner" />
    </Register>
    <Register start="+0x22CC" size="4" name="MRGD_W3_1_6" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="31" size="1" name="CR" description="Code Region Indicator" />
    </Register>
    <Register start="+0x22D0" size="4" name="MRGD_W4_1_6" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="ACCSET1" description="SET 1 of Programmable access flags." />
      <BitField start="12" size="1" name="LKAS1" description="Lock ACCSET1">
        <Enum name="LKAS1_0" start="0" description="Writes to ACCSET1 affect lesser modes" />
        <Enum name="LKAS1_1" start="0x1" description="ACCSET1 cannot be modified" />
      </BitField>
      <BitField start="16" size="12" name="ACCSET2" description="SET 2 of Programmable access flags." />
      <BitField start="28" size="1" name="LKAS2" description="Lock ACCSET2">
        <Enum name="LKAS2_0" start="0" description="Writes to ACCSET2 affect lesser modes" />
        <Enum name="LKAS2_1" start="0x1" description="ACCSET2 cannot be modified" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire MRGDn can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire MRGDn can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other MRGDn fields can be written." />
        <Enum name="LK2_3" start="0x3" description="MRGDn is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The MRGDn assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The MRGDn assignment is valid." />
      </BitField>
    </Register>
    <Register start="+0x22E0" size="4" name="MRGD_W0_1_7" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x22E4" size="4" name="MRGD_W1_1_7" access="Read/Write" description="Memory Region Descriptor" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x22E8" size="4" name="MRGD_W2_1_7" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="D0SEL" description="Domain 0 select" />
      <BitField start="3" size="3" name="D1SEL" description="Domain 1 select" />
      <BitField start="6" size="3" name="D2SEL" description="Domain 2 select" />
      <BitField start="24" size="4" name="EALO" description="Exclusive Access Lock Owner" />
    </Register>
    <Register start="+0x22EC" size="4" name="MRGD_W3_1_7" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="EAL" description="Exclusive Access Lock">
        <Enum name="EAL_0" start="0" description="Lock disabled" />
        <Enum name="EAL_1" start="0x1" description="Lock disabled until next reset" />
        <Enum name="EAL_2" start="0x2" description="Lock enabled, lock state = available" />
        <Enum name="EAL_3" start="0x3" description="Lock enabled, lock state = not available" />
      </BitField>
      <BitField start="31" size="1" name="CR" description="Code Region Indicator" />
    </Register>
    <Register start="+0x22F0" size="4" name="MRGD_W4_1_7" access="Read/Write" description="Memory Region Descriptor" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="ACCSET1" description="SET 1 of Programmable access flags." />
      <BitField start="12" size="1" name="LKAS1" description="Lock ACCSET1">
        <Enum name="LKAS1_0" start="0" description="Writes to ACCSET1 affect lesser modes" />
        <Enum name="LKAS1_1" start="0x1" description="ACCSET1 cannot be modified" />
      </BitField>
      <BitField start="16" size="12" name="ACCSET2" description="SET 2 of Programmable access flags." />
      <BitField start="28" size="1" name="LKAS2" description="Lock ACCSET2">
        <Enum name="LKAS2_0" start="0" description="Writes to ACCSET2 affect lesser modes" />
        <Enum name="LKAS2_1" start="0x1" description="ACCSET2 cannot be modified" />
      </BitField>
      <BitField start="29" size="2" name="LK2" description="Lock">
        <Enum name="LK2_0" start="0" description="Entire MRGDn can be written." />
        <Enum name="LK2_1" start="0x1" description="Entire MRGDn can be written." />
        <Enum name="LK2_2" start="0x2" description="Domain x can only update the DxACP field and the LK2 field; no other MRGDn fields can be written." />
        <Enum name="LK2_3" start="0x3" description="MRGDn is locked (read-only) until the next reset." />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="The MRGDn assignment is invalid." />
        <Enum name="VLD_1" start="0x1" description="The MRGDn assignment is valid." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SEMA420" start="0x4001B000" description="sema42_ips">
    <Register start="+0+0" size="1" name="GATE3" access="Read/Write" description="Gate Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="GTFSM" description="GTFSM">
        <Enum name="GTFSM_0" start="0" description="The gate is unlocked (free)." />
        <Enum name="GTFSM_1" start="0x1" description="The gate has been locked by processor 0." />
        <Enum name="GTFSM_2" start="0x2" description="The gate has been locked by processor 1." />
        <Enum name="GTFSM_3" start="0x3" description="The gate has been locked by processor 2." />
        <Enum name="GTFSM_4" start="0x4" description="The gate has been locked by processor 3." />
        <Enum name="GTFSM_5" start="0x5" description="The gate has been locked by processor 4." />
        <Enum name="GTFSM_6" start="0x6" description="The gate has been locked by processor 5." />
        <Enum name="GTFSM_7" start="0x7" description="The gate has been locked by processor 6." />
        <Enum name="GTFSM_8" start="0x8" description="The gate has been locked by processor 7." />
        <Enum name="GTFSM_9" start="0x9" description="The gate has been locked by processor 8." />
        <Enum name="GTFSM_10" start="0xA" description="The gate has been locked by processor 9." />
        <Enum name="GTFSM_11" start="0xB" description="The gate has been locked by processor 10." />
        <Enum name="GTFSM_12" start="0xC" description="The gate has been locked by processor 11." />
        <Enum name="GTFSM_13" start="0xD" description="The gate has been locked by processor 12." />
        <Enum name="GTFSM_14" start="0xE" description="The gate has been locked by processor 13." />
        <Enum name="GTFSM_15" start="0xF" description="The gate has been locked by processor 14." />
      </BitField>
    </Register>
    <Register start="+0+1" size="1" name="GATE2" access="Read/Write" description="Gate Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="GTFSM" description="GTFSM">
        <Enum name="GTFSM_0" start="0" description="The gate is unlocked (free)." />
        <Enum name="GTFSM_1" start="0x1" description="The gate has been locked by processor 0." />
        <Enum name="GTFSM_2" start="0x2" description="The gate has been locked by processor 1." />
        <Enum name="GTFSM_3" start="0x3" description="The gate has been locked by processor 2." />
        <Enum name="GTFSM_4" start="0x4" description="The gate has been locked by processor 3." />
        <Enum name="GTFSM_5" start="0x5" description="The gate has been locked by processor 4." />
        <Enum name="GTFSM_6" start="0x6" description="The gate has been locked by processor 5." />
        <Enum name="GTFSM_7" start="0x7" description="The gate has been locked by processor 6." />
        <Enum name="GTFSM_8" start="0x8" description="The gate has been locked by processor 7." />
        <Enum name="GTFSM_9" start="0x9" description="The gate has been locked by processor 8." />
        <Enum name="GTFSM_10" start="0xA" description="The gate has been locked by processor 9." />
        <Enum name="GTFSM_11" start="0xB" description="The gate has been locked by processor 10." />
        <Enum name="GTFSM_12" start="0xC" description="The gate has been locked by processor 11." />
        <Enum name="GTFSM_13" start="0xD" description="The gate has been locked by processor 12." />
        <Enum name="GTFSM_14" start="0xE" description="The gate has been locked by processor 13." />
        <Enum name="GTFSM_15" start="0xF" description="The gate has been locked by processor 14." />
      </BitField>
    </Register>
    <Register start="+0+2" size="1" name="GATE1" access="Read/Write" description="Gate Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="GTFSM" description="GTFSM">
        <Enum name="GTFSM_0" start="0" description="The gate is unlocked (free)." />
        <Enum name="GTFSM_1" start="0x1" description="The gate has been locked by processor 0." />
        <Enum name="GTFSM_2" start="0x2" description="The gate has been locked by processor 1." />
        <Enum name="GTFSM_3" start="0x3" description="The gate has been locked by processor 2." />
        <Enum name="GTFSM_4" start="0x4" description="The gate has been locked by processor 3." />
        <Enum name="GTFSM_5" start="0x5" description="The gate has been locked by processor 4." />
        <Enum name="GTFSM_6" start="0x6" description="The gate has been locked by processor 5." />
        <Enum name="GTFSM_7" start="0x7" description="The gate has been locked by processor 6." />
        <Enum name="GTFSM_8" start="0x8" description="The gate has been locked by processor 7." />
        <Enum name="GTFSM_9" start="0x9" description="The gate has been locked by processor 8." />
        <Enum name="GTFSM_10" start="0xA" description="The gate has been locked by processor 9." />
        <Enum name="GTFSM_11" start="0xB" description="The gate has been locked by processor 10." />
        <Enum name="GTFSM_12" start="0xC" description="The gate has been locked by processor 11." />
        <Enum name="GTFSM_13" start="0xD" description="The gate has been locked by processor 12." />
        <Enum name="GTFSM_14" start="0xE" description="The gate has been locked by processor 13." />
        <Enum name="GTFSM_15" start="0xF" description="The gate has been locked by processor 14." />
      </BitField>
    </Register>
    <Register start="+0+3" size="1" name="GATE0" access="Read/Write" description="Gate Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="GTFSM" description="GTFSM">
        <Enum name="GTFSM_0" start="0" description="The gate is unlocked (free)." />
        <Enum name="GTFSM_1" start="0x1" description="The gate has been locked by processor 0." />
        <Enum name="GTFSM_2" start="0x2" description="The gate has been locked by processor 1." />
        <Enum name="GTFSM_3" start="0x3" description="The gate has been locked by processor 2." />
        <Enum name="GTFSM_4" start="0x4" description="The gate has been locked by processor 3." />
        <Enum name="GTFSM_5" start="0x5" description="The gate has been locked by processor 4." />
        <Enum name="GTFSM_6" start="0x6" description="The gate has been locked by processor 5." />
        <Enum name="GTFSM_7" start="0x7" description="The gate has been locked by processor 6." />
        <Enum name="GTFSM_8" start="0x8" description="The gate has been locked by processor 7." />
        <Enum name="GTFSM_9" start="0x9" description="The gate has been locked by processor 8." />
        <Enum name="GTFSM_10" start="0xA" description="The gate has been locked by processor 9." />
        <Enum name="GTFSM_11" start="0xB" description="The gate has been locked by processor 10." />
        <Enum name="GTFSM_12" start="0xC" description="The gate has been locked by processor 11." />
        <Enum name="GTFSM_13" start="0xD" description="The gate has been locked by processor 12." />
        <Enum name="GTFSM_14" start="0xE" description="The gate has been locked by processor 13." />
        <Enum name="GTFSM_15" start="0xF" description="The gate has been locked by processor 14." />
      </BitField>
    </Register>
    <Register start="+0+4" size="1" name="GATE7" access="Read/Write" description="Gate Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="GTFSM" description="GTFSM">
        <Enum name="GTFSM_0" start="0" description="The gate is unlocked (free)." />
        <Enum name="GTFSM_1" start="0x1" description="The gate has been locked by processor 0." />
        <Enum name="GTFSM_2" start="0x2" description="The gate has been locked by processor 1." />
        <Enum name="GTFSM_3" start="0x3" description="The gate has been locked by processor 2." />
        <Enum name="GTFSM_4" start="0x4" description="The gate has been locked by processor 3." />
        <Enum name="GTFSM_5" start="0x5" description="The gate has been locked by processor 4." />
        <Enum name="GTFSM_6" start="0x6" description="The gate has been locked by processor 5." />
        <Enum name="GTFSM_7" start="0x7" description="The gate has been locked by processor 6." />
        <Enum name="GTFSM_8" start="0x8" description="The gate has been locked by processor 7." />
        <Enum name="GTFSM_9" start="0x9" description="The gate has been locked by processor 8." />
        <Enum name="GTFSM_10" start="0xA" description="The gate has been locked by processor 9." />
        <Enum name="GTFSM_11" start="0xB" description="The gate has been locked by processor 10." />
        <Enum name="GTFSM_12" start="0xC" description="The gate has been locked by processor 11." />
        <Enum name="GTFSM_13" start="0xD" description="The gate has been locked by processor 12." />
        <Enum name="GTFSM_14" start="0xE" description="The gate has been locked by processor 13." />
        <Enum name="GTFSM_15" start="0xF" description="The gate has been locked by processor 14." />
      </BitField>
    </Register>
    <Register start="+0+5" size="1" name="GATE6" access="Read/Write" description="Gate Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="GTFSM" description="GTFSM">
        <Enum name="GTFSM_0" start="0" description="The gate is unlocked (free)." />
        <Enum name="GTFSM_1" start="0x1" description="The gate has been locked by processor 0." />
        <Enum name="GTFSM_2" start="0x2" description="The gate has been locked by processor 1." />
        <Enum name="GTFSM_3" start="0x3" description="The gate has been locked by processor 2." />
        <Enum name="GTFSM_4" start="0x4" description="The gate has been locked by processor 3." />
        <Enum name="GTFSM_5" start="0x5" description="The gate has been locked by processor 4." />
        <Enum name="GTFSM_6" start="0x6" description="The gate has been locked by processor 5." />
        <Enum name="GTFSM_7" start="0x7" description="The gate has been locked by processor 6." />
        <Enum name="GTFSM_8" start="0x8" description="The gate has been locked by processor 7." />
        <Enum name="GTFSM_9" start="0x9" description="The gate has been locked by processor 8." />
        <Enum name="GTFSM_10" start="0xA" description="The gate has been locked by processor 9." />
        <Enum name="GTFSM_11" start="0xB" description="The gate has been locked by processor 10." />
        <Enum name="GTFSM_12" start="0xC" description="The gate has been locked by processor 11." />
        <Enum name="GTFSM_13" start="0xD" description="The gate has been locked by processor 12." />
        <Enum name="GTFSM_14" start="0xE" description="The gate has been locked by processor 13." />
        <Enum name="GTFSM_15" start="0xF" description="The gate has been locked by processor 14." />
      </BitField>
    </Register>
    <Register start="+0+6" size="1" name="GATE5" access="Read/Write" description="Gate Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="GTFSM" description="GTFSM">
        <Enum name="GTFSM_0" start="0" description="The gate is unlocked (free)." />
        <Enum name="GTFSM_1" start="0x1" description="The gate has been locked by processor 0." />
        <Enum name="GTFSM_2" start="0x2" description="The gate has been locked by processor 1." />
        <Enum name="GTFSM_3" start="0x3" description="The gate has been locked by processor 2." />
        <Enum name="GTFSM_4" start="0x4" description="The gate has been locked by processor 3." />
        <Enum name="GTFSM_5" start="0x5" description="The gate has been locked by processor 4." />
        <Enum name="GTFSM_6" start="0x6" description="The gate has been locked by processor 5." />
        <Enum name="GTFSM_7" start="0x7" description="The gate has been locked by processor 6." />
        <Enum name="GTFSM_8" start="0x8" description="The gate has been locked by processor 7." />
        <Enum name="GTFSM_9" start="0x9" description="The gate has been locked by processor 8." />
        <Enum name="GTFSM_10" start="0xA" description="The gate has been locked by processor 9." />
        <Enum name="GTFSM_11" start="0xB" description="The gate has been locked by processor 10." />
        <Enum name="GTFSM_12" start="0xC" description="The gate has been locked by processor 11." />
        <Enum name="GTFSM_13" start="0xD" description="The gate has been locked by processor 12." />
        <Enum name="GTFSM_14" start="0xE" description="The gate has been locked by processor 13." />
        <Enum name="GTFSM_15" start="0xF" description="The gate has been locked by processor 14." />
      </BitField>
    </Register>
    <Register start="+0+7" size="1" name="GATE4" access="Read/Write" description="Gate Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="GTFSM" description="GTFSM">
        <Enum name="GTFSM_0" start="0" description="The gate is unlocked (free)." />
        <Enum name="GTFSM_1" start="0x1" description="The gate has been locked by processor 0." />
        <Enum name="GTFSM_2" start="0x2" description="The gate has been locked by processor 1." />
        <Enum name="GTFSM_3" start="0x3" description="The gate has been locked by processor 2." />
        <Enum name="GTFSM_4" start="0x4" description="The gate has been locked by processor 3." />
        <Enum name="GTFSM_5" start="0x5" description="The gate has been locked by processor 4." />
        <Enum name="GTFSM_6" start="0x6" description="The gate has been locked by processor 5." />
        <Enum name="GTFSM_7" start="0x7" description="The gate has been locked by processor 6." />
        <Enum name="GTFSM_8" start="0x8" description="The gate has been locked by processor 7." />
        <Enum name="GTFSM_9" start="0x9" description="The gate has been locked by processor 8." />
        <Enum name="GTFSM_10" start="0xA" description="The gate has been locked by processor 9." />
        <Enum name="GTFSM_11" start="0xB" description="The gate has been locked by processor 10." />
        <Enum name="GTFSM_12" start="0xC" description="The gate has been locked by processor 11." />
        <Enum name="GTFSM_13" start="0xD" description="The gate has been locked by processor 12." />
        <Enum name="GTFSM_14" start="0xE" description="The gate has been locked by processor 13." />
        <Enum name="GTFSM_15" start="0xF" description="The gate has been locked by processor 14." />
      </BitField>
    </Register>
    <Register start="+0+8" size="1" name="GATE11" access="Read/Write" description="Gate Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="GTFSM" description="GTFSM">
        <Enum name="GTFSM_0" start="0" description="The gate is unlocked (free)." />
        <Enum name="GTFSM_1" start="0x1" description="The gate has been locked by processor 0." />
        <Enum name="GTFSM_2" start="0x2" description="The gate has been locked by processor 1." />
        <Enum name="GTFSM_3" start="0x3" description="The gate has been locked by processor 2." />
        <Enum name="GTFSM_4" start="0x4" description="The gate has been locked by processor 3." />
        <Enum name="GTFSM_5" start="0x5" description="The gate has been locked by processor 4." />
        <Enum name="GTFSM_6" start="0x6" description="The gate has been locked by processor 5." />
        <Enum name="GTFSM_7" start="0x7" description="The gate has been locked by processor 6." />
        <Enum name="GTFSM_8" start="0x8" description="The gate has been locked by processor 7." />
        <Enum name="GTFSM_9" start="0x9" description="The gate has been locked by processor 8." />
        <Enum name="GTFSM_10" start="0xA" description="The gate has been locked by processor 9." />
        <Enum name="GTFSM_11" start="0xB" description="The gate has been locked by processor 10." />
        <Enum name="GTFSM_12" start="0xC" description="The gate has been locked by processor 11." />
        <Enum name="GTFSM_13" start="0xD" description="The gate has been locked by processor 12." />
        <Enum name="GTFSM_14" start="0xE" description="The gate has been locked by processor 13." />
        <Enum name="GTFSM_15" start="0xF" description="The gate has been locked by processor 14." />
      </BitField>
    </Register>
    <Register start="+0+9" size="1" name="GATE10" access="Read/Write" description="Gate Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="GTFSM" description="GTFSM">
        <Enum name="GTFSM_0" start="0" description="The gate is unlocked (free)." />
        <Enum name="GTFSM_1" start="0x1" description="The gate has been locked by processor 0." />
        <Enum name="GTFSM_2" start="0x2" description="The gate has been locked by processor 1." />
        <Enum name="GTFSM_3" start="0x3" description="The gate has been locked by processor 2." />
        <Enum name="GTFSM_4" start="0x4" description="The gate has been locked by processor 3." />
        <Enum name="GTFSM_5" start="0x5" description="The gate has been locked by processor 4." />
        <Enum name="GTFSM_6" start="0x6" description="The gate has been locked by processor 5." />
        <Enum name="GTFSM_7" start="0x7" description="The gate has been locked by processor 6." />
        <Enum name="GTFSM_8" start="0x8" description="The gate has been locked by processor 7." />
        <Enum name="GTFSM_9" start="0x9" description="The gate has been locked by processor 8." />
        <Enum name="GTFSM_10" start="0xA" description="The gate has been locked by processor 9." />
        <Enum name="GTFSM_11" start="0xB" description="The gate has been locked by processor 10." />
        <Enum name="GTFSM_12" start="0xC" description="The gate has been locked by processor 11." />
        <Enum name="GTFSM_13" start="0xD" description="The gate has been locked by processor 12." />
        <Enum name="GTFSM_14" start="0xE" description="The gate has been locked by processor 13." />
        <Enum name="GTFSM_15" start="0xF" description="The gate has been locked by processor 14." />
      </BitField>
    </Register>
    <Register start="+0+10" size="1" name="GATE9" access="Read/Write" description="Gate Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="GTFSM" description="GTFSM">
        <Enum name="GTFSM_0" start="0" description="The gate is unlocked (free)." />
        <Enum name="GTFSM_1" start="0x1" description="The gate has been locked by processor 0." />
        <Enum name="GTFSM_2" start="0x2" description="The gate has been locked by processor 1." />
        <Enum name="GTFSM_3" start="0x3" description="The gate has been locked by processor 2." />
        <Enum name="GTFSM_4" start="0x4" description="The gate has been locked by processor 3." />
        <Enum name="GTFSM_5" start="0x5" description="The gate has been locked by processor 4." />
        <Enum name="GTFSM_6" start="0x6" description="The gate has been locked by processor 5." />
        <Enum name="GTFSM_7" start="0x7" description="The gate has been locked by processor 6." />
        <Enum name="GTFSM_8" start="0x8" description="The gate has been locked by processor 7." />
        <Enum name="GTFSM_9" start="0x9" description="The gate has been locked by processor 8." />
        <Enum name="GTFSM_10" start="0xA" description="The gate has been locked by processor 9." />
        <Enum name="GTFSM_11" start="0xB" description="The gate has been locked by processor 10." />
        <Enum name="GTFSM_12" start="0xC" description="The gate has been locked by processor 11." />
        <Enum name="GTFSM_13" start="0xD" description="The gate has been locked by processor 12." />
        <Enum name="GTFSM_14" start="0xE" description="The gate has been locked by processor 13." />
        <Enum name="GTFSM_15" start="0xF" description="The gate has been locked by processor 14." />
      </BitField>
    </Register>
    <Register start="+0+11" size="1" name="GATE8" access="Read/Write" description="Gate Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="GTFSM" description="GTFSM">
        <Enum name="GTFSM_0" start="0" description="The gate is unlocked (free)." />
        <Enum name="GTFSM_1" start="0x1" description="The gate has been locked by processor 0." />
        <Enum name="GTFSM_2" start="0x2" description="The gate has been locked by processor 1." />
        <Enum name="GTFSM_3" start="0x3" description="The gate has been locked by processor 2." />
        <Enum name="GTFSM_4" start="0x4" description="The gate has been locked by processor 3." />
        <Enum name="GTFSM_5" start="0x5" description="The gate has been locked by processor 4." />
        <Enum name="GTFSM_6" start="0x6" description="The gate has been locked by processor 5." />
        <Enum name="GTFSM_7" start="0x7" description="The gate has been locked by processor 6." />
        <Enum name="GTFSM_8" start="0x8" description="The gate has been locked by processor 7." />
        <Enum name="GTFSM_9" start="0x9" description="The gate has been locked by processor 8." />
        <Enum name="GTFSM_10" start="0xA" description="The gate has been locked by processor 9." />
        <Enum name="GTFSM_11" start="0xB" description="The gate has been locked by processor 10." />
        <Enum name="GTFSM_12" start="0xC" description="The gate has been locked by processor 11." />
        <Enum name="GTFSM_13" start="0xD" description="The gate has been locked by processor 12." />
        <Enum name="GTFSM_14" start="0xE" description="The gate has been locked by processor 13." />
        <Enum name="GTFSM_15" start="0xF" description="The gate has been locked by processor 14." />
      </BitField>
    </Register>
    <Register start="+0+12" size="1" name="GATE15" access="Read/Write" description="Gate Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="GTFSM" description="GTFSM">
        <Enum name="GTFSM_0" start="0" description="The gate is unlocked (free)." />
        <Enum name="GTFSM_1" start="0x1" description="The gate has been locked by processor 0." />
        <Enum name="GTFSM_2" start="0x2" description="The gate has been locked by processor 1." />
        <Enum name="GTFSM_3" start="0x3" description="The gate has been locked by processor 2." />
        <Enum name="GTFSM_4" start="0x4" description="The gate has been locked by processor 3." />
        <Enum name="GTFSM_5" start="0x5" description="The gate has been locked by processor 4." />
        <Enum name="GTFSM_6" start="0x6" description="The gate has been locked by processor 5." />
        <Enum name="GTFSM_7" start="0x7" description="The gate has been locked by processor 6." />
        <Enum name="GTFSM_8" start="0x8" description="The gate has been locked by processor 7." />
        <Enum name="GTFSM_9" start="0x9" description="The gate has been locked by processor 8." />
        <Enum name="GTFSM_10" start="0xA" description="The gate has been locked by processor 9." />
        <Enum name="GTFSM_11" start="0xB" description="The gate has been locked by processor 10." />
        <Enum name="GTFSM_12" start="0xC" description="The gate has been locked by processor 11." />
        <Enum name="GTFSM_13" start="0xD" description="The gate has been locked by processor 12." />
        <Enum name="GTFSM_14" start="0xE" description="The gate has been locked by processor 13." />
        <Enum name="GTFSM_15" start="0xF" description="The gate has been locked by processor 14." />
      </BitField>
    </Register>
    <Register start="+0+13" size="1" name="GATE14" access="Read/Write" description="Gate Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="GTFSM" description="GTFSM">
        <Enum name="GTFSM_0" start="0" description="The gate is unlocked (free)." />
        <Enum name="GTFSM_1" start="0x1" description="The gate has been locked by processor 0." />
        <Enum name="GTFSM_2" start="0x2" description="The gate has been locked by processor 1." />
        <Enum name="GTFSM_3" start="0x3" description="The gate has been locked by processor 2." />
        <Enum name="GTFSM_4" start="0x4" description="The gate has been locked by processor 3." />
        <Enum name="GTFSM_5" start="0x5" description="The gate has been locked by processor 4." />
        <Enum name="GTFSM_6" start="0x6" description="The gate has been locked by processor 5." />
        <Enum name="GTFSM_7" start="0x7" description="The gate has been locked by processor 6." />
        <Enum name="GTFSM_8" start="0x8" description="The gate has been locked by processor 7." />
        <Enum name="GTFSM_9" start="0x9" description="The gate has been locked by processor 8." />
        <Enum name="GTFSM_10" start="0xA" description="The gate has been locked by processor 9." />
        <Enum name="GTFSM_11" start="0xB" description="The gate has been locked by processor 10." />
        <Enum name="GTFSM_12" start="0xC" description="The gate has been locked by processor 11." />
        <Enum name="GTFSM_13" start="0xD" description="The gate has been locked by processor 12." />
        <Enum name="GTFSM_14" start="0xE" description="The gate has been locked by processor 13." />
        <Enum name="GTFSM_15" start="0xF" description="The gate has been locked by processor 14." />
      </BitField>
    </Register>
    <Register start="+0+14" size="1" name="GATE13" access="Read/Write" description="Gate Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="GTFSM" description="GTFSM">
        <Enum name="GTFSM_0" start="0" description="The gate is unlocked (free)." />
        <Enum name="GTFSM_1" start="0x1" description="The gate has been locked by processor 0." />
        <Enum name="GTFSM_2" start="0x2" description="The gate has been locked by processor 1." />
        <Enum name="GTFSM_3" start="0x3" description="The gate has been locked by processor 2." />
        <Enum name="GTFSM_4" start="0x4" description="The gate has been locked by processor 3." />
        <Enum name="GTFSM_5" start="0x5" description="The gate has been locked by processor 4." />
        <Enum name="GTFSM_6" start="0x6" description="The gate has been locked by processor 5." />
        <Enum name="GTFSM_7" start="0x7" description="The gate has been locked by processor 6." />
        <Enum name="GTFSM_8" start="0x8" description="The gate has been locked by processor 7." />
        <Enum name="GTFSM_9" start="0x9" description="The gate has been locked by processor 8." />
        <Enum name="GTFSM_10" start="0xA" description="The gate has been locked by processor 9." />
        <Enum name="GTFSM_11" start="0xB" description="The gate has been locked by processor 10." />
        <Enum name="GTFSM_12" start="0xC" description="The gate has been locked by processor 11." />
        <Enum name="GTFSM_13" start="0xD" description="The gate has been locked by processor 12." />
        <Enum name="GTFSM_14" start="0xE" description="The gate has been locked by processor 13." />
        <Enum name="GTFSM_15" start="0xF" description="The gate has been locked by processor 14." />
      </BitField>
    </Register>
    <Register start="+0+15" size="1" name="GATE12" access="Read/Write" description="Gate Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="GTFSM" description="GTFSM">
        <Enum name="GTFSM_0" start="0" description="The gate is unlocked (free)." />
        <Enum name="GTFSM_1" start="0x1" description="The gate has been locked by processor 0." />
        <Enum name="GTFSM_2" start="0x2" description="The gate has been locked by processor 1." />
        <Enum name="GTFSM_3" start="0x3" description="The gate has been locked by processor 2." />
        <Enum name="GTFSM_4" start="0x4" description="The gate has been locked by processor 3." />
        <Enum name="GTFSM_5" start="0x5" description="The gate has been locked by processor 4." />
        <Enum name="GTFSM_6" start="0x6" description="The gate has been locked by processor 5." />
        <Enum name="GTFSM_7" start="0x7" description="The gate has been locked by processor 6." />
        <Enum name="GTFSM_8" start="0x8" description="The gate has been locked by processor 7." />
        <Enum name="GTFSM_9" start="0x9" description="The gate has been locked by processor 8." />
        <Enum name="GTFSM_10" start="0xA" description="The gate has been locked by processor 9." />
        <Enum name="GTFSM_11" start="0xB" description="The gate has been locked by processor 10." />
        <Enum name="GTFSM_12" start="0xC" description="The gate has been locked by processor 11." />
        <Enum name="GTFSM_13" start="0xD" description="The gate has been locked by processor 12." />
        <Enum name="GTFSM_14" start="0xE" description="The gate has been locked by processor 13." />
        <Enum name="GTFSM_15" start="0xF" description="The gate has been locked by processor 14." />
      </BitField>
    </Register>
    <Register start="+0x42" size="2" name="RSTGT_R" access="ReadOnly" description="Reset Gate Read" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="RSTGTN" description="RSTGTN" />
      <BitField start="8" size="4" name="RSTGMS" description="RSTGMS" />
      <BitField start="12" size="2" name="RSTGSM" description="RSTGSM">
        <Enum name="RSTGSM_0" start="0" description="Idle, waiting for the first data pattern write." />
        <Enum name="RSTGSM_1" start="0x1" description="Waiting for the second data pattern write." />
        <Enum name="RSTGSM_2" start="0x2" description="The 2-write sequence has completed. Generate the specified gate reset(s). After the reset is performed, this machine returns to the idle (waiting for first data pattern write) state. The &quot;01&quot; state persists for only one clock cycle. Software cannot observe this state." />
        <Enum name="RSTGSM_3" start="0x3" description="This state encoding is never used and therefore reserved." />
      </BitField>
      <BitField start="14" size="2" name="ROZ" description="ROZ" />
    </Register>
    <Register start="+0x42" size="2" name="RSTGT_W" access="WriteOnly" description="Reset Gate Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="RSTGTN" description="RSTGTN" />
      <BitField start="8" size="8" name="RSTGDP" description="RSTGDP" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SEMA421" start="0x4101B000" description="sema42_ips">
    <Register start="+0+0" size="1" name="GATE3" access="Read/Write" description="Gate Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="GTFSM" description="GTFSM">
        <Enum name="GTFSM_0" start="0" description="The gate is unlocked (free)." />
        <Enum name="GTFSM_1" start="0x1" description="The gate has been locked by processor 0." />
        <Enum name="GTFSM_2" start="0x2" description="The gate has been locked by processor 1." />
        <Enum name="GTFSM_3" start="0x3" description="The gate has been locked by processor 2." />
        <Enum name="GTFSM_4" start="0x4" description="The gate has been locked by processor 3." />
        <Enum name="GTFSM_5" start="0x5" description="The gate has been locked by processor 4." />
        <Enum name="GTFSM_6" start="0x6" description="The gate has been locked by processor 5." />
        <Enum name="GTFSM_7" start="0x7" description="The gate has been locked by processor 6." />
        <Enum name="GTFSM_8" start="0x8" description="The gate has been locked by processor 7." />
        <Enum name="GTFSM_9" start="0x9" description="The gate has been locked by processor 8." />
        <Enum name="GTFSM_10" start="0xA" description="The gate has been locked by processor 9." />
        <Enum name="GTFSM_11" start="0xB" description="The gate has been locked by processor 10." />
        <Enum name="GTFSM_12" start="0xC" description="The gate has been locked by processor 11." />
        <Enum name="GTFSM_13" start="0xD" description="The gate has been locked by processor 12." />
        <Enum name="GTFSM_14" start="0xE" description="The gate has been locked by processor 13." />
        <Enum name="GTFSM_15" start="0xF" description="The gate has been locked by processor 14." />
      </BitField>
    </Register>
    <Register start="+0+1" size="1" name="GATE2" access="Read/Write" description="Gate Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="GTFSM" description="GTFSM">
        <Enum name="GTFSM_0" start="0" description="The gate is unlocked (free)." />
        <Enum name="GTFSM_1" start="0x1" description="The gate has been locked by processor 0." />
        <Enum name="GTFSM_2" start="0x2" description="The gate has been locked by processor 1." />
        <Enum name="GTFSM_3" start="0x3" description="The gate has been locked by processor 2." />
        <Enum name="GTFSM_4" start="0x4" description="The gate has been locked by processor 3." />
        <Enum name="GTFSM_5" start="0x5" description="The gate has been locked by processor 4." />
        <Enum name="GTFSM_6" start="0x6" description="The gate has been locked by processor 5." />
        <Enum name="GTFSM_7" start="0x7" description="The gate has been locked by processor 6." />
        <Enum name="GTFSM_8" start="0x8" description="The gate has been locked by processor 7." />
        <Enum name="GTFSM_9" start="0x9" description="The gate has been locked by processor 8." />
        <Enum name="GTFSM_10" start="0xA" description="The gate has been locked by processor 9." />
        <Enum name="GTFSM_11" start="0xB" description="The gate has been locked by processor 10." />
        <Enum name="GTFSM_12" start="0xC" description="The gate has been locked by processor 11." />
        <Enum name="GTFSM_13" start="0xD" description="The gate has been locked by processor 12." />
        <Enum name="GTFSM_14" start="0xE" description="The gate has been locked by processor 13." />
        <Enum name="GTFSM_15" start="0xF" description="The gate has been locked by processor 14." />
      </BitField>
    </Register>
    <Register start="+0+2" size="1" name="GATE1" access="Read/Write" description="Gate Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="GTFSM" description="GTFSM">
        <Enum name="GTFSM_0" start="0" description="The gate is unlocked (free)." />
        <Enum name="GTFSM_1" start="0x1" description="The gate has been locked by processor 0." />
        <Enum name="GTFSM_2" start="0x2" description="The gate has been locked by processor 1." />
        <Enum name="GTFSM_3" start="0x3" description="The gate has been locked by processor 2." />
        <Enum name="GTFSM_4" start="0x4" description="The gate has been locked by processor 3." />
        <Enum name="GTFSM_5" start="0x5" description="The gate has been locked by processor 4." />
        <Enum name="GTFSM_6" start="0x6" description="The gate has been locked by processor 5." />
        <Enum name="GTFSM_7" start="0x7" description="The gate has been locked by processor 6." />
        <Enum name="GTFSM_8" start="0x8" description="The gate has been locked by processor 7." />
        <Enum name="GTFSM_9" start="0x9" description="The gate has been locked by processor 8." />
        <Enum name="GTFSM_10" start="0xA" description="The gate has been locked by processor 9." />
        <Enum name="GTFSM_11" start="0xB" description="The gate has been locked by processor 10." />
        <Enum name="GTFSM_12" start="0xC" description="The gate has been locked by processor 11." />
        <Enum name="GTFSM_13" start="0xD" description="The gate has been locked by processor 12." />
        <Enum name="GTFSM_14" start="0xE" description="The gate has been locked by processor 13." />
        <Enum name="GTFSM_15" start="0xF" description="The gate has been locked by processor 14." />
      </BitField>
    </Register>
    <Register start="+0+3" size="1" name="GATE0" access="Read/Write" description="Gate Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="GTFSM" description="GTFSM">
        <Enum name="GTFSM_0" start="0" description="The gate is unlocked (free)." />
        <Enum name="GTFSM_1" start="0x1" description="The gate has been locked by processor 0." />
        <Enum name="GTFSM_2" start="0x2" description="The gate has been locked by processor 1." />
        <Enum name="GTFSM_3" start="0x3" description="The gate has been locked by processor 2." />
        <Enum name="GTFSM_4" start="0x4" description="The gate has been locked by processor 3." />
        <Enum name="GTFSM_5" start="0x5" description="The gate has been locked by processor 4." />
        <Enum name="GTFSM_6" start="0x6" description="The gate has been locked by processor 5." />
        <Enum name="GTFSM_7" start="0x7" description="The gate has been locked by processor 6." />
        <Enum name="GTFSM_8" start="0x8" description="The gate has been locked by processor 7." />
        <Enum name="GTFSM_9" start="0x9" description="The gate has been locked by processor 8." />
        <Enum name="GTFSM_10" start="0xA" description="The gate has been locked by processor 9." />
        <Enum name="GTFSM_11" start="0xB" description="The gate has been locked by processor 10." />
        <Enum name="GTFSM_12" start="0xC" description="The gate has been locked by processor 11." />
        <Enum name="GTFSM_13" start="0xD" description="The gate has been locked by processor 12." />
        <Enum name="GTFSM_14" start="0xE" description="The gate has been locked by processor 13." />
        <Enum name="GTFSM_15" start="0xF" description="The gate has been locked by processor 14." />
      </BitField>
    </Register>
    <Register start="+0+4" size="1" name="GATE7" access="Read/Write" description="Gate Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="GTFSM" description="GTFSM">
        <Enum name="GTFSM_0" start="0" description="The gate is unlocked (free)." />
        <Enum name="GTFSM_1" start="0x1" description="The gate has been locked by processor 0." />
        <Enum name="GTFSM_2" start="0x2" description="The gate has been locked by processor 1." />
        <Enum name="GTFSM_3" start="0x3" description="The gate has been locked by processor 2." />
        <Enum name="GTFSM_4" start="0x4" description="The gate has been locked by processor 3." />
        <Enum name="GTFSM_5" start="0x5" description="The gate has been locked by processor 4." />
        <Enum name="GTFSM_6" start="0x6" description="The gate has been locked by processor 5." />
        <Enum name="GTFSM_7" start="0x7" description="The gate has been locked by processor 6." />
        <Enum name="GTFSM_8" start="0x8" description="The gate has been locked by processor 7." />
        <Enum name="GTFSM_9" start="0x9" description="The gate has been locked by processor 8." />
        <Enum name="GTFSM_10" start="0xA" description="The gate has been locked by processor 9." />
        <Enum name="GTFSM_11" start="0xB" description="The gate has been locked by processor 10." />
        <Enum name="GTFSM_12" start="0xC" description="The gate has been locked by processor 11." />
        <Enum name="GTFSM_13" start="0xD" description="The gate has been locked by processor 12." />
        <Enum name="GTFSM_14" start="0xE" description="The gate has been locked by processor 13." />
        <Enum name="GTFSM_15" start="0xF" description="The gate has been locked by processor 14." />
      </BitField>
    </Register>
    <Register start="+0+5" size="1" name="GATE6" access="Read/Write" description="Gate Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="GTFSM" description="GTFSM">
        <Enum name="GTFSM_0" start="0" description="The gate is unlocked (free)." />
        <Enum name="GTFSM_1" start="0x1" description="The gate has been locked by processor 0." />
        <Enum name="GTFSM_2" start="0x2" description="The gate has been locked by processor 1." />
        <Enum name="GTFSM_3" start="0x3" description="The gate has been locked by processor 2." />
        <Enum name="GTFSM_4" start="0x4" description="The gate has been locked by processor 3." />
        <Enum name="GTFSM_5" start="0x5" description="The gate has been locked by processor 4." />
        <Enum name="GTFSM_6" start="0x6" description="The gate has been locked by processor 5." />
        <Enum name="GTFSM_7" start="0x7" description="The gate has been locked by processor 6." />
        <Enum name="GTFSM_8" start="0x8" description="The gate has been locked by processor 7." />
        <Enum name="GTFSM_9" start="0x9" description="The gate has been locked by processor 8." />
        <Enum name="GTFSM_10" start="0xA" description="The gate has been locked by processor 9." />
        <Enum name="GTFSM_11" start="0xB" description="The gate has been locked by processor 10." />
        <Enum name="GTFSM_12" start="0xC" description="The gate has been locked by processor 11." />
        <Enum name="GTFSM_13" start="0xD" description="The gate has been locked by processor 12." />
        <Enum name="GTFSM_14" start="0xE" description="The gate has been locked by processor 13." />
        <Enum name="GTFSM_15" start="0xF" description="The gate has been locked by processor 14." />
      </BitField>
    </Register>
    <Register start="+0+6" size="1" name="GATE5" access="Read/Write" description="Gate Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="GTFSM" description="GTFSM">
        <Enum name="GTFSM_0" start="0" description="The gate is unlocked (free)." />
        <Enum name="GTFSM_1" start="0x1" description="The gate has been locked by processor 0." />
        <Enum name="GTFSM_2" start="0x2" description="The gate has been locked by processor 1." />
        <Enum name="GTFSM_3" start="0x3" description="The gate has been locked by processor 2." />
        <Enum name="GTFSM_4" start="0x4" description="The gate has been locked by processor 3." />
        <Enum name="GTFSM_5" start="0x5" description="The gate has been locked by processor 4." />
        <Enum name="GTFSM_6" start="0x6" description="The gate has been locked by processor 5." />
        <Enum name="GTFSM_7" start="0x7" description="The gate has been locked by processor 6." />
        <Enum name="GTFSM_8" start="0x8" description="The gate has been locked by processor 7." />
        <Enum name="GTFSM_9" start="0x9" description="The gate has been locked by processor 8." />
        <Enum name="GTFSM_10" start="0xA" description="The gate has been locked by processor 9." />
        <Enum name="GTFSM_11" start="0xB" description="The gate has been locked by processor 10." />
        <Enum name="GTFSM_12" start="0xC" description="The gate has been locked by processor 11." />
        <Enum name="GTFSM_13" start="0xD" description="The gate has been locked by processor 12." />
        <Enum name="GTFSM_14" start="0xE" description="The gate has been locked by processor 13." />
        <Enum name="GTFSM_15" start="0xF" description="The gate has been locked by processor 14." />
      </BitField>
    </Register>
    <Register start="+0+7" size="1" name="GATE4" access="Read/Write" description="Gate Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="GTFSM" description="GTFSM">
        <Enum name="GTFSM_0" start="0" description="The gate is unlocked (free)." />
        <Enum name="GTFSM_1" start="0x1" description="The gate has been locked by processor 0." />
        <Enum name="GTFSM_2" start="0x2" description="The gate has been locked by processor 1." />
        <Enum name="GTFSM_3" start="0x3" description="The gate has been locked by processor 2." />
        <Enum name="GTFSM_4" start="0x4" description="The gate has been locked by processor 3." />
        <Enum name="GTFSM_5" start="0x5" description="The gate has been locked by processor 4." />
        <Enum name="GTFSM_6" start="0x6" description="The gate has been locked by processor 5." />
        <Enum name="GTFSM_7" start="0x7" description="The gate has been locked by processor 6." />
        <Enum name="GTFSM_8" start="0x8" description="The gate has been locked by processor 7." />
        <Enum name="GTFSM_9" start="0x9" description="The gate has been locked by processor 8." />
        <Enum name="GTFSM_10" start="0xA" description="The gate has been locked by processor 9." />
        <Enum name="GTFSM_11" start="0xB" description="The gate has been locked by processor 10." />
        <Enum name="GTFSM_12" start="0xC" description="The gate has been locked by processor 11." />
        <Enum name="GTFSM_13" start="0xD" description="The gate has been locked by processor 12." />
        <Enum name="GTFSM_14" start="0xE" description="The gate has been locked by processor 13." />
        <Enum name="GTFSM_15" start="0xF" description="The gate has been locked by processor 14." />
      </BitField>
    </Register>
    <Register start="+0+8" size="1" name="GATE11" access="Read/Write" description="Gate Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="GTFSM" description="GTFSM">
        <Enum name="GTFSM_0" start="0" description="The gate is unlocked (free)." />
        <Enum name="GTFSM_1" start="0x1" description="The gate has been locked by processor 0." />
        <Enum name="GTFSM_2" start="0x2" description="The gate has been locked by processor 1." />
        <Enum name="GTFSM_3" start="0x3" description="The gate has been locked by processor 2." />
        <Enum name="GTFSM_4" start="0x4" description="The gate has been locked by processor 3." />
        <Enum name="GTFSM_5" start="0x5" description="The gate has been locked by processor 4." />
        <Enum name="GTFSM_6" start="0x6" description="The gate has been locked by processor 5." />
        <Enum name="GTFSM_7" start="0x7" description="The gate has been locked by processor 6." />
        <Enum name="GTFSM_8" start="0x8" description="The gate has been locked by processor 7." />
        <Enum name="GTFSM_9" start="0x9" description="The gate has been locked by processor 8." />
        <Enum name="GTFSM_10" start="0xA" description="The gate has been locked by processor 9." />
        <Enum name="GTFSM_11" start="0xB" description="The gate has been locked by processor 10." />
        <Enum name="GTFSM_12" start="0xC" description="The gate has been locked by processor 11." />
        <Enum name="GTFSM_13" start="0xD" description="The gate has been locked by processor 12." />
        <Enum name="GTFSM_14" start="0xE" description="The gate has been locked by processor 13." />
        <Enum name="GTFSM_15" start="0xF" description="The gate has been locked by processor 14." />
      </BitField>
    </Register>
    <Register start="+0+9" size="1" name="GATE10" access="Read/Write" description="Gate Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="GTFSM" description="GTFSM">
        <Enum name="GTFSM_0" start="0" description="The gate is unlocked (free)." />
        <Enum name="GTFSM_1" start="0x1" description="The gate has been locked by processor 0." />
        <Enum name="GTFSM_2" start="0x2" description="The gate has been locked by processor 1." />
        <Enum name="GTFSM_3" start="0x3" description="The gate has been locked by processor 2." />
        <Enum name="GTFSM_4" start="0x4" description="The gate has been locked by processor 3." />
        <Enum name="GTFSM_5" start="0x5" description="The gate has been locked by processor 4." />
        <Enum name="GTFSM_6" start="0x6" description="The gate has been locked by processor 5." />
        <Enum name="GTFSM_7" start="0x7" description="The gate has been locked by processor 6." />
        <Enum name="GTFSM_8" start="0x8" description="The gate has been locked by processor 7." />
        <Enum name="GTFSM_9" start="0x9" description="The gate has been locked by processor 8." />
        <Enum name="GTFSM_10" start="0xA" description="The gate has been locked by processor 9." />
        <Enum name="GTFSM_11" start="0xB" description="The gate has been locked by processor 10." />
        <Enum name="GTFSM_12" start="0xC" description="The gate has been locked by processor 11." />
        <Enum name="GTFSM_13" start="0xD" description="The gate has been locked by processor 12." />
        <Enum name="GTFSM_14" start="0xE" description="The gate has been locked by processor 13." />
        <Enum name="GTFSM_15" start="0xF" description="The gate has been locked by processor 14." />
      </BitField>
    </Register>
    <Register start="+0+10" size="1" name="GATE9" access="Read/Write" description="Gate Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="GTFSM" description="GTFSM">
        <Enum name="GTFSM_0" start="0" description="The gate is unlocked (free)." />
        <Enum name="GTFSM_1" start="0x1" description="The gate has been locked by processor 0." />
        <Enum name="GTFSM_2" start="0x2" description="The gate has been locked by processor 1." />
        <Enum name="GTFSM_3" start="0x3" description="The gate has been locked by processor 2." />
        <Enum name="GTFSM_4" start="0x4" description="The gate has been locked by processor 3." />
        <Enum name="GTFSM_5" start="0x5" description="The gate has been locked by processor 4." />
        <Enum name="GTFSM_6" start="0x6" description="The gate has been locked by processor 5." />
        <Enum name="GTFSM_7" start="0x7" description="The gate has been locked by processor 6." />
        <Enum name="GTFSM_8" start="0x8" description="The gate has been locked by processor 7." />
        <Enum name="GTFSM_9" start="0x9" description="The gate has been locked by processor 8." />
        <Enum name="GTFSM_10" start="0xA" description="The gate has been locked by processor 9." />
        <Enum name="GTFSM_11" start="0xB" description="The gate has been locked by processor 10." />
        <Enum name="GTFSM_12" start="0xC" description="The gate has been locked by processor 11." />
        <Enum name="GTFSM_13" start="0xD" description="The gate has been locked by processor 12." />
        <Enum name="GTFSM_14" start="0xE" description="The gate has been locked by processor 13." />
        <Enum name="GTFSM_15" start="0xF" description="The gate has been locked by processor 14." />
      </BitField>
    </Register>
    <Register start="+0+11" size="1" name="GATE8" access="Read/Write" description="Gate Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="GTFSM" description="GTFSM">
        <Enum name="GTFSM_0" start="0" description="The gate is unlocked (free)." />
        <Enum name="GTFSM_1" start="0x1" description="The gate has been locked by processor 0." />
        <Enum name="GTFSM_2" start="0x2" description="The gate has been locked by processor 1." />
        <Enum name="GTFSM_3" start="0x3" description="The gate has been locked by processor 2." />
        <Enum name="GTFSM_4" start="0x4" description="The gate has been locked by processor 3." />
        <Enum name="GTFSM_5" start="0x5" description="The gate has been locked by processor 4." />
        <Enum name="GTFSM_6" start="0x6" description="The gate has been locked by processor 5." />
        <Enum name="GTFSM_7" start="0x7" description="The gate has been locked by processor 6." />
        <Enum name="GTFSM_8" start="0x8" description="The gate has been locked by processor 7." />
        <Enum name="GTFSM_9" start="0x9" description="The gate has been locked by processor 8." />
        <Enum name="GTFSM_10" start="0xA" description="The gate has been locked by processor 9." />
        <Enum name="GTFSM_11" start="0xB" description="The gate has been locked by processor 10." />
        <Enum name="GTFSM_12" start="0xC" description="The gate has been locked by processor 11." />
        <Enum name="GTFSM_13" start="0xD" description="The gate has been locked by processor 12." />
        <Enum name="GTFSM_14" start="0xE" description="The gate has been locked by processor 13." />
        <Enum name="GTFSM_15" start="0xF" description="The gate has been locked by processor 14." />
      </BitField>
    </Register>
    <Register start="+0+12" size="1" name="GATE15" access="Read/Write" description="Gate Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="GTFSM" description="GTFSM">
        <Enum name="GTFSM_0" start="0" description="The gate is unlocked (free)." />
        <Enum name="GTFSM_1" start="0x1" description="The gate has been locked by processor 0." />
        <Enum name="GTFSM_2" start="0x2" description="The gate has been locked by processor 1." />
        <Enum name="GTFSM_3" start="0x3" description="The gate has been locked by processor 2." />
        <Enum name="GTFSM_4" start="0x4" description="The gate has been locked by processor 3." />
        <Enum name="GTFSM_5" start="0x5" description="The gate has been locked by processor 4." />
        <Enum name="GTFSM_6" start="0x6" description="The gate has been locked by processor 5." />
        <Enum name="GTFSM_7" start="0x7" description="The gate has been locked by processor 6." />
        <Enum name="GTFSM_8" start="0x8" description="The gate has been locked by processor 7." />
        <Enum name="GTFSM_9" start="0x9" description="The gate has been locked by processor 8." />
        <Enum name="GTFSM_10" start="0xA" description="The gate has been locked by processor 9." />
        <Enum name="GTFSM_11" start="0xB" description="The gate has been locked by processor 10." />
        <Enum name="GTFSM_12" start="0xC" description="The gate has been locked by processor 11." />
        <Enum name="GTFSM_13" start="0xD" description="The gate has been locked by processor 12." />
        <Enum name="GTFSM_14" start="0xE" description="The gate has been locked by processor 13." />
        <Enum name="GTFSM_15" start="0xF" description="The gate has been locked by processor 14." />
      </BitField>
    </Register>
    <Register start="+0+13" size="1" name="GATE14" access="Read/Write" description="Gate Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="GTFSM" description="GTFSM">
        <Enum name="GTFSM_0" start="0" description="The gate is unlocked (free)." />
        <Enum name="GTFSM_1" start="0x1" description="The gate has been locked by processor 0." />
        <Enum name="GTFSM_2" start="0x2" description="The gate has been locked by processor 1." />
        <Enum name="GTFSM_3" start="0x3" description="The gate has been locked by processor 2." />
        <Enum name="GTFSM_4" start="0x4" description="The gate has been locked by processor 3." />
        <Enum name="GTFSM_5" start="0x5" description="The gate has been locked by processor 4." />
        <Enum name="GTFSM_6" start="0x6" description="The gate has been locked by processor 5." />
        <Enum name="GTFSM_7" start="0x7" description="The gate has been locked by processor 6." />
        <Enum name="GTFSM_8" start="0x8" description="The gate has been locked by processor 7." />
        <Enum name="GTFSM_9" start="0x9" description="The gate has been locked by processor 8." />
        <Enum name="GTFSM_10" start="0xA" description="The gate has been locked by processor 9." />
        <Enum name="GTFSM_11" start="0xB" description="The gate has been locked by processor 10." />
        <Enum name="GTFSM_12" start="0xC" description="The gate has been locked by processor 11." />
        <Enum name="GTFSM_13" start="0xD" description="The gate has been locked by processor 12." />
        <Enum name="GTFSM_14" start="0xE" description="The gate has been locked by processor 13." />
        <Enum name="GTFSM_15" start="0xF" description="The gate has been locked by processor 14." />
      </BitField>
    </Register>
    <Register start="+0+14" size="1" name="GATE13" access="Read/Write" description="Gate Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="GTFSM" description="GTFSM">
        <Enum name="GTFSM_0" start="0" description="The gate is unlocked (free)." />
        <Enum name="GTFSM_1" start="0x1" description="The gate has been locked by processor 0." />
        <Enum name="GTFSM_2" start="0x2" description="The gate has been locked by processor 1." />
        <Enum name="GTFSM_3" start="0x3" description="The gate has been locked by processor 2." />
        <Enum name="GTFSM_4" start="0x4" description="The gate has been locked by processor 3." />
        <Enum name="GTFSM_5" start="0x5" description="The gate has been locked by processor 4." />
        <Enum name="GTFSM_6" start="0x6" description="The gate has been locked by processor 5." />
        <Enum name="GTFSM_7" start="0x7" description="The gate has been locked by processor 6." />
        <Enum name="GTFSM_8" start="0x8" description="The gate has been locked by processor 7." />
        <Enum name="GTFSM_9" start="0x9" description="The gate has been locked by processor 8." />
        <Enum name="GTFSM_10" start="0xA" description="The gate has been locked by processor 9." />
        <Enum name="GTFSM_11" start="0xB" description="The gate has been locked by processor 10." />
        <Enum name="GTFSM_12" start="0xC" description="The gate has been locked by processor 11." />
        <Enum name="GTFSM_13" start="0xD" description="The gate has been locked by processor 12." />
        <Enum name="GTFSM_14" start="0xE" description="The gate has been locked by processor 13." />
        <Enum name="GTFSM_15" start="0xF" description="The gate has been locked by processor 14." />
      </BitField>
    </Register>
    <Register start="+0+15" size="1" name="GATE12" access="Read/Write" description="Gate Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="GTFSM" description="GTFSM">
        <Enum name="GTFSM_0" start="0" description="The gate is unlocked (free)." />
        <Enum name="GTFSM_1" start="0x1" description="The gate has been locked by processor 0." />
        <Enum name="GTFSM_2" start="0x2" description="The gate has been locked by processor 1." />
        <Enum name="GTFSM_3" start="0x3" description="The gate has been locked by processor 2." />
        <Enum name="GTFSM_4" start="0x4" description="The gate has been locked by processor 3." />
        <Enum name="GTFSM_5" start="0x5" description="The gate has been locked by processor 4." />
        <Enum name="GTFSM_6" start="0x6" description="The gate has been locked by processor 5." />
        <Enum name="GTFSM_7" start="0x7" description="The gate has been locked by processor 6." />
        <Enum name="GTFSM_8" start="0x8" description="The gate has been locked by processor 7." />
        <Enum name="GTFSM_9" start="0x9" description="The gate has been locked by processor 8." />
        <Enum name="GTFSM_10" start="0xA" description="The gate has been locked by processor 9." />
        <Enum name="GTFSM_11" start="0xB" description="The gate has been locked by processor 10." />
        <Enum name="GTFSM_12" start="0xC" description="The gate has been locked by processor 11." />
        <Enum name="GTFSM_13" start="0xD" description="The gate has been locked by processor 12." />
        <Enum name="GTFSM_14" start="0xE" description="The gate has been locked by processor 13." />
        <Enum name="GTFSM_15" start="0xF" description="The gate has been locked by processor 14." />
      </BitField>
    </Register>
    <Register start="+0x42" size="2" name="RSTGT_R" access="ReadOnly" description="Reset Gate Read" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="RSTGTN" description="RSTGTN" />
      <BitField start="8" size="4" name="RSTGMS" description="RSTGMS" />
      <BitField start="12" size="2" name="RSTGSM" description="RSTGSM">
        <Enum name="RSTGSM_0" start="0" description="Idle, waiting for the first data pattern write." />
        <Enum name="RSTGSM_1" start="0x1" description="Waiting for the second data pattern write." />
        <Enum name="RSTGSM_2" start="0x2" description="The 2-write sequence has completed. Generate the specified gate reset(s). After the reset is performed, this machine returns to the idle (waiting for first data pattern write) state. The &quot;01&quot; state persists for only one clock cycle. Software cannot observe this state." />
        <Enum name="RSTGSM_3" start="0x3" description="This state encoding is never used and therefore reserved." />
      </BitField>
      <BitField start="14" size="2" name="ROZ" description="ROZ" />
    </Register>
    <Register start="+0x42" size="2" name="RSTGT_W" access="WriteOnly" description="Reset Gate Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="RSTGTN" description="RSTGTN" />
      <BitField start="8" size="8" name="RSTGDP" description="RSTGDP" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SMC0" start="0x40020000" description="crr_cmc0">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x20000AB" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Specification Number">
        <Enum name="FEATURE_171" start="0xAB" description="Default features supported" />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PWRD_INDPT" description="Power Domains Independent" />
    </Register>
    <Register start="+0x8" size="4" name="PMPROT" access="Read/Write" description="Power Mode Protection register" reset_value="0" reset_mask="0xFFFFFFDC">
      <BitField start="0" size="2" name="AVLLS" description="Allow Very-Low-Leakage Stop Mode">
        <Enum name="AVLLS_0" start="0" description="VLLS mode is not allowed" />
        <Enum name="AVLLS_1" start="0x1" description="VLLS0/1 mode is allowed" />
        <Enum name="AVLLS_2" start="0x2" description="VLLS2/3 mode is allowed" />
        <Enum name="AVLLS_3" start="0x3" description="VLLS0/1/2/3 mode is allowed" />
      </BitField>
      <BitField start="3" size="1" name="ALLS" description="Allow Low-Leakage Stop Mode">
        <Enum name="ALLS_0" start="0" description="LLS is not allowed" />
        <Enum name="ALLS_1" start="0x1" description="LLS is allowed" />
      </BitField>
      <BitField start="5" size="1" name="AVLP" description="Allow Very-Low-Power Modes">
        <Enum name="AVLP_0" start="0" description="VLPR, VLPW, and VLPS are not allowed." />
        <Enum name="AVLP_1" start="0x1" description="VLPR, VLPW, and VLPS are allowed." />
      </BitField>
      <BitField start="7" size="1" name="AHSRUN" description="Allow High Speed Run mode">
        <Enum name="AHSRUN_0" start="0" description="HSRUN is not allowed" />
        <Enum name="AHSRUN_1" start="0x1" description="HSRUN is allowed" />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PMCTRL" access="Read/Write" description="Power Mode Control register" reset_value="0" reset_mask="0xFFFFFCF8">
      <BitField start="0" size="3" name="STOPM" description="Stop Mode Control">
        <Enum name="STOPM_0" start="0" description="Normal Stop (STOP)" />
        <Enum name="STOPM_2" start="0x2" description="Very-Low-Power Stop (VLPS)" />
        <Enum name="STOPM_3" start="0x3" description="Low-Leakage Stop (LLS)" />
        <Enum name="STOPM_4" start="0x4" description="Very-Low-Leakage Stop with SRAM retention(VLLS2/3)" />
        <Enum name="STOPM_6" start="0x6" description="Very-Low-Leakage Stop without SRAM retention (VLLS0/1)" />
      </BitField>
      <BitField start="8" size="2" name="RUNM" description="Run Mode Control">
        <Enum name="RUNM_0" start="0" description="Normal Run mode (RUN)" />
        <Enum name="RUNM_2" start="0x2" description="Very-Low-Power Run mode (VLPR)" />
        <Enum name="RUNM_3" start="0x3" description="High Speed Run mode (HSRUN)" />
      </BitField>
      <BitField start="16" size="2" name="PSTOPO" description="Partial Stop Option">
        <Enum name="PSTOPO_0" start="0" description="STOP - Normal Stop mode" />
        <Enum name="PSTOPO_1" start="0x1" description="PSTOP1 - Partial Stop with system and bus clock disabled" />
        <Enum name="PSTOPO_2" start="0x2" description="PSTOP2 - Partial Stop with system clock disabled and bus clock enabled" />
        <Enum name="PSTOPO_3" start="0x3" description="PSTOP3 - Partial Stop with system clock enabled and bus clock enabled" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PMSTAT" access="Read/Write" description="Power Mode Status register" reset_value="0" reset_mask="0xFFFFFF00">
      <BitField start="0" size="8" name="PMSTAT" description="Power Mode Status">
        <Enum name="PMSTAT_1" start="0x1" description="Current power mode is RUN." />
        <Enum name="PMSTAT_2" start="0x2" description="Current power mode is any STOP mode." />
        <Enum name="PMSTAT_4" start="0x4" description="Current power mode is VLPR." />
        <Enum name="PMSTAT_128" start="0x80" description="Current power mode is HSRUN" />
      </BitField>
      <BitField start="24" size="8" name="STOPSTAT" description="Stop Entry Status" />
    </Register>
    <Register start="+0x20" size="4" name="SRS" access="ReadOnly" description="System Reset Status" reset_value="0x6" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WAKEUP" description="Wakeup Reset">
        <Enum name="WAKEUP_0" start="0" description="Reset not generated by wakeup from VLLS mode." />
        <Enum name="WAKEUP_1" start="0x1" description="Reset generated by wakeup from VLLS mode." />
      </BitField>
      <BitField start="1" size="1" name="POR" description="POR Reset">
        <Enum name="POR_0" start="0" description="Reset not generated by POR." />
        <Enum name="POR_1" start="0x1" description="Reset generated by POR." />
      </BitField>
      <BitField start="2" size="1" name="LVD" description="LVD Reset">
        <Enum name="LVD_0" start="0" description="Reset not generated by LVD." />
        <Enum name="LVD_1" start="0x1" description="Reset generated by LVD." />
      </BitField>
      <BitField start="3" size="1" name="HVD" description="HVD Reset">
        <Enum name="HVD_0" start="0" description="Reset not generated by HVD." />
        <Enum name="HVD_1" start="0x1" description="Reset generated by HVD." />
      </BitField>
      <BitField start="4" size="1" name="WARM" description="Warm Reset">
        <Enum name="WARM_0" start="0" description="Reset not generated by Warm Reset source." />
        <Enum name="WARM_1" start="0x1" description="Reset generated by Warm Reset source." />
      </BitField>
      <BitField start="5" size="1" name="FATAL" description="Fatal Reset">
        <Enum name="FATAL_0" start="0" description="Reset was not generated by a fatal reset source." />
        <Enum name="FATAL_1" start="0x1" description="Reset was generated by a fatal reset source." />
      </BitField>
      <BitField start="7" size="1" name="CORE" description="Core Reset">
        <Enum name="CORE_0" start="0" description="Reset source was not core only reset." />
        <Enum name="CORE_1" start="0x1" description="Reset source was core reset and reset the core only." />
      </BitField>
      <BitField start="8" size="1" name="PIN" description="Pin Reset">
        <Enum name="PIN_0" start="0" description="Reset was not generated from the assertion of RESET_B pin." />
        <Enum name="PIN_1" start="0x1" description="Reset was generated from the assertion of RESET_B pin." />
      </BitField>
      <BitField start="9" size="1" name="MDM" description="MDM Reset">
        <Enum name="MDM_0" start="0" description="Reset was not generated from the MDM reset request." />
        <Enum name="MDM_1" start="0x1" description="Reset was generated from the MDM reset request." />
      </BitField>
      <BitField start="10" size="1" name="RSTACK" description="Reset Timeout">
        <Enum name="RSTACK_0" start="0" description="Reset not generated from Reset Controller Timeout." />
        <Enum name="RSTACK_1" start="0x1" description="Reset generated from Reset Controller Timeout." />
      </BitField>
      <BitField start="11" size="1" name="STOPACK" description="Stop Timeout Reset">
        <Enum name="STOPACK_0" start="0" description="Reset not generated by Stop Controller Timeout." />
        <Enum name="STOPACK_1" start="0x1" description="Reset generated by Stop Controller Timeout." />
      </BitField>
      <BitField start="12" size="1" name="SCG" description="SCG Reset">
        <Enum name="SCG_0" start="0" description="Reset is not generated from an SCG loss of lock or loss of clock." />
        <Enum name="SCG_1" start="0x1" description="Reset is generated from an SCG loss of lock or loss of clock." />
      </BitField>
      <BitField start="13" size="1" name="WDOG" description="Watchdog Reset">
        <Enum name="WDOG_0" start="0" description="Reset is not generated from the WatchDog timeout." />
        <Enum name="WDOG_1" start="0x1" description="Reset is generated from the WatchDog timeout." />
      </BitField>
      <BitField start="14" size="1" name="SW" description="Software Reset">
        <Enum name="SW_0" start="0" description="Reset not generated by software request from core." />
        <Enum name="SW_1" start="0x1" description="Reset generated by software request from core." />
      </BitField>
      <BitField start="15" size="1" name="LOCKUP" description="Lockup Reset">
        <Enum name="LOCKUP_0" start="0" description="Reset not generated by core lockup or exception." />
        <Enum name="LOCKUP_1" start="0x1" description="Reset generated by core lockup or exception." />
      </BitField>
      <BitField start="17" size="1" name="CORE1" description="Core1 System Reset">
        <Enum name="CORE1_0" start="0" description="Reset not generated from Core1 system reset source." />
        <Enum name="CORE1_1" start="0x1" description="Reset generated from Core1 system reset source." />
      </BitField>
      <BitField start="28" size="1" name="JTAG" description="JTAG System Reset">
        <Enum name="JTAG_0" start="0" description="Reset not generated by JTAG system reset." />
        <Enum name="JTAG_1" start="0x1" description="Reset generated by JTAG system reset." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="RPC" access="Read/Write" description="Reset Pin Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FILTCFG" description="Reset Filter Configuration" />
      <BitField start="8" size="1" name="FILTEN" description="Filter Enable">
        <Enum name="FILTEN_0" start="0" description="Slow clock reset pin filter disabled." />
        <Enum name="FILTEN_1" start="0x1" description="Slow clock reset pin filter enabled in Run modes." />
      </BitField>
      <BitField start="9" size="1" name="LPOFEN" description="LPO Filter Enable">
        <Enum name="LPOFEN_0" start="0" description="LPO clock reset pin filter disabled." />
        <Enum name="LPOFEN_1" start="0x1" description="LPO clock reset pin filter enabled in all modes." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="SSRS" access="Read/Write" description="Sticky System Reset Status" reset_value="0x6" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WAKEUP" description="Wakeup Reset">
        <Enum name="WAKEUP_0" start="0" description="Reset not generated by wakeup from VLLS mode." />
        <Enum name="WAKEUP_1" start="0x1" description="Reset generated by wakeup from VLLS mode." />
      </BitField>
      <BitField start="1" size="1" name="POR" description="POR Reset">
        <Enum name="POR_0" start="0" description="Reset not generated by POR." />
        <Enum name="POR_1" start="0x1" description="Reset generated by POR." />
      </BitField>
      <BitField start="2" size="1" name="LVD" description="LVD Reset">
        <Enum name="LVD_0" start="0" description="Reset not generated by LVD." />
        <Enum name="LVD_1" start="0x1" description="Reset generated by LVD." />
      </BitField>
      <BitField start="3" size="1" name="HVD" description="HVD Reset">
        <Enum name="HVD_0" start="0" description="Reset not generated by HVD." />
        <Enum name="HVD_1" start="0x1" description="Reset generated by HVD." />
      </BitField>
      <BitField start="4" size="1" name="WARM" description="Warm Reset">
        <Enum name="WARM_0" start="0" description="Reset not generated by system reset source." />
        <Enum name="WARM_1" start="0x1" description="Reset generated by system reset source." />
      </BitField>
      <BitField start="5" size="1" name="FATAL" description="Fatal Reset">
        <Enum name="FATAL_0" start="0" description="Reset was not generated by a fatal reset source." />
        <Enum name="FATAL_1" start="0x1" description="Reset was generated by a fatal reset source." />
      </BitField>
      <BitField start="8" size="1" name="PIN" description="Pin Reset">
        <Enum name="PIN_0" start="0" description="Reset was not generated from the RESET_B pin." />
        <Enum name="PIN_1" start="0x1" description="Reset was generated from the RESET_B pin." />
      </BitField>
      <BitField start="9" size="1" name="MDM" description="MDM Reset">
        <Enum name="MDM_0" start="0" description="Reset was not generated from the MDM reset request." />
        <Enum name="MDM_1" start="0x1" description="Reset was generated from the MDM reset request." />
      </BitField>
      <BitField start="10" size="1" name="RSTACK" description="Reset Timeout">
        <Enum name="RSTACK_0" start="0" description="Reset not generated from Reset Controller Timeout." />
        <Enum name="RSTACK_1" start="0x1" description="Reset generated from Reset Controller Timeout." />
      </BitField>
      <BitField start="11" size="1" name="STOPACK" description="Stop Timeout Reset">
        <Enum name="STOPACK_0" start="0" description="Reset not generated by Stop Controller Timeout." />
        <Enum name="STOPACK_1" start="0x1" description="Reset generated by Stop Controller Timeout." />
      </BitField>
      <BitField start="12" size="1" name="SCG" description="SCG Reset">
        <Enum name="SCG_0" start="0" description="Reset is not generated from an SCG loss of lock or loss of clock." />
        <Enum name="SCG_1" start="0x1" description="Reset is generated from an SCG loss of lock or loss of clock." />
      </BitField>
      <BitField start="13" size="1" name="WDOG" description="Watchdog Reset">
        <Enum name="WDOG_0" start="0" description="Reset is not generated from the WatchDog timeout." />
        <Enum name="WDOG_1" start="0x1" description="Reset is generated from the WatchDog timeout." />
      </BitField>
      <BitField start="14" size="1" name="SW" description="Software Reset">
        <Enum name="SW_0" start="0" description="Reset not generated by software request from core." />
        <Enum name="SW_1" start="0x1" description="Reset generated by software request from core." />
      </BitField>
      <BitField start="15" size="1" name="LOCKUP" description="Lockup Reset">
        <Enum name="LOCKUP_0" start="0" description="Reset not generated by core lockup." />
        <Enum name="LOCKUP_1" start="0x1" description="Reset generated by core lockup." />
      </BitField>
      <BitField start="17" size="1" name="CORE1" description="Core1 Reset">
        <Enum name="CORE1_0" start="0" description="Reset not generated from Core1 reset source." />
        <Enum name="CORE1_1" start="0x1" description="Reset generated from Core1 reset source." />
      </BitField>
      <BitField start="28" size="1" name="JTAG" description="JTAG System Reset">
        <Enum name="JTAG_0" start="0" description="Reset not generated by JTAG system reset." />
        <Enum name="JTAG_1" start="0x1" description="Reset generated by JTAG system reset." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="SRIE" access="Read/Write" description="System Reset Interrupt Enable" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="1" name="PIN" description="Pin Reset">
        <Enum name="PIN_0" start="0" description="Interrupt disabled." />
        <Enum name="PIN_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="9" size="1" name="MDM" description="MDM Reset">
        <Enum name="MDM_0" start="0" description="Interrupt disabled." />
        <Enum name="MDM_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="11" size="1" name="STOPACK" description="Stop Timeout Reset">
        <Enum name="STOPACK_0" start="0" description="Interrupt disabled." />
        <Enum name="STOPACK_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="13" size="1" name="WDOG" description="Watchdog Reset">
        <Enum name="WDOG_0" start="0" description="Interrupt disabled." />
        <Enum name="WDOG_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="14" size="1" name="SW" description="Software Reset">
        <Enum name="SW_0" start="0" description="Interrupt disabled." />
        <Enum name="SW_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="15" size="1" name="LOCKUP" description="Lockup Reset">
        <Enum name="LOCKUP_0" start="0" description="Interrupt disabled." />
        <Enum name="LOCKUP_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="17" size="1" name="CORE1" description="Core1 Reset">
        <Enum name="CORE1_0" start="0" description="Interrupt disabled." />
        <Enum name="CORE1_1" start="0x1" description="Interrupt enabled." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="SRIF" access="Read/Write" description="System Reset Interrupt Flag" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="1" name="PIN" description="Pin Reset">
        <Enum name="PIN_0" start="0" description="Reset source not pending." />
        <Enum name="PIN_1" start="0x1" description="Reset source pending." />
      </BitField>
      <BitField start="9" size="1" name="MDM" description="MDM Reset">
        <Enum name="MDM_0" start="0" description="Reset source not pending." />
        <Enum name="MDM_1" start="0x1" description="Reset source pending." />
      </BitField>
      <BitField start="11" size="1" name="STOPACK" description="Stop Timeout Reset">
        <Enum name="STOPACK_0" start="0" description="Reset source not pending." />
        <Enum name="STOPACK_1" start="0x1" description="Reset source pending." />
      </BitField>
      <BitField start="13" size="1" name="WDOG" description="Watchdog Reset">
        <Enum name="WDOG_0" start="0" description="Reset source not pending." />
        <Enum name="WDOG_1" start="0x1" description="Reset source pending." />
      </BitField>
      <BitField start="14" size="1" name="SW" description="Software Reset">
        <Enum name="SW_0" start="0" description="Reset source not pending." />
        <Enum name="SW_1" start="0x1" description="Reset source pending." />
      </BitField>
      <BitField start="15" size="1" name="LOCKUP" description="Lockup Reset">
        <Enum name="LOCKUP_0" start="0" description="Reset source not pending." />
        <Enum name="LOCKUP_1" start="0x1" description="Reset source pending." />
      </BitField>
      <BitField start="17" size="1" name="CORE1" description="Core1 Reset">
        <Enum name="CORE1_0" start="0" description="Reset source not pending." />
        <Enum name="CORE1_1" start="0x1" description="Reset source pending." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="MR" access="Read/Write" description="Mode Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="BOOTCFG" description="Boot Configuration">
        <Enum name="BOOTCFG_0" start="0" description="Boot from Flash." />
        <Enum name="BOOTCFG_1" start="0x1" description="Boot from ROM due to BOOTCFG0 pin assertion." />
        <Enum name="BOOTCFG_2" start="0x2" description="Boot from ROM due to FOPT configuration." />
        <Enum name="BOOTCFG_3" start="0x3" description="Boot from ROM due to both BOOTCFG0 pin assertion and FOPT configuration." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="FM" access="Read/Write" description="Force Mode Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FORCECFG" description="Boot Configuration">
        <Enum name="FORCECFG_0" start="0" description="No effect." />
        <Enum name="FORCECFG_1" start="0x1" description="Assert corresponding bit in Mode Register on next system reset." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="SRAMLPR" access="Read/Write" description="SRAM Low Power Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LPE" description="Low Power Enable" />
    </Register>
    <Register start="+0x64" size="4" name="SRAMDSR" access="Read/Write" description="SRAM Deep Sleep Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DSE" description="Deep Sleep Enable" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMAMUX0" start="0x40021000" description="DMA_CH_MUX">
    <Register start="+0+0" size="4" name="CHCFG[0]" access="Read/Write" description="Channel 0 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot Number)" />
      <BitField start="29" size="1" name="A_ON" description="DMA Channel Always Enable">
        <Enum name="A_ON_0" start="0" description="DMA Channel Always ON function is disabled" />
        <Enum name="A_ON_1" start="0x1" description="DMA Channel Always ON function is enabled" />
      </BitField>
      <BitField start="30" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="TRIG_0" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="TRIG_1" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="31" size="1" name="ENBL" description="DMA Mux Channel Enable">
        <Enum name="ENBL_0" start="0" description="DMA Mux channel is disabled" />
        <Enum name="ENBL_1" start="0x1" description="DMA Mux channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="CHCFG[1]" access="Read/Write" description="Channel 0 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot Number)" />
      <BitField start="29" size="1" name="A_ON" description="DMA Channel Always Enable">
        <Enum name="A_ON_0" start="0" description="DMA Channel Always ON function is disabled" />
        <Enum name="A_ON_1" start="0x1" description="DMA Channel Always ON function is enabled" />
      </BitField>
      <BitField start="30" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="TRIG_0" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="TRIG_1" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="31" size="1" name="ENBL" description="DMA Mux Channel Enable">
        <Enum name="ENBL_0" start="0" description="DMA Mux channel is disabled" />
        <Enum name="ENBL_1" start="0x1" description="DMA Mux channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+8" size="4" name="CHCFG[2]" access="Read/Write" description="Channel 0 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot Number)" />
      <BitField start="29" size="1" name="A_ON" description="DMA Channel Always Enable">
        <Enum name="A_ON_0" start="0" description="DMA Channel Always ON function is disabled" />
        <Enum name="A_ON_1" start="0x1" description="DMA Channel Always ON function is enabled" />
      </BitField>
      <BitField start="30" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="TRIG_0" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="TRIG_1" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="31" size="1" name="ENBL" description="DMA Mux Channel Enable">
        <Enum name="ENBL_0" start="0" description="DMA Mux channel is disabled" />
        <Enum name="ENBL_1" start="0x1" description="DMA Mux channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+12" size="4" name="CHCFG[3]" access="Read/Write" description="Channel 0 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot Number)" />
      <BitField start="29" size="1" name="A_ON" description="DMA Channel Always Enable">
        <Enum name="A_ON_0" start="0" description="DMA Channel Always ON function is disabled" />
        <Enum name="A_ON_1" start="0x1" description="DMA Channel Always ON function is enabled" />
      </BitField>
      <BitField start="30" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="TRIG_0" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="TRIG_1" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="31" size="1" name="ENBL" description="DMA Mux Channel Enable">
        <Enum name="ENBL_0" start="0" description="DMA Mux channel is disabled" />
        <Enum name="ENBL_1" start="0x1" description="DMA Mux channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+16" size="4" name="CHCFG[4]" access="Read/Write" description="Channel 0 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot Number)" />
      <BitField start="29" size="1" name="A_ON" description="DMA Channel Always Enable">
        <Enum name="A_ON_0" start="0" description="DMA Channel Always ON function is disabled" />
        <Enum name="A_ON_1" start="0x1" description="DMA Channel Always ON function is enabled" />
      </BitField>
      <BitField start="30" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="TRIG_0" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="TRIG_1" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="31" size="1" name="ENBL" description="DMA Mux Channel Enable">
        <Enum name="ENBL_0" start="0" description="DMA Mux channel is disabled" />
        <Enum name="ENBL_1" start="0x1" description="DMA Mux channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+20" size="4" name="CHCFG[5]" access="Read/Write" description="Channel 0 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot Number)" />
      <BitField start="29" size="1" name="A_ON" description="DMA Channel Always Enable">
        <Enum name="A_ON_0" start="0" description="DMA Channel Always ON function is disabled" />
        <Enum name="A_ON_1" start="0x1" description="DMA Channel Always ON function is enabled" />
      </BitField>
      <BitField start="30" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="TRIG_0" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="TRIG_1" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="31" size="1" name="ENBL" description="DMA Mux Channel Enable">
        <Enum name="ENBL_0" start="0" description="DMA Mux channel is disabled" />
        <Enum name="ENBL_1" start="0x1" description="DMA Mux channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+24" size="4" name="CHCFG[6]" access="Read/Write" description="Channel 0 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot Number)" />
      <BitField start="29" size="1" name="A_ON" description="DMA Channel Always Enable">
        <Enum name="A_ON_0" start="0" description="DMA Channel Always ON function is disabled" />
        <Enum name="A_ON_1" start="0x1" description="DMA Channel Always ON function is enabled" />
      </BitField>
      <BitField start="30" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="TRIG_0" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="TRIG_1" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="31" size="1" name="ENBL" description="DMA Mux Channel Enable">
        <Enum name="ENBL_0" start="0" description="DMA Mux channel is disabled" />
        <Enum name="ENBL_1" start="0x1" description="DMA Mux channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+28" size="4" name="CHCFG[7]" access="Read/Write" description="Channel 0 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot Number)" />
      <BitField start="29" size="1" name="A_ON" description="DMA Channel Always Enable">
        <Enum name="A_ON_0" start="0" description="DMA Channel Always ON function is disabled" />
        <Enum name="A_ON_1" start="0x1" description="DMA Channel Always ON function is enabled" />
      </BitField>
      <BitField start="30" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="TRIG_0" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="TRIG_1" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="31" size="1" name="ENBL" description="DMA Mux Channel Enable">
        <Enum name="ENBL_0" start="0" description="DMA Mux channel is disabled" />
        <Enum name="ENBL_1" start="0x1" description="DMA Mux channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+32" size="4" name="CHCFG[8]" access="Read/Write" description="Channel 0 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot Number)" />
      <BitField start="29" size="1" name="A_ON" description="DMA Channel Always Enable">
        <Enum name="A_ON_0" start="0" description="DMA Channel Always ON function is disabled" />
        <Enum name="A_ON_1" start="0x1" description="DMA Channel Always ON function is enabled" />
      </BitField>
      <BitField start="30" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="TRIG_0" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="TRIG_1" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="31" size="1" name="ENBL" description="DMA Mux Channel Enable">
        <Enum name="ENBL_0" start="0" description="DMA Mux channel is disabled" />
        <Enum name="ENBL_1" start="0x1" description="DMA Mux channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+36" size="4" name="CHCFG[9]" access="Read/Write" description="Channel 0 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot Number)" />
      <BitField start="29" size="1" name="A_ON" description="DMA Channel Always Enable">
        <Enum name="A_ON_0" start="0" description="DMA Channel Always ON function is disabled" />
        <Enum name="A_ON_1" start="0x1" description="DMA Channel Always ON function is enabled" />
      </BitField>
      <BitField start="30" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="TRIG_0" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="TRIG_1" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="31" size="1" name="ENBL" description="DMA Mux Channel Enable">
        <Enum name="ENBL_0" start="0" description="DMA Mux channel is disabled" />
        <Enum name="ENBL_1" start="0x1" description="DMA Mux channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+40" size="4" name="CHCFG[10]" access="Read/Write" description="Channel 0 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot Number)" />
      <BitField start="29" size="1" name="A_ON" description="DMA Channel Always Enable">
        <Enum name="A_ON_0" start="0" description="DMA Channel Always ON function is disabled" />
        <Enum name="A_ON_1" start="0x1" description="DMA Channel Always ON function is enabled" />
      </BitField>
      <BitField start="30" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="TRIG_0" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="TRIG_1" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="31" size="1" name="ENBL" description="DMA Mux Channel Enable">
        <Enum name="ENBL_0" start="0" description="DMA Mux channel is disabled" />
        <Enum name="ENBL_1" start="0x1" description="DMA Mux channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+44" size="4" name="CHCFG[11]" access="Read/Write" description="Channel 0 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot Number)" />
      <BitField start="29" size="1" name="A_ON" description="DMA Channel Always Enable">
        <Enum name="A_ON_0" start="0" description="DMA Channel Always ON function is disabled" />
        <Enum name="A_ON_1" start="0x1" description="DMA Channel Always ON function is enabled" />
      </BitField>
      <BitField start="30" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="TRIG_0" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="TRIG_1" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="31" size="1" name="ENBL" description="DMA Mux Channel Enable">
        <Enum name="ENBL_0" start="0" description="DMA Mux channel is disabled" />
        <Enum name="ENBL_1" start="0x1" description="DMA Mux channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+48" size="4" name="CHCFG[12]" access="Read/Write" description="Channel 0 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot Number)" />
      <BitField start="29" size="1" name="A_ON" description="DMA Channel Always Enable">
        <Enum name="A_ON_0" start="0" description="DMA Channel Always ON function is disabled" />
        <Enum name="A_ON_1" start="0x1" description="DMA Channel Always ON function is enabled" />
      </BitField>
      <BitField start="30" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="TRIG_0" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="TRIG_1" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="31" size="1" name="ENBL" description="DMA Mux Channel Enable">
        <Enum name="ENBL_0" start="0" description="DMA Mux channel is disabled" />
        <Enum name="ENBL_1" start="0x1" description="DMA Mux channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+52" size="4" name="CHCFG[13]" access="Read/Write" description="Channel 0 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot Number)" />
      <BitField start="29" size="1" name="A_ON" description="DMA Channel Always Enable">
        <Enum name="A_ON_0" start="0" description="DMA Channel Always ON function is disabled" />
        <Enum name="A_ON_1" start="0x1" description="DMA Channel Always ON function is enabled" />
      </BitField>
      <BitField start="30" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="TRIG_0" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="TRIG_1" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="31" size="1" name="ENBL" description="DMA Mux Channel Enable">
        <Enum name="ENBL_0" start="0" description="DMA Mux channel is disabled" />
        <Enum name="ENBL_1" start="0x1" description="DMA Mux channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+56" size="4" name="CHCFG[14]" access="Read/Write" description="Channel 0 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot Number)" />
      <BitField start="29" size="1" name="A_ON" description="DMA Channel Always Enable">
        <Enum name="A_ON_0" start="0" description="DMA Channel Always ON function is disabled" />
        <Enum name="A_ON_1" start="0x1" description="DMA Channel Always ON function is enabled" />
      </BitField>
      <BitField start="30" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="TRIG_0" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="TRIG_1" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="31" size="1" name="ENBL" description="DMA Mux Channel Enable">
        <Enum name="ENBL_0" start="0" description="DMA Mux channel is disabled" />
        <Enum name="ENBL_1" start="0x1" description="DMA Mux channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+60" size="4" name="CHCFG[15]" access="Read/Write" description="Channel 0 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot Number)" />
      <BitField start="29" size="1" name="A_ON" description="DMA Channel Always Enable">
        <Enum name="A_ON_0" start="0" description="DMA Channel Always ON function is disabled" />
        <Enum name="A_ON_1" start="0x1" description="DMA Channel Always ON function is enabled" />
      </BitField>
      <BitField start="30" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="TRIG_0" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="TRIG_1" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="31" size="1" name="ENBL" description="DMA Mux Channel Enable">
        <Enum name="ENBL_0" start="0" description="DMA Mux channel is disabled" />
        <Enum name="ENBL_1" start="0x1" description="DMA Mux channel is enabled" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="EWM" start="0x40022000" description="EWM">
    <Register start="+0" size="1" name="CTRL" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EWMEN" description="EWM enable." />
      <BitField start="1" size="1" name="ASSIN" description="EWM_in's Assertion State Select." />
      <BitField start="2" size="1" name="INEN" description="Input Enable." />
      <BitField start="3" size="1" name="INTEN" description="Interrupt Enable." />
    </Register>
    <Register start="+0x1" size="1" name="SERV" access="Read/Write" description="Service Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SERVICE" description="SERVICE" />
    </Register>
    <Register start="+0x2" size="1" name="CMPL" access="Read/Write" description="Compare Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="COMPAREL" description="COMPAREL" />
    </Register>
    <Register start="+0x3" size="1" name="CMPH" access="Read/Write" description="Compare High Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="COMPAREH" description="COMPAREH" />
    </Register>
    <Register start="+0x5" size="1" name="CLKPRESCALER" access="Read/Write" description="Clock Prescaler Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CLK_DIV" description="CLK_DIV" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FTFE" start="0x40023000" description="Flash">
    <Register start="+0" size="1" name="FSTAT" access="Read/Write" description="Flash Status Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="MGSTAT0" description="Memory Controller Command Completion Status Flag" />
      <BitField start="4" size="1" name="FPVIOL" description="Flash Protection Violation Flag">
        <Enum name="FPVIOL_0" start="0" description="No protection violation detected" />
        <Enum name="FPVIOL_1" start="0x1" description="Protection violation detected" />
      </BitField>
      <BitField start="5" size="1" name="ACCERR" description="Flash Access Error Flag">
        <Enum name="ACCERR_0" start="0" description="No access error detected" />
        <Enum name="ACCERR_1" start="0x1" description="Access error detected" />
      </BitField>
      <BitField start="6" size="1" name="RDCOLERR" description="Flash Read Collision Error Flag">
        <Enum name="RDCOLERR_0" start="0" description="No collision error detected" />
        <Enum name="RDCOLERR_1" start="0x1" description="Collision error detected" />
      </BitField>
      <BitField start="7" size="1" name="CCIF" description="Command Complete Interrupt Flag">
        <Enum name="CCIF_0" start="0" description="Flash command in progress" />
        <Enum name="CCIF_1" start="0x1" description="Flash command has completed" />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="FCNFG" access="Read/Write" description="Flash Configuration Register" reset_value="0x2" reset_mask="0xFF">
      <BitField start="1" size="1" name="RAMRDY" description="RAM Ready">
        <Enum name="RAMRDY_0" start="0" description="Programming acceleration RAM is not available" />
        <Enum name="RAMRDY_1" start="0x1" description="Programming acceleration RAM is available" />
      </BitField>
      <BitField start="2" size="1" name="CRCRDY" description="CRC Ready">
        <Enum name="CRCRDY_0" start="0" description="Programming acceleration RAM is not available for CRC operations" />
        <Enum name="CRCRDY_1" start="0x1" description="Programming acceleration RAM is available for CRC operations" />
      </BitField>
      <BitField start="3" size="1" name="SWAP" description="Swap">
        <Enum name="SWAP_0" start="0" description="Program flash 0 block is located at relative address 0x0000" />
        <Enum name="SWAP_1" start="0x1" description="Program flash 1 block is located at relative address 0x0000" />
      </BitField>
      <BitField start="4" size="1" name="ERSSUSP" description="Erase Suspend">
        <Enum name="ERSSUSP_0" start="0" description="No suspend requested" />
        <Enum name="ERSSUSP_1" start="0x1" description="Suspend the current Erase Flash Sector command execution" />
      </BitField>
      <BitField start="5" size="1" name="ERSAREQ" description="Erase All Request">
        <Enum name="ERSAREQ_0" start="0" description="No request or request complete" />
        <Enum name="ERSAREQ_1" start="0x1" description="Request to: (1) run the Erase All Blocks command, (2) verify the erased state, (3) program the security byte in the Flash Configuration Field to the unsecure state, and (4) release MCU security by setting the FSEC[SEC] field to the unsecure state." />
      </BitField>
      <BitField start="6" size="1" name="RDCOLLIE" description="Read Collision Error Interrupt Enable">
        <Enum name="RDCOLLIE_0" start="0" description="Read collision error interrupt disabled" />
        <Enum name="RDCOLLIE_1" start="0x1" description="Read collision error interrupt enabled. An interrupt request is generated whenever a flash read collision error is detected (see the description of FSTAT[RDCOLERR])." />
      </BitField>
      <BitField start="7" size="1" name="CCIE" description="Command Complete Interrupt Enable">
        <Enum name="CCIE_0" start="0" description="Command complete interrupt disabled" />
        <Enum name="CCIE_1" start="0x1" description="Command complete interrupt enabled. An interrupt request is generated whenever the FSTAT[CCIF] flag is set." />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="FSEC" access="ReadOnly" description="Flash Security Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="2" name="SEC" description="Flash Security">
        <Enum name="SEC_0" start="0" description="MCU security status is secure" />
        <Enum name="SEC_1" start="0x1" description="MCU security status is secure" />
        <Enum name="SEC_2" start="0x2" description="MCU security status is unsecure (The standard shipping condition of the flash module is unsecure.)" />
        <Enum name="SEC_3" start="0x3" description="MCU security status is secure" />
      </BitField>
      <BitField start="2" size="2" name="FSLACC" description="Factory Security Level Access Code">
        <Enum name="FSLACC_0" start="0" description="Factory access granted" />
        <Enum name="FSLACC_1" start="0x1" description="Factory access denied" />
        <Enum name="FSLACC_2" start="0x2" description="Factory access denied" />
        <Enum name="FSLACC_3" start="0x3" description="Factory access granted" />
      </BitField>
      <BitField start="4" size="2" name="MEEN" description="Mass Erase Enable Bits">
        <Enum name="MEEN_0" start="0" description="Mass erase is enabled" />
        <Enum name="MEEN_1" start="0x1" description="Mass erase is enabled" />
        <Enum name="MEEN_2" start="0x2" description="Mass erase is disabled" />
        <Enum name="MEEN_3" start="0x3" description="Mass erase is enabled" />
      </BitField>
      <BitField start="6" size="2" name="KEYEN" description="Backdoor Key Security Enable">
        <Enum name="KEYEN_0" start="0" description="Backdoor key access disabled" />
        <Enum name="KEYEN_1" start="0x1" description="Backdoor key access disabled (preferred KEYEN state to disable backdoor key access)" />
        <Enum name="KEYEN_2" start="0x2" description="Backdoor key access enabled" />
        <Enum name="KEYEN_3" start="0x3" description="Backdoor key access disabled" />
      </BitField>
    </Register>
    <Register start="+0x4+0" size="1" name="FCCOB3" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="CCOBn" />
    </Register>
    <Register start="+0x4+1" size="1" name="FCCOB2" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="CCOBn" />
    </Register>
    <Register start="+0x4+2" size="1" name="FCCOB1" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="CCOBn" />
    </Register>
    <Register start="+0x4+3" size="1" name="FCCOB0" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="CCOBn" />
    </Register>
    <Register start="+0x4+4" size="1" name="FCCOB7" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="CCOBn" />
    </Register>
    <Register start="+0x4+5" size="1" name="FCCOB6" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="CCOBn" />
    </Register>
    <Register start="+0x4+6" size="1" name="FCCOB5" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="CCOBn" />
    </Register>
    <Register start="+0x4+7" size="1" name="FCCOB4" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="CCOBn" />
    </Register>
    <Register start="+0x4+8" size="1" name="FCCOBB" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="CCOBn" />
    </Register>
    <Register start="+0x4+9" size="1" name="FCCOBA" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="CCOBn" />
    </Register>
    <Register start="+0x4+10" size="1" name="FCCOB9" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="CCOBn" />
    </Register>
    <Register start="+0x4+11" size="1" name="FCCOB8" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="CCOBn" />
    </Register>
    <Register start="+0x10+0" size="1" name="FOPT3" access="ReadOnly" description="Flash Option Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPT" description="Nonvolatile Option" />
    </Register>
    <Register start="+0x10+1" size="1" name="FOPT2" access="ReadOnly" description="Flash Option Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPT" description="Nonvolatile Option" />
    </Register>
    <Register start="+0x10+2" size="1" name="FOPT1" access="ReadOnly" description="Flash Option Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPT" description="Nonvolatile Option" />
    </Register>
    <Register start="+0x10+3" size="1" name="FOPT0" access="ReadOnly" description="Flash Option Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPT" description="Nonvolatile Option" />
    </Register>
    <Register start="+0x18+0" size="1" name="FPROTH3" access="Read/Write" description="Primary Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT" description="Primary Program Flash Region Protect" />
    </Register>
    <Register start="+0x18+1" size="1" name="FPROTH2" access="Read/Write" description="Primary Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT" description="Primary Program Flash Region Protect" />
    </Register>
    <Register start="+0x18+2" size="1" name="FPROTH1" access="Read/Write" description="Primary Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT" description="Primary Program Flash Region Protect" />
    </Register>
    <Register start="+0x18+3" size="1" name="FPROTH0" access="Read/Write" description="Primary Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT" description="Primary Program Flash Region Protect" />
    </Register>
    <Register start="+0x18+4" size="1" name="FPROTL3" access="Read/Write" description="Primary Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT" description="Primary Program Flash Region Protect" />
    </Register>
    <Register start="+0x18+5" size="1" name="FPROTL2" access="Read/Write" description="Primary Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT" description="Primary Program Flash Region Protect" />
    </Register>
    <Register start="+0x18+6" size="1" name="FPROTL1" access="Read/Write" description="Primary Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT" description="Primary Program Flash Region Protect" />
    </Register>
    <Register start="+0x18+7" size="1" name="FPROTL0" access="Read/Write" description="Primary Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT" description="Primary Program Flash Region Protect" />
    </Register>
    <Register start="+0x24+0" size="1" name="FPROTSL" access="Read/Write" description="Secondary Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROTS" description="Secondary Program Flash Region Protect" />
    </Register>
    <Register start="+0x24+1" size="1" name="FPROTSH" access="Read/Write" description="Secondary Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROTS" description="Secondary Program Flash Region Protect" />
    </Register>
    <Register start="+0x2C" size="1" name="FACSS" access="ReadOnly" description="Primary Flash Access Segment Size Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SGSIZE" description="Segment Size" />
    </Register>
    <Register start="+0x2D" size="1" name="FACSN" access="ReadOnly" description="Primary Flash Access Segment Number Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="NUMSG" description="Number of Segments Indicator">
        <Enum name="NUMSG_48" start="0x30" description="Primary Program flash memory is divided into 48 segments (768 Kbytes, 1.5 Mbytes)" />
        <Enum name="NUMSG_64" start="0x40" description="Primary Program flash memory is divided into 64 segments (512 Kbytes, 1 Mbyte, 2 Mbytes)" />
      </BitField>
    </Register>
    <Register start="+0x2E" size="1" name="FACSSS" access="ReadOnly" description="Secondary Flash Access Segment Size Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SGSIZE_S" description="Segment Size" />
    </Register>
    <Register start="+0x2F" size="1" name="FACSNS" access="ReadOnly" description="Secondary Flash Access Segment Number Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="NUMSG_S" description="Number of Segments Indicator">
        <Enum name="NUMSG_S_16" start="0x10" description="Secondary Program flash memory is divided into 16 segments" />
      </BitField>
    </Register>
    <Register start="+0x30+0" size="1" name="XACCH3" access="ReadOnly" description="Primary Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control" />
    </Register>
    <Register start="+0x30+1" size="1" name="XACCH2" access="ReadOnly" description="Primary Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control" />
    </Register>
    <Register start="+0x30+2" size="1" name="XACCH1" access="ReadOnly" description="Primary Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control" />
    </Register>
    <Register start="+0x30+3" size="1" name="XACCH0" access="ReadOnly" description="Primary Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control" />
    </Register>
    <Register start="+0x30+4" size="1" name="XACCL3" access="ReadOnly" description="Primary Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control" />
    </Register>
    <Register start="+0x30+5" size="1" name="XACCL2" access="ReadOnly" description="Primary Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control" />
    </Register>
    <Register start="+0x30+6" size="1" name="XACCL1" access="ReadOnly" description="Primary Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control" />
    </Register>
    <Register start="+0x30+7" size="1" name="XACCL0" access="ReadOnly" description="Primary Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control" />
    </Register>
    <Register start="+0x38+0" size="1" name="SACCH3" access="ReadOnly" description="Primary Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Primary Supervisor-only access control" />
    </Register>
    <Register start="+0x38+1" size="1" name="SACCH2" access="ReadOnly" description="Primary Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Primary Supervisor-only access control" />
    </Register>
    <Register start="+0x38+2" size="1" name="SACCH1" access="ReadOnly" description="Primary Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Primary Supervisor-only access control" />
    </Register>
    <Register start="+0x38+3" size="1" name="SACCH0" access="ReadOnly" description="Primary Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Primary Supervisor-only access control" />
    </Register>
    <Register start="+0x38+4" size="1" name="SACCL3" access="ReadOnly" description="Primary Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Primary Supervisor-only access control" />
    </Register>
    <Register start="+0x38+5" size="1" name="SACCL2" access="ReadOnly" description="Primary Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Primary Supervisor-only access control" />
    </Register>
    <Register start="+0x38+6" size="1" name="SACCL1" access="ReadOnly" description="Primary Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Primary Supervisor-only access control" />
    </Register>
    <Register start="+0x38+7" size="1" name="SACCL0" access="ReadOnly" description="Primary Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Primary Supervisor-only access control" />
    </Register>
    <Register start="+0x44+0" size="1" name="XACCSL" access="ReadOnly" description="Secondary Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA_S" description="Execute-only access control" />
    </Register>
    <Register start="+0x44+1" size="1" name="XACCSH" access="ReadOnly" description="Secondary Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA_S" description="Execute-only access control" />
    </Register>
    <Register start="+0x4C+0" size="1" name="SACCSL" access="ReadOnly" description="Secondary Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA_S" description="Secondary Supervisor-only access control" />
    </Register>
    <Register start="+0x4C+1" size="1" name="SACCSH" access="ReadOnly" description="Secondary Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA_S" description="Secondary Supervisor-only access control" />
    </Register>
    <Register start="+0x52" size="1" name="FSTDBYCTL" access="ReadOnly" description="Flash Standby Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="STDBYDIS" description="Standy Mode Disable">
        <Enum name="STDBYDIS_0" start="0" description="Standby mode enabled for flash blocks selected by STDBYx" />
        <Enum name="STDBYDIS_1" start="0x1" description="Standby mode disabled (STDBYx ignored)" />
      </BitField>
    </Register>
    <Register start="+0x53" size="1" name="FSTDBY" access="Read/Write" description="Flash Standby Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="STDBY0" description="Standy Mode for Flash Block 0">
        <Enum name="STDBY0_0" start="0" description="Standby mode not enabled for flash block 0" />
        <Enum name="STDBY0_1" start="0x1" description="If STDBYDIS is clear, standby mode is enabled for flash block 0 (when SWAP=0/1, flash block 1/0 is the inactive block)" />
      </BitField>
      <BitField start="1" size="1" name="STDBY1" description="Standy Mode for Flash Block 1">
        <Enum name="STDBY1_0" start="0" description="Standby mode not enabled for flash block 1" />
        <Enum name="STDBY1_1" start="0x1" description="If STDBYDIS is clear, standby mode is enabled for flash block 1 (when SWAP=0/1, flash block 1/0 is the inactive block)" />
      </BitField>
      <BitField start="2" size="1" name="STDBY2" description="Standy Mode for Flash Block 2">
        <Enum name="STDBY2_0" start="0" description="Standby mode not enabled for flash block 2" />
        <Enum name="STDBY2_1" start="0x1" description="If STDBYDIS is clear, standby mode is enabled for flash block 2" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LLWU0" start="0x40024000" description="LLWU">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Specification Number">
        <Enum name="FEATURE_0" start="0" description="Standard features implemented" />
        <Enum name="FEATURE_1" start="0x1" description="Support for DMA/Trigger generation from wakeup pins and filters enabled. Support for external pin/filter detection during all power modes enabled." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x20200702" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="FILTERS" description="Filter Number" />
      <BitField start="8" size="8" name="DMAS" description="DMA Number" />
      <BitField start="16" size="8" name="MODULES" description="Module Number" />
      <BitField start="24" size="8" name="PINS" description="Pin Number" />
    </Register>
    <Register start="+0x8" size="4" name="PE1" access="Read/Write" description="Pin Enable 1 register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="WUPE0" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE0_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE0_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE0_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE0_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="2" size="2" name="WUPE1" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE1_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE1_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE1_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE1_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="4" size="2" name="WUPE2" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE2_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE2_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE2_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE2_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="6" size="2" name="WUPE3" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE3_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE3_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE3_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE3_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="8" size="2" name="WUPE4" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE4_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE4_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE4_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE4_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="10" size="2" name="WUPE5" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE5_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE5_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE5_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE5_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="12" size="2" name="WUPE6" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE6_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE6_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE6_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE6_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="14" size="2" name="WUPE7" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE7_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE7_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE7_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE7_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="16" size="2" name="WUPE8" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE8_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE8_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE8_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE8_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="18" size="2" name="WUPE9" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE9_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE9_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE9_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE9_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="20" size="2" name="WUPE10" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE10_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE10_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE10_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE10_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="22" size="2" name="WUPE11" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE11_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE11_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE11_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE11_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="24" size="2" name="WUPE12" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE12_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE12_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE12_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE12_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="26" size="2" name="WUPE13" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE13_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE13_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE13_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE13_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="28" size="2" name="WUPE14" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE14_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE14_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE14_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE14_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="30" size="2" name="WUPE15" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE15_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE15_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE15_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE15_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PE2" access="Read/Write" description="Pin Enable 2 register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="WUPE16" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE16_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE16_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE16_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE16_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="2" size="2" name="WUPE17" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE17_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE17_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE17_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE17_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="4" size="2" name="WUPE18" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE18_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE18_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE18_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE18_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="6" size="2" name="WUPE19" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE19_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE19_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE19_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE19_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="8" size="2" name="WUPE20" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE20_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE20_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE20_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE20_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="10" size="2" name="WUPE21" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE21_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE21_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE21_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE21_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="12" size="2" name="WUPE22" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE22_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE22_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE22_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE22_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="14" size="2" name="WUPE23" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE23_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE23_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE23_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE23_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="16" size="2" name="WUPE24" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE24_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE24_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE24_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE24_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="18" size="2" name="WUPE25" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE25_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE25_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE25_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE25_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="20" size="2" name="WUPE26" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE26_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE26_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE26_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE26_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="22" size="2" name="Reserved27" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="Reserved27_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="Reserved27_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="Reserved27_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="Reserved27_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="24" size="2" name="Reserved28" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="Reserved28_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="Reserved28_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="Reserved28_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="Reserved28_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="26" size="2" name="WUPE29" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE29_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE29_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE29_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE29_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="28" size="2" name="WUPE30" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE30_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE30_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE30_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE30_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="30" size="2" name="WUPE31" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE31_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE31_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE31_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE31_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="ME" access="Read/Write" description="Module Interrupt Enable register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WUME0" description="Wakeup module enable for module n">
        <Enum name="WUME0_0" start="0" description="Internal module flag not used as wakeup source" />
        <Enum name="WUME0_1" start="0x1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="WUME1" description="Wakeup module enable for module n">
        <Enum name="WUME1_0" start="0" description="Internal module flag not used as wakeup source" />
        <Enum name="WUME1_1" start="0x1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="2" size="1" name="WUME2" description="Wakeup module enable for module n">
        <Enum name="WUME2_0" start="0" description="Internal module flag not used as wakeup source" />
        <Enum name="WUME2_1" start="0x1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="3" size="1" name="Reserved3" description="Wakeup module enable for module n">
        <Enum name="Reserved3_0" start="0" description="Internal module flag not used as wakeup source" />
        <Enum name="Reserved3_1" start="0x1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="4" size="1" name="Reserved4" description="Wakeup module enable for module n">
        <Enum name="Reserved4_0" start="0" description="Internal module flag not used as wakeup source" />
        <Enum name="Reserved4_1" start="0x1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="5" size="1" name="WUME5" description="Wakeup module enable for module n">
        <Enum name="WUME5_0" start="0" description="Internal module flag not used as wakeup source" />
        <Enum name="WUME5_1" start="0x1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="6" size="1" name="WUME6" description="Wakeup module enable for module n">
        <Enum name="WUME6_0" start="0" description="Internal module flag not used as wakeup source" />
        <Enum name="WUME6_1" start="0x1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="7" size="1" name="WUME7" description="Wakeup module enable for module n">
        <Enum name="WUME7_0" start="0" description="Internal module flag not used as wakeup source" />
        <Enum name="WUME7_1" start="0x1" description="Internal module flag used as wakeup source" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="DE" access="Read/Write" description="Module DMA/Trigger Enable register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WUDE0" description="DMA/Trigger wakeup enable for module n">
        <Enum name="WUDE0_0" start="0" description="Internal module request not enabled as a DMA/Trigger wakeup source" />
        <Enum name="WUDE0_1" start="0x1" description="Internal module request enabled as a DMA/Trigger wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="WUDE1" description="DMA/Trigger wakeup enable for module n">
        <Enum name="WUDE1_0" start="0" description="Internal module request not enabled as a DMA/Trigger wakeup source" />
        <Enum name="WUDE1_1" start="0x1" description="Internal module request enabled as a DMA/Trigger wakeup source" />
      </BitField>
      <BitField start="2" size="1" name="WUDE2" description="DMA/Trigger wakeup enable for module n">
        <Enum name="WUDE2_0" start="0" description="Internal module request not enabled as a DMA/Trigger wakeup source" />
        <Enum name="WUDE2_1" start="0x1" description="Internal module request enabled as a DMA/Trigger wakeup source" />
      </BitField>
      <BitField start="3" size="1" name="Reserved3" description="DMA/Trigger wakeup enable for module n">
        <Enum name="Reserved3_0" start="0" description="Internal module request not enabled as a DMA/Trigger wakeup source" />
        <Enum name="Reserved3_1" start="0x1" description="Internal module request enabled as a DMA/Trigger wakeup source" />
      </BitField>
      <BitField start="4" size="1" name="WUDE4" description="DMA/Trigger wakeup enable for module n">
        <Enum name="WUDE4_0" start="0" description="Internal module request not enabled as a DMA/Trigger wakeup source" />
        <Enum name="WUDE4_1" start="0x1" description="Internal module request enabled as a DMA/Trigger wakeup source" />
      </BitField>
      <BitField start="5" size="1" name="WUDE5" description="DMA/Trigger wakeup enable for module n">
        <Enum name="WUDE5_0" start="0" description="Internal module request not enabled as a DMA/Trigger wakeup source" />
        <Enum name="WUDE5_1" start="0x1" description="Internal module request enabled as a DMA/Trigger wakeup source" />
      </BitField>
      <BitField start="6" size="1" name="WUDE6" description="DMA/Trigger wakeup enable for module n">
        <Enum name="WUDE6_0" start="0" description="Internal module request not enabled as a DMA/Trigger wakeup source" />
        <Enum name="WUDE6_1" start="0x1" description="Internal module request enabled as a DMA/Trigger wakeup source" />
      </BitField>
      <BitField start="7" size="1" name="Reserved7" description="DMA/Trigger wakeup enable for module n">
        <Enum name="Reserved7_0" start="0" description="Internal module request not enabled as a DMA/Trigger wakeup source" />
        <Enum name="Reserved7_1" start="0x1" description="Internal module request enabled as a DMA/Trigger wakeup source" />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="PF" access="Read/Write" description="Pin Flag register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WUF0" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF0_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF0_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="WUF1" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF1_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF1_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="2" size="1" name="WUF2" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF2_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF2_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="3" size="1" name="WUF3" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF3_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF3_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="4" size="1" name="WUF4" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF4_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF4_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="5" size="1" name="WUF5" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF5_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF5_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="6" size="1" name="WUF6" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF6_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF6_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="7" size="1" name="WUF7" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF7_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF7_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="8" size="1" name="WUF8" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF8_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF8_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="9" size="1" name="WUF9" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF9_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF9_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="10" size="1" name="WUF10" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF10_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF10_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="11" size="1" name="WUF11" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF11_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF11_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="12" size="1" name="WUF12" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF12_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF12_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="13" size="1" name="WUF13" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF13_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF13_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="14" size="1" name="WUF14" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF14_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF14_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="15" size="1" name="WUF15" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF15_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF15_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="16" size="1" name="WUF16" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF16_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF16_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="17" size="1" name="WUF17" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF17_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF17_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="18" size="1" name="WUF18" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF18_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF18_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="19" size="1" name="WUF19" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF19_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF19_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="20" size="1" name="WUF20" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF20_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF20_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="21" size="1" name="WUF21" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF21_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF21_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="22" size="1" name="WUF22" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF22_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF22_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="23" size="1" name="WUF23" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF23_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF23_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="24" size="1" name="WUF24" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF24_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF24_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="25" size="1" name="WUF25" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF25_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF25_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="26" size="1" name="WUF26" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF26_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF26_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="27" size="1" name="Reserved27" description="Wakeup flag for LLWU_Pn">
        <Enum name="Reserved27_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="Reserved27_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="28" size="1" name="Reserved28" description="Wakeup flag for LLWU_Pn">
        <Enum name="Reserved28_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="Reserved28_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="29" size="1" name="WUF29" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF29_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF29_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="30" size="1" name="WUF30" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF30_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF30_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="31" size="1" name="WUF31" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF31_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF31_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="FILT" access="Read/Write" description="Pin Filter register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FILTSEL1" description="Filter 1 Pin Select">
        <Enum name="FILTSEL1_0" start="0" description="Select LLWU_P0 for filter" />
        <Enum name="FILTSEL1_31" start="0x1F" description="Select LLWU_P31 for filter" />
      </BitField>
      <BitField start="5" size="2" name="FILTE1" description="Filter 1 Enable">
        <Enum name="FILTE1_0" start="0" description="Filter disabled" />
        <Enum name="FILTE1_1" start="0x1" description="Filter posedge detect enabled when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="FILTE1_2" start="0x2" description="Filter negedge detect enabled when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="FILTE1_3" start="0x3" description="Filter any edge detect enabled when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="7" size="1" name="FILTF1" description="Filter 1 Flag">
        <Enum name="FILTF1_0" start="0" description="Pin Filter 1 was not a wakeup source" />
        <Enum name="FILTF1_1" start="0x1" description="Pin Filter 1 was a wakeup source" />
      </BitField>
      <BitField start="8" size="5" name="FILTSEL2" description="Filter 2 Pin Select">
        <Enum name="FILTSEL2_0" start="0" description="Select LLWU_P0 for filter" />
        <Enum name="FILTSEL2_31" start="0x1F" description="Select LLWU_P31 for filter" />
      </BitField>
      <BitField start="13" size="2" name="FILTE2" description="Filter 2 Enable">
        <Enum name="FILTE2_0" start="0" description="Filter disabled" />
        <Enum name="FILTE2_1" start="0x1" description="Filter posedge detect enabled when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="FILTE2_2" start="0x2" description="Filter negedge detect enabled when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="FILTE2_3" start="0x3" description="Filter any edge detect enabled when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="15" size="1" name="FILTF2" description="Filter 2 Flag">
        <Enum name="FILTF2_0" start="0" description="Pin Filter 2 was not a wakeup source" />
        <Enum name="FILTF2_1" start="0x1" description="Pin Filter 2 was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="PDC1" access="Read/Write" description="Pin DMA/Trigger Configuration 1 register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="WUPDC0" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC0_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC0_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC0_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="2" size="2" name="WUPDC1" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC1_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC1_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC1_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="4" size="2" name="WUPDC2" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC2_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC2_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC2_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="6" size="2" name="WUPDC3" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC3_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC3_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC3_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="8" size="2" name="WUPDC4" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC4_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC4_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC4_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="10" size="2" name="WUPDC5" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC5_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC5_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC5_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="12" size="2" name="WUPDC6" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC6_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC6_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC6_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="14" size="2" name="WUPDC7" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC7_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC7_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC7_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="16" size="2" name="WUPDC8" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC8_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC8_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC8_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="18" size="2" name="WUPDC9" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC9_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC9_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC9_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="20" size="2" name="WUPDC10" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC10_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC10_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC10_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="22" size="2" name="WUPDC11" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC11_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC11_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC11_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="24" size="2" name="WUPDC12" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC12_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC12_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC12_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="26" size="2" name="WUPDC13" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC13_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC13_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC13_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="28" size="2" name="WUPDC14" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC14_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC14_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC14_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="30" size="2" name="WUPDC15" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC15_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC15_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC15_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="PDC2" access="Read/Write" description="Pin DMA/Trigger Configuration 2 register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="WUPDC16" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC16_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC16_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC16_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="2" size="2" name="WUPDC17" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC17_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC17_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC17_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="4" size="2" name="WUPDC18" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC18_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC18_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC18_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="6" size="2" name="WUPDC19" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC19_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC19_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC19_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="8" size="2" name="WUPDC20" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC20_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC20_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC20_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="10" size="2" name="WUPDC21" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC21_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC21_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC21_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="12" size="2" name="WUPDC22" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC22_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC22_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC22_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="14" size="2" name="WUPDC23" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC23_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC23_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC23_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="16" size="2" name="WUPDC24" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC24_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC24_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC24_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="18" size="2" name="WUPDC25" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC25_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC25_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC25_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="20" size="2" name="WUPDC26" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC26_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC26_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC26_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="22" size="2" name="Reserved27" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="Reserved27_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="Reserved27_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="Reserved27_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="24" size="2" name="Reserved28" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="Reserved28_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="Reserved28_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="Reserved28_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="26" size="2" name="WUPDC29" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC29_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC29_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC29_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="28" size="2" name="WUPDC30" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC30_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC30_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC30_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="30" size="2" name="WUPDC31" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC31_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC31_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC31_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="FDC" access="Read/Write" description="Pin Filter DMA/Trigger Configuration register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FILTC1" description="Filter configuration for FILT1">
        <Enum name="FILTC1_0" start="0" description="Filter output configured as interrupt" />
        <Enum name="FILTC1_1" start="0x1" description="Filter output configured as DMA request" />
        <Enum name="FILTC1_2" start="0x2" description="Filter output configured as trigger event" />
      </BitField>
      <BitField start="2" size="2" name="FILTC2" description="Filter configuration for FILT2">
        <Enum name="FILTC2_0" start="0" description="Filter output configured as interrupt" />
        <Enum name="FILTC2_1" start="0x1" description="Filter output configured as DMA request" />
        <Enum name="FILTC2_2" start="0x2" description="Filter output configured as trigger event" />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="PMC" access="Read/Write" description="Pin Mode Configuration register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WUPMC0" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC0_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC0_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="1" size="1" name="WUPMC1" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC1_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC1_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="2" size="1" name="WUPMC2" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC2_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC2_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="3" size="1" name="WUPMC3" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC3_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC3_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="4" size="1" name="WUPMC4" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC4_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC4_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="5" size="1" name="WUPMC5" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC5_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC5_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="6" size="1" name="WUPMC6" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC6_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC6_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="7" size="1" name="WUPMC7" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC7_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC7_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="8" size="1" name="WUPMC8" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC8_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC8_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="9" size="1" name="WUPMC9" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC9_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC9_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="10" size="1" name="WUPMC10" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC10_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC10_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="11" size="1" name="WUPMC11" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC11_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC11_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="12" size="1" name="WUPMC12" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC12_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC12_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="13" size="1" name="WUPMC13" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC13_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC13_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="14" size="1" name="WUPMC14" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC14_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC14_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="15" size="1" name="WUPMC15" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC15_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC15_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="16" size="1" name="WUPMC16" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC16_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC16_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="17" size="1" name="WUPMC17" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC17_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC17_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="18" size="1" name="WUPMC18" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC18_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC18_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="19" size="1" name="WUPMC19" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC19_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC19_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="20" size="1" name="WUPMC20" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC20_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC20_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="21" size="1" name="WUPMC21" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC21_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC21_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="22" size="1" name="WUPMC22" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC22_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC22_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="23" size="1" name="WUPMC23" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC23_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC23_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="24" size="1" name="WUPMC24" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC24_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC24_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="25" size="1" name="WUPMC25" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC25_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC25_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="26" size="1" name="WUPMC26" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC26_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC26_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="27" size="1" name="Reserved27" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="Reserved27_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="Reserved27_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="28" size="1" name="Reserved28" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="Reserved28_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="Reserved28_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="29" size="1" name="WUPMC29" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC29_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC29_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="30" size="1" name="WUPMC30" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC30_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC30_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="31" size="1" name="WUPMC31" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC31_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC31_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="FMC" access="Read/Write" description="Pin Filter Mode Configuration register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FILTM1" description="Filter Mode for FILT1">
        <Enum name="FILTM1_0" start="0" description="External input pin filter detection active only during LLS/VLLS mode" />
        <Enum name="FILTM1_1" start="0x1" description="External input pin filter detection active during all power modes" />
      </BitField>
      <BitField start="1" size="1" name="FILTM2" description="Filter Mode for FILT2">
        <Enum name="FILTM2_0" start="0" description="External input pin filter detection active only during LLS/VLLS mode" />
        <Enum name="FILTM2_1" start="0x1" description="External input pin filter detection active during all power modes" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LLWU1" start="0x41023000" description="LLWU">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Specification Number">
        <Enum name="FEATURE_0" start="0" description="Standard features implemented" />
        <Enum name="FEATURE_1" start="0x1" description="Support for DMA/Trigger generation from wakeup pins and filters enabled. Support for external pin/filter detection during all power modes enabled." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x20200702" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="FILTERS" description="Filter Number" />
      <BitField start="8" size="8" name="DMAS" description="DMA Number" />
      <BitField start="16" size="8" name="MODULES" description="Module Number" />
      <BitField start="24" size="8" name="PINS" description="Pin Number" />
    </Register>
    <Register start="+0x8" size="4" name="PE1" access="Read/Write" description="Pin Enable 1 register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="WUPE0" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE0_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE0_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE0_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE0_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="2" size="2" name="WUPE1" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE1_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE1_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE1_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE1_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="4" size="2" name="WUPE2" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE2_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE2_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE2_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE2_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="6" size="2" name="WUPE3" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE3_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE3_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE3_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE3_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="8" size="2" name="WUPE4" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE4_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE4_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE4_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE4_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="10" size="2" name="WUPE5" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE5_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE5_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE5_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE5_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="12" size="2" name="WUPE6" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE6_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE6_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE6_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE6_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="14" size="2" name="WUPE7" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE7_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE7_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE7_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE7_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="16" size="2" name="WUPE8" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE8_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE8_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE8_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE8_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="18" size="2" name="WUPE9" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE9_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE9_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE9_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE9_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="20" size="2" name="WUPE10" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE10_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE10_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE10_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE10_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="22" size="2" name="WUPE11" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE11_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE11_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE11_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE11_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="24" size="2" name="WUPE12" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE12_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE12_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE12_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE12_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="26" size="2" name="WUPE13" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE13_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE13_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE13_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE13_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="28" size="2" name="WUPE14" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE14_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE14_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE14_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE14_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="30" size="2" name="WUPE15" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE15_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE15_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE15_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE15_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PE2" access="Read/Write" description="Pin Enable 2 register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="WUPE16" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE16_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE16_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE16_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE16_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="2" size="2" name="WUPE17" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE17_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE17_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE17_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE17_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="4" size="2" name="WUPE18" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE18_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE18_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE18_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE18_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="6" size="2" name="WUPE19" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE19_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE19_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE19_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE19_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="8" size="2" name="WUPE20" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE20_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE20_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE20_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE20_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="10" size="2" name="WUPE21" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE21_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE21_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE21_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE21_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="12" size="2" name="WUPE22" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE22_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE22_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE22_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE22_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="14" size="2" name="WUPE23" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE23_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE23_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE23_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE23_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="16" size="2" name="WUPE24" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE24_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE24_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE24_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE24_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="18" size="2" name="WUPE25" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE25_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE25_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE25_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE25_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="20" size="2" name="WUPE26" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE26_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE26_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE26_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE26_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="22" size="2" name="Reserved27" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="Reserved27_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="Reserved27_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="Reserved27_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="Reserved27_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="24" size="2" name="Reserved28" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="Reserved28_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="Reserved28_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="Reserved28_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="Reserved28_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="26" size="2" name="WUPE29" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE29_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE29_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE29_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE29_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="28" size="2" name="WUPE30" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE30_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE30_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE30_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE30_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="30" size="2" name="WUPE31" description="Wakeup pin enable for LLWU_Pn">
        <Enum name="WUPE31_0" start="0" description="External input pin disabled as wakeup input" />
        <Enum name="WUPE31_1" start="0x1" description="External input pin enabled with rising edge detection when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="WUPE31_2" start="0x2" description="External input pin enabled with falling edge detection when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="WUPE31_3" start="0x3" description="External input pin enabled with any change detection when configured as interrupt/DMA request" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="ME" access="Read/Write" description="Module Interrupt Enable register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WUME0" description="Wakeup module enable for module n">
        <Enum name="WUME0_0" start="0" description="Internal module flag not used as wakeup source" />
        <Enum name="WUME0_1" start="0x1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="WUME1" description="Wakeup module enable for module n">
        <Enum name="WUME1_0" start="0" description="Internal module flag not used as wakeup source" />
        <Enum name="WUME1_1" start="0x1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="2" size="1" name="WUME2" description="Wakeup module enable for module n">
        <Enum name="WUME2_0" start="0" description="Internal module flag not used as wakeup source" />
        <Enum name="WUME2_1" start="0x1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="3" size="1" name="Reserved3" description="Wakeup module enable for module n">
        <Enum name="Reserved3_0" start="0" description="Internal module flag not used as wakeup source" />
        <Enum name="Reserved3_1" start="0x1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="4" size="1" name="Reserved4" description="Wakeup module enable for module n">
        <Enum name="Reserved4_0" start="0" description="Internal module flag not used as wakeup source" />
        <Enum name="Reserved4_1" start="0x1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="5" size="1" name="WUME5" description="Wakeup module enable for module n">
        <Enum name="WUME5_0" start="0" description="Internal module flag not used as wakeup source" />
        <Enum name="WUME5_1" start="0x1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="6" size="1" name="WUME6" description="Wakeup module enable for module n">
        <Enum name="WUME6_0" start="0" description="Internal module flag not used as wakeup source" />
        <Enum name="WUME6_1" start="0x1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="7" size="1" name="WUME7" description="Wakeup module enable for module n">
        <Enum name="WUME7_0" start="0" description="Internal module flag not used as wakeup source" />
        <Enum name="WUME7_1" start="0x1" description="Internal module flag used as wakeup source" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="DE" access="Read/Write" description="Module DMA/Trigger Enable register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WUDE0" description="DMA/Trigger wakeup enable for module n">
        <Enum name="WUDE0_0" start="0" description="Internal module request not enabled as a DMA/Trigger wakeup source" />
        <Enum name="WUDE0_1" start="0x1" description="Internal module request enabled as a DMA/Trigger wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="WUDE1" description="DMA/Trigger wakeup enable for module n">
        <Enum name="WUDE1_0" start="0" description="Internal module request not enabled as a DMA/Trigger wakeup source" />
        <Enum name="WUDE1_1" start="0x1" description="Internal module request enabled as a DMA/Trigger wakeup source" />
      </BitField>
      <BitField start="2" size="1" name="WUDE2" description="DMA/Trigger wakeup enable for module n">
        <Enum name="WUDE2_0" start="0" description="Internal module request not enabled as a DMA/Trigger wakeup source" />
        <Enum name="WUDE2_1" start="0x1" description="Internal module request enabled as a DMA/Trigger wakeup source" />
      </BitField>
      <BitField start="3" size="1" name="Reserved3" description="DMA/Trigger wakeup enable for module n">
        <Enum name="Reserved3_0" start="0" description="Internal module request not enabled as a DMA/Trigger wakeup source" />
        <Enum name="Reserved3_1" start="0x1" description="Internal module request enabled as a DMA/Trigger wakeup source" />
      </BitField>
      <BitField start="4" size="1" name="WUDE4" description="DMA/Trigger wakeup enable for module n">
        <Enum name="WUDE4_0" start="0" description="Internal module request not enabled as a DMA/Trigger wakeup source" />
        <Enum name="WUDE4_1" start="0x1" description="Internal module request enabled as a DMA/Trigger wakeup source" />
      </BitField>
      <BitField start="5" size="1" name="WUDE5" description="DMA/Trigger wakeup enable for module n">
        <Enum name="WUDE5_0" start="0" description="Internal module request not enabled as a DMA/Trigger wakeup source" />
        <Enum name="WUDE5_1" start="0x1" description="Internal module request enabled as a DMA/Trigger wakeup source" />
      </BitField>
      <BitField start="6" size="1" name="WUDE6" description="DMA/Trigger wakeup enable for module n">
        <Enum name="WUDE6_0" start="0" description="Internal module request not enabled as a DMA/Trigger wakeup source" />
        <Enum name="WUDE6_1" start="0x1" description="Internal module request enabled as a DMA/Trigger wakeup source" />
      </BitField>
      <BitField start="7" size="1" name="Reserved7" description="DMA/Trigger wakeup enable for module n">
        <Enum name="Reserved7_0" start="0" description="Internal module request not enabled as a DMA/Trigger wakeup source" />
        <Enum name="Reserved7_1" start="0x1" description="Internal module request enabled as a DMA/Trigger wakeup source" />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="PF" access="Read/Write" description="Pin Flag register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WUF0" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF0_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF0_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="WUF1" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF1_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF1_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="2" size="1" name="WUF2" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF2_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF2_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="3" size="1" name="WUF3" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF3_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF3_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="4" size="1" name="WUF4" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF4_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF4_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="5" size="1" name="WUF5" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF5_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF5_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="6" size="1" name="WUF6" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF6_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF6_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="7" size="1" name="WUF7" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF7_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF7_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="8" size="1" name="WUF8" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF8_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF8_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="9" size="1" name="WUF9" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF9_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF9_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="10" size="1" name="WUF10" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF10_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF10_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="11" size="1" name="WUF11" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF11_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF11_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="12" size="1" name="WUF12" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF12_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF12_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="13" size="1" name="WUF13" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF13_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF13_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="14" size="1" name="WUF14" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF14_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF14_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="15" size="1" name="WUF15" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF15_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF15_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="16" size="1" name="WUF16" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF16_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF16_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="17" size="1" name="WUF17" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF17_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF17_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="18" size="1" name="WUF18" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF18_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF18_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="19" size="1" name="WUF19" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF19_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF19_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="20" size="1" name="WUF20" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF20_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF20_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="21" size="1" name="WUF21" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF21_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF21_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="22" size="1" name="WUF22" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF22_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF22_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="23" size="1" name="WUF23" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF23_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF23_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="24" size="1" name="WUF24" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF24_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF24_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="25" size="1" name="WUF25" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF25_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF25_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="26" size="1" name="WUF26" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF26_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF26_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="27" size="1" name="Reserved27" description="Wakeup flag for LLWU_Pn">
        <Enum name="Reserved27_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="Reserved27_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="28" size="1" name="Reserved28" description="Wakeup flag for LLWU_Pn">
        <Enum name="Reserved28_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="Reserved28_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="29" size="1" name="WUF29" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF29_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF29_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="30" size="1" name="WUF30" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF30_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF30_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
      <BitField start="31" size="1" name="WUF31" description="Wakeup flag for LLWU_Pn">
        <Enum name="WUF31_0" start="0" description="LLWU_Pn input was not a wakeup source" />
        <Enum name="WUF31_1" start="0x1" description="LLWU_Pn input was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="FILT" access="Read/Write" description="Pin Filter register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FILTSEL1" description="Filter 1 Pin Select">
        <Enum name="FILTSEL1_0" start="0" description="Select LLWU_P0 for filter" />
        <Enum name="FILTSEL1_31" start="0x1F" description="Select LLWU_P31 for filter" />
      </BitField>
      <BitField start="5" size="2" name="FILTE1" description="Filter 1 Enable">
        <Enum name="FILTE1_0" start="0" description="Filter disabled" />
        <Enum name="FILTE1_1" start="0x1" description="Filter posedge detect enabled when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="FILTE1_2" start="0x2" description="Filter negedge detect enabled when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="FILTE1_3" start="0x3" description="Filter any edge detect enabled when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="7" size="1" name="FILTF1" description="Filter 1 Flag">
        <Enum name="FILTF1_0" start="0" description="Pin Filter 1 was not a wakeup source" />
        <Enum name="FILTF1_1" start="0x1" description="Pin Filter 1 was a wakeup source" />
      </BitField>
      <BitField start="8" size="5" name="FILTSEL2" description="Filter 2 Pin Select">
        <Enum name="FILTSEL2_0" start="0" description="Select LLWU_P0 for filter" />
        <Enum name="FILTSEL2_31" start="0x1F" description="Select LLWU_P31 for filter" />
      </BitField>
      <BitField start="13" size="2" name="FILTE2" description="Filter 2 Enable">
        <Enum name="FILTE2_0" start="0" description="Filter disabled" />
        <Enum name="FILTE2_1" start="0x1" description="Filter posedge detect enabled when configured as interrupt/DMA request or high level detection when configured as trigger request" />
        <Enum name="FILTE2_2" start="0x2" description="Filter negedge detect enabled when configured as interrupt/DMA request or low level detection when configured as trigger request" />
        <Enum name="FILTE2_3" start="0x3" description="Filter any edge detect enabled when configured as interrupt/DMA request" />
      </BitField>
      <BitField start="15" size="1" name="FILTF2" description="Filter 2 Flag">
        <Enum name="FILTF2_0" start="0" description="Pin Filter 2 was not a wakeup source" />
        <Enum name="FILTF2_1" start="0x1" description="Pin Filter 2 was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="PDC1" access="Read/Write" description="Pin DMA/Trigger Configuration 1 register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="WUPDC0" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC0_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC0_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC0_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="2" size="2" name="WUPDC1" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC1_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC1_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC1_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="4" size="2" name="WUPDC2" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC2_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC2_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC2_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="6" size="2" name="WUPDC3" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC3_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC3_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC3_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="8" size="2" name="WUPDC4" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC4_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC4_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC4_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="10" size="2" name="WUPDC5" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC5_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC5_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC5_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="12" size="2" name="WUPDC6" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC6_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC6_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC6_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="14" size="2" name="WUPDC7" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC7_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC7_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC7_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="16" size="2" name="WUPDC8" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC8_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC8_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC8_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="18" size="2" name="WUPDC9" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC9_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC9_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC9_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="20" size="2" name="WUPDC10" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC10_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC10_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC10_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="22" size="2" name="WUPDC11" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC11_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC11_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC11_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="24" size="2" name="WUPDC12" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC12_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC12_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC12_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="26" size="2" name="WUPDC13" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC13_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC13_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC13_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="28" size="2" name="WUPDC14" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC14_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC14_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC14_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="30" size="2" name="WUPDC15" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC15_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC15_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC15_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="PDC2" access="Read/Write" description="Pin DMA/Trigger Configuration 2 register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="WUPDC16" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC16_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC16_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC16_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="2" size="2" name="WUPDC17" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC17_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC17_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC17_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="4" size="2" name="WUPDC18" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC18_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC18_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC18_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="6" size="2" name="WUPDC19" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC19_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC19_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC19_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="8" size="2" name="WUPDC20" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC20_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC20_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC20_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="10" size="2" name="WUPDC21" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC21_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC21_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC21_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="12" size="2" name="WUPDC22" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC22_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC22_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC22_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="14" size="2" name="WUPDC23" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC23_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC23_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC23_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="16" size="2" name="WUPDC24" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC24_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC24_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC24_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="18" size="2" name="WUPDC25" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC25_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC25_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC25_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="20" size="2" name="WUPDC26" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC26_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC26_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC26_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="22" size="2" name="Reserved27" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="Reserved27_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="Reserved27_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="Reserved27_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="24" size="2" name="Reserved28" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="Reserved28_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="Reserved28_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="Reserved28_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="26" size="2" name="WUPDC29" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC29_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC29_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC29_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="28" size="2" name="WUPDC30" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC30_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC30_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC30_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
      <BitField start="30" size="2" name="WUPDC31" description="Wakeup pin configuration for LLWU_Pn">
        <Enum name="WUPDC31_0" start="0" description="External input pin configured as interrupt" />
        <Enum name="WUPDC31_1" start="0x1" description="External input pin configured as DMA request" />
        <Enum name="WUPDC31_2" start="0x2" description="External input pin configured as trigger event" />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="FDC" access="Read/Write" description="Pin Filter DMA/Trigger Configuration register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FILTC1" description="Filter configuration for FILT1">
        <Enum name="FILTC1_0" start="0" description="Filter output configured as interrupt" />
        <Enum name="FILTC1_1" start="0x1" description="Filter output configured as DMA request" />
        <Enum name="FILTC1_2" start="0x2" description="Filter output configured as trigger event" />
      </BitField>
      <BitField start="2" size="2" name="FILTC2" description="Filter configuration for FILT2">
        <Enum name="FILTC2_0" start="0" description="Filter output configured as interrupt" />
        <Enum name="FILTC2_1" start="0x1" description="Filter output configured as DMA request" />
        <Enum name="FILTC2_2" start="0x2" description="Filter output configured as trigger event" />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="PMC" access="Read/Write" description="Pin Mode Configuration register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WUPMC0" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC0_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC0_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="1" size="1" name="WUPMC1" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC1_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC1_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="2" size="1" name="WUPMC2" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC2_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC2_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="3" size="1" name="WUPMC3" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC3_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC3_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="4" size="1" name="WUPMC4" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC4_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC4_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="5" size="1" name="WUPMC5" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC5_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC5_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="6" size="1" name="WUPMC6" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC6_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC6_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="7" size="1" name="WUPMC7" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC7_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC7_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="8" size="1" name="WUPMC8" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC8_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC8_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="9" size="1" name="WUPMC9" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC9_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC9_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="10" size="1" name="WUPMC10" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC10_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC10_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="11" size="1" name="WUPMC11" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC11_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC11_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="12" size="1" name="WUPMC12" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC12_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC12_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="13" size="1" name="WUPMC13" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC13_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC13_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="14" size="1" name="WUPMC14" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC14_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC14_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="15" size="1" name="WUPMC15" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC15_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC15_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="16" size="1" name="WUPMC16" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC16_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC16_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="17" size="1" name="WUPMC17" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC17_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC17_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="18" size="1" name="WUPMC18" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC18_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC18_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="19" size="1" name="WUPMC19" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC19_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC19_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="20" size="1" name="WUPMC20" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC20_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC20_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="21" size="1" name="WUPMC21" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC21_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC21_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="22" size="1" name="WUPMC22" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC22_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC22_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="23" size="1" name="WUPMC23" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC23_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC23_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="24" size="1" name="WUPMC24" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC24_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC24_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="25" size="1" name="WUPMC25" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC25_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC25_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="26" size="1" name="WUPMC26" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC26_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC26_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="27" size="1" name="Reserved27" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="Reserved27_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="Reserved27_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="28" size="1" name="Reserved28" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="Reserved28_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="Reserved28_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="29" size="1" name="WUPMC29" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC29_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC29_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="30" size="1" name="WUPMC30" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC30_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC30_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
      <BitField start="31" size="1" name="WUPMC31" description="Wakeup pin mode for LLWU_Pn">
        <Enum name="WUPMC31_0" start="0" description="External input pin detection active only during LLS/VLLS mode" />
        <Enum name="WUPMC31_1" start="0x1" description="External input pin detection active during all power modes" />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="FMC" access="Read/Write" description="Pin Filter Mode Configuration register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FILTM1" description="Filter Mode for FILT1">
        <Enum name="FILTM1_0" start="0" description="External input pin filter detection active only during LLS/VLLS mode" />
        <Enum name="FILTM1_1" start="0x1" description="External input pin filter detection active during all power modes" />
      </BitField>
      <BitField start="1" size="1" name="FILTM2" description="Filter Mode for FILT2">
        <Enum name="FILTM2_0" start="0" description="External input pin filter detection active only during LLS/VLLS mode" />
        <Enum name="FILTM2_1" start="0x1" description="External input pin filter detection active during all power modes" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MUA" start="0x40025000" description="MUA">
    <Register start="+0" size="4" name="VER" access="ReadOnly" description="Version ID Register" reset_value="0x1010006" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Specification Number">
        <Enum name="FEATURE_0" start="0b000000000000xxx0" description="Standard features implemented" />
        <Enum name="FEATURE_4" start="0b100000000000x0xx" description="Core Control and Status Registers are implemented in both MUA and MUB." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PAR" access="ReadOnly" description="Parameter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PARAMETER" description="This bitfield contains the parameter settings of MUA." />
    </Register>
    <Register start="+0x20+0" size="4" name="TR[0]" access="Read/Write" description="Transmit Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="DATA" />
    </Register>
    <Register start="+0x20+4" size="4" name="TR[1]" access="Read/Write" description="Transmit Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="DATA" />
    </Register>
    <Register start="+0x20+8" size="4" name="TR[2]" access="Read/Write" description="Transmit Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="DATA" />
    </Register>
    <Register start="+0x20+12" size="4" name="TR[3]" access="Read/Write" description="Transmit Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="DATA" />
    </Register>
    <Register start="+0x40+0" size="4" name="RR[0]" access="ReadOnly" description="Receive Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="DATA" />
    </Register>
    <Register start="+0x40+4" size="4" name="RR[1]" access="ReadOnly" description="Receive Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="DATA" />
    </Register>
    <Register start="+0x40+8" size="4" name="RR[2]" access="ReadOnly" description="Receive Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="DATA" />
    </Register>
    <Register start="+0x40+12" size="4" name="RR[3]" access="ReadOnly" description="Receive Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="DATA" />
    </Register>
    <Register start="+0x60" size="4" name="SR" access="Read/Write" description="Status Register" reset_value="0xF00000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="Fn" description="Fn">
        <Enum name="Fn_0" start="0" description="Fn bit in the MUB CR register is written 0 (default)." />
        <Enum name="Fn_1" start="0x1" description="Fn bit in the MUB CR register is written 1." />
      </BitField>
      <BitField start="3" size="1" name="NMIC" description="NMIC">
        <Enum name="NMIC_0" start="0" description="Default" />
        <Enum name="NMIC_1" start="0x1" description="Writing &quot;1&quot; clears the NMI bit in the MUB CR register." />
      </BitField>
      <BitField start="4" size="1" name="EP" description="EP">
        <Enum name="EP_0" start="0" description="The MUA side event is not pending (default)." />
        <Enum name="EP_1" start="0x1" description="The MUA side event is pending." />
      </BitField>
      <BitField start="7" size="1" name="HRIP" description="HRIP">
        <Enum name="HRIP_0" start="0" description="MUB didn't issue hardware reset to Processor A" />
        <Enum name="HRIP_1" start="0x1" description="MUB had initiated a hardware reset to Processor A through HR bit." />
      </BitField>
      <BitField start="8" size="1" name="FUP" description="FUP">
        <Enum name="FUP_0" start="0" description="No flags updated, initiated by the MUA, in progress (default)" />
        <Enum name="FUP_1" start="0x1" description="MUA initiated flags update, processing" />
      </BitField>
      <BitField start="9" size="1" name="RDIP" description="RDIP">
        <Enum name="RDIP_0" start="0" description="Processor B did not exit reset" />
        <Enum name="RDIP_1" start="0x1" description="Processor B exited from reset" />
      </BitField>
      <BitField start="10" size="1" name="RAIP" description="RAIP">
        <Enum name="RAIP_0" start="0" description="Processor B did not enter reset" />
        <Enum name="RAIP_1" start="0x1" description="Processor B entered reset" />
      </BitField>
      <BitField start="11" size="1" name="MURIP" description="MURIP">
        <Enum name="MURIP_0" start="0" description="Processor B did not issue MU reset" />
        <Enum name="MURIP_1" start="0x1" description="Processor B issued MU reset" />
      </BitField>
      <BitField start="12" size="3" name="PM" description="PM">
        <Enum name="RUN" start="0" description="The MUB processor is in Run Mode." />
        <Enum name="COO" start="0x1" description="The MUB processor is in COO Mode." />
        <Enum name="WAIT" start="0x2" description="The MUB processor is in WAIT Mode." />
        <Enum name="STOP" start="0x3" description="The MUB processor is in STOP/VLPS Mode." />
        <Enum name="DSM" start="0x4" description="The MUB processor is in LLS/VLLS Mode." />
      </BitField>
      <BitField start="20" size="4" name="TEn" description="TEn">
        <Enum name="TEn_0" start="0" description="MUA TRn register is not empty." />
        <Enum name="TEn_1" start="0x1" description="MUA TRn register is empty (default)." />
      </BitField>
      <BitField start="24" size="4" name="RFn" description="RFn">
        <Enum name="RFn_0" start="0" description="MUA RRn register is not full (default)." />
        <Enum name="RFn_1" start="0x1" description="MUA RRn register has received data from MUB TRn register and is ready to be read by the MUA." />
      </BitField>
      <BitField start="28" size="4" name="GIPn" description="GIPn">
        <Enum name="GIPn_0" start="0" description="MUA general purpose interrupt n is not pending. (default)" />
        <Enum name="GIPn_1" start="0x1" description="MUA general purpose interrupt n is pending." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="CR" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="Fn" description="Fn">
        <Enum name="Fn_0" start="0" description="Clears the Fn bit in the SR register." />
        <Enum name="Fn_1" start="0x1" description="Sets the Fn bit in the SR register." />
      </BitField>
      <BitField start="3" size="1" name="NMI" description="NMI">
        <Enum name="NMI_0" start="0" description="Non-maskable interrupt is not issued to the Processor B by the Processor A (default)." />
        <Enum name="NMI_1" start="0x1" description="Non-maskable interrupt is issued to the Processor B by the Processor A." />
      </BitField>
      <BitField start="5" size="1" name="MUR" description="MUR">
        <Enum name="MUR_0" start="0" description="N/A. Self clearing bit (default)." />
        <Enum name="MUR_1" start="0x1" description="Asserts the MU reset." />
      </BitField>
      <BitField start="6" size="1" name="RDIE" description="RDIE">
        <Enum name="RDIE_0" start="0" description="Disables Processor A General Purpose Interrupt 3 request due to Processor B reset de-assertion." />
        <Enum name="RDIE_1" start="0x1" description="Enables Processor A General Purpose Interrupt 3 request due to Processor B reset de-assertion." />
      </BitField>
      <BitField start="7" size="1" name="HRIE" description="Processor A hardware reset interrupt enable">
        <Enum name="HRIE_0" start="0" description="Disables Processor A General Purpose Interrupt 3 request due to Processor B issued HR to Processor A." />
        <Enum name="HRIE_1" start="0x1" description="Enables Processor A General Purpose Interrupt 3 request due to Processor B issued HR to Processor A." />
      </BitField>
      <BitField start="11" size="1" name="MURIE" description="MURIE">
        <Enum name="MURIE_0" start="0" description="Disables Processor A-side General Purpose Interrupt 3 request due to MU reset issued by MUB." />
        <Enum name="MURIE_1" start="0x1" description="Enables Processor A-side General Purpose Interrupt 3 request due to MU reset issued by MUB." />
      </BitField>
      <BitField start="12" size="1" name="RAIE" description="RAIE">
        <Enum name="RAIE_0" start="0" description="Disables Processor A-side General Purpose Interrupt 3 request due to Processor B reset assertion." />
        <Enum name="RAIE_1" start="0x1" description="Enables Processor A-side General Purpose Interrupt 3 request due to Processor B reset assertion." />
      </BitField>
      <BitField start="16" size="4" name="GIRn" description="GIRn">
        <Enum name="GIRn_0" start="0" description="MUA General Interrupt n is not requested to the MUB (default)." />
        <Enum name="GIRn_1" start="0x1" description="MUA General Interrupt n is requested to the MUB." />
      </BitField>
      <BitField start="20" size="4" name="TIEn" description="TIEn">
        <Enum name="TIEn_0" start="0" description="Disables MUA Transmit Interrupt n. (default)" />
        <Enum name="TIEn_1" start="0x1" description="Enables MUA Transmit Interrupt n." />
      </BitField>
      <BitField start="24" size="4" name="RIEn" description="RIEn">
        <Enum name="RIEn_0" start="0" description="Disables MUA Receive Interrupt n. (default)" />
        <Enum name="RIEn_1" start="0x1" description="Enables MUA Receive Interrupt n." />
      </BitField>
      <BitField start="28" size="4" name="GIEn" description="GIEn">
        <Enum name="GIEn_0" start="0" description="Disables MUA General Interrupt n. (default)" />
        <Enum name="GIEn_1" start="0x1" description="Enables MUA General Interrupt n." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="CCR" access="Read/Write" description="Core Control Register" reset_value="0" reset_mask="0xFFFFFFFB">
      <BitField start="0" size="1" name="HR" description="HR">
        <Enum name="HR_0" start="0" description="De-assert Hardware reset to the Processor B. (default)" />
        <Enum name="HR_1" start="0x1" description="Assert Hardware reset to the Processor B." />
      </BitField>
      <BitField start="1" size="1" name="HRM" description="When set, HR bit in MUB CCR has no effect">
        <Enum name="HRM_0" start="0" description="HR bit in MUB CCR is not masked, enables the hardware reset to the Processor A (default after hardware reset)." />
        <Enum name="HRM_1" start="0x1" description="HR bit in MUB CCR is masked, disables the hardware reset request to the Processor A." />
      </BitField>
      <BitField start="2" size="1" name="RSTH" description="Processor B Reset Hold">
        <Enum name="RSTH_0" start="0" description="Release Processor B from reset" />
        <Enum name="RSTH_1" start="0x1" description="Hold Processor B in reset" />
      </BitField>
      <BitField start="3" size="1" name="CLKE" description="MUB clock enable">
        <Enum name="CLKE_0" start="0" description="MUB platform clock gated when MUB-side enters a stop mode." />
        <Enum name="CLKE_1" start="0x1" description="MUB platform clock kept running after MUB-side enters a stop mode, until MUA also enters a stop mode." />
      </BitField>
      <BitField start="4" size="2" name="BOOT" description="Slave Processor B Boot Config.">
        <Enum name="BOOT_0" start="0" description="Boot from Dflash base" />
        <Enum name="BOOT_2" start="0x2" description="Boot from CM0+ RAM base" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SIM" start="0x40026000" description="SIM">
    <Register start="+0x4" size="4" name="CHIPCTRL" access="Read/Write" description="Chip Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="2" name="FBSL" description="FLEXBUS security level">
        <Enum name="FBSL_0" start="0" description="All off-chip access(instruction and data) via the Flexbus or sdram are disallowed" />
        <Enum name="FBSL_1" start="0x1" description="All off-chip access(instruction and data) via the Flexbus or sdram are disallowed" />
        <Enum name="FBSL_2" start="0x2" description="off-chip instruction access are disallowed, data access are allowed" />
        <Enum name="FBSL_3" start="0x3" description="off-chip instruction access and data access are allowed" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="SDID" access="Read/Write" description="System Device Identification Register" reset_value="0x500000" reset_mask="0xFF0FF0">
      <BitField start="0" size="4" name="PINID" description="PINID">
        <Enum name="PINID_8" start="0x8" description="176-pin" />
      </BitField>
      <BitField start="7" size="5" name="DIEID" description="DIEID" />
      <BitField start="12" size="4" name="REVID" description="REVID" />
      <BitField start="20" size="4" name="SERIESID" description="SERIESID" />
      <BitField start="24" size="4" name="SUBFAMID" description="SUBFAMID">
        <Enum name="SUBFAMID_0" start="0" description="L3A" />
      </BitField>
      <BitField start="28" size="4" name="FAMID" description="FAMID">
        <Enum name="FAMID_0" start="0" description="K32" />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="FCFG1" access="Read/Write" description="Flash Configuration Register 1" reset_value="0xCAA90400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLASHDIS" description="Flash disable">
        <Enum name="FLASHDIS_0" start="0" description="Flash is enabled" />
        <Enum name="FLASHDIS_1" start="0x1" description="Flash is disabled" />
      </BitField>
      <BitField start="1" size="1" name="FLASHDOZE" description="Flash Doze">
        <Enum name="FLASHDOZE_0" start="0" description="Flash remains enabled during Doze mode" />
        <Enum name="FLASHDOZE_1" start="0x1" description="Flash is disabled for the duration of Doze mode" />
      </BitField>
      <BitField start="2" size="1" name="FLSAUTODISEN" description="Flash auto disable enabled.">
        <Enum name="FLSAUTODISEN_0" start="0" description="Disable flash auto disable function" />
        <Enum name="FLSAUTODISEN_1" start="0x1" description="Enable flash auto disable function" />
      </BitField>
      <BitField start="3" size="11" name="FLSAUTODISWD" description="The clock counter for time period of flash auto disable." />
      <BitField start="16" size="4" name="CORE1_SRAMSIZE" description="The SRAM size for core1 (CM0+)">
        <Enum name="CORE1_SRAMSIZE_9" start="0x9" description="CM0+ has 128 KB SRAM" />
      </BitField>
      <BitField start="20" size="4" name="CORE0_SRAMSIZE" description="The SRAM size for core0 (CM4)">
        <Enum name="CORE0_SRAMSIZE_10" start="0xA" description="CM4 has 256 KB SRAM" />
      </BitField>
      <BitField start="24" size="4" name="CORE1_PFSIZE" description="The flash size for core1 (CM0+)">
        <Enum name="CORE1_PFSIZE_10" start="0xA" description="CM0+ has 256 KB flash size." />
      </BitField>
      <BitField start="28" size="4" name="CORE0_PFSIZE" description="The flash size for core0 (CM4)">
        <Enum name="CORE0_PFSIZE_12" start="0xC" description="CM4 has 1 MB flash size." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="FCFG2" access="ReadOnly" description="Flash Configuration Register 2" reset_value="0" reset_mask="0xC0FFFF">
      <BitField start="16" size="6" name="MAXADDR2" description="Max Address lock" />
      <BitField start="24" size="7" name="MAXADDR01" description="Max Address lock" />
      <BitField start="31" size="1" name="SWAP" description="SWAP">
        <Enum name="SWAP_0" start="0" description="Logical P-flash Block 0 is located at relative address 0x0000" />
        <Enum name="SWAP_1" start="0x1" description="Logical P-flash Block 1 is located at relative address 0x0000" />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="UIDH" access="ReadOnly" description="Unique Identification Register High" reset_value="0" reset_mask="0xFFFF0000">
      <BitField start="0" size="16" name="UID" description="Unique Identification" />
    </Register>
    <Register start="+0x5C" size="4" name="UIDM" access="ReadOnly" description="Unique Identification Register Mid Middle" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="UID" description="Unique Identification" />
    </Register>
    <Register start="+0x60" size="4" name="UIDL" access="ReadOnly" description="Unique Identification Register Mid Low" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="UID" description="Unique Identification" />
    </Register>
    <Register start="+0x70" size="4" name="MISC2" access="Read/Write" description="MISC2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="systick_clk_en" description="Systick clock enable">
        <Enum name="systick_clk_en_0" start="0" description="Systick clock is disabled" />
        <Enum name="systick_clk_en_1" start="0x1" description="Systick clock is enabled" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="USBVREG" start="0x40027000" description="USBVREG">
    <Register start="+0" size="4" name="CTRL" access="Read/Write" description="USB VREG Control Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="VSTBY" description="USB Voltage Regulator in Standby Mode during VLPR and VLPW modes">
        <Enum name="VSTBY_0" start="0" description="USB voltage regulator is not in standby during VLPR and VLPW modes." />
        <Enum name="VSTBY_1" start="0x1" description="USB voltage regulator in standby during VLPR and VLPW modes." />
      </BitField>
      <BitField start="30" size="1" name="SSTBY" description="USB Voltage Regulator in Standby Mode during Stop, VLPS, LLS and VLLS Modes">
        <Enum name="SSTBY_0" start="0" description="USB voltage regulator is not in standby during Stop,VLPS,LLS and VLLS modes." />
        <Enum name="SSTBY_1" start="0x1" description="USB voltage regulator is in standby during Stop,VLPS,LLS and VLLS modes." />
      </BitField>
      <BitField start="31" size="1" name="EN" description="USB Voltage Regulator Enable">
        <Enum name="EN_0" start="0" description="USB voltage regulator is disabled." />
        <Enum name="EN_1" start="0x1" description="USB voltage regulator is enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="CFGCTRL" access="Read/Write" description="USB VREG Configuration Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="URWE" description="USB Voltage Regulator Enable Write Enable">
        <Enum name="URWE_0" start="0" description="CTRL[EN] can not be written." />
        <Enum name="URWE_1" start="0x1" description="CTRL[EN] can be written." />
      </BitField>
      <BitField start="25" size="1" name="UVSWE" description="USB Voltage Regulator VLP Standby Write Enable">
        <Enum name="UVSWE_0" start="0" description="CTRL[VSTBY] cannot be written." />
        <Enum name="UVSWE_1" start="0x1" description="CTRL[VSTBY] can be written." />
      </BitField>
      <BitField start="26" size="1" name="USSWE" description="USB Voltage Rregulator Stop Standby Write Enable">
        <Enum name="USSWE_0" start="0" description="CTRL[SSTBY] field cannot be written." />
        <Enum name="USSWE_1" start="0x1" description="CTRL[SSTBY] can be written." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPM" start="0x40028000" description="SPM">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Specification Number">
        <Enum name="FEATURE_0" start="0" description="Standard features implemented." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="MINOR" />
      <BitField start="24" size="8" name="MAJOR" description="MAJOR" />
    </Register>
    <Register start="+0x8" size="4" name="RSR" access="ReadOnly" description="Regulator Status Register" reset_value="0x4000003" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="REGSEL" description="REGSEL" />
      <BitField start="16" size="5" name="MCUPMSTAT" description="MCU Power Mode Status">
        <Enum name="MCUPMSTAT_1" start="0x1" description="Last Low Power mode is STOP." />
        <Enum name="MCUPMSTAT_2" start="0x2" description="Last Low Power mode is VLPS." />
        <Enum name="MCUPMSTAT_4" start="0x4" description="Last Low Power mode is LLS." />
        <Enum name="MCUPMSTAT_8" start="0x8" description="Last Low Power mode is VLLS23." />
        <Enum name="MCUPMSTAT_16" start="0x10" description="Last Low Power mode is VLLS01." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="RCTRL" access="Read/Write" description="Run Control Register" reset_value="0x3" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="REGSEL" description="REGSEL" />
    </Register>
    <Register start="+0x14" size="4" name="LPCTRL" access="Read/Write" description="Low Power Control Register" reset_value="0x3" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="REGSEL" description="REGSEL" />
    </Register>
    <Register start="+0x100" size="4" name="CORERCNFG" access="Read/Write" description="CORE LDO RUN Configuration Register" reset_value="0x70000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="VDDIOVDDMEN" description="VDDIOVDDMEN">
        <Enum name="VDDIOVDDMEN_0" start="0" description="VDDIO voltage monitor disabled in run modes." />
        <Enum name="VDDIOVDDMEN_1" start="0x1" description="VDDIO voltage monitor enabled in run modes." />
      </BitField>
      <BitField start="17" size="1" name="USBVDDMEN" description="USBVDDMEN">
        <Enum name="USBVDDMEN_0" start="0" description="USB voltage monitor disabled in run modes." />
        <Enum name="USBVDDMEN_1" start="0x1" description="USB voltage monitor enabled in run modes." />
      </BitField>
      <BitField start="18" size="1" name="RTCVDDMEN" description="RTCVDDMEN">
        <Enum name="RTCVDDMEN_0" start="0" description="RTC voltage monitor disabled in run modes." />
        <Enum name="RTCVDDMEN_1" start="0x1" description="RTC voltage monitor enabled in run modes." />
      </BitField>
    </Register>
    <Register start="+0x104" size="4" name="CORELPCNFG" access="Read/Write" description="CORE LDO Low Power Configuration register" reset_value="0x74000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="LPSEL" description="LPSEL">
        <Enum name="LPSEL_0" start="0" description="Core LDO enters low power state in VLP/Stop modes." />
        <Enum name="LPSEL_1" start="0x1" description="Core LDO remains in high power state in VLP/Stop modes. If LPSEL = 1 in a low power mode then BGEN must also be set to 1." />
      </BitField>
      <BitField start="2" size="1" name="BGEN" description="Bandgap Enable In Low Power Mode Operation">
        <Enum name="BGEN_0" start="0" description="Bandgap is disabled in STOP/VLP/LLS and VLLS modes." />
        <Enum name="BGEN_1" start="0x1" description="Bandgap remains enabled in STOP/VLP/LLS and VLLS modes." />
      </BitField>
      <BitField start="3" size="1" name="BGBEN" description="Bandgap Buffer Enable">
        <Enum name="BGBEN_0" start="0" description="Bandgap buffer not enabled" />
        <Enum name="BGBEN_1" start="0x1" description="Bandgap buffer enabled BGEN must be set when this bit is also set." />
      </BitField>
      <BitField start="4" size="1" name="BGBDS" description="Bandgap Buffer Drive Select">
        <Enum name="BGBDS_0" start="0" description="Low Drive" />
        <Enum name="BGBDS_1" start="0x1" description="High Drive" />
      </BitField>
      <BitField start="7" size="1" name="LPOEN" description="LPO Enabled">
        <Enum name="LPOEN_0" start="0" description="LPO is disabled in VLLS0/1 modes." />
        <Enum name="LPOEN_1" start="0x1" description="LPO remains enabled in VLLS0/1 modes." />
      </BitField>
      <BitField start="8" size="1" name="POREN" description="POR Enabled">
        <Enum name="POREN_0" start="0" description="POR brownout is disabled in VLLS0/1 mode." />
        <Enum name="POREN_1" start="0x1" description="POR brownout remains enabled in VLLS0/1 mode." />
      </BitField>
      <BitField start="9" size="1" name="LVDEN" description="LVD Enabled">
        <Enum name="LVDEN_0" start="0" description="LVD/HVD is disabled in low power modes." />
        <Enum name="LVDEN_1" start="0x1" description="LVD/HVD remains enabled in low power modes. BGEN must be set when this bit is also set." />
      </BitField>
      <BitField start="14" size="1" name="LPHIDRIVE" description="LPHIDRIVE">
        <Enum name="LPHIDRIVE_0" start="0" description="High Drive disabled." />
        <Enum name="LPHIDRIVE_1" start="0x1" description="High Drive enabled." />
      </BitField>
      <BitField start="15" size="1" name="ALLREFEN" description="All Reference Enable. This bit only has an affect in VLLS0/1.">
        <Enum name="ALLREFEN_0" start="0" description="All references are disabled in VLLS0/1." />
        <Enum name="ALLREFEN_1" start="0x1" description="All references are enabled in VLLS0/1." />
      </BitField>
      <BitField start="16" size="1" name="VDDIOVDDMEN" description="VDDIOVDDMEN">
        <Enum name="VDDIOVDDMEN_0" start="0" description="VDDIO voltage monitor disabled in lp modes." />
        <Enum name="VDDIOVDDMEN_1" start="0x1" description="VDDIO voltage monitor enabled in lp modes. Note: voltage monitor is always disabled in VLLS0/1 modes." />
      </BitField>
      <BitField start="17" size="1" name="USBVDDMEN" description="USBVDDMEN">
        <Enum name="USBVDDMEN_0" start="0" description="USB voltage monitor disabled in lp modes." />
        <Enum name="USBVDDMEN_1" start="0x1" description="USB voltage monitor enabled in lp modes. Note: voltage monitor is always disabled in VLLS0/1 modes." />
      </BitField>
      <BitField start="18" size="1" name="RTCVDDMEN" description="RTCVDDMEN">
        <Enum name="RTCVDDMEN_0" start="0" description="RTC voltage monitor disabled in lp modes." />
        <Enum name="RTCVDDMEN_1" start="0x1" description="RTC voltage monitor enabled in lp modes. Note: voltage monitor is always disabled in VLLS0/1 modes." />
      </BitField>
    </Register>
    <Register start="+0x108" size="4" name="CORESC" access="Read/Write" description="Core LDO Status And Control register" reset_value="0x4" reset_mask="0xF8FFC0FF">
      <BitField start="1" size="1" name="VSEL_OFFSET" description="Voltage Offset Select">
        <Enum name="VSEL_OFFSET_0" start="0" description="Core LDO offset not applied." />
        <Enum name="VSEL_OFFSET_1" start="0x1" description="Core LDO offset is applied." />
      </BitField>
      <BitField start="2" size="1" name="REGONS" description="CORE LDO Regulator in Run Regulation Status">
        <Enum name="REGONS_0" start="0" description="Regulator is in low power state or in transition to/from it." />
        <Enum name="REGONS_1" start="0x1" description="Regulator is in high power state." />
      </BitField>
      <BitField start="3" size="1" name="ACKISO" description="Acknowledge Isolation">
        <Enum name="ACKISO_0" start="0" description="Peripherals and I/O pads are in normal run state." />
        <Enum name="ACKISO_1" start="0x1" description="Certain peripherals and I/O pads are in a isolated and latched state." />
      </BitField>
      <BitField start="8" size="6" name="TRIM" description="Core LDO Regulator TRIM value" />
      <BitField start="16" size="1" name="VDDIOOVRIDE" description="VDDIOOVRIDE">
        <Enum name="VDDIOOVRIDE_0" start="0" description="VDDIOOK status set to 1'b0." />
        <Enum name="VDDIOOVRIDE_1" start="0x1" description="VDDIOOK status set to 1'b1." />
      </BitField>
      <BitField start="17" size="1" name="USBOVRIDE" description="USBOVRIDE">
        <Enum name="USBOVRIDE_0" start="0" description="USBVDDOK status set to 1'b0." />
        <Enum name="USBOVRIDE_1" start="0x1" description="USBVDDOK status set to 1'b1." />
      </BitField>
      <BitField start="18" size="1" name="RTCOVRIDE" description="RTCOVRIDE">
        <Enum name="RTCOVRIDE_0" start="0" description="RTCVDDOK status set to 1'b0." />
        <Enum name="RTCOVRIDE_1" start="0x1" description="RTCVDDOK status set to 1'b1." />
      </BitField>
      <BitField start="24" size="1" name="VDDIOOK" description="VDDIOOK" />
      <BitField start="25" size="1" name="USBVDDOK" description="USBVDDOK" />
      <BitField start="26" size="1" name="RTCVDDOK" description="RTCVDDOK" />
    </Register>
    <Register start="+0x10C" size="4" name="LVDSC1" access="Read/Write" description="Low Voltage Detect Status and Control 1 register" reset_value="0x100010" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="COREVDD_LVDRE" description="Core Low-Voltage Detect Reset Enable">
        <Enum name="COREVDD_LVDRE_0" start="0" description="COREVDD_LVDF does not generate hardware resets" />
        <Enum name="COREVDD_LVDRE_1" start="0x1" description="Force an MCU reset when CORE_LVDF = 1" />
      </BitField>
      <BitField start="5" size="1" name="COREVDD_LVDIE" description="Low-Voltage Detect Interrupt Enable">
        <Enum name="COREVDD_LVDIE_0" start="0" description="Hardware interrupt disabled (use polling)" />
        <Enum name="COREVDD_LVDIE_1" start="0x1" description="Request a hardware interrupt when LVDF = 1" />
      </BitField>
      <BitField start="6" size="1" name="COREVDD_LVDACK" description="Low-Voltage Detect Acknowledge" />
      <BitField start="7" size="1" name="COREVDD_LVDF" description="Low-Voltage Detect Flag">
        <Enum name="COREVDD_LVDF_0" start="0" description="Low-voltage event not detected" />
        <Enum name="COREVDD_LVDF_1" start="0x1" description="Low-voltage event detected" />
      </BitField>
      <BitField start="16" size="2" name="VDD_LVDV" description="VDD Low-Voltage Detect Voltage Select">
        <Enum name="VDD_LVDV_0" start="0" description="Low trip point selected (V LVD = V LVDL )" />
        <Enum name="VDD_LVDV_1" start="0x1" description="High trip point selected (V LVD = V LVDH )" />
      </BitField>
      <BitField start="20" size="1" name="VDD_LVDRE" description="VDD Low-Voltage Detect Reset Enable">
        <Enum name="VDD_LVDRE_0" start="0" description="VDD_LVDF does not generate hardware resets" />
        <Enum name="VDD_LVDRE_1" start="0x1" description="Force an MCU reset when VDD_LVDF = 1" />
      </BitField>
      <BitField start="21" size="1" name="VDD_LVDIE" description="VDD Low-Voltage Detect Interrupt Enable">
        <Enum name="VDD_LVDIE_0" start="0" description="Hardware interrupt disabled (use polling)" />
        <Enum name="VDD_LVDIE_1" start="0x1" description="Request a hardware interrupt when VDD_LVDF = 1" />
      </BitField>
      <BitField start="22" size="1" name="VDD_LVDACK" description="VDD Low-Voltage Detect Acknowledge" />
      <BitField start="23" size="1" name="VDD_LVDF" description="VDD Low-Voltage Detect Flag">
        <Enum name="VDD_LVDF_0" start="0" description="Low-voltage event not detected" />
        <Enum name="VDD_LVDF_1" start="0x1" description="Low-voltage event detected" />
      </BitField>
    </Register>
    <Register start="+0x110" size="4" name="LVDSC2" access="Read/Write" description="Low Voltage Detect Status and Control 2 register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="2" name="VDD_LVWV" description="VDD Low-Voltage Warning Voltage Select">
        <Enum name="VDD_LVWV_0" start="0" description="Low trip point selected (V LVW = VLVW1)" />
        <Enum name="VDD_LVWV_1" start="0x1" description="Mid 1 trip point selected (V LVW = VLVW2)" />
        <Enum name="VDD_LVWV_2" start="0x2" description="Mid 2 trip point selected (V LVW = VLVW3)" />
        <Enum name="VDD_LVWV_3" start="0x3" description="High trip point selected (V LVW = VLVW4)" />
      </BitField>
      <BitField start="21" size="1" name="VDD_LVWIE" description="VDD Low-Voltage Warning Interrupt Enable">
        <Enum name="VDD_LVWIE_0" start="0" description="Hardware interrupt disabled (use polling)" />
        <Enum name="VDD_LVWIE_1" start="0x1" description="Request a hardware interrupt when VDD_LVWF = 1" />
      </BitField>
      <BitField start="22" size="1" name="VDD_LVWACK" description="VDD Low-Voltage Warning Acknowledge" />
      <BitField start="23" size="1" name="VDD_LVWF" description="VDD Low-Voltage Warning Flag">
        <Enum name="VDD_LVWF_0" start="0" description="Low-voltage warning event not detected" />
        <Enum name="VDD_LVWF_1" start="0x1" description="Low-voltage warning event detected" />
      </BitField>
    </Register>
    <Register start="+0x114" size="4" name="HVDSC1" access="Read/Write" description="High Voltage Detect Status And Control 1 register" reset_value="0x10000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="VDD_HVDV" description="VDD High-Voltage Detect Voltage Select">
        <Enum name="VDD_HVDV_0" start="0" description="Low trip point selected (V VDD = V VDD_HVDL )" />
        <Enum name="VDD_HVDV_1" start="0x1" description="High trip point selected (V VDD = V VDD_HVDH )" />
      </BitField>
      <BitField start="20" size="1" name="VDD_HVDRE" description="VDD High-Voltage Detect Reset Enable">
        <Enum name="VDD_HVDRE_0" start="0" description="VDD HVDF does not generate hardware resets" />
        <Enum name="VDD_HVDRE_1" start="0x1" description="Force an MCU reset when VDD_HVDF = 1" />
      </BitField>
      <BitField start="21" size="1" name="VDD_HVDIE" description="VDD High-Voltage Detect Interrupt Enable">
        <Enum name="VDD_HVDIE_0" start="0" description="Hardware interrupt disabled (use polling)" />
        <Enum name="VDD_HVDIE_1" start="0x1" description="Request a hardware interrupt when HVDF = 1" />
      </BitField>
      <BitField start="22" size="1" name="VDD_HVDACK" description="VDD High-Voltage Detect Acknowledge" />
      <BitField start="23" size="1" name="VDD_HVDF" description="VDD High-Voltage Detect Flag">
        <Enum name="VDD_HVDF_0" start="0" description="Vdd High-voltage event not detected" />
        <Enum name="VDD_HVDF_1" start="0x1" description="Vdd High-voltage event detected" />
      </BitField>
    </Register>
    <Register start="+0x200" size="4" name="AUXLDOLPCNFG" access="Read/Write" description="AUX LDO Low Power Configuration register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="LPSEL" description="LPSEL">
        <Enum name="LPSEL_0" start="0" description="AUX LDO regulator enters low power state in VLP/Stop modes." />
        <Enum name="LPSEL_1" start="0x1" description="AUX LDO regulator remains in high power state in VLP/Stop modes." />
      </BitField>
    </Register>
    <Register start="+0x204" size="4" name="AUXLDOSC" access="Read/Write" description="AUX LDO Status And Control register" reset_value="0x20" reset_mask="0xFFFFE0FF">
      <BitField start="0" size="1" name="AUXREGVSEL" description="Auxiliary Regulator Voltage Select">
        <Enum name="AUXREGVSEL_0" start="0" description="Regulate to 1.8V." />
        <Enum name="AUXREGVSEL_1" start="0x1" description="Regulate to 1.5V." />
      </BitField>
      <BitField start="1" size="1" name="AUXREGVSEL_OFFSET" description="Auxiliary Regulator Offset Voltage Select">
        <Enum name="AUXREGVSEL_OFFSET_0" start="0" description="The AUXREG offset is not applied." />
        <Enum name="AUXREGVSEL_OFFSET_1" start="0x1" description="The AUXREG offset is applied." />
      </BitField>
      <BitField start="8" size="5" name="AUXTRIM" description="Auxiliary Regulator TRIM value" />
      <BitField start="16" size="3" name="IOSSSEL" description="IO 1.8 Reg Soft Start Select">
        <Enum name="IOSSSEL_0" start="0" description="Soft Start duration set to 110us." />
        <Enum name="IOSSSEL_1" start="0x1" description="Soft Start duration set to 95us." />
        <Enum name="IOSSSEL_2" start="0x2" description="Soft Start duration set to 60us." />
        <Enum name="IOSSSEL_3" start="0x3" description="Soft Start duration set to 48us." />
        <Enum name="IOSSSEL_4" start="0x4" description="Soft Start duration set to 38us." />
        <Enum name="IOSSSEL_5" start="0x5" description="Soft Start duration set to 30us." />
        <Enum name="IOSSSEL_6" start="0x6" description="Soft Start duration set to 24us." />
        <Enum name="IOSSSEL_7" start="0x7" description="Soft Start duration set to 17us." />
      </BitField>
    </Register>
    <Register start="+0x304" size="4" name="DCDCSC" access="Read/Write" description="DCDC Status Control Register" reset_value="0x4180000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="DCDC_DISABLE_AUTO_CLK_SWITCH" description="DCDC_DISABLE_AUTO_CLK_SWITCH" />
      <BitField start="2" size="1" name="DCDC_SEL_CLK" description="DCDC_SEL_CLK" />
      <BitField start="3" size="1" name="DCDC_PWD_OSC_INT" description="DCDC_PWD_OSC_INT" />
      <BitField start="10" size="2" name="DCDC_VBAT_DIV_CTRL" description="DCDC_VBAT_DIV_CTRL">
        <Enum name="DCDC_VBAT_DIV_CTRL_0" start="0" description="OFF" />
        <Enum name="DCDC_VBAT_DIV_CTRL_1" start="0x1" description="VBAT" />
        <Enum name="DCDC_VBAT_DIV_CTRL_2" start="0x2" description="VBAT / 2" />
        <Enum name="DCDC_VBAT_DIV_CTRL_3" start="0x3" description="VBAT / 4" />
      </BitField>
      <BitField start="25" size="1" name="DCDC_LESS_I" description="DCDC_LESS_I" />
      <BitField start="26" size="1" name="PWD_CMP_OFFSET" description="PWD_CMP_OFFSET" />
      <BitField start="30" size="1" name="CLKFLT_FAULT" description="DCDC CLKFLT Fault Status Flag" />
      <BitField start="31" size="1" name="DCDC_STS_DC_OK" description="DCDC_STS_DC_OK" />
    </Register>
    <Register start="+0x30C" size="4" name="DCDCC1" access="Read/Write" description="DCDC Control Register 1" reset_value="0x5F001C" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="POSLIMIT_BUCK_IN" description="POSLIMIT_BUCK_IN" />
      <BitField start="26" size="1" name="DCDC_LOOPCTRL_EN_CM_HYST" description="DCDC_LOOPCTRL_EN_CM_HYST" />
      <BitField start="27" size="1" name="DCDC_LOOPCTRL_EN_DF_HYST" description="DCDC_LOOPCTRL_EN_DF_HYST" />
    </Register>
    <Register start="+0x310" size="4" name="DCDCC2" access="Read/Write" description="DCDC Control Register 2" reset_value="0x4009" reset_mask="0xFFFFFFFF">
      <BitField start="13" size="1" name="DCDC_LOOPCTRL_HYST_SIGN" description="DCDC_LOOPCTRL_HYST_SIGN" />
      <BitField start="15" size="1" name="DCDC_BATTMONITOR_EN_BATADJ" description="DCDC_BATTMONITOR_EN_BATADJ" />
      <BitField start="16" size="10" name="DCDC_BATTMONITOR_BATT_VAL" description="DCDC_BATTMONITOR_BATT_VAL" />
    </Register>
    <Register start="+0x314" size="4" name="DCDCC3" access="Read/Write" description="DCDC Control Register 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DCDC_BYPASS_ADC_MEAS" description="DCDC_BYPASS_ADC_MEAS" />
      <BitField start="2" size="3" name="DCDC_VBAT_VALUE" description="DCDC_VBAT_VALUE" />
      <BitField start="16" size="4" name="DCDC_VDD1P2CTRL_ADJTN" description="DCDC_VDD1P2CTRL_ADJTN" />
      <BitField start="24" size="1" name="DCDC_MINPWR_DC_HALFCLK" description="DCDC_MINPWR_DC_HALFCLK" />
      <BitField start="25" size="1" name="DCDC_MINPWR_EXTRA_DOUBLE_FETS" description="DCDC_MINPWR_EXTRA_DOUBLE_FETS" />
      <BitField start="26" size="1" name="DCDC_MINPWR_DOUBLE_FETS" description="DCDC_MINPWR_DOUBLE_FETS" />
      <BitField start="27" size="1" name="DCDC_MINPWR_HALF_FETS" description="DCDC_MINPWR_HALF_FETS" />
      <BitField start="30" size="1" name="DCDC_VDD1P2CTRL_DISABLE_STEP" description="DCDC_VDD1P2CTRL_DISABLE_STEP" />
      <BitField start="31" size="1" name="DCDC_VDD1P8CTRL_DISABLE_STEP" description="DCDC_VDD1P8CTRL_DISABLE_STEP" />
    </Register>
    <Register start="+0x318" size="4" name="DCDCC4" access="Read/Write" description="DCDC Control Register 4" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="INTEGRATOR_VALUE" description="INTEGRATOR VALUE" />
      <BitField start="19" size="1" name="INTEGRATOR_VALUE_SELECT" description="INTEGRATOR VALUE SELECT">
        <Enum name="INTEGRATOR_VALUE_SELECT_0" start="0" description="Select the saved value in hardware" />
        <Enum name="INTEGRATOR_VALUE_SELECT_1" start="0x1" description="Select the integrator value in this register" />
      </BitField>
      <BitField start="20" size="1" name="PULSE_RUN_SPEEDUP" description="PULSE RUN SPEEDUP" />
    </Register>
    <Register start="+0x320" size="4" name="DCDCC6" access="Read/Write" description="DCDC Control Register 6" reset_value="0xD000608" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DCDC_VDD1P8CTRL_TRG" description="DCDC_VDD1P8CTRL_TRG" />
      <BitField start="8" size="4" name="DCDC_VDD1P2CTRL_TRG_BUCK" description="DCDC_VDD1P2CTRL_TRG_BUCK" />
      <BitField start="24" size="4" name="DCDC_HSVDD_TRIM" description="DCDC_HSVDD_TRIM" />
    </Register>
    <Register start="+0x40C" size="4" name="LPREQPINCNTRL" access="Read/Write" description="LP Request Pin Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LPREQOE" description="Low Power Request Output Enable Register">
        <Enum name="LPREQOE_0" start="0" description="Low Power request output pin not enabled." />
        <Enum name="LPREQOE_1" start="0x1" description="Low Power request output pin enabled." />
      </BitField>
      <BitField start="1" size="1" name="POLARITY" description="Low Power Request Output Pin Polarity Control Register">
        <Enum name="POLARITY_0" start="0" description="High true polarity." />
        <Enum name="POLARITY_1" start="0x1" description="Low true polarity." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TRGMUX0" start="0x40029000" description="TRGMUX">
    <Register start="+0" size="4" name="TRGMUX_DMAMUX0" access="Read/Write" description="TRGMUX TRGMUX_DMAMUX0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select" />
      <BitField start="16" size="6" name="SEL2" description="Trigger MUX Input 2 Source Select" />
      <BitField start="24" size="6" name="SEL3" description="Trigger MUX Input 3 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="TRGMUX_LPIT0" access="Read/Write" description="TRGMUX TRGMUX_LPIT0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select" />
      <BitField start="16" size="6" name="SEL2" description="Trigger MUX Input 2 Source Select" />
      <BitField start="24" size="6" name="SEL3" description="Trigger MUX Input 3 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="TRGMUX_TPM0" access="Read/Write" description="TRGMUX TRGMUX_TPM0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select" />
      <BitField start="16" size="6" name="SEL2" description="Trigger MUX Input 2 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="TRGMUX_TPM1" access="Read/Write" description="TRGMUX TRGMUX_TPM1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select" />
      <BitField start="16" size="6" name="SEL2" description="Trigger MUX Input 2 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="TRGMUX_TPM2" access="Read/Write" description="TRGMUX TRGMUX_TPM2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select" />
      <BitField start="16" size="6" name="SEL2" description="Trigger MUX Input 2 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="TRGMUX_FLEXIO0" access="Read/Write" description="TRGMUX TRGMUX_FLEXIO0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select" />
      <BitField start="16" size="6" name="SEL2" description="Trigger MUX Input 2 Source Select" />
      <BitField start="24" size="6" name="SEL3" description="Trigger MUX Input 3 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="TRGMUX_LPI2C0" access="Read/Write" description="TRGMUX TRGMUX_LPI2C0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="TRGMUX_LPI2C1" access="Read/Write" description="TRGMUX TRGMUX_LPI2C1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="TRGMUX_LPI2C2" access="Read/Write" description="TRGMUX TRGMUX_LPI2C2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="TRGMUX_LPSPI0" access="Read/Write" description="TRGMUX TRGMUX_LPSPI0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="TRGMUX_LPSPI1" access="Read/Write" description="TRGMUX TRGMUX_LPSPI1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="TRGMUX_LPSPI2" access="Read/Write" description="TRGMUX TRGMUX_LPSPI2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="TRGMUX_LPUART0" access="Read/Write" description="TRGMUX TRGMUX_LPUART0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="TRGMUX_LPUART1" access="Read/Write" description="TRGMUX TRGMUX_LPUART1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="TRGMUX_LPUART2" access="Read/Write" description="TRGMUX TRGMUX_LPUART2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="TRGMUX_LPADC0" access="Read/Write" description="TRGMUX TRGMUX_LPADC0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select" />
      <BitField start="16" size="6" name="SEL2" description="Trigger MUX Input 2 Source Select" />
      <BitField start="24" size="6" name="SEL3" description="Trigger MUX Input 3 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="TRGMUX_LPCMP0" access="Read/Write" description="TRGMUX TRGMUX_LPCMP0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="TRGMUX_LPDAC0" access="Read/Write" description="TRGMUX TRGMUX_LPDAC0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="TRGMUX_DMAMUX1" access="Read/Write" description="TRGMUX TRGMUX_DMAMUX1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select" />
      <BitField start="16" size="6" name="SEL2" description="Trigger MUX Input 2 Source Select" />
      <BitField start="24" size="6" name="SEL3" description="Trigger MUX Input 3 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="TRGMUX_LPIT1" access="Read/Write" description="TRGMUX TRGMUX_LPIT1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select" />
      <BitField start="16" size="6" name="SEL2" description="Trigger MUX Input 2 Source Select" />
      <BitField start="24" size="6" name="SEL3" description="Trigger MUX Input 3 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="TRGMUX_TPM3" access="Read/Write" description="TRGMUX TRGMUX_TPM3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select" />
      <BitField start="16" size="6" name="SEL2" description="Trigger MUX Input 2 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="TRGMUX_LPI2C3" access="Read/Write" description="TRGMUX TRGMUX_LPI2C3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="TRGMUX_LPSPI3" access="Read/Write" description="TRGMUX TRGMUX_LPSPI3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="TRGMUX_LPUART3" access="Read/Write" description="TRGMUX TRGMUX_LPUART3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="TRGMUX_LPCMP1" access="Read/Write" description="TRGMUX TRGMUX_LPCMP1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="WDOG0" start="0x4002A000" description="WDOG">
    <Register start="+0" size="4" name="CS" access="Read/Write" description="Watchdog Control and Status Register" reset_value="0x2980" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="STOP" description="Stop Enable">
        <Enum name="STOP_0" start="0" description="Watchdog disabled in chip stop mode." />
        <Enum name="STOP_1" start="0x1" description="Watchdog enabled in chip stop mode." />
      </BitField>
      <BitField start="1" size="1" name="WAIT" description="Wait Enable">
        <Enum name="WAIT_0" start="0" description="Watchdog disabled in chip wait mode." />
        <Enum name="WAIT_1" start="0x1" description="Watchdog enabled in chip wait mode." />
      </BitField>
      <BitField start="2" size="1" name="DBG" description="Debug Enable">
        <Enum name="DBG_0" start="0" description="Watchdog disabled in chip debug mode." />
        <Enum name="DBG_1" start="0x1" description="Watchdog enabled in chip debug mode." />
      </BitField>
      <BitField start="3" size="2" name="TST" description="Watchdog Test">
        <Enum name="TST_0" start="0" description="Watchdog test mode disabled." />
        <Enum name="TST_1" start="0x1" description="Watchdog user mode enabled. (Watchdog test mode disabled.) After testing the watchdog, software should use this setting to indicate that the watchdog is functioning normally in user mode." />
        <Enum name="TST_2" start="0x2" description="Watchdog test mode enabled, only the low byte is used. CNT[CNTLOW] is compared with TOVAL[TOVALLOW]." />
        <Enum name="TST_3" start="0x3" description="Watchdog test mode enabled, only the high byte is used. CNT[CNTHIGH] is compared with TOVAL[TOVALHIGH]." />
      </BitField>
      <BitField start="5" size="1" name="UPDATE" description="Allow updates">
        <Enum name="UPDATE_0" start="0" description="Updates not allowed. After the initial configuration, the watchdog cannot be later modified without forcing a reset." />
        <Enum name="UPDATE_1" start="0x1" description="Updates allowed. Software can modify the watchdog configuration registers within 128 bus clocks after performing the unlock write sequence." />
      </BitField>
      <BitField start="6" size="1" name="INT" description="Watchdog Interrupt">
        <Enum name="INT_0" start="0" description="Watchdog interrupts are disabled. Watchdog resets are not delayed." />
        <Enum name="INT_1" start="0x1" description="Watchdog interrupts are enabled. Watchdog resets are delayed by 128 bus clocks from the interrupt vector fetch." />
      </BitField>
      <BitField start="7" size="1" name="EN" description="Watchdog Enable">
        <Enum name="EN_0" start="0" description="Watchdog disabled." />
        <Enum name="EN_1" start="0x1" description="Watchdog enabled." />
      </BitField>
      <BitField start="8" size="2" name="CLK" description="Watchdog Clock">
        <Enum name="CLK_0" start="0" description="Bus clock" />
        <Enum name="CLK_1" start="0x1" description="LPO clock" />
        <Enum name="CLK_2" start="0x2" description="INTCLK (internal clock)" />
        <Enum name="CLK_3" start="0x3" description="ERCLK (external reference clock)" />
      </BitField>
      <BitField start="10" size="1" name="RCS" description="Reconfiguration Success">
        <Enum name="RCS_0" start="0" description="Reconfiguring WDOG." />
        <Enum name="RCS_1" start="0x1" description="Reconfiguration is successful." />
      </BitField>
      <BitField start="11" size="1" name="ULK" description="Unlock status">
        <Enum name="ULK_0" start="0" description="WDOG is locked." />
        <Enum name="ULK_1" start="0x1" description="WDOG is unlocked." />
      </BitField>
      <BitField start="12" size="1" name="PRES" description="Watchdog prescaler">
        <Enum name="PRES_0" start="0" description="256 prescaler disabled." />
        <Enum name="PRES_1" start="0x1" description="256 prescaler enabled." />
      </BitField>
      <BitField start="13" size="1" name="CMD32EN" description="Enables or disables WDOG support for 32-bit (otherwise 16-bit or 8-bit) refresh/unlock command write words">
        <Enum name="CMD32EN_0" start="0" description="Disables support for 32-bit refresh/unlock command write words. Only 16-bit or 8-bit is supported." />
        <Enum name="CMD32EN_1" start="0x1" description="Enables support for 32-bit refresh/unlock command write words. 16-bit or 8-bit is NOT supported." />
      </BitField>
      <BitField start="14" size="1" name="FLG" description="Watchdog Interrupt Flag">
        <Enum name="FLG_0" start="0" description="No interrupt occurred." />
        <Enum name="FLG_1" start="0x1" description="An interrupt occurred." />
      </BitField>
      <BitField start="15" size="1" name="WIN" description="Watchdog Window">
        <Enum name="WIN_0" start="0" description="Window mode disabled." />
        <Enum name="WIN_1" start="0x1" description="Window mode enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="CNT" access="Read/Write" description="Watchdog Counter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CNTLOW" description="Low byte of the Watchdog Counter" />
      <BitField start="8" size="8" name="CNTHIGH" description="High byte of the Watchdog Counter" />
    </Register>
    <Register start="+0x8" size="4" name="TOVAL" access="Read/Write" description="Watchdog Timeout Value Register" reset_value="0x400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TOVALLOW" description="Low byte of the timeout value" />
      <BitField start="8" size="8" name="TOVALHIGH" description="High byte of the timeout value" />
    </Register>
    <Register start="+0xC" size="4" name="WIN" access="Read/Write" description="Watchdog Window Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WINLOW" description="Low byte of Watchdog Window" />
      <BitField start="8" size="8" name="WINHIGH" description="High byte of Watchdog Window" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="WDOG1" start="0x41026000" description="WDOG">
    <Register start="+0" size="4" name="CS" access="Read/Write" description="Watchdog Control and Status Register" reset_value="0x2980" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="STOP" description="Stop Enable">
        <Enum name="STOP_0" start="0" description="Watchdog disabled in chip stop mode." />
        <Enum name="STOP_1" start="0x1" description="Watchdog enabled in chip stop mode." />
      </BitField>
      <BitField start="1" size="1" name="WAIT" description="Wait Enable">
        <Enum name="WAIT_0" start="0" description="Watchdog disabled in chip wait mode." />
        <Enum name="WAIT_1" start="0x1" description="Watchdog enabled in chip wait mode." />
      </BitField>
      <BitField start="2" size="1" name="DBG" description="Debug Enable">
        <Enum name="DBG_0" start="0" description="Watchdog disabled in chip debug mode." />
        <Enum name="DBG_1" start="0x1" description="Watchdog enabled in chip debug mode." />
      </BitField>
      <BitField start="3" size="2" name="TST" description="Watchdog Test">
        <Enum name="TST_0" start="0" description="Watchdog test mode disabled." />
        <Enum name="TST_1" start="0x1" description="Watchdog user mode enabled. (Watchdog test mode disabled.) After testing the watchdog, software should use this setting to indicate that the watchdog is functioning normally in user mode." />
        <Enum name="TST_2" start="0x2" description="Watchdog test mode enabled, only the low byte is used. CNT[CNTLOW] is compared with TOVAL[TOVALLOW]." />
        <Enum name="TST_3" start="0x3" description="Watchdog test mode enabled, only the high byte is used. CNT[CNTHIGH] is compared with TOVAL[TOVALHIGH]." />
      </BitField>
      <BitField start="5" size="1" name="UPDATE" description="Allow updates">
        <Enum name="UPDATE_0" start="0" description="Updates not allowed. After the initial configuration, the watchdog cannot be later modified without forcing a reset." />
        <Enum name="UPDATE_1" start="0x1" description="Updates allowed. Software can modify the watchdog configuration registers within 128 bus clocks after performing the unlock write sequence." />
      </BitField>
      <BitField start="6" size="1" name="INT" description="Watchdog Interrupt">
        <Enum name="INT_0" start="0" description="Watchdog interrupts are disabled. Watchdog resets are not delayed." />
        <Enum name="INT_1" start="0x1" description="Watchdog interrupts are enabled. Watchdog resets are delayed by 128 bus clocks from the interrupt vector fetch." />
      </BitField>
      <BitField start="7" size="1" name="EN" description="Watchdog Enable">
        <Enum name="EN_0" start="0" description="Watchdog disabled." />
        <Enum name="EN_1" start="0x1" description="Watchdog enabled." />
      </BitField>
      <BitField start="8" size="2" name="CLK" description="Watchdog Clock">
        <Enum name="CLK_0" start="0" description="Bus clock" />
        <Enum name="CLK_1" start="0x1" description="LPO clock" />
        <Enum name="CLK_2" start="0x2" description="INTCLK (internal clock)" />
        <Enum name="CLK_3" start="0x3" description="ERCLK (external reference clock)" />
      </BitField>
      <BitField start="10" size="1" name="RCS" description="Reconfiguration Success">
        <Enum name="RCS_0" start="0" description="Reconfiguring WDOG." />
        <Enum name="RCS_1" start="0x1" description="Reconfiguration is successful." />
      </BitField>
      <BitField start="11" size="1" name="ULK" description="Unlock status">
        <Enum name="ULK_0" start="0" description="WDOG is locked." />
        <Enum name="ULK_1" start="0x1" description="WDOG is unlocked." />
      </BitField>
      <BitField start="12" size="1" name="PRES" description="Watchdog prescaler">
        <Enum name="PRES_0" start="0" description="256 prescaler disabled." />
        <Enum name="PRES_1" start="0x1" description="256 prescaler enabled." />
      </BitField>
      <BitField start="13" size="1" name="CMD32EN" description="Enables or disables WDOG support for 32-bit (otherwise 16-bit or 8-bit) refresh/unlock command write words">
        <Enum name="CMD32EN_0" start="0" description="Disables support for 32-bit refresh/unlock command write words. Only 16-bit or 8-bit is supported." />
        <Enum name="CMD32EN_1" start="0x1" description="Enables support for 32-bit refresh/unlock command write words. 16-bit or 8-bit is NOT supported." />
      </BitField>
      <BitField start="14" size="1" name="FLG" description="Watchdog Interrupt Flag">
        <Enum name="FLG_0" start="0" description="No interrupt occurred." />
        <Enum name="FLG_1" start="0x1" description="An interrupt occurred." />
      </BitField>
      <BitField start="15" size="1" name="WIN" description="Watchdog Window">
        <Enum name="WIN_0" start="0" description="Window mode disabled." />
        <Enum name="WIN_1" start="0x1" description="Window mode enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="CNT" access="Read/Write" description="Watchdog Counter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CNTLOW" description="Low byte of the Watchdog Counter" />
      <BitField start="8" size="8" name="CNTHIGH" description="High byte of the Watchdog Counter" />
    </Register>
    <Register start="+0x8" size="4" name="TOVAL" access="Read/Write" description="Watchdog Timeout Value Register" reset_value="0x400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TOVALLOW" description="Low byte of the timeout value" />
      <BitField start="8" size="8" name="TOVALHIGH" description="High byte of the timeout value" />
    </Register>
    <Register start="+0xC" size="4" name="WIN" access="Read/Write" description="Watchdog Window Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WINLOW" description="Low byte of Watchdog Window" />
      <BitField start="8" size="8" name="WINHIGH" description="High byte of Watchdog Window" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PCC0" start="0x4002B000" description="PCC">
    <Register start="+0x4" size="4" name="PCC_MSCM" access="Read/Write" description="PCC MSCM Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PCC_AXBS0" access="Read/Write" description="PCC AXBS0 Register" reset_value="0xC0000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="PCC_DMA0" access="Read/Write" description="PCC DMA0 Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="PCC_FLEXBUS" access="Read/Write" description="PCC FLEXBUS Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="PCC_XRDC_MGR" access="Read/Write" description="PCC XRDC_MGR Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="PCC_XRDC_PAC" access="Read/Write" description="PCC XRDC_PAC Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="PCC_XRDC_MRC" access="Read/Write" description="PCC XRDC_MRC Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="PCC_SEMA42_0" access="Read/Write" description="PCC SEMA42_0 Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PCC_DMAMUX0" access="Read/Write" description="PCC DMAMUX0 Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x88" size="4" name="PCC_EWM" access="Read/Write" description="PCC EWM Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x94" size="4" name="PCC_MUA" access="Read/Write" description="PCC MUA Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xBC" size="4" name="PCC_CRC0" access="Read/Write" description="PCC CRC0 Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xC0" size="4" name="PCC_LPIT0" access="Read/Write" description="PCC LPIT0 Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="PCS_0" start="0" description="Clock is off." />
        <Enum name="PCS_1" start="0x1" description="Clock option 1" />
        <Enum name="PCS_2" start="0x2" description="Clock option 2" />
        <Enum name="PCS_3" start="0x3" description="Clock option 3" />
        <Enum name="PCS_4" start="0x4" description="Clock option 4" />
        <Enum name="PCS_5" start="0x5" description="Clock option 5" />
        <Enum name="PCS_6" start="0x6" description="Clock option 6" />
        <Enum name="PCS_7" start="0x7" description="Clock option 7" />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xD4" size="4" name="PCC_TPM0" access="Read/Write" description="PCC TPM0 Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="PCS_0" start="0" description="Clock is off." />
        <Enum name="PCS_1" start="0x1" description="Clock option 1" />
        <Enum name="PCS_2" start="0x2" description="Clock option 2" />
        <Enum name="PCS_3" start="0x3" description="Clock option 3" />
        <Enum name="PCS_4" start="0x4" description="Clock option 4" />
        <Enum name="PCS_5" start="0x5" description="Clock option 5" />
        <Enum name="PCS_6" start="0x6" description="Clock option 6" />
        <Enum name="PCS_7" start="0x7" description="Clock option 7" />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xD8" size="4" name="PCC_TPM1" access="Read/Write" description="PCC TPM1 Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="PCS_0" start="0" description="Clock is off." />
        <Enum name="PCS_1" start="0x1" description="Clock option 1" />
        <Enum name="PCS_2" start="0x2" description="Clock option 2" />
        <Enum name="PCS_3" start="0x3" description="Clock option 3" />
        <Enum name="PCS_4" start="0x4" description="Clock option 4" />
        <Enum name="PCS_5" start="0x5" description="Clock option 5" />
        <Enum name="PCS_6" start="0x6" description="Clock option 6" />
        <Enum name="PCS_7" start="0x7" description="Clock option 7" />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xDC" size="4" name="PCC_TPM2" access="Read/Write" description="PCC TPM2 Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="PCS_0" start="0" description="Clock is off." />
        <Enum name="PCS_1" start="0x1" description="Clock option 1" />
        <Enum name="PCS_2" start="0x2" description="Clock option 2" />
        <Enum name="PCS_3" start="0x3" description="Clock option 3" />
        <Enum name="PCS_4" start="0x4" description="Clock option 4" />
        <Enum name="PCS_5" start="0x5" description="Clock option 5" />
        <Enum name="PCS_6" start="0x6" description="Clock option 6" />
        <Enum name="PCS_7" start="0x7" description="Clock option 7" />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xE0" size="4" name="PCC_EMVSIM0" access="Read/Write" description="PCC EMVSIM0 Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="PCS_0" start="0" description="Clock is off." />
        <Enum name="PCS_1" start="0x1" description="Clock option 1" />
        <Enum name="PCS_2" start="0x2" description="Clock option 2" />
        <Enum name="PCS_3" start="0x3" description="Clock option 3" />
        <Enum name="PCS_4" start="0x4" description="Clock option 4" />
        <Enum name="PCS_5" start="0x5" description="Clock option 5" />
        <Enum name="PCS_6" start="0x6" description="Clock option 6" />
        <Enum name="PCS_7" start="0x7" description="Clock option 7" />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xE4" size="4" name="PCC_FLEXIO0" access="Read/Write" description="PCC FLEXIO0 Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="PCS_0" start="0" description="Clock is off." />
        <Enum name="PCS_1" start="0x1" description="Clock option 1" />
        <Enum name="PCS_2" start="0x2" description="Clock option 2" />
        <Enum name="PCS_3" start="0x3" description="Clock option 3" />
        <Enum name="PCS_4" start="0x4" description="Clock option 4" />
        <Enum name="PCS_5" start="0x5" description="Clock option 5" />
        <Enum name="PCS_6" start="0x6" description="Clock option 6" />
        <Enum name="PCS_7" start="0x7" description="Clock option 7" />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xE8" size="4" name="PCC_LPI2C0" access="Read/Write" description="PCC LPI2C0 Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="PCS_0" start="0" description="Clock is off." />
        <Enum name="PCS_1" start="0x1" description="Clock option 1" />
        <Enum name="PCS_2" start="0x2" description="Clock option 2" />
        <Enum name="PCS_3" start="0x3" description="Clock option 3" />
        <Enum name="PCS_4" start="0x4" description="Clock option 4" />
        <Enum name="PCS_5" start="0x5" description="Clock option 5" />
        <Enum name="PCS_6" start="0x6" description="Clock option 6" />
        <Enum name="PCS_7" start="0x7" description="Clock option 7" />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xEC" size="4" name="PCC_LPI2C1" access="Read/Write" description="PCC LPI2C1 Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="PCS_0" start="0" description="Clock is off." />
        <Enum name="PCS_1" start="0x1" description="Clock option 1" />
        <Enum name="PCS_2" start="0x2" description="Clock option 2" />
        <Enum name="PCS_3" start="0x3" description="Clock option 3" />
        <Enum name="PCS_4" start="0x4" description="Clock option 4" />
        <Enum name="PCS_5" start="0x5" description="Clock option 5" />
        <Enum name="PCS_6" start="0x6" description="Clock option 6" />
        <Enum name="PCS_7" start="0x7" description="Clock option 7" />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xF0" size="4" name="PCC_LPI2C2" access="Read/Write" description="PCC LPI2C2 Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="PCS_0" start="0" description="Clock is off." />
        <Enum name="PCS_1" start="0x1" description="Clock option 1" />
        <Enum name="PCS_2" start="0x2" description="Clock option 2" />
        <Enum name="PCS_3" start="0x3" description="Clock option 3" />
        <Enum name="PCS_4" start="0x4" description="Clock option 4" />
        <Enum name="PCS_5" start="0x5" description="Clock option 5" />
        <Enum name="PCS_6" start="0x6" description="Clock option 6" />
        <Enum name="PCS_7" start="0x7" description="Clock option 7" />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xF4" size="4" name="PCC_I2S0" access="Read/Write" description="PCC I2S0 Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="PCS_0" start="0" description="Clock is off." />
        <Enum name="PCS_1" start="0x1" description="Clock option 1" />
        <Enum name="PCS_2" start="0x2" description="Clock option 2" />
        <Enum name="PCS_3" start="0x3" description="Clock option 3" />
        <Enum name="PCS_4" start="0x4" description="Clock option 4" />
        <Enum name="PCS_5" start="0x5" description="Clock option 5" />
        <Enum name="PCS_6" start="0x6" description="Clock option 6" />
        <Enum name="PCS_7" start="0x7" description="Clock option 7" />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xF8" size="4" name="PCC_USDHC0" access="Read/Write" description="PCC USDHC0 Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="PCS_0" start="0" description="Clock is off." />
        <Enum name="PCS_1" start="0x1" description="Clock option 1" />
        <Enum name="PCS_2" start="0x2" description="Clock option 2" />
        <Enum name="PCS_3" start="0x3" description="Clock option 3" />
        <Enum name="PCS_4" start="0x4" description="Clock option 4" />
        <Enum name="PCS_5" start="0x5" description="Clock option 5" />
        <Enum name="PCS_6" start="0x6" description="Clock option 6" />
        <Enum name="PCS_7" start="0x7" description="Clock option 7" />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xFC" size="4" name="PCC_LPSPI0" access="Read/Write" description="PCC LPSPI0 Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="PCS_0" start="0" description="Clock is off." />
        <Enum name="PCS_1" start="0x1" description="Clock option 1" />
        <Enum name="PCS_2" start="0x2" description="Clock option 2" />
        <Enum name="PCS_3" start="0x3" description="Clock option 3" />
        <Enum name="PCS_4" start="0x4" description="Clock option 4" />
        <Enum name="PCS_5" start="0x5" description="Clock option 5" />
        <Enum name="PCS_6" start="0x6" description="Clock option 6" />
        <Enum name="PCS_7" start="0x7" description="Clock option 7" />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x100" size="4" name="PCC_LPSPI1" access="Read/Write" description="PCC LPSPI1 Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="PCS_0" start="0" description="Clock is off." />
        <Enum name="PCS_1" start="0x1" description="Clock option 1" />
        <Enum name="PCS_2" start="0x2" description="Clock option 2" />
        <Enum name="PCS_3" start="0x3" description="Clock option 3" />
        <Enum name="PCS_4" start="0x4" description="Clock option 4" />
        <Enum name="PCS_5" start="0x5" description="Clock option 5" />
        <Enum name="PCS_6" start="0x6" description="Clock option 6" />
        <Enum name="PCS_7" start="0x7" description="Clock option 7" />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x104" size="4" name="PCC_LPSPI2" access="Read/Write" description="PCC LPSPI2 Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="PCS_0" start="0" description="Clock is off." />
        <Enum name="PCS_1" start="0x1" description="Clock option 1" />
        <Enum name="PCS_2" start="0x2" description="Clock option 2" />
        <Enum name="PCS_3" start="0x3" description="Clock option 3" />
        <Enum name="PCS_4" start="0x4" description="Clock option 4" />
        <Enum name="PCS_5" start="0x5" description="Clock option 5" />
        <Enum name="PCS_6" start="0x6" description="Clock option 6" />
        <Enum name="PCS_7" start="0x7" description="Clock option 7" />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x108" size="4" name="PCC_LPUART0" access="Read/Write" description="PCC LPUART0 Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="PCS_0" start="0" description="Clock is off." />
        <Enum name="PCS_1" start="0x1" description="Clock option 1" />
        <Enum name="PCS_2" start="0x2" description="Clock option 2" />
        <Enum name="PCS_3" start="0x3" description="Clock option 3" />
        <Enum name="PCS_4" start="0x4" description="Clock option 4" />
        <Enum name="PCS_5" start="0x5" description="Clock option 5" />
        <Enum name="PCS_6" start="0x6" description="Clock option 6" />
        <Enum name="PCS_7" start="0x7" description="Clock option 7" />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x10C" size="4" name="PCC_LPUART1" access="Read/Write" description="PCC LPUART1 Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="PCS_0" start="0" description="Clock is off." />
        <Enum name="PCS_1" start="0x1" description="Clock option 1" />
        <Enum name="PCS_2" start="0x2" description="Clock option 2" />
        <Enum name="PCS_3" start="0x3" description="Clock option 3" />
        <Enum name="PCS_4" start="0x4" description="Clock option 4" />
        <Enum name="PCS_5" start="0x5" description="Clock option 5" />
        <Enum name="PCS_6" start="0x6" description="Clock option 6" />
        <Enum name="PCS_7" start="0x7" description="Clock option 7" />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x110" size="4" name="PCC_LPUART2" access="Read/Write" description="PCC LPUART2 Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="PCS_0" start="0" description="Clock is off." />
        <Enum name="PCS_1" start="0x1" description="Clock option 1" />
        <Enum name="PCS_2" start="0x2" description="Clock option 2" />
        <Enum name="PCS_3" start="0x3" description="Clock option 3" />
        <Enum name="PCS_4" start="0x4" description="Clock option 4" />
        <Enum name="PCS_5" start="0x5" description="Clock option 5" />
        <Enum name="PCS_6" start="0x6" description="Clock option 6" />
        <Enum name="PCS_7" start="0x7" description="Clock option 7" />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x114" size="4" name="PCC_USB0" access="Read/Write" description="PCC USB0 Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="PCS_0" start="0" description="Clock is off." />
        <Enum name="PCS_1" start="0x1" description="Clock option 1" />
        <Enum name="PCS_2" start="0x2" description="Clock option 2" />
        <Enum name="PCS_3" start="0x3" description="Clock option 3" />
        <Enum name="PCS_4" start="0x4" description="Clock option 4" />
        <Enum name="PCS_5" start="0x5" description="Clock option 5" />
        <Enum name="PCS_6" start="0x6" description="Clock option 6" />
        <Enum name="PCS_7" start="0x7" description="Clock option 7" />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x118" size="4" name="PCC_PORTA" access="Read/Write" description="PCC PORTA Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x11C" size="4" name="PCC_PORTB" access="Read/Write" description="PCC PORTB Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x120" size="4" name="PCC_PORTC" access="Read/Write" description="PCC PORTC Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x124" size="4" name="PCC_PORTD" access="Read/Write" description="PCC PORTD Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x128" size="4" name="PCC_LPADC0" access="Read/Write" description="PCC LPADC0 Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PCD" description="Peripheral Clock Divider Select">
        <Enum name="PCD_0" start="0" description="Divide by 1." />
        <Enum name="PCD_1" start="0x1" description="Divide by 2." />
        <Enum name="PCD_2" start="0x2" description="Divide by 3." />
        <Enum name="PCD_3" start="0x3" description="Divide by 4." />
        <Enum name="PCD_4" start="0x4" description="Divide by 5." />
        <Enum name="PCD_5" start="0x5" description="Divide by 6." />
        <Enum name="PCD_6" start="0x6" description="Divide by 7." />
        <Enum name="PCD_7" start="0x7" description="Divide by 8." />
      </BitField>
      <BitField start="3" size="1" name="FRAC" description="Peripheral Clock Divider Fraction">
        <Enum name="FRAC_0" start="0" description="Fractional value is 0." />
        <Enum name="FRAC_1" start="0x1" description="Fractional value is 1." />
      </BitField>
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="PCS_0" start="0" description="Clock is off." />
        <Enum name="PCS_1" start="0x1" description="Clock option 1" />
        <Enum name="PCS_2" start="0x2" description="Clock option 2" />
        <Enum name="PCS_3" start="0x3" description="Clock option 3" />
        <Enum name="PCS_4" start="0x4" description="Clock option 4" />
        <Enum name="PCS_5" start="0x5" description="Clock option 5" />
        <Enum name="PCS_6" start="0x6" description="Clock option 6" />
        <Enum name="PCS_7" start="0x7" description="Clock option 7" />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x130" size="4" name="PCC_LPDAC0" access="Read/Write" description="PCC LPDAC0 Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x134" size="4" name="PCC_VREF" access="Read/Write" description="PCC VREF Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x200" size="4" name="PCC_TRACE" access="Read/Write" description="PCC TRACE Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PCD" description="Peripheral Clock Divider Select">
        <Enum name="PCD_0" start="0" description="Divide by 1." />
        <Enum name="PCD_1" start="0x1" description="Divide by 2." />
        <Enum name="PCD_2" start="0x2" description="Divide by 3." />
        <Enum name="PCD_3" start="0x3" description="Divide by 4." />
        <Enum name="PCD_4" start="0x4" description="Divide by 5." />
        <Enum name="PCD_5" start="0x5" description="Divide by 6." />
        <Enum name="PCD_6" start="0x6" description="Divide by 7." />
        <Enum name="PCD_7" start="0x7" description="Divide by 8." />
      </BitField>
      <BitField start="3" size="1" name="FRAC" description="Peripheral Clock Divider Fraction">
        <Enum name="FRAC_0" start="0" description="Fractional value is 0." />
        <Enum name="FRAC_1" start="0x1" description="Fractional value is 1." />
      </BitField>
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="PCS_0" start="0" description="Clock is off." />
        <Enum name="PCS_1" start="0x1" description="Clock option 1" />
        <Enum name="PCS_2" start="0x2" description="Clock option 2" />
        <Enum name="PCS_3" start="0x3" description="Clock option 3" />
        <Enum name="PCS_4" start="0x4" description="Clock option 4" />
        <Enum name="PCS_5" start="0x5" description="Clock option 5" />
        <Enum name="PCS_6" start="0x6" description="Clock option 6" />
        <Enum name="PCS_7" start="0x7" description="Clock option 7" />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SCG" start="0x4002C000" description="SCG">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="VERSION" description="SCG Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0xB800003C" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLKPRES" description="Clock Present">
        <Enum name="SIRC" start="0bxxxxx1xx" description="Slow IRC (SIRC) is present." />
      </BitField>
      <BitField start="27" size="5" name="DIVPRES" description="Divider Present">
        <Enum name="DIVSLOW" start="0bxxxx1" description="System DIVSLOW is present." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="CSR" access="ReadOnly" description="Clock Status Register" reset_value="0x3000001" reset_mask="0xFFF0FFFF">
      <BitField start="0" size="4" name="DIVSLOW" description="Slow Clock Divide Ratio">
        <Enum name="DIV_2" start="0x1" description="Divide-by-2" />
        <Enum name="DIV_3" start="0x2" description="Divide-by-3" />
        <Enum name="DIV_4" start="0x3" description="Divide-by-4" />
        <Enum name="DIV_5" start="0x4" description="Divide-by-5" />
        <Enum name="DIV_6" start="0x5" description="Divide-by-6" />
        <Enum name="DIV_7" start="0x6" description="Divide-by-7" />
        <Enum name="DIV_8" start="0x7" description="Divide-by-8" />
        <Enum name="DIV_9" start="0x8" description="Divide-by-9" />
        <Enum name="DIV_10" start="0x9" description="Divide-by-10" />
        <Enum name="DIV_11" start="0xA" description="Divide-by-11" />
        <Enum name="DIV_12" start="0xB" description="Divide-by-12" />
        <Enum name="DIV_13" start="0xC" description="Divide-by-13" />
        <Enum name="DIV_14" start="0xD" description="Divide-by-14" />
        <Enum name="DIV_15" start="0xE" description="Divide-by-15" />
        <Enum name="DIV_16" start="0xF" description="Divide-by-16" />
      </BitField>
      <BitField start="4" size="4" name="DIVBUS" description="Bus Clock Divide Ratio">
        <Enum name="DIV_1" start="0" description="Divide-by-1" />
        <Enum name="DIV_2" start="0x1" description="Divide-by-2" />
        <Enum name="DIV_3" start="0x2" description="Divide-by-3" />
        <Enum name="DIV_4" start="0x3" description="Divide-by-4" />
        <Enum name="DIV_5" start="0x4" description="Divide-by-5" />
        <Enum name="DIV_6" start="0x5" description="Divide-by-6" />
        <Enum name="DIV_7" start="0x6" description="Divide-by-7" />
        <Enum name="DIV_8" start="0x7" description="Divide-by-8" />
        <Enum name="DIV_9" start="0x8" description="Divide-by-9" />
        <Enum name="DIV_10" start="0x9" description="Divide-by-10" />
        <Enum name="DIV_11" start="0xA" description="Divide-by-11" />
        <Enum name="DIV_12" start="0xB" description="Divide-by-12" />
        <Enum name="DIV_13" start="0xC" description="Divide-by-13" />
        <Enum name="DIV_14" start="0xD" description="Divide-by-14" />
        <Enum name="DIV_15" start="0xE" description="Divide-by-15" />
        <Enum name="DIV_16" start="0xF" description="Divide-by-16" />
      </BitField>
      <BitField start="8" size="4" name="DIVEXT" description="External Clock Divide Ratio">
        <Enum name="DIV_1" start="0" description="Divide-by-1" />
        <Enum name="DIV_2" start="0x1" description="Divide-by-2" />
        <Enum name="DIV_3" start="0x2" description="Divide-by-3" />
        <Enum name="DIV_4" start="0x3" description="Divide-by-4" />
        <Enum name="DIV_5" start="0x4" description="Divide-by-5" />
        <Enum name="DIV_6" start="0x5" description="Divide-by-6" />
        <Enum name="DIV_7" start="0x6" description="Divide-by-7" />
        <Enum name="DIV_8" start="0x7" description="Divide-by-8" />
        <Enum name="DIV_9" start="0x8" description="Divide-by-9" />
        <Enum name="DIV_10" start="0x9" description="Divide-by-10" />
        <Enum name="DIV_11" start="0xA" description="Divide-by-11" />
        <Enum name="DIV_12" start="0xB" description="Divide-by-12" />
        <Enum name="DIV_13" start="0xC" description="Divide-by-13" />
        <Enum name="DIV_14" start="0xD" description="Divide-by-14" />
        <Enum name="DIV_15" start="0xE" description="Divide-by-15" />
        <Enum name="DIV_16" start="0xF" description="Divide-by-16" />
      </BitField>
      <BitField start="16" size="4" name="DIVCORE" description="Core Clock Divide Ratio">
        <Enum name="DIV_1" start="0" description="Divide-by-1" />
        <Enum name="DIV_2" start="0x1" description="Divide-by-2" />
        <Enum name="DIV_3" start="0x2" description="Divide-by-3" />
        <Enum name="DIV_4" start="0x3" description="Divide-by-4" />
        <Enum name="DIV_5" start="0x4" description="Divide-by-5" />
        <Enum name="DIV_6" start="0x5" description="Divide-by-6" />
        <Enum name="DIV_7" start="0x6" description="Divide-by-7" />
        <Enum name="DIV_8" start="0x7" description="Divide-by-8" />
        <Enum name="DIV_9" start="0x8" description="Divide-by-9" />
        <Enum name="DIV_10" start="0x9" description="Divide-by-10" />
        <Enum name="DIV_11" start="0xA" description="Divide-by-11" />
        <Enum name="DIV_12" start="0xB" description="Divide-by-12" />
        <Enum name="DIV_13" start="0xC" description="Divide-by-13" />
        <Enum name="DIV_14" start="0xD" description="Divide-by-14" />
        <Enum name="DIV_15" start="0xE" description="Divide-by-15" />
        <Enum name="DIV_16" start="0xF" description="Divide-by-16" />
      </BitField>
      <BitField start="24" size="4" name="SCS" description="System Clock Source">
        <Enum name="SIRC" start="0x2" description="Slow IRC (SIRC_CLK)" />
        <Enum name="FIRC" start="0x3" description="Fast IRC (FIRC_CLK)" />
        <Enum name="ROSC" start="0x4" description="RTC OSC (ROSC_CLK)" />
        <Enum name="APLL" start="0x5" description="Low Power FLL (LPFLL_CLK)" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="RCCR" access="Read/Write" description="Run Clock Control Register" reset_value="0x3000001" reset_mask="0xFFF0FFFF">
      <BitField start="0" size="4" name="DIVSLOW" description="Slow Clock Divide Ratio">
        <Enum name="DIV_2" start="0x1" description="Divide-by-2" />
        <Enum name="DIV_3" start="0x2" description="Divide-by-3" />
        <Enum name="DIV_4" start="0x3" description="Divide-by-4" />
        <Enum name="DIV_5" start="0x4" description="Divide-by-5" />
        <Enum name="DIV_6" start="0x5" description="Divide-by-6" />
        <Enum name="DIV_7" start="0x6" description="Divide-by-7" />
        <Enum name="DIV_8" start="0x7" description="Divide-by-8" />
        <Enum name="DIV_9" start="0x8" description="Divide-by-9" />
        <Enum name="DIV_10" start="0x9" description="Divide-by-10" />
        <Enum name="DIV_11" start="0xA" description="Divide-by-11" />
        <Enum name="DIV_12" start="0xB" description="Divide-by-12" />
        <Enum name="DIV_13" start="0xC" description="Divide-by-13" />
        <Enum name="DIV_14" start="0xD" description="Divide-by-14" />
        <Enum name="DIV_15" start="0xE" description="Divide-by-15" />
        <Enum name="DIV_16" start="0xF" description="Divide-by-16" />
      </BitField>
      <BitField start="4" size="4" name="DIVBUS" description="Bus Clock Divide Ratio">
        <Enum name="DIV_1" start="0" description="Divide-by-1" />
        <Enum name="DIV_2" start="0x1" description="Divide-by-2" />
        <Enum name="DIV_3" start="0x2" description="Divide-by-3" />
        <Enum name="DIV_4" start="0x3" description="Divide-by-4" />
        <Enum name="DIV_5" start="0x4" description="Divide-by-5" />
        <Enum name="DIV_6" start="0x5" description="Divide-by-6" />
        <Enum name="DIV_7" start="0x6" description="Divide-by-7" />
        <Enum name="DIV_8" start="0x7" description="Divide-by-8" />
        <Enum name="DIV_9" start="0x8" description="Divide-by-9" />
        <Enum name="DIV_10" start="0x9" description="Divide-by-10" />
        <Enum name="DIV_11" start="0xA" description="Divide-by-11" />
        <Enum name="DIV_12" start="0xB" description="Divide-by-12" />
        <Enum name="DIV_13" start="0xC" description="Divide-by-13" />
        <Enum name="DIV_14" start="0xD" description="Divide-by-14" />
        <Enum name="DIV_15" start="0xE" description="Divide-by-15" />
        <Enum name="DIV_16" start="0xF" description="Divide-by-16" />
      </BitField>
      <BitField start="8" size="4" name="DIVEXT" description="External Clock Divide Ratio">
        <Enum name="DIV_1" start="0" description="Divide-by-1" />
        <Enum name="DIV_2" start="0x1" description="Divide-by-2" />
        <Enum name="DIV_3" start="0x2" description="Divide-by-3" />
        <Enum name="DIV_4" start="0x3" description="Divide-by-4" />
        <Enum name="DIV_5" start="0x4" description="Divide-by-5" />
        <Enum name="DIV_6" start="0x5" description="Divide-by-6" />
        <Enum name="DIV_7" start="0x6" description="Divide-by-7" />
        <Enum name="DIV_8" start="0x7" description="Divide-by-8" />
        <Enum name="DIV_9" start="0x8" description="Divide-by-9" />
        <Enum name="DIV_10" start="0x9" description="Divide-by-10" />
        <Enum name="DIV_11" start="0xA" description="Divide-by-11" />
        <Enum name="DIV_12" start="0xB" description="Divide-by-12" />
        <Enum name="DIV_13" start="0xC" description="Divide-by-13" />
        <Enum name="DIV_14" start="0xD" description="Divide-by-14" />
        <Enum name="DIV_15" start="0xE" description="Divide-by-15" />
        <Enum name="DIV_16" start="0xF" description="Divide-by-16" />
      </BitField>
      <BitField start="16" size="4" name="DIVCORE" description="Core Clock Divide Ratio">
        <Enum name="DIV_1" start="0" description="Divide-by-1" />
        <Enum name="DIV_2" start="0x1" description="Divide-by-2" />
        <Enum name="DIV_3" start="0x2" description="Divide-by-3" />
        <Enum name="DIV_4" start="0x3" description="Divide-by-4" />
        <Enum name="DIV_5" start="0x4" description="Divide-by-5" />
        <Enum name="DIV_6" start="0x5" description="Divide-by-6" />
        <Enum name="DIV_7" start="0x6" description="Divide-by-7" />
        <Enum name="DIV_8" start="0x7" description="Divide-by-8" />
        <Enum name="DIV_9" start="0x8" description="Divide-by-9" />
        <Enum name="DIV_10" start="0x9" description="Divide-by-10" />
        <Enum name="DIV_11" start="0xA" description="Divide-by-11" />
        <Enum name="DIV_12" start="0xB" description="Divide-by-12" />
        <Enum name="DIV_13" start="0xC" description="Divide-by-13" />
        <Enum name="DIV_14" start="0xD" description="Divide-by-14" />
        <Enum name="DIV_15" start="0xE" description="Divide-by-15" />
        <Enum name="DIV_16" start="0xF" description="Divide-by-16" />
      </BitField>
      <BitField start="24" size="3" name="SCS" description="System Clock Source">
        <Enum name="SIRC" start="0x2" description="Slow IRC (SIRC_CLK)" />
        <Enum name="FIRC" start="0x3" description="Fast IRC (FIRC_CLK)" />
        <Enum name="ROSC" start="0x4" description="RTC OSC (ROSC_CLK)" />
        <Enum name="APLL" start="0x5" description="Low Power FLL (LPFLL_CLK)" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="VCCR" access="Read/Write" description="VLPR Clock Control Register" reset_value="0x2000001" reset_mask="0xFFF0FFFF">
      <BitField start="0" size="4" name="DIVSLOW" description="Slow Clock Divide Ratio">
        <Enum name="DIV_2" start="0x1" description="Divide-by-2" />
        <Enum name="DIV_3" start="0x2" description="Divide-by-3" />
        <Enum name="DIV_4" start="0x3" description="Divide-by-4" />
        <Enum name="DIV_5" start="0x4" description="Divide-by-5" />
        <Enum name="DIV_6" start="0x5" description="Divide-by-6" />
        <Enum name="DIV_7" start="0x6" description="Divide-by-7" />
        <Enum name="DIV_8" start="0x7" description="Divide-by-8" />
        <Enum name="DIV_9" start="0x8" description="Divide-by-9" />
        <Enum name="DIV_10" start="0x9" description="Divide-by-10" />
        <Enum name="DIV_11" start="0xA" description="Divide-by-11" />
        <Enum name="DIV_12" start="0xB" description="Divide-by-12" />
        <Enum name="DIV_13" start="0xC" description="Divide-by-13" />
        <Enum name="DIV_14" start="0xD" description="Divide-by-14" />
        <Enum name="DIV_15" start="0xE" description="Divide-by-15" />
        <Enum name="DIV_16" start="0xF" description="Divide-by-16" />
      </BitField>
      <BitField start="4" size="4" name="DIVBUS" description="Bus Clock Divide Ratio">
        <Enum name="DIV_1" start="0" description="Divide-by-1" />
        <Enum name="DIV_2" start="0x1" description="Divide-by-2" />
        <Enum name="DIV_3" start="0x2" description="Divide-by-3" />
        <Enum name="DIV_4" start="0x3" description="Divide-by-4" />
        <Enum name="DIV_5" start="0x4" description="Divide-by-5" />
        <Enum name="DIV_6" start="0x5" description="Divide-by-6" />
        <Enum name="DIV_7" start="0x6" description="Divide-by-7" />
        <Enum name="DIV_8" start="0x7" description="Divide-by-8" />
        <Enum name="DIV_9" start="0x8" description="Divide-by-9" />
        <Enum name="DIV_10" start="0x9" description="Divide-by-10" />
        <Enum name="DIV_11" start="0xA" description="Divide-by-11" />
        <Enum name="DIV_12" start="0xB" description="Divide-by-12" />
        <Enum name="DIV_13" start="0xC" description="Divide-by-13" />
        <Enum name="DIV_14" start="0xD" description="Divide-by-14" />
        <Enum name="DIV_15" start="0xE" description="Divide-by-15" />
        <Enum name="DIV_16" start="0xF" description="Divide-by-16" />
      </BitField>
      <BitField start="8" size="4" name="DIVEXT" description="External Clock Divide Ratio">
        <Enum name="DIV_1" start="0" description="Divide-by-1" />
        <Enum name="DIV_2" start="0x1" description="Divide-by-2" />
        <Enum name="DIV_3" start="0x2" description="Divide-by-3" />
        <Enum name="DIV_4" start="0x3" description="Divide-by-4" />
        <Enum name="DIV_5" start="0x4" description="Divide-by-5" />
        <Enum name="DIV_6" start="0x5" description="Divide-by-6" />
        <Enum name="DIV_7" start="0x6" description="Divide-by-7" />
        <Enum name="DIV_8" start="0x7" description="Divide-by-8" />
        <Enum name="DIV_9" start="0x8" description="Divide-by-9" />
        <Enum name="DIV_10" start="0x9" description="Divide-by-10" />
        <Enum name="DIV_11" start="0xA" description="Divide-by-11" />
        <Enum name="DIV_12" start="0xB" description="Divide-by-12" />
        <Enum name="DIV_13" start="0xC" description="Divide-by-13" />
        <Enum name="DIV_14" start="0xD" description="Divide-by-14" />
        <Enum name="DIV_15" start="0xE" description="Divide-by-15" />
        <Enum name="DIV_16" start="0xF" description="Divide-by-16" />
      </BitField>
      <BitField start="16" size="4" name="DIVCORE" description="Core Clock Divide Ratio">
        <Enum name="DIV_1" start="0" description="Divide-by-1" />
        <Enum name="DIV_2" start="0x1" description="Divide-by-2" />
        <Enum name="DIV_3" start="0x2" description="Divide-by-3" />
        <Enum name="DIV_4" start="0x3" description="Divide-by-4" />
        <Enum name="DIV_5" start="0x4" description="Divide-by-5" />
        <Enum name="DIV_6" start="0x5" description="Divide-by-6" />
        <Enum name="DIV_7" start="0x6" description="Divide-by-7" />
        <Enum name="DIV_8" start="0x7" description="Divide-by-8" />
        <Enum name="DIV_9" start="0x8" description="Divide-by-9" />
        <Enum name="DIV_10" start="0x9" description="Divide-by-10" />
        <Enum name="DIV_11" start="0xA" description="Divide-by-11" />
        <Enum name="DIV_12" start="0xB" description="Divide-by-12" />
        <Enum name="DIV_13" start="0xC" description="Divide-by-13" />
        <Enum name="DIV_14" start="0xD" description="Divide-by-14" />
        <Enum name="DIV_15" start="0xE" description="Divide-by-15" />
        <Enum name="DIV_16" start="0xF" description="Divide-by-16" />
      </BitField>
      <BitField start="24" size="4" name="SCS" description="System Clock Source">
        <Enum name="SIRC" start="0x2" description="Slow IRC (SIRC_CLK)" />
        <Enum name="ROSC" start="0x4" description="RTC OSC (ROSC_CLK)" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="HCCR" access="Read/Write" description="HSRUN Clock Control Register" reset_value="0x3000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DIVSLOW" description="Slow Clock Divide Ratio">
        <Enum name="DIV_2" start="0x1" description="Divide-by-2" />
        <Enum name="DIV_3" start="0x2" description="Divide-by-3" />
        <Enum name="DIV_4" start="0x3" description="Divide-by-4" />
        <Enum name="DIV_5" start="0x4" description="Divide-by-5" />
        <Enum name="DIV_6" start="0x5" description="Divide-by-6" />
        <Enum name="DIV_7" start="0x6" description="Divide-by-7" />
        <Enum name="DIV_8" start="0x7" description="Divide-by-8" />
        <Enum name="DIV_9" start="0x8" description="Divide-by-9" />
        <Enum name="DIV_10" start="0x9" description="Divide-by-10" />
        <Enum name="DIV_11" start="0xA" description="Divide-by-11" />
        <Enum name="DIV_12" start="0xB" description="Divide-by-12" />
        <Enum name="DIV_13" start="0xC" description="Divide-by-13" />
        <Enum name="DIV_14" start="0xD" description="Divide-by-14" />
        <Enum name="DIV_15" start="0xE" description="Divide-by-15" />
        <Enum name="DIV_16" start="0xF" description="Divide-by-16" />
      </BitField>
      <BitField start="4" size="4" name="DIVBUS" description="Bus Clock Divide Ratio">
        <Enum name="DIV_1" start="0" description="Divide-by-1" />
        <Enum name="DIV_2" start="0x1" description="Divide-by-2" />
        <Enum name="DIV_3" start="0x2" description="Divide-by-3" />
        <Enum name="DIV_4" start="0x3" description="Divide-by-4" />
        <Enum name="DIV_5" start="0x4" description="Divide-by-5" />
        <Enum name="DIV_6" start="0x5" description="Divide-by-6" />
        <Enum name="DIV_7" start="0x6" description="Divide-by-7" />
        <Enum name="DIV_8" start="0x7" description="Divide-by-8" />
        <Enum name="DIV_9" start="0x8" description="Divide-by-9" />
        <Enum name="DIV_10" start="0x9" description="Divide-by-10" />
        <Enum name="DIV_11" start="0xA" description="Divide-by-11" />
        <Enum name="DIV_12" start="0xB" description="Divide-by-12" />
        <Enum name="DIV_13" start="0xC" description="Divide-by-13" />
        <Enum name="DIV_14" start="0xD" description="Divide-by-14" />
        <Enum name="DIV_15" start="0xE" description="Divide-by-15" />
        <Enum name="DIV_16" start="0xF" description="Divide-by-16" />
      </BitField>
      <BitField start="8" size="4" name="DIVEXT" description="External Clock Divide Ratio">
        <Enum name="DIV_1" start="0" description="Divide-by-1" />
        <Enum name="DIV_2" start="0x1" description="Divide-by-2" />
        <Enum name="DIV_3" start="0x2" description="Divide-by-3" />
        <Enum name="DIV_4" start="0x3" description="Divide-by-4" />
        <Enum name="DIV_5" start="0x4" description="Divide-by-5" />
        <Enum name="DIV_6" start="0x5" description="Divide-by-6" />
        <Enum name="DIV_7" start="0x6" description="Divide-by-7" />
        <Enum name="DIV_8" start="0x7" description="Divide-by-8" />
        <Enum name="DIV_9" start="0x8" description="Divide-by-9" />
        <Enum name="DIV_10" start="0x9" description="Divide-by-10" />
        <Enum name="DIV_11" start="0xA" description="Divide-by-11" />
        <Enum name="DIV_12" start="0xB" description="Divide-by-12" />
        <Enum name="DIV_13" start="0xC" description="Divide-by-13" />
        <Enum name="DIV_14" start="0xD" description="Divide-by-14" />
        <Enum name="DIV_15" start="0xE" description="Divide-by-15" />
        <Enum name="DIV_16" start="0xF" description="Divide-by-16" />
      </BitField>
      <BitField start="16" size="4" name="DIVCORE" description="Core Clock Divide Ratio">
        <Enum name="DIV_1" start="0" description="Divide-by-1" />
        <Enum name="DIV_2" start="0x1" description="Divide-by-2" />
        <Enum name="DIV_3" start="0x2" description="Divide-by-3" />
        <Enum name="DIV_4" start="0x3" description="Divide-by-4" />
        <Enum name="DIV_5" start="0x4" description="Divide-by-5" />
        <Enum name="DIV_6" start="0x5" description="Divide-by-6" />
        <Enum name="DIV_7" start="0x6" description="Divide-by-7" />
        <Enum name="DIV_8" start="0x7" description="Divide-by-8" />
        <Enum name="DIV_9" start="0x8" description="Divide-by-9" />
        <Enum name="DIV_10" start="0x9" description="Divide-by-10" />
        <Enum name="DIV_11" start="0xA" description="Divide-by-11" />
        <Enum name="DIV_12" start="0xB" description="Divide-by-12" />
        <Enum name="DIV_13" start="0xC" description="Divide-by-13" />
        <Enum name="DIV_14" start="0xD" description="Divide-by-14" />
        <Enum name="DIV_15" start="0xE" description="Divide-by-15" />
        <Enum name="DIV_16" start="0xF" description="Divide-by-16" />
      </BitField>
      <BitField start="24" size="4" name="SCS" description="System Clock Source">
        <Enum name="SIRC" start="0x2" description="Slow IRC (SIRC_CLK)" />
        <Enum name="FIRC" start="0x3" description="Fast IRC (FIRC_CLK)" />
        <Enum name="ROSC" start="0x4" description="RTC OSC (ROSC_CLK)" />
        <Enum name="APLL" start="0x5" description="Low Power FLL (LPFLL_CLK)" />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="CLKOUTCNFG" access="Read/Write" description="SCG CLKOUT Configuration Register" reset_value="0x3000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="4" name="CLKOUTSEL" description="SCG Clkout Select">
        <Enum name="DIVEXT" start="0" description="SCG EXTERNAL Clock" />
        <Enum name="SIRC" start="0x2" description="Slow IRC (SIRC_CLK)" />
        <Enum name="FIRC" start="0x3" description="Fast IRC (FIRC_CLK)" />
        <Enum name="ROSC" start="0x4" description="RTC OSC (ROSC_CLK)" />
        <Enum name="APLL_OR_LPFLL" start="0x5" description="Low Power FLL (LPFLL_CLK)" />
      </BitField>
    </Register>
    <Register start="+0x200" size="4" name="SIRCCSR" access="Read/Write" description="Slow IRC Control Status Register" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SIRCEN" description="Slow IRC Enable">
        <Enum name="DISABLED" start="0" description="Slow IRC is disabled" />
        <Enum name="ENABLED" start="0x1" description="Slow IRC is enabled" />
      </BitField>
      <BitField start="1" size="1" name="SIRCSTEN" description="Slow IRC Stop Enable">
        <Enum name="DISABLED" start="0" description="Slow IRC is disabled in Stop modes" />
        <Enum name="ENABLED" start="0x1" description="Slow IRC is enabled in Stop modes" />
      </BitField>
      <BitField start="2" size="1" name="SIRCLPEN" description="Slow IRC Low Power Enable">
        <Enum name="DISABLED_IN_VLP" start="0" description="Slow IRC is disabled in VLP modes" />
        <Enum name="ENABLED_IN_VLP" start="0x1" description="Slow IRC is enabled in VLP modes" />
      </BitField>
      <BitField start="23" size="1" name="LK" description="Lock Register">
        <Enum name="WRITE_ENABLED" start="0" description="Control Status Register can be written." />
        <Enum name="WRITE_DISABLED" start="0x1" description="Control Status Register cannot be written." />
      </BitField>
      <BitField start="24" size="1" name="SIRCVLD" description="Slow IRC Valid">
        <Enum name="DISABLED_OR_NOT_VALID" start="0" description="Slow IRC is not enabled or clock is not valid" />
        <Enum name="ENABLED_AND_VALID" start="0x1" description="Slow IRC is enabled and output clock is valid" />
      </BitField>
      <BitField start="25" size="1" name="SIRCSEL" description="Slow IRC Selected">
        <Enum name="NOT_SIRC" start="0" description="Slow IRC is not the system clock source" />
        <Enum name="SIRC" start="0x1" description="Slow IRC is the system clock source" />
      </BitField>
    </Register>
    <Register start="+0x204" size="4" name="SIRCDIV" access="Read/Write" description="Slow IRC Divide Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SIRCDIV1" description="Slow IRC Clock Divide 1">
        <Enum name="DISABLED" start="0" description="Output disabled" />
        <Enum name="DIV_1" start="0x1" description="Divide by 1" />
        <Enum name="DIV_2" start="0x2" description="Divide by 2" />
        <Enum name="DIV_4" start="0x3" description="Divide by 4" />
        <Enum name="DIV_8" start="0x4" description="Divide by 8" />
        <Enum name="DIV_16" start="0x5" description="Divide by 16" />
        <Enum name="DIV_32" start="0x6" description="Divide by 32" />
        <Enum name="DIV_64" start="0x7" description="Divide by 64" />
      </BitField>
      <BitField start="8" size="3" name="SIRCDIV2" description="Slow IRC Clock Divide 2">
        <Enum name="DISABLED" start="0" description="Output disabled" />
        <Enum name="DIV_1" start="0x1" description="Divide by 1" />
        <Enum name="DIV_2" start="0x2" description="Divide by 2" />
        <Enum name="DIV_4" start="0x3" description="Divide by 4" />
        <Enum name="DIV_8" start="0x4" description="Divide by 8" />
        <Enum name="DIV_16" start="0x5" description="Divide by 16" />
        <Enum name="DIV_32" start="0x6" description="Divide by 32" />
        <Enum name="DIV_64" start="0x7" description="Divide by 64" />
      </BitField>
      <BitField start="16" size="3" name="SIRCDIV3" description="Slow IRC Clock Divider 3">
        <Enum name="DISABLED" start="0" description="Output disabled" />
        <Enum name="DIV_1" start="0x1" description="Divide by 1" />
        <Enum name="DIV_2" start="0x2" description="Divide by 2" />
        <Enum name="DIV_4" start="0x3" description="Divide by 4" />
        <Enum name="DIV_8" start="0x4" description="Divide by 8" />
        <Enum name="DIV_16" start="0x5" description="Divide by 16" />
        <Enum name="DIV_32" start="0x6" description="Divide by 32" />
        <Enum name="DIV_64" start="0x7" description="Divide by 64" />
      </BitField>
    </Register>
    <Register start="+0x208" size="4" name="SIRCCFG" access="Read/Write" description="Slow IRC Configuration Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RANGE" description="Frequency Range">
        <Enum name="SIRC_LOW_RANGE" start="0" description="Slow IRC low range clock (2 MHz)" />
        <Enum name="SIRC_HIGH_RANGE" start="0x1" description="Slow IRC high range clock (8 MHz )" />
      </BitField>
    </Register>
    <Register start="+0x300" size="4" name="FIRCCSR" access="Read/Write" description="Fast IRC Control Status Register" reset_value="0x3000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FIRCEN" description="Fast IRC Enable">
        <Enum name="DISABLED" start="0" description="Fast IRC is disabled" />
        <Enum name="ENABLED" start="0x1" description="Fast IRC is enabled" />
      </BitField>
      <BitField start="1" size="1" name="FIRCSTEN" description="Fast IRC Stop Enable">
        <Enum name="DISABLED_IN_STOP_MODES" start="0" description="Fast IRC is disabled in Stop modes." />
        <Enum name="ENABLED_IN_STOP_MODES" start="0x1" description="Fast IRC is enabled in Stop modes" />
      </BitField>
      <BitField start="2" size="1" name="FIRCLPEN" description="Fast IRC Low Power Enable">
        <Enum name="DISABLED_IN_VLP" start="0" description="Fast IRC is disabled in VLP modes" />
        <Enum name="ENABLED_IN_VLP" start="0x1" description="Fast IRC is enabled in VLP modes" />
      </BitField>
      <BitField start="3" size="1" name="FIRCREGOFF" description="Fast IRC Regulator Enable">
        <Enum name="ENABLED" start="0" description="Fast IRC Regulator is enabled." />
        <Enum name="DISABLED" start="0x1" description="Fast IRC Regulator is disabled." />
      </BitField>
      <BitField start="8" size="1" name="FIRCTREN" description="Fast IRC Trim Enable">
        <Enum name="DISABLED" start="0" description="Disable trimming Fast IRC to an external clock source" />
        <Enum name="ENABLED" start="0x1" description="Enable trimming Fast IRC to an external clock source" />
      </BitField>
      <BitField start="9" size="1" name="FIRCTRUP" description="Fast IRC Trim Update">
        <Enum name="DISABLED" start="0" description="Disable Fast IRC trimming updates" />
        <Enum name="ENABLED" start="0x1" description="Enable Fast IRC trimming updates" />
      </BitField>
      <BitField start="23" size="1" name="LK" description="Lock Register">
        <Enum name="WRITE_ENABLED" start="0" description="Control Status Register can be written." />
        <Enum name="WRITE_DISABLED" start="0x1" description="Control Status Register cannot be written." />
      </BitField>
      <BitField start="24" size="1" name="FIRCVLD" description="Fast IRC Valid status">
        <Enum name="NOT_ENABLED_OR_NOT_VALID" start="0" description="Fast IRC is not enabled or clock is not valid." />
        <Enum name="ENABLED_AND_VALID" start="0x1" description="Fast IRC is enabled and output clock is valid. The clock is valid after there is an output clock from the FIRC analog." />
      </BitField>
      <BitField start="25" size="1" name="FIRCSEL" description="Fast IRC Selected status">
        <Enum name="NOT_FIRC" start="0" description="Fast IRC is not the system clock source" />
        <Enum name="FIRC" start="0x1" description="Fast IRC is the system clock source" />
      </BitField>
      <BitField start="26" size="1" name="FIRCERR" description="Fast IRC Clock Error">
        <Enum name="ERROR_NOT_DETECTED" start="0" description="Error not detected with the Fast IRC trimming." />
        <Enum name="ERROR_DETECTED" start="0x1" description="Error detected with the Fast IRC trimming." />
      </BitField>
    </Register>
    <Register start="+0x304" size="4" name="FIRCDIV" access="Read/Write" description="Fast IRC Divide Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="FIRCDIV1" description="Fast IRC Clock Divide 1">
        <Enum name="DISABLED" start="0" description="Output disabled" />
        <Enum name="DIV_1" start="0x1" description="Divide by 1" />
        <Enum name="DIV_2" start="0x2" description="Divide by 2" />
        <Enum name="DIV_4" start="0x3" description="Divide by 4" />
        <Enum name="DIV_8" start="0x4" description="Divide by 8" />
        <Enum name="DIV_16" start="0x5" description="Divide by 16" />
        <Enum name="DIV_32" start="0x6" description="Divide by 32" />
        <Enum name="DIV_64" start="0x7" description="Divide by 64" />
      </BitField>
      <BitField start="8" size="3" name="FIRCDIV2" description="Fast IRC Clock Divide 2">
        <Enum name="DISABLED" start="0" description="Output disabled" />
        <Enum name="DIV_1" start="0x1" description="Divide by 1" />
        <Enum name="DIV_2" start="0x2" description="Divide by 2" />
        <Enum name="DIV_4" start="0x3" description="Divide by 4" />
        <Enum name="DIV_8" start="0x4" description="Divide by 8" />
        <Enum name="DIV_16" start="0x5" description="Divide by 16" />
        <Enum name="DIV_32" start="0x6" description="Divide by 32" />
        <Enum name="DIV_64" start="0x7" description="Divide by 64" />
      </BitField>
      <BitField start="16" size="3" name="FIRCDIV3" description="Fast IRC Clock Divider 3">
        <Enum name="DISABLED" start="0" description="Clock disabled" />
        <Enum name="DIV_1" start="0x1" description="Divide by 1" />
        <Enum name="DIV_2" start="0x2" description="Divide by 2" />
        <Enum name="DIV_4" start="0x3" description="Divide by 4" />
        <Enum name="DIV_8" start="0x4" description="Divide by 8" />
        <Enum name="DIV_16" start="0x5" description="Divide by 16" />
        <Enum name="DIV_32" start="0x6" description="Divide by 32" />
        <Enum name="DIV_64" start="0x7" description="Divide by 64" />
      </BitField>
    </Register>
    <Register start="+0x308" size="4" name="FIRCCFG" access="Read/Write" description="Fast IRC Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="RANGE" description="Frequency Range">
        <Enum name="TRIMMED_48MHZ" start="0" description="Fast IRC is trimmed to 48 MHz" />
        <Enum name="TRIMMED_52MHZ" start="0x1" description="Fast IRC is trimmed to 52 MHz" />
        <Enum name="TRIMMED_56MHZ" start="0x2" description="Fast IRC is trimmed to 56 MHz" />
        <Enum name="TRIMMED_60MHZ" start="0x3" description="Fast IRC is trimmed to 60 MHz" />
      </BitField>
    </Register>
    <Register start="+0x30C" size="4" name="FIRCTCFG" access="Read/Write" description="Fast IRC Trim Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TRIMSRC" description="Trim Source">
        <Enum name="RTC_OSC" start="0x3" description="RTC OSC (32.768 kHz)" />
      </BitField>
    </Register>
    <Register start="+0x318" size="4" name="FIRCSTAT" access="Read/Write" description="Fast IRC Status Register" reset_value="0" reset_mask="0xFFFFC080">
      <BitField start="0" size="7" name="TRIMFINE" description="Trim Fine" />
      <BitField start="8" size="6" name="TRIMCOAR" description="Trim Coarse" />
    </Register>
    <Register start="+0x400" size="4" name="ROSCCSR" access="Read/Write" description="RTC OSC Control Status Register" reset_value="0" reset_mask="0xFBFFFFFF">
      <BitField start="16" size="1" name="ROSCCM" description="RTC OSC Clock Monitor">
        <Enum name="DISABLED" start="0" description="RTC OSC Clock Monitor is disabled" />
        <Enum name="ENABLED" start="0x1" description="RTC OSC Clock Monitor is enabled" />
      </BitField>
      <BitField start="17" size="1" name="ROSCCMRE" description="RTC OSC Clock Monitor Reset Enable">
        <Enum name="GENERATE_INTERRUPT" start="0" description="Clock Monitor generates interrupt when error detected" />
        <Enum name="GENERATE_RESET" start="0x1" description="Clock Monitor generates reset when error detected" />
      </BitField>
      <BitField start="23" size="1" name="LK" description="Lock Register">
        <Enum name="WRITE_ENABLED" start="0" description="Control Status Register can be written." />
        <Enum name="WRITE_DISABLED" start="0x1" description="Control Status Register cannot be written." />
      </BitField>
      <BitField start="24" size="1" name="ROSCVLD" description="RTC OSC Valid">
        <Enum name="DISABLED_OR_NOT_VALID" start="0" description="RTC OSC is not enabled or clock is not valid" />
        <Enum name="ENABLED_AND_VALID" start="0x1" description="RTC OSC is enabled and output clock is valid" />
      </BitField>
      <BitField start="25" size="1" name="ROSCSEL" description="RTC OSC Selected">
        <Enum name="NOT_ROSC" start="0" description="RTC OSC is not the system clock source" />
        <Enum name="ROSC" start="0x1" description="RTC OSC is the system clock source" />
      </BitField>
      <BitField start="26" size="1" name="ROSCERR" description="RTC OSC Clock Error">
        <Enum name="DISABLED_OR_NO_ERROR" start="0" description="RTC OSC Clock Monitor is disabled or has not detected an error" />
        <Enum name="ENABLED_AND_ERROR" start="0x1" description="RTC OSC Clock Monitor is enabled and detected an RTC loss of clock error" />
      </BitField>
    </Register>
    <Register start="+0x500" size="4" name="LPFLLCSR" access="Read/Write" description="Low Power FLL Control Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LPFLLEN" description="LPFLL Enable">
        <Enum name="DISABLED" start="0" description="LPFLL is disabled" />
        <Enum name="ENABLED" start="0x1" description="LPFLL is enabled" />
      </BitField>
      <BitField start="1" size="1" name="LPFLLSTEN" description="LPFLL Stop Enable">
        <Enum name="DISABLED_IN_STOP" start="0" description="LPFLL is disabled in Stop modes." />
        <Enum name="ENABLED_IN_STOP" start="0x1" description="LPFLL is enabled in Stop modes" />
      </BitField>
      <BitField start="8" size="1" name="LPFLLTREN" description="LPFLL Trim Enable">
        <Enum name="DISABLE" start="0" description="Disable trimming LPFLL to an reference clock source" />
        <Enum name="ENABLE" start="0x1" description="Enable trimming LPFLL to an reference clock source" />
      </BitField>
      <BitField start="9" size="1" name="LPFLLTRUP" description="LPFLL Trim Update">
        <Enum name="DISABLE" start="0" description="Disable LPFLL trimming updates. LPFLL frequency determined by AUTOTRIM written value." />
        <Enum name="ENABLE" start="0x1" description="Enable LPFLL trimming updates. LPFLL frequency determined by reference clock multiplication" />
      </BitField>
      <BitField start="10" size="1" name="LPFLLTRMLOCK" description="LPFLL Trim LOCK">
        <Enum name="NOT_LOCKED" start="0" description="LPFLL not locked" />
        <Enum name="LOCKED" start="0x1" description="LPFLL trimmed and locked" />
      </BitField>
      <BitField start="16" size="1" name="LPFLLCM" description="LPFLL Clock Monitor">
        <Enum name="DISABLED" start="0" description="LPFLL Clock Monitor is disabled" />
        <Enum name="ENABLED" start="0x1" description="LPFLL Clock Monitor is enabled" />
      </BitField>
      <BitField start="17" size="1" name="LPFLLCMRE" description="LPFLL Clock Monitor Reset Enable">
        <Enum name="GENERATE_INTERRUPT" start="0" description="Clock Monitor generates interrupt when error detected" />
        <Enum name="GENERATE_RESET" start="0x1" description="Clock Monitor generates reset when error detected" />
      </BitField>
      <BitField start="23" size="1" name="LK" description="Lock Register">
        <Enum name="WRITE_ENABLED" start="0" description="Control Status Register can be written." />
        <Enum name="WRITE_DISABLED" start="0x1" description="Control Status Register cannot be written." />
      </BitField>
      <BitField start="24" size="1" name="LPFLLVLD" description="LPFLL Valid">
        <Enum name="DISABLED_OR_NOT_VALID" start="0" description="LPFLL is not enabled or clock is not valid." />
        <Enum name="ENABLED_AND_VALID" start="0x1" description="LPFLL is enabled and output clock is valid." />
      </BitField>
      <BitField start="25" size="1" name="LPFLLSEL" description="LPFLL Selected">
        <Enum name="NOT_LPFLL" start="0" description="LPFLL is not the system clock source" />
        <Enum name="LPFLL" start="0x1" description="LPFLL is the system clock source" />
      </BitField>
      <BitField start="26" size="1" name="LPFLLERR" description="LPFLL Clock Error">
        <Enum name="NO_ERROR" start="0" description="Error not detected with the LPFLL trimming." />
        <Enum name="ERROR" start="0x1" description="Error detected with the LPFLL trimming." />
      </BitField>
    </Register>
    <Register start="+0x504" size="4" name="LPFLLDIV" access="Read/Write" description="Low Power FLL Divide Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="LPFLLDIV1" description="LPFLL Clock Divide 1">
        <Enum name="DISABLED" start="0" description="Output disabled" />
        <Enum name="DIV_1" start="0x1" description="Divide by 1" />
        <Enum name="DIV_2" start="0x2" description="Divide by 2" />
        <Enum name="DIV_4" start="0x3" description="Divide by 4" />
        <Enum name="DIV_8" start="0x4" description="Divide by 8" />
        <Enum name="DIV_16" start="0x5" description="Divide by 16" />
        <Enum name="DIV_32" start="0x6" description="Divide by 32" />
        <Enum name="DIV_64" start="0x7" description="Divide by 64" />
      </BitField>
      <BitField start="8" size="3" name="LPFLLDIV2" description="LPFLL Clock Divide 2">
        <Enum name="DISABLED" start="0" description="Output disabled" />
        <Enum name="DIV_1" start="0x1" description="Divide by 1" />
        <Enum name="DIV_2" start="0x2" description="Divide by 2" />
        <Enum name="DIV_4" start="0x3" description="Divide by 4" />
        <Enum name="DIV_8" start="0x4" description="Divide by 8" />
        <Enum name="DIV_16" start="0x5" description="Divide by 16" />
        <Enum name="DIV_32" start="0x6" description="Divide by 32" />
        <Enum name="DIV_64" start="0x7" description="Divide by 64" />
      </BitField>
      <BitField start="16" size="3" name="LPFLLDIV3" description="LPFLL Clock Divide 3">
        <Enum name="DISABLED" start="0" description="Clock disabled" />
        <Enum name="DIV_1" start="0x1" description="Divide by 1" />
        <Enum name="DIV_2" start="0x2" description="Divide by 2" />
        <Enum name="DIV_4" start="0x3" description="Divide by 4" />
        <Enum name="DIV_8" start="0x4" description="Divide by 8" />
        <Enum name="DIV_16" start="0x5" description="Divide by 16" />
        <Enum name="DIV_32" start="0x6" description="Divide by 32" />
        <Enum name="DIV_64" start="0x7" description="Divide by 64" />
      </BitField>
    </Register>
    <Register start="+0x508" size="4" name="LPFLLCFG" access="Read/Write" description="Low Power FLL Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FSEL" description="Frequency Select">
        <Enum name="LPFLL_48MHZ" start="0" description="LPFLL is trimmed to 48 MHz." />
        <Enum name="LPFLL_72MHZ" start="0x1" description="LPFLL is trimmed to 72 MHz." />
      </BitField>
    </Register>
    <Register start="+0x50C" size="4" name="LPFLLTCFG" access="Read/Write" description="Low Power FLL Trim Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TRIMSRC" description="Trim Source">
        <Enum name="SIRC" start="0" description="SIRC" />
        <Enum name="FIRC" start="0x1" description="FIRC" />
        <Enum name="ROSC" start="0x3" description="RTC OSC" />
      </BitField>
      <BitField start="8" size="5" name="TRIMDIV" description="LPFLL Trim Predivide" />
      <BitField start="16" size="1" name="LOCKW2LSB" description="Lock LPFLL with 2 LSBS">
        <Enum name="WITHIN_1_LSB" start="0" description="LPFLL locks within 1LSB (0.4%)" />
        <Enum name="WITHIN_2_LSBS" start="0x1" description="LPFLL locks within 2LSB (0.8%)" />
      </BitField>
    </Register>
    <Register start="+0x514" size="4" name="LPFLLSTAT" access="Read/Write" description="Low Power FLL Status Register" reset_value="0" reset_mask="0xFFFFFF00">
      <BitField start="0" size="8" name="AUTOTRIM" description="Auto Tune Trim Status" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CRC" start="0x4002F000" description="CRC">
    <Register start="+0" size="4" name="DATA" access="Read/Write" description="CRC Data register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="CRC Low Lower Byte" />
      <BitField start="8" size="8" name="LU" description="CRC Low Upper Byte" />
      <BitField start="16" size="8" name="HL" description="CRC High Lower Byte" />
      <BitField start="24" size="8" name="HU" description="CRC High Upper Byte" />
    </Register>
    <Register start="+0x4" size="4" name="GPOLY" access="Read/Write" description="CRC Polynomial register" reset_value="0x1021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="LOW" description="Low Polynominal Half-word" />
      <BitField start="16" size="16" name="HIGH" description="High Polynominal Half-word" />
    </Register>
    <Register start="+0x8" size="4" name="CTRL" access="Read/Write" description="CRC Control register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="TCRC" description="TCRC">
        <Enum name="TCRC_0" start="0" description="16-bit CRC protocol." />
        <Enum name="TCRC_1" start="0x1" description="32-bit CRC protocol." />
      </BitField>
      <BitField start="25" size="1" name="WAS" description="Write CRC Data Register As Seed">
        <Enum name="WAS_0" start="0" description="Writes to the CRC data register are data values." />
        <Enum name="WAS_1" start="0x1" description="Writes to the CRC data register are seed values." />
      </BitField>
      <BitField start="26" size="1" name="FXOR" description="Complement Read Of CRC Data Register">
        <Enum name="FXOR_0" start="0" description="No XOR on reading." />
        <Enum name="FXOR_1" start="0x1" description="Invert or complement the read value of the CRC Data register." />
      </BitField>
      <BitField start="28" size="2" name="TOTR" description="Type Of Transpose For Read">
        <Enum name="TOTR_0" start="0" description="No transposition." />
        <Enum name="TOTR_1" start="0x1" description="Bits in bytes are transposed; bytes are not transposed." />
        <Enum name="TOTR_2" start="0x2" description="Both bits in bytes and bytes are transposed." />
        <Enum name="TOTR_3" start="0x3" description="Only bytes are transposed; no bits in a byte are transposed." />
      </BitField>
      <BitField start="30" size="2" name="TOT" description="Type Of Transpose For Writes">
        <Enum name="TOT_0" start="0" description="No transposition." />
        <Enum name="TOT_1" start="0x1" description="Bits in bytes are transposed; bytes are not transposed." />
        <Enum name="TOT_2" start="0x2" description="Both bits in bytes and bytes are transposed." />
        <Enum name="TOT_3" start="0x3" description="Only bytes are transposed; no bits in a byte are transposed." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPIT0" start="0x40030000" description="LPIT">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Number" />
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x404" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CHANNEL" description="Number of Timer Channels" />
      <BitField start="8" size="8" name="EXT_TRIG" description="Number of External Trigger Inputs" />
    </Register>
    <Register start="+0x8" size="4" name="MCR" access="Read/Write" description="Module Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="M_CEN" description="Module Clock Enable">
        <Enum name="M_CEN_0" start="0" description="Disable peripheral clock to timers" />
        <Enum name="M_CEN_1" start="0x1" description="Enable peripheral clock to timers" />
      </BitField>
      <BitField start="1" size="1" name="SW_RST" description="Software Reset Bit">
        <Enum name="SW_RST_0" start="0" description="Timer channels and registers are not reset" />
        <Enum name="SW_RST_1" start="0x1" description="Reset timer channels and registers" />
      </BitField>
      <BitField start="2" size="1" name="DOZE_EN" description="DOZE Mode Enable Bit">
        <Enum name="DOZE_EN_0" start="0" description="Stop timer channels in DOZE mode" />
        <Enum name="DOZE_EN_1" start="0x1" description="Allow timer channels to continue to run in DOZE mode" />
      </BitField>
      <BitField start="3" size="1" name="DBG_EN" description="Debug Enable Bit">
        <Enum name="DBG_EN_0" start="0" description="Stop timer channels in Debug mode" />
        <Enum name="DBG_EN_1" start="0x1" description="Allow timer channels to continue to run in Debug mode" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="MSR" access="Read/Write" description="Module Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF0" description="Channel 0 Timer Interrupt Flag">
        <Enum name="TIF0_0" start="0" description="Timer has not timed out" />
        <Enum name="TIF0_1" start="0x1" description="Timeout has occurred (timer has timed out)" />
      </BitField>
      <BitField start="1" size="1" name="TIF1" description="Channel 1 Timer Interrupt Flag">
        <Enum name="TIF1_0" start="0" description="Timer has not timed out" />
        <Enum name="TIF1_1" start="0x1" description="Timeout has occurred (timer has timed out)" />
      </BitField>
      <BitField start="2" size="1" name="TIF2" description="Channel 2 Timer Interrupt Flag">
        <Enum name="TIF2_0" start="0" description="Timer has not timed out" />
        <Enum name="TIF2_1" start="0x1" description="Timeout has occurred (timer has timed out)" />
      </BitField>
      <BitField start="3" size="1" name="TIF3" description="Channel 3 Timer Interrupt Flag">
        <Enum name="TIF3_0" start="0" description="Timer has not timed out" />
        <Enum name="TIF3_1" start="0x1" description="Timeout has occurred (timer has timed out)" />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="MIER" access="Read/Write" description="Module Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIE0" description="Channel 0 Timer Interrupt Enable">
        <Enum name="TIE0_0" start="0" description="Disabled" />
        <Enum name="TIE0_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="1" size="1" name="TIE1" description="Channel 1 Timer Interrupt Enable">
        <Enum name="TIE1_0" start="0" description="Disabled" />
        <Enum name="TIE1_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="2" size="1" name="TIE2" description="Channel 2 Timer Interrupt Enable">
        <Enum name="TIE2_0" start="0" description="Disabled" />
        <Enum name="TIE2_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="3" size="1" name="TIE3" description="Channel 3 Timer Interrupt Enable">
        <Enum name="TIE3_0" start="0" description="Disabled" />
        <Enum name="TIE3_1" start="0x1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="SETTEN" access="Read/Write" description="Set Timer Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SET_T_EN_0" description="Set Timer 0 Enable">
        <Enum name="SET_T_EN_0_0" start="0" description="No effect" />
        <Enum name="SET_T_EN_0_1" start="0x1" description="Enables Timer Channel 0" />
      </BitField>
      <BitField start="1" size="1" name="SET_T_EN_1" description="Set Timer 1 Enable">
        <Enum name="SET_T_EN_1_0" start="0" description="No Effect" />
        <Enum name="SET_T_EN_1_1" start="0x1" description="Enables Timer Channel 1" />
      </BitField>
      <BitField start="2" size="1" name="SET_T_EN_2" description="Set Timer 2 Enable">
        <Enum name="SET_T_EN_2_0" start="0" description="No Effect" />
        <Enum name="SET_T_EN_2_1" start="0x1" description="Enables Timer Channel 2" />
      </BitField>
      <BitField start="3" size="1" name="SET_T_EN_3" description="Set Timer 3 Enable">
        <Enum name="SET_T_EN_3_0" start="0" description="No effect" />
        <Enum name="SET_T_EN_3_1" start="0x1" description="Enables Timer Channel 3" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="CLRTEN" access="Read/Write" description="Clear Timer Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CLR_T_EN_0" description="Clear Timer 0 Enable">
        <Enum name="CLR_T_EN_0_0" start="0" description="No action" />
        <Enum name="CLR_T_EN_0_1" start="0x1" description="Clear the Timer Enable bit (TCTRL0[T_EN]) for Timer Channel 0" />
      </BitField>
      <BitField start="1" size="1" name="CLR_T_EN_1" description="Clear Timer 1 Enable">
        <Enum name="CLR_T_EN_1_0" start="0" description="No Action" />
        <Enum name="CLR_T_EN_1_1" start="0x1" description="Clear the Timer Enable bit (TCTRL1[T_EN]) for Timer Channel 1" />
      </BitField>
      <BitField start="2" size="1" name="CLR_T_EN_2" description="Clear Timer 2 Enable">
        <Enum name="CLR_T_EN_2_0" start="0" description="No Action" />
        <Enum name="CLR_T_EN_2_1" start="0x1" description="Clear the Timer Enable bit (TCTRL2[T_EN]) for Timer Channel 2" />
      </BitField>
      <BitField start="3" size="1" name="CLR_T_EN_3" description="Clear Timer 3 Enable">
        <Enum name="CLR_T_EN_3_0" start="0" description="No Action" />
        <Enum name="CLR_T_EN_3_1" start="0x1" description="Clear the Timer Enable bit (TCTRL3[T_EN]) for Timer Channel 3" />
      </BitField>
    </Register>
    <Register start="+0x20+0*0x10+0" size="4" name="CHANNEL[0].TVAL" access="Read/Write" description="Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TMR_VAL" description="Timer Value">
        <Enum name="TMR_VAL_0" start="0" description="Invalid load value in compare mode" />
        <Enum name="TMR_VAL_1" start="0x1" description="Invalid load value in compare mode" />
        <Enum name="TMR_VAL_2" start="0x2" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_3" start="0x3" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_4" start="0x4" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_5" start="0x5" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_6" start="0x6" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_7" start="0x7" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_8" start="0x8" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_9" start="0x9" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
      </BitField>
    </Register>
    <Register start="+0x20+0*0x10+0x4" size="4" name="CHANNEL[0].CVAL" access="ReadOnly" description="Current Timer Value" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TMR_CUR_VAL" description="Current Timer Value" />
    </Register>
    <Register start="+0x20+0*0x10+0x8" size="4" name="CHANNEL[0].TCTRL" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="T_EN" description="Timer Enable">
        <Enum name="T_EN_0" start="0" description="Timer Channel is disabled" />
        <Enum name="T_EN_1" start="0x1" description="Timer Channel is enabled" />
      </BitField>
      <BitField start="1" size="1" name="CHAIN" description="Chain Channel">
        <Enum name="CHAIN_0" start="0" description="Channel Chaining is disabled. The channel timer runs independently." />
        <Enum name="CHAIN_1" start="0x1" description="Channel Chaining is enabled. The timer decrements on the previous channel's timeout." />
      </BitField>
      <BitField start="2" size="2" name="MODE" description="Timer Operation Mode">
        <Enum name="MODE_0" start="0" description="32-bit Periodic Counter" />
        <Enum name="MODE_1" start="0x1" description="Dual 16-bit Periodic Counter" />
        <Enum name="MODE_2" start="0x2" description="32-bit Trigger Accumulator" />
        <Enum name="MODE_3" start="0x3" description="32-bit Trigger Input Capture" />
      </BitField>
      <BitField start="16" size="1" name="TSOT" description="Timer Start On Trigger">
        <Enum name="TSOT_0" start="0" description="Timer starts to decrement immediately based on the restart condition (controlled by the Timer Stop On Interrupt bit (TSOI))" />
        <Enum name="TSOT_1" start="0x1" description="Timer starts to decrement when a rising edge on a selected trigger is detected" />
      </BitField>
      <BitField start="17" size="1" name="TSOI" description="Timer Stop On Interrupt">
        <Enum name="TSOI_0" start="0" description="The channel timer does not stop after timeout" />
        <Enum name="TSOI_1" start="0x1" description="The channel timer will stop after a timeout, and the channel timer will restart based on Timer Start On Trigger bit (TSOT). When TSOT = 0, the channel timer will restart after a rising edge on the Timer Enable bit (T_EN) is detected (which means that the timer channel is disabled and then enabled). When TSOT = 1, the channel timer will restart after a rising edge on the selected trigger is detected." />
      </BitField>
      <BitField start="18" size="1" name="TROT" description="Timer Reload On Trigger">
        <Enum name="TROT_0" start="0" description="Timer will not reload on the selected trigger" />
        <Enum name="TROT_1" start="0x1" description="Timer will reload on the selected trigger" />
      </BitField>
      <BitField start="23" size="1" name="TRG_SRC" description="Trigger Source">
        <Enum name="TRG_SRC_0" start="0" description="Selects external triggers" />
        <Enum name="TRG_SRC_1" start="0x1" description="Selects internal triggers" />
      </BitField>
      <BitField start="24" size="4" name="TRG_SEL" description="Trigger Select">
        <Enum name="TRG_SEL_0" start="0" description="Timer channel 0 - 3 trigger source is selected" />
        <Enum name="TRG_SEL_1" start="0x1" description="Timer channel 0 - 3 trigger source is selected" />
        <Enum name="TRG_SEL_2" start="0x2" description="Timer channel 0 - 3 trigger source is selected" />
        <Enum name="TRG_SEL_3" start="0x3" description="Timer channel 0 - 3 trigger source is selected" />
      </BitField>
    </Register>
    <Register start="+0x20+1*0x10+0" size="4" name="CHANNEL[1].TVAL" access="Read/Write" description="Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TMR_VAL" description="Timer Value">
        <Enum name="TMR_VAL_0" start="0" description="Invalid load value in compare mode" />
        <Enum name="TMR_VAL_1" start="0x1" description="Invalid load value in compare mode" />
        <Enum name="TMR_VAL_2" start="0x2" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_3" start="0x3" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_4" start="0x4" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_5" start="0x5" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_6" start="0x6" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_7" start="0x7" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_8" start="0x8" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_9" start="0x9" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
      </BitField>
    </Register>
    <Register start="+0x20+1*0x10+0x4" size="4" name="CHANNEL[1].CVAL" access="ReadOnly" description="Current Timer Value" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TMR_CUR_VAL" description="Current Timer Value" />
    </Register>
    <Register start="+0x20+1*0x10+0x8" size="4" name="CHANNEL[1].TCTRL" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="T_EN" description="Timer Enable">
        <Enum name="T_EN_0" start="0" description="Timer Channel is disabled" />
        <Enum name="T_EN_1" start="0x1" description="Timer Channel is enabled" />
      </BitField>
      <BitField start="1" size="1" name="CHAIN" description="Chain Channel">
        <Enum name="CHAIN_0" start="0" description="Channel Chaining is disabled. The channel timer runs independently." />
        <Enum name="CHAIN_1" start="0x1" description="Channel Chaining is enabled. The timer decrements on the previous channel's timeout." />
      </BitField>
      <BitField start="2" size="2" name="MODE" description="Timer Operation Mode">
        <Enum name="MODE_0" start="0" description="32-bit Periodic Counter" />
        <Enum name="MODE_1" start="0x1" description="Dual 16-bit Periodic Counter" />
        <Enum name="MODE_2" start="0x2" description="32-bit Trigger Accumulator" />
        <Enum name="MODE_3" start="0x3" description="32-bit Trigger Input Capture" />
      </BitField>
      <BitField start="16" size="1" name="TSOT" description="Timer Start On Trigger">
        <Enum name="TSOT_0" start="0" description="Timer starts to decrement immediately based on the restart condition (controlled by the Timer Stop On Interrupt bit (TSOI))" />
        <Enum name="TSOT_1" start="0x1" description="Timer starts to decrement when a rising edge on a selected trigger is detected" />
      </BitField>
      <BitField start="17" size="1" name="TSOI" description="Timer Stop On Interrupt">
        <Enum name="TSOI_0" start="0" description="The channel timer does not stop after timeout" />
        <Enum name="TSOI_1" start="0x1" description="The channel timer will stop after a timeout, and the channel timer will restart based on Timer Start On Trigger bit (TSOT). When TSOT = 0, the channel timer will restart after a rising edge on the Timer Enable bit (T_EN) is detected (which means that the timer channel is disabled and then enabled). When TSOT = 1, the channel timer will restart after a rising edge on the selected trigger is detected." />
      </BitField>
      <BitField start="18" size="1" name="TROT" description="Timer Reload On Trigger">
        <Enum name="TROT_0" start="0" description="Timer will not reload on the selected trigger" />
        <Enum name="TROT_1" start="0x1" description="Timer will reload on the selected trigger" />
      </BitField>
      <BitField start="23" size="1" name="TRG_SRC" description="Trigger Source">
        <Enum name="TRG_SRC_0" start="0" description="Selects external triggers" />
        <Enum name="TRG_SRC_1" start="0x1" description="Selects internal triggers" />
      </BitField>
      <BitField start="24" size="4" name="TRG_SEL" description="Trigger Select">
        <Enum name="TRG_SEL_0" start="0" description="Timer channel 0 - 3 trigger source is selected" />
        <Enum name="TRG_SEL_1" start="0x1" description="Timer channel 0 - 3 trigger source is selected" />
        <Enum name="TRG_SEL_2" start="0x2" description="Timer channel 0 - 3 trigger source is selected" />
        <Enum name="TRG_SEL_3" start="0x3" description="Timer channel 0 - 3 trigger source is selected" />
      </BitField>
    </Register>
    <Register start="+0x20+2*0x10+0" size="4" name="CHANNEL[2].TVAL" access="Read/Write" description="Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TMR_VAL" description="Timer Value">
        <Enum name="TMR_VAL_0" start="0" description="Invalid load value in compare mode" />
        <Enum name="TMR_VAL_1" start="0x1" description="Invalid load value in compare mode" />
        <Enum name="TMR_VAL_2" start="0x2" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_3" start="0x3" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_4" start="0x4" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_5" start="0x5" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_6" start="0x6" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_7" start="0x7" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_8" start="0x8" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_9" start="0x9" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
      </BitField>
    </Register>
    <Register start="+0x20+2*0x10+0x4" size="4" name="CHANNEL[2].CVAL" access="ReadOnly" description="Current Timer Value" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TMR_CUR_VAL" description="Current Timer Value" />
    </Register>
    <Register start="+0x20+2*0x10+0x8" size="4" name="CHANNEL[2].TCTRL" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="T_EN" description="Timer Enable">
        <Enum name="T_EN_0" start="0" description="Timer Channel is disabled" />
        <Enum name="T_EN_1" start="0x1" description="Timer Channel is enabled" />
      </BitField>
      <BitField start="1" size="1" name="CHAIN" description="Chain Channel">
        <Enum name="CHAIN_0" start="0" description="Channel Chaining is disabled. The channel timer runs independently." />
        <Enum name="CHAIN_1" start="0x1" description="Channel Chaining is enabled. The timer decrements on the previous channel's timeout." />
      </BitField>
      <BitField start="2" size="2" name="MODE" description="Timer Operation Mode">
        <Enum name="MODE_0" start="0" description="32-bit Periodic Counter" />
        <Enum name="MODE_1" start="0x1" description="Dual 16-bit Periodic Counter" />
        <Enum name="MODE_2" start="0x2" description="32-bit Trigger Accumulator" />
        <Enum name="MODE_3" start="0x3" description="32-bit Trigger Input Capture" />
      </BitField>
      <BitField start="16" size="1" name="TSOT" description="Timer Start On Trigger">
        <Enum name="TSOT_0" start="0" description="Timer starts to decrement immediately based on the restart condition (controlled by the Timer Stop On Interrupt bit (TSOI))" />
        <Enum name="TSOT_1" start="0x1" description="Timer starts to decrement when a rising edge on a selected trigger is detected" />
      </BitField>
      <BitField start="17" size="1" name="TSOI" description="Timer Stop On Interrupt">
        <Enum name="TSOI_0" start="0" description="The channel timer does not stop after timeout" />
        <Enum name="TSOI_1" start="0x1" description="The channel timer will stop after a timeout, and the channel timer will restart based on Timer Start On Trigger bit (TSOT). When TSOT = 0, the channel timer will restart after a rising edge on the Timer Enable bit (T_EN) is detected (which means that the timer channel is disabled and then enabled). When TSOT = 1, the channel timer will restart after a rising edge on the selected trigger is detected." />
      </BitField>
      <BitField start="18" size="1" name="TROT" description="Timer Reload On Trigger">
        <Enum name="TROT_0" start="0" description="Timer will not reload on the selected trigger" />
        <Enum name="TROT_1" start="0x1" description="Timer will reload on the selected trigger" />
      </BitField>
      <BitField start="23" size="1" name="TRG_SRC" description="Trigger Source">
        <Enum name="TRG_SRC_0" start="0" description="Selects external triggers" />
        <Enum name="TRG_SRC_1" start="0x1" description="Selects internal triggers" />
      </BitField>
      <BitField start="24" size="4" name="TRG_SEL" description="Trigger Select">
        <Enum name="TRG_SEL_0" start="0" description="Timer channel 0 - 3 trigger source is selected" />
        <Enum name="TRG_SEL_1" start="0x1" description="Timer channel 0 - 3 trigger source is selected" />
        <Enum name="TRG_SEL_2" start="0x2" description="Timer channel 0 - 3 trigger source is selected" />
        <Enum name="TRG_SEL_3" start="0x3" description="Timer channel 0 - 3 trigger source is selected" />
      </BitField>
    </Register>
    <Register start="+0x20+3*0x10+0" size="4" name="CHANNEL[3].TVAL" access="Read/Write" description="Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TMR_VAL" description="Timer Value">
        <Enum name="TMR_VAL_0" start="0" description="Invalid load value in compare mode" />
        <Enum name="TMR_VAL_1" start="0x1" description="Invalid load value in compare mode" />
        <Enum name="TMR_VAL_2" start="0x2" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_3" start="0x3" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_4" start="0x4" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_5" start="0x5" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_6" start="0x6" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_7" start="0x7" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_8" start="0x8" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_9" start="0x9" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
      </BitField>
    </Register>
    <Register start="+0x20+3*0x10+0x4" size="4" name="CHANNEL[3].CVAL" access="ReadOnly" description="Current Timer Value" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TMR_CUR_VAL" description="Current Timer Value" />
    </Register>
    <Register start="+0x20+3*0x10+0x8" size="4" name="CHANNEL[3].TCTRL" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="T_EN" description="Timer Enable">
        <Enum name="T_EN_0" start="0" description="Timer Channel is disabled" />
        <Enum name="T_EN_1" start="0x1" description="Timer Channel is enabled" />
      </BitField>
      <BitField start="1" size="1" name="CHAIN" description="Chain Channel">
        <Enum name="CHAIN_0" start="0" description="Channel Chaining is disabled. The channel timer runs independently." />
        <Enum name="CHAIN_1" start="0x1" description="Channel Chaining is enabled. The timer decrements on the previous channel's timeout." />
      </BitField>
      <BitField start="2" size="2" name="MODE" description="Timer Operation Mode">
        <Enum name="MODE_0" start="0" description="32-bit Periodic Counter" />
        <Enum name="MODE_1" start="0x1" description="Dual 16-bit Periodic Counter" />
        <Enum name="MODE_2" start="0x2" description="32-bit Trigger Accumulator" />
        <Enum name="MODE_3" start="0x3" description="32-bit Trigger Input Capture" />
      </BitField>
      <BitField start="16" size="1" name="TSOT" description="Timer Start On Trigger">
        <Enum name="TSOT_0" start="0" description="Timer starts to decrement immediately based on the restart condition (controlled by the Timer Stop On Interrupt bit (TSOI))" />
        <Enum name="TSOT_1" start="0x1" description="Timer starts to decrement when a rising edge on a selected trigger is detected" />
      </BitField>
      <BitField start="17" size="1" name="TSOI" description="Timer Stop On Interrupt">
        <Enum name="TSOI_0" start="0" description="The channel timer does not stop after timeout" />
        <Enum name="TSOI_1" start="0x1" description="The channel timer will stop after a timeout, and the channel timer will restart based on Timer Start On Trigger bit (TSOT). When TSOT = 0, the channel timer will restart after a rising edge on the Timer Enable bit (T_EN) is detected (which means that the timer channel is disabled and then enabled). When TSOT = 1, the channel timer will restart after a rising edge on the selected trigger is detected." />
      </BitField>
      <BitField start="18" size="1" name="TROT" description="Timer Reload On Trigger">
        <Enum name="TROT_0" start="0" description="Timer will not reload on the selected trigger" />
        <Enum name="TROT_1" start="0x1" description="Timer will reload on the selected trigger" />
      </BitField>
      <BitField start="23" size="1" name="TRG_SRC" description="Trigger Source">
        <Enum name="TRG_SRC_0" start="0" description="Selects external triggers" />
        <Enum name="TRG_SRC_1" start="0x1" description="Selects internal triggers" />
      </BitField>
      <BitField start="24" size="4" name="TRG_SEL" description="Trigger Select">
        <Enum name="TRG_SEL_0" start="0" description="Timer channel 0 - 3 trigger source is selected" />
        <Enum name="TRG_SEL_1" start="0x1" description="Timer channel 0 - 3 trigger source is selected" />
        <Enum name="TRG_SEL_2" start="0x2" description="Timer channel 0 - 3 trigger source is selected" />
        <Enum name="TRG_SEL_3" start="0x3" description="Timer channel 0 - 3 trigger source is selected" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPIT1" start="0x4102A000" description="LPIT">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Number" />
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x404" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CHANNEL" description="Number of Timer Channels" />
      <BitField start="8" size="8" name="EXT_TRIG" description="Number of External Trigger Inputs" />
    </Register>
    <Register start="+0x8" size="4" name="MCR" access="Read/Write" description="Module Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="M_CEN" description="Module Clock Enable">
        <Enum name="M_CEN_0" start="0" description="Disable peripheral clock to timers" />
        <Enum name="M_CEN_1" start="0x1" description="Enable peripheral clock to timers" />
      </BitField>
      <BitField start="1" size="1" name="SW_RST" description="Software Reset Bit">
        <Enum name="SW_RST_0" start="0" description="Timer channels and registers are not reset" />
        <Enum name="SW_RST_1" start="0x1" description="Reset timer channels and registers" />
      </BitField>
      <BitField start="2" size="1" name="DOZE_EN" description="DOZE Mode Enable Bit">
        <Enum name="DOZE_EN_0" start="0" description="Stop timer channels in DOZE mode" />
        <Enum name="DOZE_EN_1" start="0x1" description="Allow timer channels to continue to run in DOZE mode" />
      </BitField>
      <BitField start="3" size="1" name="DBG_EN" description="Debug Enable Bit">
        <Enum name="DBG_EN_0" start="0" description="Stop timer channels in Debug mode" />
        <Enum name="DBG_EN_1" start="0x1" description="Allow timer channels to continue to run in Debug mode" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="MSR" access="Read/Write" description="Module Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF0" description="Channel 0 Timer Interrupt Flag">
        <Enum name="TIF0_0" start="0" description="Timer has not timed out" />
        <Enum name="TIF0_1" start="0x1" description="Timeout has occurred (timer has timed out)" />
      </BitField>
      <BitField start="1" size="1" name="TIF1" description="Channel 1 Timer Interrupt Flag">
        <Enum name="TIF1_0" start="0" description="Timer has not timed out" />
        <Enum name="TIF1_1" start="0x1" description="Timeout has occurred (timer has timed out)" />
      </BitField>
      <BitField start="2" size="1" name="TIF2" description="Channel 2 Timer Interrupt Flag">
        <Enum name="TIF2_0" start="0" description="Timer has not timed out" />
        <Enum name="TIF2_1" start="0x1" description="Timeout has occurred (timer has timed out)" />
      </BitField>
      <BitField start="3" size="1" name="TIF3" description="Channel 3 Timer Interrupt Flag">
        <Enum name="TIF3_0" start="0" description="Timer has not timed out" />
        <Enum name="TIF3_1" start="0x1" description="Timeout has occurred (timer has timed out)" />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="MIER" access="Read/Write" description="Module Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIE0" description="Channel 0 Timer Interrupt Enable">
        <Enum name="TIE0_0" start="0" description="Disabled" />
        <Enum name="TIE0_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="1" size="1" name="TIE1" description="Channel 1 Timer Interrupt Enable">
        <Enum name="TIE1_0" start="0" description="Disabled" />
        <Enum name="TIE1_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="2" size="1" name="TIE2" description="Channel 2 Timer Interrupt Enable">
        <Enum name="TIE2_0" start="0" description="Disabled" />
        <Enum name="TIE2_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="3" size="1" name="TIE3" description="Channel 3 Timer Interrupt Enable">
        <Enum name="TIE3_0" start="0" description="Disabled" />
        <Enum name="TIE3_1" start="0x1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="SETTEN" access="Read/Write" description="Set Timer Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SET_T_EN_0" description="Set Timer 0 Enable">
        <Enum name="SET_T_EN_0_0" start="0" description="No effect" />
        <Enum name="SET_T_EN_0_1" start="0x1" description="Enables Timer Channel 0" />
      </BitField>
      <BitField start="1" size="1" name="SET_T_EN_1" description="Set Timer 1 Enable">
        <Enum name="SET_T_EN_1_0" start="0" description="No Effect" />
        <Enum name="SET_T_EN_1_1" start="0x1" description="Enables Timer Channel 1" />
      </BitField>
      <BitField start="2" size="1" name="SET_T_EN_2" description="Set Timer 2 Enable">
        <Enum name="SET_T_EN_2_0" start="0" description="No Effect" />
        <Enum name="SET_T_EN_2_1" start="0x1" description="Enables Timer Channel 2" />
      </BitField>
      <BitField start="3" size="1" name="SET_T_EN_3" description="Set Timer 3 Enable">
        <Enum name="SET_T_EN_3_0" start="0" description="No effect" />
        <Enum name="SET_T_EN_3_1" start="0x1" description="Enables Timer Channel 3" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="CLRTEN" access="Read/Write" description="Clear Timer Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CLR_T_EN_0" description="Clear Timer 0 Enable">
        <Enum name="CLR_T_EN_0_0" start="0" description="No action" />
        <Enum name="CLR_T_EN_0_1" start="0x1" description="Clear the Timer Enable bit (TCTRL0[T_EN]) for Timer Channel 0" />
      </BitField>
      <BitField start="1" size="1" name="CLR_T_EN_1" description="Clear Timer 1 Enable">
        <Enum name="CLR_T_EN_1_0" start="0" description="No Action" />
        <Enum name="CLR_T_EN_1_1" start="0x1" description="Clear the Timer Enable bit (TCTRL1[T_EN]) for Timer Channel 1" />
      </BitField>
      <BitField start="2" size="1" name="CLR_T_EN_2" description="Clear Timer 2 Enable">
        <Enum name="CLR_T_EN_2_0" start="0" description="No Action" />
        <Enum name="CLR_T_EN_2_1" start="0x1" description="Clear the Timer Enable bit (TCTRL2[T_EN]) for Timer Channel 2" />
      </BitField>
      <BitField start="3" size="1" name="CLR_T_EN_3" description="Clear Timer 3 Enable">
        <Enum name="CLR_T_EN_3_0" start="0" description="No Action" />
        <Enum name="CLR_T_EN_3_1" start="0x1" description="Clear the Timer Enable bit (TCTRL3[T_EN]) for Timer Channel 3" />
      </BitField>
    </Register>
    <Register start="+0x20+0*0x10+0" size="4" name="CHANNEL[0].TVAL" access="Read/Write" description="Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TMR_VAL" description="Timer Value">
        <Enum name="TMR_VAL_0" start="0" description="Invalid load value in compare mode" />
        <Enum name="TMR_VAL_1" start="0x1" description="Invalid load value in compare mode" />
        <Enum name="TMR_VAL_2" start="0x2" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_3" start="0x3" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_4" start="0x4" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_5" start="0x5" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_6" start="0x6" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_7" start="0x7" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_8" start="0x8" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_9" start="0x9" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
      </BitField>
    </Register>
    <Register start="+0x20+0*0x10+0x4" size="4" name="CHANNEL[0].CVAL" access="ReadOnly" description="Current Timer Value" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TMR_CUR_VAL" description="Current Timer Value" />
    </Register>
    <Register start="+0x20+0*0x10+0x8" size="4" name="CHANNEL[0].TCTRL" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="T_EN" description="Timer Enable">
        <Enum name="T_EN_0" start="0" description="Timer Channel is disabled" />
        <Enum name="T_EN_1" start="0x1" description="Timer Channel is enabled" />
      </BitField>
      <BitField start="1" size="1" name="CHAIN" description="Chain Channel">
        <Enum name="CHAIN_0" start="0" description="Channel Chaining is disabled. The channel timer runs independently." />
        <Enum name="CHAIN_1" start="0x1" description="Channel Chaining is enabled. The timer decrements on the previous channel's timeout." />
      </BitField>
      <BitField start="2" size="2" name="MODE" description="Timer Operation Mode">
        <Enum name="MODE_0" start="0" description="32-bit Periodic Counter" />
        <Enum name="MODE_1" start="0x1" description="Dual 16-bit Periodic Counter" />
        <Enum name="MODE_2" start="0x2" description="32-bit Trigger Accumulator" />
        <Enum name="MODE_3" start="0x3" description="32-bit Trigger Input Capture" />
      </BitField>
      <BitField start="16" size="1" name="TSOT" description="Timer Start On Trigger">
        <Enum name="TSOT_0" start="0" description="Timer starts to decrement immediately based on the restart condition (controlled by the Timer Stop On Interrupt bit (TSOI))" />
        <Enum name="TSOT_1" start="0x1" description="Timer starts to decrement when a rising edge on a selected trigger is detected" />
      </BitField>
      <BitField start="17" size="1" name="TSOI" description="Timer Stop On Interrupt">
        <Enum name="TSOI_0" start="0" description="The channel timer does not stop after timeout" />
        <Enum name="TSOI_1" start="0x1" description="The channel timer will stop after a timeout, and the channel timer will restart based on Timer Start On Trigger bit (TSOT). When TSOT = 0, the channel timer will restart after a rising edge on the Timer Enable bit (T_EN) is detected (which means that the timer channel is disabled and then enabled). When TSOT = 1, the channel timer will restart after a rising edge on the selected trigger is detected." />
      </BitField>
      <BitField start="18" size="1" name="TROT" description="Timer Reload On Trigger">
        <Enum name="TROT_0" start="0" description="Timer will not reload on the selected trigger" />
        <Enum name="TROT_1" start="0x1" description="Timer will reload on the selected trigger" />
      </BitField>
      <BitField start="23" size="1" name="TRG_SRC" description="Trigger Source">
        <Enum name="TRG_SRC_0" start="0" description="Selects external triggers" />
        <Enum name="TRG_SRC_1" start="0x1" description="Selects internal triggers" />
      </BitField>
      <BitField start="24" size="4" name="TRG_SEL" description="Trigger Select">
        <Enum name="TRG_SEL_0" start="0" description="Timer channel 0 - 3 trigger source is selected" />
        <Enum name="TRG_SEL_1" start="0x1" description="Timer channel 0 - 3 trigger source is selected" />
        <Enum name="TRG_SEL_2" start="0x2" description="Timer channel 0 - 3 trigger source is selected" />
        <Enum name="TRG_SEL_3" start="0x3" description="Timer channel 0 - 3 trigger source is selected" />
      </BitField>
    </Register>
    <Register start="+0x20+1*0x10+0" size="4" name="CHANNEL[1].TVAL" access="Read/Write" description="Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TMR_VAL" description="Timer Value">
        <Enum name="TMR_VAL_0" start="0" description="Invalid load value in compare mode" />
        <Enum name="TMR_VAL_1" start="0x1" description="Invalid load value in compare mode" />
        <Enum name="TMR_VAL_2" start="0x2" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_3" start="0x3" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_4" start="0x4" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_5" start="0x5" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_6" start="0x6" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_7" start="0x7" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_8" start="0x8" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_9" start="0x9" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
      </BitField>
    </Register>
    <Register start="+0x20+1*0x10+0x4" size="4" name="CHANNEL[1].CVAL" access="ReadOnly" description="Current Timer Value" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TMR_CUR_VAL" description="Current Timer Value" />
    </Register>
    <Register start="+0x20+1*0x10+0x8" size="4" name="CHANNEL[1].TCTRL" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="T_EN" description="Timer Enable">
        <Enum name="T_EN_0" start="0" description="Timer Channel is disabled" />
        <Enum name="T_EN_1" start="0x1" description="Timer Channel is enabled" />
      </BitField>
      <BitField start="1" size="1" name="CHAIN" description="Chain Channel">
        <Enum name="CHAIN_0" start="0" description="Channel Chaining is disabled. The channel timer runs independently." />
        <Enum name="CHAIN_1" start="0x1" description="Channel Chaining is enabled. The timer decrements on the previous channel's timeout." />
      </BitField>
      <BitField start="2" size="2" name="MODE" description="Timer Operation Mode">
        <Enum name="MODE_0" start="0" description="32-bit Periodic Counter" />
        <Enum name="MODE_1" start="0x1" description="Dual 16-bit Periodic Counter" />
        <Enum name="MODE_2" start="0x2" description="32-bit Trigger Accumulator" />
        <Enum name="MODE_3" start="0x3" description="32-bit Trigger Input Capture" />
      </BitField>
      <BitField start="16" size="1" name="TSOT" description="Timer Start On Trigger">
        <Enum name="TSOT_0" start="0" description="Timer starts to decrement immediately based on the restart condition (controlled by the Timer Stop On Interrupt bit (TSOI))" />
        <Enum name="TSOT_1" start="0x1" description="Timer starts to decrement when a rising edge on a selected trigger is detected" />
      </BitField>
      <BitField start="17" size="1" name="TSOI" description="Timer Stop On Interrupt">
        <Enum name="TSOI_0" start="0" description="The channel timer does not stop after timeout" />
        <Enum name="TSOI_1" start="0x1" description="The channel timer will stop after a timeout, and the channel timer will restart based on Timer Start On Trigger bit (TSOT). When TSOT = 0, the channel timer will restart after a rising edge on the Timer Enable bit (T_EN) is detected (which means that the timer channel is disabled and then enabled). When TSOT = 1, the channel timer will restart after a rising edge on the selected trigger is detected." />
      </BitField>
      <BitField start="18" size="1" name="TROT" description="Timer Reload On Trigger">
        <Enum name="TROT_0" start="0" description="Timer will not reload on the selected trigger" />
        <Enum name="TROT_1" start="0x1" description="Timer will reload on the selected trigger" />
      </BitField>
      <BitField start="23" size="1" name="TRG_SRC" description="Trigger Source">
        <Enum name="TRG_SRC_0" start="0" description="Selects external triggers" />
        <Enum name="TRG_SRC_1" start="0x1" description="Selects internal triggers" />
      </BitField>
      <BitField start="24" size="4" name="TRG_SEL" description="Trigger Select">
        <Enum name="TRG_SEL_0" start="0" description="Timer channel 0 - 3 trigger source is selected" />
        <Enum name="TRG_SEL_1" start="0x1" description="Timer channel 0 - 3 trigger source is selected" />
        <Enum name="TRG_SEL_2" start="0x2" description="Timer channel 0 - 3 trigger source is selected" />
        <Enum name="TRG_SEL_3" start="0x3" description="Timer channel 0 - 3 trigger source is selected" />
      </BitField>
    </Register>
    <Register start="+0x20+2*0x10+0" size="4" name="CHANNEL[2].TVAL" access="Read/Write" description="Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TMR_VAL" description="Timer Value">
        <Enum name="TMR_VAL_0" start="0" description="Invalid load value in compare mode" />
        <Enum name="TMR_VAL_1" start="0x1" description="Invalid load value in compare mode" />
        <Enum name="TMR_VAL_2" start="0x2" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_3" start="0x3" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_4" start="0x4" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_5" start="0x5" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_6" start="0x6" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_7" start="0x7" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_8" start="0x8" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_9" start="0x9" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
      </BitField>
    </Register>
    <Register start="+0x20+2*0x10+0x4" size="4" name="CHANNEL[2].CVAL" access="ReadOnly" description="Current Timer Value" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TMR_CUR_VAL" description="Current Timer Value" />
    </Register>
    <Register start="+0x20+2*0x10+0x8" size="4" name="CHANNEL[2].TCTRL" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="T_EN" description="Timer Enable">
        <Enum name="T_EN_0" start="0" description="Timer Channel is disabled" />
        <Enum name="T_EN_1" start="0x1" description="Timer Channel is enabled" />
      </BitField>
      <BitField start="1" size="1" name="CHAIN" description="Chain Channel">
        <Enum name="CHAIN_0" start="0" description="Channel Chaining is disabled. The channel timer runs independently." />
        <Enum name="CHAIN_1" start="0x1" description="Channel Chaining is enabled. The timer decrements on the previous channel's timeout." />
      </BitField>
      <BitField start="2" size="2" name="MODE" description="Timer Operation Mode">
        <Enum name="MODE_0" start="0" description="32-bit Periodic Counter" />
        <Enum name="MODE_1" start="0x1" description="Dual 16-bit Periodic Counter" />
        <Enum name="MODE_2" start="0x2" description="32-bit Trigger Accumulator" />
        <Enum name="MODE_3" start="0x3" description="32-bit Trigger Input Capture" />
      </BitField>
      <BitField start="16" size="1" name="TSOT" description="Timer Start On Trigger">
        <Enum name="TSOT_0" start="0" description="Timer starts to decrement immediately based on the restart condition (controlled by the Timer Stop On Interrupt bit (TSOI))" />
        <Enum name="TSOT_1" start="0x1" description="Timer starts to decrement when a rising edge on a selected trigger is detected" />
      </BitField>
      <BitField start="17" size="1" name="TSOI" description="Timer Stop On Interrupt">
        <Enum name="TSOI_0" start="0" description="The channel timer does not stop after timeout" />
        <Enum name="TSOI_1" start="0x1" description="The channel timer will stop after a timeout, and the channel timer will restart based on Timer Start On Trigger bit (TSOT). When TSOT = 0, the channel timer will restart after a rising edge on the Timer Enable bit (T_EN) is detected (which means that the timer channel is disabled and then enabled). When TSOT = 1, the channel timer will restart after a rising edge on the selected trigger is detected." />
      </BitField>
      <BitField start="18" size="1" name="TROT" description="Timer Reload On Trigger">
        <Enum name="TROT_0" start="0" description="Timer will not reload on the selected trigger" />
        <Enum name="TROT_1" start="0x1" description="Timer will reload on the selected trigger" />
      </BitField>
      <BitField start="23" size="1" name="TRG_SRC" description="Trigger Source">
        <Enum name="TRG_SRC_0" start="0" description="Selects external triggers" />
        <Enum name="TRG_SRC_1" start="0x1" description="Selects internal triggers" />
      </BitField>
      <BitField start="24" size="4" name="TRG_SEL" description="Trigger Select">
        <Enum name="TRG_SEL_0" start="0" description="Timer channel 0 - 3 trigger source is selected" />
        <Enum name="TRG_SEL_1" start="0x1" description="Timer channel 0 - 3 trigger source is selected" />
        <Enum name="TRG_SEL_2" start="0x2" description="Timer channel 0 - 3 trigger source is selected" />
        <Enum name="TRG_SEL_3" start="0x3" description="Timer channel 0 - 3 trigger source is selected" />
      </BitField>
    </Register>
    <Register start="+0x20+3*0x10+0" size="4" name="CHANNEL[3].TVAL" access="Read/Write" description="Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TMR_VAL" description="Timer Value">
        <Enum name="TMR_VAL_0" start="0" description="Invalid load value in compare mode" />
        <Enum name="TMR_VAL_1" start="0x1" description="Invalid load value in compare mode" />
        <Enum name="TMR_VAL_2" start="0x2" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_3" start="0x3" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_4" start="0x4" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_5" start="0x5" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_6" start="0x6" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_7" start="0x7" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_8" start="0x8" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
        <Enum name="TMR_VAL_9" start="0x9" description="In compare mode: the value to be loaded; in capture mode, the value of the timer" />
      </BitField>
    </Register>
    <Register start="+0x20+3*0x10+0x4" size="4" name="CHANNEL[3].CVAL" access="ReadOnly" description="Current Timer Value" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TMR_CUR_VAL" description="Current Timer Value" />
    </Register>
    <Register start="+0x20+3*0x10+0x8" size="4" name="CHANNEL[3].TCTRL" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="T_EN" description="Timer Enable">
        <Enum name="T_EN_0" start="0" description="Timer Channel is disabled" />
        <Enum name="T_EN_1" start="0x1" description="Timer Channel is enabled" />
      </BitField>
      <BitField start="1" size="1" name="CHAIN" description="Chain Channel">
        <Enum name="CHAIN_0" start="0" description="Channel Chaining is disabled. The channel timer runs independently." />
        <Enum name="CHAIN_1" start="0x1" description="Channel Chaining is enabled. The timer decrements on the previous channel's timeout." />
      </BitField>
      <BitField start="2" size="2" name="MODE" description="Timer Operation Mode">
        <Enum name="MODE_0" start="0" description="32-bit Periodic Counter" />
        <Enum name="MODE_1" start="0x1" description="Dual 16-bit Periodic Counter" />
        <Enum name="MODE_2" start="0x2" description="32-bit Trigger Accumulator" />
        <Enum name="MODE_3" start="0x3" description="32-bit Trigger Input Capture" />
      </BitField>
      <BitField start="16" size="1" name="TSOT" description="Timer Start On Trigger">
        <Enum name="TSOT_0" start="0" description="Timer starts to decrement immediately based on the restart condition (controlled by the Timer Stop On Interrupt bit (TSOI))" />
        <Enum name="TSOT_1" start="0x1" description="Timer starts to decrement when a rising edge on a selected trigger is detected" />
      </BitField>
      <BitField start="17" size="1" name="TSOI" description="Timer Stop On Interrupt">
        <Enum name="TSOI_0" start="0" description="The channel timer does not stop after timeout" />
        <Enum name="TSOI_1" start="0x1" description="The channel timer will stop after a timeout, and the channel timer will restart based on Timer Start On Trigger bit (TSOT). When TSOT = 0, the channel timer will restart after a rising edge on the Timer Enable bit (T_EN) is detected (which means that the timer channel is disabled and then enabled). When TSOT = 1, the channel timer will restart after a rising edge on the selected trigger is detected." />
      </BitField>
      <BitField start="18" size="1" name="TROT" description="Timer Reload On Trigger">
        <Enum name="TROT_0" start="0" description="Timer will not reload on the selected trigger" />
        <Enum name="TROT_1" start="0x1" description="Timer will reload on the selected trigger" />
      </BitField>
      <BitField start="23" size="1" name="TRG_SRC" description="Trigger Source">
        <Enum name="TRG_SRC_0" start="0" description="Selects external triggers" />
        <Enum name="TRG_SRC_1" start="0x1" description="Selects internal triggers" />
      </BitField>
      <BitField start="24" size="4" name="TRG_SEL" description="Trigger Select">
        <Enum name="TRG_SEL_0" start="0" description="Timer channel 0 - 3 trigger source is selected" />
        <Enum name="TRG_SEL_1" start="0x1" description="Timer channel 0 - 3 trigger source is selected" />
        <Enum name="TRG_SEL_2" start="0x2" description="Timer channel 0 - 3 trigger source is selected" />
        <Enum name="TRG_SEL_3" start="0x3" description="Timer channel 0 - 3 trigger source is selected" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RTC" start="0x40031000" description="RTC">
    <Register start="+0" size="4" name="TSR" access="Read/Write" description="RTC Time Seconds Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSR" description="Time Seconds Register" />
    </Register>
    <Register start="+0x4" size="4" name="TPR" access="Read/Write" description="RTC Time Prescaler Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TPR" description="Time Prescaler Register" />
    </Register>
    <Register start="+0x8" size="4" name="TAR" access="Read/Write" description="RTC Time Alarm Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TAR" description="Time Alarm Register" />
    </Register>
    <Register start="+0xC" size="4" name="TCR" access="Read/Write" description="RTC Time Compensation Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TCR" description="Time Compensation Register">
        <Enum name="TCR_0" start="0" description="Time Prescaler Register overflows every 32768 clock cycles." />
        <Enum name="TCR_1" start="0x1" description="Time Prescaler Register overflows every 32767 clock cycles." />
        <Enum name="TCR_126" start="0x7E" description="Time Prescaler Register overflows every 32642 clock cycles." />
        <Enum name="TCR_127" start="0x7F" description="Time Prescaler Register overflows every 32641 clock cycles." />
        <Enum name="TCR_128" start="0x80" description="Time Prescaler Register overflows every 32896 clock cycles." />
        <Enum name="TCR_129" start="0x81" description="Time Prescaler Register overflows every 32895 clock cycles." />
        <Enum name="TCR_255" start="0xFF" description="Time Prescaler Register overflows every 32769 clock cycles." />
      </BitField>
      <BitField start="8" size="8" name="CIR" description="Compensation Interval Register" />
      <BitField start="16" size="8" name="TCV" description="Time Compensation Value" />
      <BitField start="24" size="8" name="CIC" description="Compensation Interval Counter" />
    </Register>
    <Register start="+0x10" size="4" name="CR" access="Read/Write" description="RTC Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWR" description="Software Reset">
        <Enum name="SWR_0" start="0" description="No effect." />
        <Enum name="SWR_1" start="0x1" description="Resets all RTC registers except for the SWR bit and the RTC_WAR and RTC_RAR registers . The SWR bit is cleared by VBAT POR and by software explicitly clearing it." />
      </BitField>
      <BitField start="1" size="1" name="WPE" description="Wakeup Pin Enable">
        <Enum name="WPE_0" start="0" description="RTC_WAKEUP pin is disabled." />
        <Enum name="WPE_1" start="0x1" description="RTC_WAKEUP pin is enabled and asserts if the RTC interrupt asserts or if the wakeup pin is forced on." />
      </BitField>
      <BitField start="2" size="1" name="SUP" description="Supervisor Access">
        <Enum name="SUP_0" start="0" description="Non-supervisor mode write accesses are not supported and generate a bus error." />
        <Enum name="SUP_1" start="0x1" description="Non-supervisor mode write accesses are supported." />
      </BitField>
      <BitField start="3" size="1" name="UM" description="Update Mode">
        <Enum name="UM_0" start="0" description="Registers cannot be written when locked." />
        <Enum name="UM_1" start="0x1" description="Registers can be written when locked under limited conditions." />
      </BitField>
      <BitField start="4" size="1" name="WPS" description="Wakeup Pin Select">
        <Enum name="WPS_0" start="0" description="RTC_WAKEUP pin asserts (active low, open drain) if the RTC interrupt asserts or the wakeup pin is turned on." />
        <Enum name="WPS_1" start="0x1" description="RTC_WAKEUP pin outputs the RTC 32kHz clock, provided the wakeup pin is turned on and the 32kHz clock is output to other peripherals." />
      </BitField>
      <BitField start="5" size="1" name="CPS" description="Clock Pin Select">
        <Enum name="CPS_0" start="0" description="The prescaler output clock (as configured by TSIC) is output on RTC_CLKOUT." />
        <Enum name="CPS_1" start="0x1" description="The RTC 32.768 kHz clock is output on RTC_CLKOUT, provided it is output to other peripherals." />
      </BitField>
      <BitField start="7" size="1" name="LPOS" description="LPO Select">
        <Enum name="LPOS_0" start="0" description="RTC prescaler increments using 32.768 kHz clock." />
        <Enum name="LPOS_1" start="0x1" description="RTC prescaler increments using 1 kHz LPO, bits [4:0] of the prescaler are ignored." />
      </BitField>
      <BitField start="8" size="1" name="OSCE" description="Oscillator Enable">
        <Enum name="OSCE_0" start="0" description="32.768 kHz oscillator is disabled." />
        <Enum name="OSCE_1" start="0x1" description="32.768 kHz oscillator is enabled. After setting this bit, wait the oscillator startup time before enabling the time counter to allow the 32.768 kHz clock time to stabilize." />
      </BitField>
      <BitField start="9" size="1" name="CLKO" description="Clock Output">
        <Enum name="CLKO_0" start="0" description="The 32 kHz clock is output to other peripherals." />
        <Enum name="CLKO_1" start="0x1" description="The 32 kHz clock is not output to other peripherals." />
      </BitField>
      <BitField start="10" size="1" name="SC16P" description="Oscillator 16pF Load Configure">
        <Enum name="SC16P_0" start="0" description="Disable the load." />
        <Enum name="SC16P_1" start="0x1" description="Enable the additional load." />
      </BitField>
      <BitField start="11" size="1" name="SC8P" description="Oscillator 8pF Load Configure">
        <Enum name="SC8P_0" start="0" description="Disable the load." />
        <Enum name="SC8P_1" start="0x1" description="Enable the additional load." />
      </BitField>
      <BitField start="12" size="1" name="SC4P" description="Oscillator 4pF Load Configure">
        <Enum name="SC4P_0" start="0" description="Disable the load." />
        <Enum name="SC4P_1" start="0x1" description="Enable the additional load." />
      </BitField>
      <BitField start="13" size="1" name="SC2P" description="Oscillator 2pF Load Configure">
        <Enum name="SC2P_0" start="0" description="Disable the load." />
        <Enum name="SC2P_1" start="0x1" description="Enable the additional load." />
      </BitField>
      <BitField start="15" size="1" name="OSCM" description="Oscillator Mode Select">
        <Enum name="OSCM_0" start="0" description="Configures the 32.768kHz crystal oscillator for robust operation supporting a wide range of crystals." />
        <Enum name="OSCM_1" start="0x1" description="Configures the 32.768kHz crystal oscillator for low power operation supporting a more limited range of crystals." />
      </BitField>
      <BitField start="16" size="2" name="PORS" description="POR Select">
        <Enum name="PORS_0" start="0" description="POR brownout enabled for 120us every 128ms." />
        <Enum name="PORS_1" start="0x1" description="POR brownout enabled for 120us every 64ms." />
        <Enum name="PORS_2" start="0x2" description="POR brownout enabled for 120us every 32ms." />
        <Enum name="PORS_3" start="0x3" description="POR brownout always enabled." />
      </BitField>
      <BitField start="24" size="2" name="CPE" description="Clock Pin Enable">
        <Enum name="CPE_0" start="0" description="The RTC_CLKOUT function is disabled." />
        <Enum name="CPE_1" start="0x1" description="Enable RTC_CLKOUT pin on pin 1." />
        <Enum name="CPE_2" start="0x2" description="Enable RTC_CLKOUT pin on pin 2." />
        <Enum name="CPE_3" start="0x3" description="Enable RTC_CLKOUT pin on pin 3." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="SR" access="Read/Write" description="RTC Status Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF" description="Time Invalid Flag">
        <Enum name="TIF_0" start="0" description="Time is valid." />
        <Enum name="TIF_1" start="0x1" description="Time is invalid and time counter is read as zero." />
      </BitField>
      <BitField start="1" size="1" name="TOF" description="Time Overflow Flag">
        <Enum name="TOF_0" start="0" description="Time overflow has not occurred." />
        <Enum name="TOF_1" start="0x1" description="Time overflow has occurred and time counter is read as zero." />
      </BitField>
      <BitField start="2" size="1" name="TAF" description="Time Alarm Flag">
        <Enum name="TAF_0" start="0" description="Time alarm has not occurred." />
        <Enum name="TAF_1" start="0x1" description="Time alarm has occurred." />
      </BitField>
      <BitField start="3" size="1" name="MOF" description="Monotonic Overflow Flag">
        <Enum name="MOF_0" start="0" description="Monotonic counter overflow has not occurred." />
        <Enum name="MOF_1" start="0x1" description="Monotonic counter overflow has occurred and monotonic counter is read as zero." />
      </BitField>
      <BitField start="4" size="1" name="TCE" description="Time Counter Enable">
        <Enum name="TCE_0" start="0" description="Time counter is disabled." />
        <Enum name="TCE_1" start="0x1" description="Time counter is enabled." />
      </BitField>
      <BitField start="7" size="1" name="TIDF" description="Tamper Interrupt Detect Flag">
        <Enum name="TIDF_0" start="0" description="Tamper interrupt has not asserted." />
        <Enum name="TIDF_1" start="0x1" description="Tamper interrupt has asserted." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="LR" access="Read/Write" description="RTC Lock Register" reset_value="0xFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="TCL" description="Time Compensation Lock">
        <Enum name="TCL_0" start="0" description="Time Compensation Register is locked and writes are ignored." />
        <Enum name="TCL_1" start="0x1" description="Time Compensation Register is not locked and writes complete as normal." />
      </BitField>
      <BitField start="4" size="1" name="CRL" description="Control Register Lock">
        <Enum name="CRL_0" start="0" description="Control Register is locked and writes are ignored." />
        <Enum name="CRL_1" start="0x1" description="Control Register is not locked and writes complete as normal." />
      </BitField>
      <BitField start="5" size="1" name="SRL" description="Status Register Lock">
        <Enum name="SRL_0" start="0" description="Status Register is locked and writes are ignored." />
        <Enum name="SRL_1" start="0x1" description="Status Register is not locked and writes complete as normal." />
      </BitField>
      <BitField start="6" size="1" name="LRL" description="Lock Register Lock">
        <Enum name="LRL_0" start="0" description="Lock Register is locked and writes are ignored." />
        <Enum name="LRL_1" start="0x1" description="Lock Register is not locked and writes complete as normal." />
      </BitField>
      <BitField start="8" size="1" name="TTSL" description="Tamper Time Seconds Lock">
        <Enum name="TTSL_0" start="0" description="Tamper Time Seconds Register is locked and writes are ignored." />
        <Enum name="TTSL_1" start="0x1" description="Tamper Time Seconds Register is not locked and writes complete as normal." />
      </BitField>
      <BitField start="9" size="1" name="MEL" description="Monotonic Enable Lock">
        <Enum name="MEL_0" start="0" description="Monotonic Enable Register is locked and writes are ignored." />
        <Enum name="MEL_1" start="0x1" description="Monotonic Enable Register is not locked and writes complete as normal." />
      </BitField>
      <BitField start="10" size="1" name="MCLL" description="Monotonic Counter Low Lock">
        <Enum name="MCLL_0" start="0" description="Monotonic Counter Low Register is locked and writes are ignored." />
        <Enum name="MCLL_1" start="0x1" description="Monotonic Counter Low Register is not locked and writes complete as normal." />
      </BitField>
      <BitField start="11" size="1" name="MCHL" description="Monotonic Counter High Lock">
        <Enum name="MCHL_0" start="0" description="Monotonic Counter High Register is locked and writes are ignored." />
        <Enum name="MCHL_1" start="0x1" description="Monotonic Counter High Register is not locked and writes complete as normal." />
      </BitField>
      <BitField start="13" size="1" name="TDL" description="Tamper Detect Lock">
        <Enum name="TDL_0" start="0" description="Tamper Detect Register is locked and writes are ignored." />
        <Enum name="TDL_1" start="0x1" description="Tamper Detect Register is not locked and writes complete as normal." />
      </BitField>
      <BitField start="15" size="1" name="TIL" description="Tamper Interrupt Lock">
        <Enum name="TIL_0" start="0" description="Tamper Interrupt Register is locked and writes are ignored." />
        <Enum name="TIL_1" start="0x1" description="Tamper Interrupt Register is not locked and writes complete as normal." />
      </BitField>
      <BitField start="16" size="4" name="PCL" description="Pin Configuration Lock" />
    </Register>
    <Register start="+0x1C" size="4" name="IER" access="Read/Write" description="RTC Interrupt Enable Register" reset_value="0x7" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIIE" description="Time Invalid Interrupt Enable">
        <Enum name="TIIE_0" start="0" description="Time invalid flag does not generate an interrupt." />
        <Enum name="TIIE_1" start="0x1" description="Time invalid flag does generate an interrupt." />
      </BitField>
      <BitField start="1" size="1" name="TOIE" description="Time Overflow Interrupt Enable">
        <Enum name="TOIE_0" start="0" description="Time overflow flag does not generate an interrupt." />
        <Enum name="TOIE_1" start="0x1" description="Time overflow flag does generate an interrupt." />
      </BitField>
      <BitField start="2" size="1" name="TAIE" description="Time Alarm Interrupt Enable">
        <Enum name="TAIE_0" start="0" description="Time alarm flag does not generate an interrupt." />
        <Enum name="TAIE_1" start="0x1" description="Time alarm flag does generate an interrupt." />
      </BitField>
      <BitField start="3" size="1" name="MOIE" description="Monotonic Overflow Interrupt Enable">
        <Enum name="MOIE_0" start="0" description="Monotonic overflow flag does not generate an interrupt." />
        <Enum name="MOIE_1" start="0x1" description="Monotonic overflow flag does generate an interrupt." />
      </BitField>
      <BitField start="4" size="1" name="TSIE" description="Time Seconds Interrupt Enable">
        <Enum name="TSIE_0" start="0" description="Seconds interrupt is disabled." />
        <Enum name="TSIE_1" start="0x1" description="Seconds interrupt is enabled." />
      </BitField>
      <BitField start="7" size="1" name="WPON" description="Wakeup Pin On">
        <Enum name="WPON_0" start="0" description="No effect." />
        <Enum name="WPON_1" start="0x1" description="If the RTC_WAKEUP pin is enabled, then the pin will assert." />
      </BitField>
      <BitField start="16" size="3" name="TSIC" description="Timer Seconds Interrupt Configuration">
        <Enum name="TSIC_0" start="0" description="1 Hz." />
        <Enum name="TSIC_1" start="0x1" description="2 Hz." />
        <Enum name="TSIC_2" start="0x2" description="4 Hz." />
        <Enum name="TSIC_3" start="0x3" description="8 Hz." />
        <Enum name="TSIC_4" start="0x4" description="16 Hz." />
        <Enum name="TSIC_5" start="0x5" description="32 Hz." />
        <Enum name="TSIC_6" start="0x6" description="64 Hz." />
        <Enum name="TSIC_7" start="0x7" description="128 Hz." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="TTSR" access="ReadOnly" description="RTC Tamper Time Seconds Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="TTS" description="Tamper Time Seconds" />
    </Register>
    <Register start="+0x24" size="4" name="MER" access="Read/Write" description="RTC Monotonic Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="MCE" description="Monotonic Counter Enable">
        <Enum name="MCE_0" start="0" description="Writes to the monotonic counter load the counter with the value written." />
        <Enum name="MCE_1" start="0x1" description="Writes to the monotonic counter increment the counter." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="MCLR" access="Read/Write" description="RTC Monotonic Counter Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MCL" description="Monotonic Counter Low" />
    </Register>
    <Register start="+0x2C" size="4" name="MCHR" access="Read/Write" description="RTC Monotonic Counter High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MCH" description="Monotonic Counter High" />
    </Register>
    <Register start="+0x34" size="4" name="TDR" access="Read/Write" description="RTC Tamper Detect Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="LCTF" description="Loss of Clock Tamper Flag">
        <Enum name="LCTF_0" start="0" description="Tamper not detected." />
        <Enum name="LCTF_1" start="0x1" description="Loss of Clock tamper detected." />
      </BitField>
      <BitField start="5" size="1" name="STF" description="Security Tamper Flag">
        <Enum name="STF_0" start="0" description="Tamper not detected." />
        <Enum name="STF_1" start="0x1" description="Security module tamper detected." />
      </BitField>
      <BitField start="6" size="1" name="FSF" description="Flash Security Flag">
        <Enum name="FSF_0" start="0" description="Tamper not detected." />
        <Enum name="FSF_1" start="0x1" description="Flash security tamper detected." />
      </BitField>
      <BitField start="7" size="1" name="TMF" description="Test Mode Flag">
        <Enum name="TMF_0" start="0" description="Tamper not detected." />
        <Enum name="TMF_1" start="0x1" description="Test mode tamper detected." />
      </BitField>
      <BitField start="16" size="4" name="TPF" description="Tamper Pin Flag" />
    </Register>
    <Register start="+0x3C" size="4" name="TIR" access="Read/Write" description="RTC Tamper Interrupt Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="LCIE" description="Loss of Clock Interrupt Enable">
        <Enum name="LCIE_0" start="0" description="Interupt disabled." />
        <Enum name="LCIE_1" start="0x1" description="An interrupt is generated when the loss of clock flag is set." />
      </BitField>
      <BitField start="5" size="1" name="SIE" description="Security Module Interrupt Enable">
        <Enum name="SIE_0" start="0" description="Interupt disabled." />
        <Enum name="SIE_1" start="0x1" description="An interrupt is generated when the security module flag is set." />
      </BitField>
      <BitField start="6" size="1" name="FSIE" description="Flash Security Interrupt Enable">
        <Enum name="FSIE_0" start="0" description="Interupt disabled." />
        <Enum name="FSIE_1" start="0x1" description="An interrupt is generated when the flash security flag is set." />
      </BitField>
      <BitField start="7" size="1" name="TMIE" description="Test Mode Interrupt Enable">
        <Enum name="TMIE_0" start="0" description="Interupt disabled." />
        <Enum name="TMIE_1" start="0x1" description="An interrupt is generated when the test mode flag is set." />
      </BitField>
      <BitField start="16" size="4" name="TPIE" description="Tamper Pin Interrupt Enable" />
    </Register>
    <Register start="+0x40+0" size="4" name="PCR[0]" access="Read/Write" description="RTC Pin Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="TPE" description="Tamper Pull Enable">
        <Enum name="TPE_0" start="0" description="Pull resistor is disabled on tamper pin." />
        <Enum name="TPE_1" start="0x1" description="Pull resistor is enabled on tamper pin." />
      </BitField>
      <BitField start="25" size="1" name="TPS" description="Tamper Pull Select">
        <Enum name="TPS_0" start="0" description="Tamper pin pull resistor direction will assert the tamper pin." />
        <Enum name="TPS_1" start="0x1" description="Tamper pin pull resistor direction will negate the tamper pin." />
      </BitField>
      <BitField start="26" size="1" name="TFE" description="Tamper Filter Enable">
        <Enum name="TFE_0" start="0" description="Input filter is disabled on the tamper pin." />
        <Enum name="TFE_1" start="0x1" description="Input filter is enabled on the tamper pin." />
      </BitField>
      <BitField start="27" size="1" name="TPP" description="Tamper Pin Polarity">
        <Enum name="TPP_0" start="0" description="Tamper pin is active high." />
        <Enum name="TPP_1" start="0x1" description="Tamper pin is active low." />
      </BitField>
      <BitField start="31" size="1" name="TPID" description="Tamper Pin Input Data">
        <Enum name="TPID_0" start="0" description="Tamper pin input data is logic zero." />
        <Enum name="TPID_1" start="0x1" description="Tamper pin input data is logic one." />
      </BitField>
    </Register>
    <Register start="+0x40+4" size="4" name="PCR[1]" access="Read/Write" description="RTC Pin Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="TPE" description="Tamper Pull Enable">
        <Enum name="TPE_0" start="0" description="Pull resistor is disabled on tamper pin." />
        <Enum name="TPE_1" start="0x1" description="Pull resistor is enabled on tamper pin." />
      </BitField>
      <BitField start="25" size="1" name="TPS" description="Tamper Pull Select">
        <Enum name="TPS_0" start="0" description="Tamper pin pull resistor direction will assert the tamper pin." />
        <Enum name="TPS_1" start="0x1" description="Tamper pin pull resistor direction will negate the tamper pin." />
      </BitField>
      <BitField start="26" size="1" name="TFE" description="Tamper Filter Enable">
        <Enum name="TFE_0" start="0" description="Input filter is disabled on the tamper pin." />
        <Enum name="TFE_1" start="0x1" description="Input filter is enabled on the tamper pin." />
      </BitField>
      <BitField start="27" size="1" name="TPP" description="Tamper Pin Polarity">
        <Enum name="TPP_0" start="0" description="Tamper pin is active high." />
        <Enum name="TPP_1" start="0x1" description="Tamper pin is active low." />
      </BitField>
      <BitField start="31" size="1" name="TPID" description="Tamper Pin Input Data">
        <Enum name="TPID_0" start="0" description="Tamper pin input data is logic zero." />
        <Enum name="TPID_1" start="0x1" description="Tamper pin input data is logic one." />
      </BitField>
    </Register>
    <Register start="+0x40+8" size="4" name="PCR[2]" access="Read/Write" description="RTC Pin Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="TPE" description="Tamper Pull Enable">
        <Enum name="TPE_0" start="0" description="Pull resistor is disabled on tamper pin." />
        <Enum name="TPE_1" start="0x1" description="Pull resistor is enabled on tamper pin." />
      </BitField>
      <BitField start="25" size="1" name="TPS" description="Tamper Pull Select">
        <Enum name="TPS_0" start="0" description="Tamper pin pull resistor direction will assert the tamper pin." />
        <Enum name="TPS_1" start="0x1" description="Tamper pin pull resistor direction will negate the tamper pin." />
      </BitField>
      <BitField start="26" size="1" name="TFE" description="Tamper Filter Enable">
        <Enum name="TFE_0" start="0" description="Input filter is disabled on the tamper pin." />
        <Enum name="TFE_1" start="0x1" description="Input filter is enabled on the tamper pin." />
      </BitField>
      <BitField start="27" size="1" name="TPP" description="Tamper Pin Polarity">
        <Enum name="TPP_0" start="0" description="Tamper pin is active high." />
        <Enum name="TPP_1" start="0x1" description="Tamper pin is active low." />
      </BitField>
      <BitField start="31" size="1" name="TPID" description="Tamper Pin Input Data">
        <Enum name="TPID_0" start="0" description="Tamper pin input data is logic zero." />
        <Enum name="TPID_1" start="0x1" description="Tamper pin input data is logic one." />
      </BitField>
    </Register>
    <Register start="+0x40+12" size="4" name="PCR[3]" access="Read/Write" description="RTC Pin Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="TPE" description="Tamper Pull Enable">
        <Enum name="TPE_0" start="0" description="Pull resistor is disabled on tamper pin." />
        <Enum name="TPE_1" start="0x1" description="Pull resistor is enabled on tamper pin." />
      </BitField>
      <BitField start="25" size="1" name="TPS" description="Tamper Pull Select">
        <Enum name="TPS_0" start="0" description="Tamper pin pull resistor direction will assert the tamper pin." />
        <Enum name="TPS_1" start="0x1" description="Tamper pin pull resistor direction will negate the tamper pin." />
      </BitField>
      <BitField start="26" size="1" name="TFE" description="Tamper Filter Enable">
        <Enum name="TFE_0" start="0" description="Input filter is disabled on the tamper pin." />
        <Enum name="TFE_1" start="0x1" description="Input filter is enabled on the tamper pin." />
      </BitField>
      <BitField start="27" size="1" name="TPP" description="Tamper Pin Polarity">
        <Enum name="TPP_0" start="0" description="Tamper pin is active high." />
        <Enum name="TPP_1" start="0x1" description="Tamper pin is active low." />
      </BitField>
      <BitField start="31" size="1" name="TPID" description="Tamper Pin Input Data">
        <Enum name="TPID_0" start="0" description="Tamper pin input data is logic zero." />
        <Enum name="TPID_1" start="0x1" description="Tamper pin input data is logic one." />
      </BitField>
    </Register>
    <Register start="+0x800" size="4" name="WAR" access="Read/Write" description="RTC Write Access Register" reset_value="0xFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TSRW" description="Time Seconds Register Write">
        <Enum name="TSRW_0" start="0" description="Writes to the Time Seconds Register are ignored." />
        <Enum name="TSRW_1" start="0x1" description="Writes to the Time Seconds Register complete as normal." />
      </BitField>
      <BitField start="1" size="1" name="TPRW" description="Time Prescaler Register Write">
        <Enum name="TPRW_0" start="0" description="Writes to the Time Prescaler Register are ignored." />
        <Enum name="TPRW_1" start="0x1" description="Writes to the Time Prescaler Register complete as normal." />
      </BitField>
      <BitField start="2" size="1" name="TARW" description="Time Alarm Register Write">
        <Enum name="TARW_0" start="0" description="Writes to the Time Alarm Register are ignored." />
        <Enum name="TARW_1" start="0x1" description="Writes to the Time Alarm Register complete as normal." />
      </BitField>
      <BitField start="3" size="1" name="TCRW" description="Time Compensation Register Write">
        <Enum name="TCRW_0" start="0" description="Writes to the Time Compensation Register are ignored." />
        <Enum name="TCRW_1" start="0x1" description="Writes to the Time Compensation Register complete as normal." />
      </BitField>
      <BitField start="4" size="1" name="CRW" description="Control Register Write">
        <Enum name="CRW_0" start="0" description="Writes to the Control Register are ignored." />
        <Enum name="CRW_1" start="0x1" description="Writes to the Control Register complete as normal." />
      </BitField>
      <BitField start="5" size="1" name="SRW" description="Status Register Write">
        <Enum name="SRW_0" start="0" description="Writes to the Status Register are ignored." />
        <Enum name="SRW_1" start="0x1" description="Writes to the Status Register complete as normal." />
      </BitField>
      <BitField start="6" size="1" name="LRW" description="Lock Register Write">
        <Enum name="LRW_0" start="0" description="Writes to the Lock Register are ignored." />
        <Enum name="LRW_1" start="0x1" description="Writes to the Lock Register complete as normal." />
      </BitField>
      <BitField start="7" size="1" name="IERW" description="Interrupt Enable Register Write">
        <Enum name="IERW_0" start="0" description="Writes to the Interupt Enable Register are ignored." />
        <Enum name="IERW_1" start="0x1" description="Writes to the Interrupt Enable Register complete as normal." />
      </BitField>
      <BitField start="8" size="1" name="TTSW" description="Tamper Time Seconds Write">
        <Enum name="TTSW_0" start="0" description="Writes to the Tamper Time Seconds Register are ignored." />
        <Enum name="TTSW_1" start="0x1" description="Writes to the Tamper Time Seconds Register complete as normal." />
      </BitField>
      <BitField start="9" size="1" name="MERW" description="Monotonic Enable Register Write">
        <Enum name="MERW_0" start="0" description="Writes to the Monotonic Enable Register are ignored." />
        <Enum name="MERW_1" start="0x1" description="Writes to the Monotonic Enable Register complete as normal." />
      </BitField>
      <BitField start="10" size="1" name="MCLW" description="Monotonic Counter Low Write">
        <Enum name="MCLW_0" start="0" description="Writes to the Monotonic Counter Low Register are ignored." />
        <Enum name="MCLW_1" start="0x1" description="Writes to the Monotonic Counter Low Register complete as normal." />
      </BitField>
      <BitField start="11" size="1" name="MCHW" description="Monotonic Counter High Write">
        <Enum name="MCHW_0" start="0" description="Writes to the Monotonic Counter High Register are ignored." />
        <Enum name="MCHW_1" start="0x1" description="Writes to the Monotonic Counter High Register complete as normal." />
      </BitField>
      <BitField start="13" size="1" name="TDRW" description="Tamper Detect Register Write">
        <Enum name="TDRW_0" start="0" description="Writes to the Tamper Detect Register are ignored." />
        <Enum name="TDRW_1" start="0x1" description="Writes to the Tamper Detect Register complete as normal." />
      </BitField>
      <BitField start="15" size="1" name="TIRW" description="Tamper Interrupt Register Write">
        <Enum name="TIRW_0" start="0" description="Writes to the Tamper Interrupt Register are ignored." />
        <Enum name="TIRW_1" start="0x1" description="Writes to the Tamper Interrupt Register complete as normal." />
      </BitField>
      <BitField start="16" size="4" name="PCRW" description="Pin Configuration Register Write" />
    </Register>
    <Register start="+0x804" size="4" name="RAR" access="Read/Write" description="RTC Read Access Register" reset_value="0xFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TSRR" description="Time Seconds Register Read">
        <Enum name="TSRR_0" start="0" description="Reads to the Time Seconds Register are ignored." />
        <Enum name="TSRR_1" start="0x1" description="Reads to the Time Seconds Register complete as normal." />
      </BitField>
      <BitField start="1" size="1" name="TPRR" description="Time Prescaler Register Read">
        <Enum name="TPRR_0" start="0" description="Reads to the Time Pprescaler Register are ignored." />
        <Enum name="TPRR_1" start="0x1" description="Reads to the Time Prescaler Register complete as normal." />
      </BitField>
      <BitField start="2" size="1" name="TARR" description="Time Alarm Register Read">
        <Enum name="TARR_0" start="0" description="Reads to the Time Alarm Register are ignored." />
        <Enum name="TARR_1" start="0x1" description="Reads to the Time Alarm Register complete as normal." />
      </BitField>
      <BitField start="3" size="1" name="TCRR" description="Time Compensation Register Read">
        <Enum name="TCRR_0" start="0" description="Reads to the Time Compensation Register are ignored." />
        <Enum name="TCRR_1" start="0x1" description="Reads to the Time Compensation Register complete as normal." />
      </BitField>
      <BitField start="4" size="1" name="CRR" description="Control Register Read">
        <Enum name="CRR_0" start="0" description="Reads to the Control Register are ignored." />
        <Enum name="CRR_1" start="0x1" description="Reads to the Control Register complete as normal." />
      </BitField>
      <BitField start="5" size="1" name="SRR" description="Status Register Read">
        <Enum name="SRR_0" start="0" description="Reads to the Status Register are ignored." />
        <Enum name="SRR_1" start="0x1" description="Reads to the Status Register complete as normal." />
      </BitField>
      <BitField start="6" size="1" name="LRR" description="Lock Register Read">
        <Enum name="LRR_0" start="0" description="Reads to the Lock Register are ignored." />
        <Enum name="LRR_1" start="0x1" description="Reads to the Lock Register complete as normal." />
      </BitField>
      <BitField start="7" size="1" name="IERR" description="Interrupt Enable Register Read">
        <Enum name="IERR_0" start="0" description="Reads to the Interrupt Enable Register are ignored." />
        <Enum name="IERR_1" start="0x1" description="Reads to the Interrupt Enable Register complete as normal." />
      </BitField>
      <BitField start="8" size="1" name="TTSR" description="Tamper Time Seconds Read">
        <Enum name="TTSR_0" start="0" description="Reads to the Tamper Time Seconds Register are ignored." />
        <Enum name="TTSR_1" start="0x1" description="Reads to the Tamper Time Seconds Register complete as normal." />
      </BitField>
      <BitField start="9" size="1" name="MERR" description="Monotonic Enable Register Read">
        <Enum name="MERR_0" start="0" description="Reads to the Monotonic Enable Register are ignored." />
        <Enum name="MERR_1" start="0x1" description="Reads to the Monotonic Enable Register complete as normal." />
      </BitField>
      <BitField start="10" size="1" name="MCLR" description="Monotonic Counter Low Read">
        <Enum name="MCLR_0" start="0" description="Reads to the Monotonic Counter Low Register are ignored." />
        <Enum name="MCLR_1" start="0x1" description="Reads to the Monotonic Counter Low Register complete as normal." />
      </BitField>
      <BitField start="11" size="1" name="MCHR" description="Monotonic Counter High Read">
        <Enum name="MCHR_0" start="0" description="Reads to the Monotonic Counter High Register are ignored." />
        <Enum name="MCHR_1" start="0x1" description="Reads to the Monotonic Counter High Register complete as normal." />
      </BitField>
      <BitField start="13" size="1" name="TDRR" description="Tamper Detect Register Read">
        <Enum name="TDRR_0" start="0" description="Reads to the Tamper Detect Register are ignored." />
        <Enum name="TDRR_1" start="0x1" description="Reads to the Tamper Detect Register complete as normal." />
      </BitField>
      <BitField start="15" size="1" name="TIRR" description="Tamper Interrupt Register Read">
        <Enum name="TIRR_0" start="0" description="Reads to the Tamper Interrupt Register are ignored." />
        <Enum name="TIRR_1" start="0x1" description="Reads to the Tamper Interrupt Register complete as normal." />
      </BitField>
      <BitField start="16" size="4" name="PCRR" description="Pin Configuration Register Read" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPTMR0" start="0x40032000" description="LPTMR">
    <Register start="+0" size="4" name="CSR" access="Read/Write" description="Low Power Timer Control Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN" description="Timer Enable">
        <Enum name="TEN_0" start="0" description="LPTMR is disabled and internal logic is reset." />
        <Enum name="TEN_1" start="0x1" description="LPTMR is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TMS" description="Timer Mode Select">
        <Enum name="TMS_0" start="0" description="Time Counter mode." />
        <Enum name="TMS_1" start="0x1" description="Pulse Counter mode." />
      </BitField>
      <BitField start="2" size="1" name="TFC" description="Timer Free-Running Counter">
        <Enum name="TFC_0" start="0" description="CNR is reset whenever TCF is set." />
        <Enum name="TFC_1" start="0x1" description="CNR is reset on overflow." />
      </BitField>
      <BitField start="3" size="1" name="TPP" description="Timer Pin Polarity">
        <Enum name="TPP_0" start="0" description="Pulse Counter input source is active-high, and the CNR will increment on the rising-edge." />
        <Enum name="TPP_1" start="0x1" description="Pulse Counter input source is active-low, and the CNR will increment on the falling-edge." />
      </BitField>
      <BitField start="4" size="2" name="TPS" description="Timer Pin Select">
        <Enum name="TPS_0" start="0" description="Pulse counter input 0 is selected." />
        <Enum name="TPS_1" start="0x1" description="Pulse counter input 1 is selected." />
        <Enum name="TPS_2" start="0x2" description="Pulse counter input 2 is selected." />
        <Enum name="TPS_3" start="0x3" description="Pulse counter input 3 is selected." />
      </BitField>
      <BitField start="6" size="1" name="TIE" description="Timer Interrupt Enable">
        <Enum name="TIE_0" start="0" description="Timer interrupt disabled." />
        <Enum name="TIE_1" start="0x1" description="Timer interrupt enabled." />
      </BitField>
      <BitField start="7" size="1" name="TCF" description="Timer Compare Flag">
        <Enum name="TCF_0" start="0" description="The value of CNR is not equal to CMR and increments." />
        <Enum name="TCF_1" start="0x1" description="The value of CNR is equal to CMR and increments." />
      </BitField>
      <BitField start="8" size="1" name="TDRE" description="Timer DMA Request Enable">
        <Enum name="TDRE_0" start="0" description="Timer DMA Request disabled." />
        <Enum name="TDRE_1" start="0x1" description="Timer DMA Request enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PSR" access="Read/Write" description="Low Power Timer Prescale Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PCS" description="Prescaler Clock Select">
        <Enum name="PCS_0" start="0" description="Prescaler/glitch filter clock 0 selected." />
        <Enum name="PCS_1" start="0x1" description="Prescaler/glitch filter clock 1 selected." />
        <Enum name="PCS_2" start="0x2" description="Prescaler/glitch filter clock 2 selected." />
        <Enum name="PCS_3" start="0x3" description="Prescaler/glitch filter clock 3 selected." />
      </BitField>
      <BitField start="2" size="1" name="PBYP" description="Prescaler Bypass">
        <Enum name="PBYP_0" start="0" description="Prescaler/glitch filter is enabled." />
        <Enum name="PBYP_1" start="0x1" description="Prescaler/glitch filter is bypassed." />
      </BitField>
      <BitField start="3" size="4" name="PRESCALE" description="Prescale Value">
        <Enum name="PRESCALE_0" start="0" description="Prescaler divides the prescaler clock by 2; glitch filter does not support this configuration." />
        <Enum name="PRESCALE_1" start="0x1" description="Prescaler divides the prescaler clock by 4; glitch filter recognizes change on input pin after 2 rising clock edges." />
        <Enum name="PRESCALE_2" start="0x2" description="Prescaler divides the prescaler clock by 8; glitch filter recognizes change on input pin after 4 rising clock edges." />
        <Enum name="PRESCALE_3" start="0x3" description="Prescaler divides the prescaler clock by 16; glitch filter recognizes change on input pin after 8 rising clock edges." />
        <Enum name="PRESCALE_4" start="0x4" description="Prescaler divides the prescaler clock by 32; glitch filter recognizes change on input pin after 16 rising clock edges." />
        <Enum name="PRESCALE_5" start="0x5" description="Prescaler divides the prescaler clock by 64; glitch filter recognizes change on input pin after 32 rising clock edges." />
        <Enum name="PRESCALE_6" start="0x6" description="Prescaler divides the prescaler clock by 128; glitch filter recognizes change on input pin after 64 rising clock edges." />
        <Enum name="PRESCALE_7" start="0x7" description="Prescaler divides the prescaler clock by 256; glitch filter recognizes change on input pin after 128 rising clock edges." />
        <Enum name="PRESCALE_8" start="0x8" description="Prescaler divides the prescaler clock by 512; glitch filter recognizes change on input pin after 256 rising clock edges." />
        <Enum name="PRESCALE_9" start="0x9" description="Prescaler divides the prescaler clock by 1024; glitch filter recognizes change on input pin after 512 rising clock edges." />
        <Enum name="PRESCALE_10" start="0xA" description="Prescaler divides the prescaler clock by 2048; glitch filter recognizes change on input pin after 1024 rising clock edges." />
        <Enum name="PRESCALE_11" start="0xB" description="Prescaler divides the prescaler clock by 4096; glitch filter recognizes change on input pin after 2048 rising clock edges." />
        <Enum name="PRESCALE_12" start="0xC" description="Prescaler divides the prescaler clock by 8192; glitch filter recognizes change on input pin after 4096 rising clock edges." />
        <Enum name="PRESCALE_13" start="0xD" description="Prescaler divides the prescaler clock by 16,384; glitch filter recognizes change on input pin after 8192 rising clock edges." />
        <Enum name="PRESCALE_14" start="0xE" description="Prescaler divides the prescaler clock by 32,768; glitch filter recognizes change on input pin after 16,384 rising clock edges." />
        <Enum name="PRESCALE_15" start="0xF" description="Prescaler divides the prescaler clock by 65,536; glitch filter recognizes change on input pin after 32,768 rising clock edges." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="CMR" access="Read/Write" description="Low Power Timer Compare Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="COMPARE" description="Compare Value" />
    </Register>
    <Register start="+0xC" size="4" name="CNR" access="Read/Write" description="Low Power Timer Counter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="COUNTER" description="Counter Value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPTMR1" start="0x40033000" description="LPTMR">
    <Register start="+0" size="4" name="CSR" access="Read/Write" description="Low Power Timer Control Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN" description="Timer Enable">
        <Enum name="TEN_0" start="0" description="LPTMR is disabled and internal logic is reset." />
        <Enum name="TEN_1" start="0x1" description="LPTMR is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TMS" description="Timer Mode Select">
        <Enum name="TMS_0" start="0" description="Time Counter mode." />
        <Enum name="TMS_1" start="0x1" description="Pulse Counter mode." />
      </BitField>
      <BitField start="2" size="1" name="TFC" description="Timer Free-Running Counter">
        <Enum name="TFC_0" start="0" description="CNR is reset whenever TCF is set." />
        <Enum name="TFC_1" start="0x1" description="CNR is reset on overflow." />
      </BitField>
      <BitField start="3" size="1" name="TPP" description="Timer Pin Polarity">
        <Enum name="TPP_0" start="0" description="Pulse Counter input source is active-high, and the CNR will increment on the rising-edge." />
        <Enum name="TPP_1" start="0x1" description="Pulse Counter input source is active-low, and the CNR will increment on the falling-edge." />
      </BitField>
      <BitField start="4" size="2" name="TPS" description="Timer Pin Select">
        <Enum name="TPS_0" start="0" description="Pulse counter input 0 is selected." />
        <Enum name="TPS_1" start="0x1" description="Pulse counter input 1 is selected." />
        <Enum name="TPS_2" start="0x2" description="Pulse counter input 2 is selected." />
        <Enum name="TPS_3" start="0x3" description="Pulse counter input 3 is selected." />
      </BitField>
      <BitField start="6" size="1" name="TIE" description="Timer Interrupt Enable">
        <Enum name="TIE_0" start="0" description="Timer interrupt disabled." />
        <Enum name="TIE_1" start="0x1" description="Timer interrupt enabled." />
      </BitField>
      <BitField start="7" size="1" name="TCF" description="Timer Compare Flag">
        <Enum name="TCF_0" start="0" description="The value of CNR is not equal to CMR and increments." />
        <Enum name="TCF_1" start="0x1" description="The value of CNR is equal to CMR and increments." />
      </BitField>
      <BitField start="8" size="1" name="TDRE" description="Timer DMA Request Enable">
        <Enum name="TDRE_0" start="0" description="Timer DMA Request disabled." />
        <Enum name="TDRE_1" start="0x1" description="Timer DMA Request enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PSR" access="Read/Write" description="Low Power Timer Prescale Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PCS" description="Prescaler Clock Select">
        <Enum name="PCS_0" start="0" description="Prescaler/glitch filter clock 0 selected." />
        <Enum name="PCS_1" start="0x1" description="Prescaler/glitch filter clock 1 selected." />
        <Enum name="PCS_2" start="0x2" description="Prescaler/glitch filter clock 2 selected." />
        <Enum name="PCS_3" start="0x3" description="Prescaler/glitch filter clock 3 selected." />
      </BitField>
      <BitField start="2" size="1" name="PBYP" description="Prescaler Bypass">
        <Enum name="PBYP_0" start="0" description="Prescaler/glitch filter is enabled." />
        <Enum name="PBYP_1" start="0x1" description="Prescaler/glitch filter is bypassed." />
      </BitField>
      <BitField start="3" size="4" name="PRESCALE" description="Prescale Value">
        <Enum name="PRESCALE_0" start="0" description="Prescaler divides the prescaler clock by 2; glitch filter does not support this configuration." />
        <Enum name="PRESCALE_1" start="0x1" description="Prescaler divides the prescaler clock by 4; glitch filter recognizes change on input pin after 2 rising clock edges." />
        <Enum name="PRESCALE_2" start="0x2" description="Prescaler divides the prescaler clock by 8; glitch filter recognizes change on input pin after 4 rising clock edges." />
        <Enum name="PRESCALE_3" start="0x3" description="Prescaler divides the prescaler clock by 16; glitch filter recognizes change on input pin after 8 rising clock edges." />
        <Enum name="PRESCALE_4" start="0x4" description="Prescaler divides the prescaler clock by 32; glitch filter recognizes change on input pin after 16 rising clock edges." />
        <Enum name="PRESCALE_5" start="0x5" description="Prescaler divides the prescaler clock by 64; glitch filter recognizes change on input pin after 32 rising clock edges." />
        <Enum name="PRESCALE_6" start="0x6" description="Prescaler divides the prescaler clock by 128; glitch filter recognizes change on input pin after 64 rising clock edges." />
        <Enum name="PRESCALE_7" start="0x7" description="Prescaler divides the prescaler clock by 256; glitch filter recognizes change on input pin after 128 rising clock edges." />
        <Enum name="PRESCALE_8" start="0x8" description="Prescaler divides the prescaler clock by 512; glitch filter recognizes change on input pin after 256 rising clock edges." />
        <Enum name="PRESCALE_9" start="0x9" description="Prescaler divides the prescaler clock by 1024; glitch filter recognizes change on input pin after 512 rising clock edges." />
        <Enum name="PRESCALE_10" start="0xA" description="Prescaler divides the prescaler clock by 2048; glitch filter recognizes change on input pin after 1024 rising clock edges." />
        <Enum name="PRESCALE_11" start="0xB" description="Prescaler divides the prescaler clock by 4096; glitch filter recognizes change on input pin after 2048 rising clock edges." />
        <Enum name="PRESCALE_12" start="0xC" description="Prescaler divides the prescaler clock by 8192; glitch filter recognizes change on input pin after 4096 rising clock edges." />
        <Enum name="PRESCALE_13" start="0xD" description="Prescaler divides the prescaler clock by 16,384; glitch filter recognizes change on input pin after 8192 rising clock edges." />
        <Enum name="PRESCALE_14" start="0xE" description="Prescaler divides the prescaler clock by 32,768; glitch filter recognizes change on input pin after 16,384 rising clock edges." />
        <Enum name="PRESCALE_15" start="0xF" description="Prescaler divides the prescaler clock by 65,536; glitch filter recognizes change on input pin after 32,768 rising clock edges." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="CMR" access="Read/Write" description="Low Power Timer Compare Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="COMPARE" description="Compare Value" />
    </Register>
    <Register start="+0xC" size="4" name="CNR" access="Read/Write" description="Low Power Timer Counter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="COUNTER" description="Counter Value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPTMR2" start="0x4102B000" description="LPTMR">
    <Register start="+0" size="4" name="CSR" access="Read/Write" description="Low Power Timer Control Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN" description="Timer Enable">
        <Enum name="TEN_0" start="0" description="LPTMR is disabled and internal logic is reset." />
        <Enum name="TEN_1" start="0x1" description="LPTMR is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TMS" description="Timer Mode Select">
        <Enum name="TMS_0" start="0" description="Time Counter mode." />
        <Enum name="TMS_1" start="0x1" description="Pulse Counter mode." />
      </BitField>
      <BitField start="2" size="1" name="TFC" description="Timer Free-Running Counter">
        <Enum name="TFC_0" start="0" description="CNR is reset whenever TCF is set." />
        <Enum name="TFC_1" start="0x1" description="CNR is reset on overflow." />
      </BitField>
      <BitField start="3" size="1" name="TPP" description="Timer Pin Polarity">
        <Enum name="TPP_0" start="0" description="Pulse Counter input source is active-high, and the CNR will increment on the rising-edge." />
        <Enum name="TPP_1" start="0x1" description="Pulse Counter input source is active-low, and the CNR will increment on the falling-edge." />
      </BitField>
      <BitField start="4" size="2" name="TPS" description="Timer Pin Select">
        <Enum name="TPS_0" start="0" description="Pulse counter input 0 is selected." />
        <Enum name="TPS_1" start="0x1" description="Pulse counter input 1 is selected." />
        <Enum name="TPS_2" start="0x2" description="Pulse counter input 2 is selected." />
        <Enum name="TPS_3" start="0x3" description="Pulse counter input 3 is selected." />
      </BitField>
      <BitField start="6" size="1" name="TIE" description="Timer Interrupt Enable">
        <Enum name="TIE_0" start="0" description="Timer interrupt disabled." />
        <Enum name="TIE_1" start="0x1" description="Timer interrupt enabled." />
      </BitField>
      <BitField start="7" size="1" name="TCF" description="Timer Compare Flag">
        <Enum name="TCF_0" start="0" description="The value of CNR is not equal to CMR and increments." />
        <Enum name="TCF_1" start="0x1" description="The value of CNR is equal to CMR and increments." />
      </BitField>
      <BitField start="8" size="1" name="TDRE" description="Timer DMA Request Enable">
        <Enum name="TDRE_0" start="0" description="Timer DMA Request disabled." />
        <Enum name="TDRE_1" start="0x1" description="Timer DMA Request enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PSR" access="Read/Write" description="Low Power Timer Prescale Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PCS" description="Prescaler Clock Select">
        <Enum name="PCS_0" start="0" description="Prescaler/glitch filter clock 0 selected." />
        <Enum name="PCS_1" start="0x1" description="Prescaler/glitch filter clock 1 selected." />
        <Enum name="PCS_2" start="0x2" description="Prescaler/glitch filter clock 2 selected." />
        <Enum name="PCS_3" start="0x3" description="Prescaler/glitch filter clock 3 selected." />
      </BitField>
      <BitField start="2" size="1" name="PBYP" description="Prescaler Bypass">
        <Enum name="PBYP_0" start="0" description="Prescaler/glitch filter is enabled." />
        <Enum name="PBYP_1" start="0x1" description="Prescaler/glitch filter is bypassed." />
      </BitField>
      <BitField start="3" size="4" name="PRESCALE" description="Prescale Value">
        <Enum name="PRESCALE_0" start="0" description="Prescaler divides the prescaler clock by 2; glitch filter does not support this configuration." />
        <Enum name="PRESCALE_1" start="0x1" description="Prescaler divides the prescaler clock by 4; glitch filter recognizes change on input pin after 2 rising clock edges." />
        <Enum name="PRESCALE_2" start="0x2" description="Prescaler divides the prescaler clock by 8; glitch filter recognizes change on input pin after 4 rising clock edges." />
        <Enum name="PRESCALE_3" start="0x3" description="Prescaler divides the prescaler clock by 16; glitch filter recognizes change on input pin after 8 rising clock edges." />
        <Enum name="PRESCALE_4" start="0x4" description="Prescaler divides the prescaler clock by 32; glitch filter recognizes change on input pin after 16 rising clock edges." />
        <Enum name="PRESCALE_5" start="0x5" description="Prescaler divides the prescaler clock by 64; glitch filter recognizes change on input pin after 32 rising clock edges." />
        <Enum name="PRESCALE_6" start="0x6" description="Prescaler divides the prescaler clock by 128; glitch filter recognizes change on input pin after 64 rising clock edges." />
        <Enum name="PRESCALE_7" start="0x7" description="Prescaler divides the prescaler clock by 256; glitch filter recognizes change on input pin after 128 rising clock edges." />
        <Enum name="PRESCALE_8" start="0x8" description="Prescaler divides the prescaler clock by 512; glitch filter recognizes change on input pin after 256 rising clock edges." />
        <Enum name="PRESCALE_9" start="0x9" description="Prescaler divides the prescaler clock by 1024; glitch filter recognizes change on input pin after 512 rising clock edges." />
        <Enum name="PRESCALE_10" start="0xA" description="Prescaler divides the prescaler clock by 2048; glitch filter recognizes change on input pin after 1024 rising clock edges." />
        <Enum name="PRESCALE_11" start="0xB" description="Prescaler divides the prescaler clock by 4096; glitch filter recognizes change on input pin after 2048 rising clock edges." />
        <Enum name="PRESCALE_12" start="0xC" description="Prescaler divides the prescaler clock by 8192; glitch filter recognizes change on input pin after 4096 rising clock edges." />
        <Enum name="PRESCALE_13" start="0xD" description="Prescaler divides the prescaler clock by 16,384; glitch filter recognizes change on input pin after 8192 rising clock edges." />
        <Enum name="PRESCALE_14" start="0xE" description="Prescaler divides the prescaler clock by 32,768; glitch filter recognizes change on input pin after 16,384 rising clock edges." />
        <Enum name="PRESCALE_15" start="0xF" description="Prescaler divides the prescaler clock by 65,536; glitch filter recognizes change on input pin after 32,768 rising clock edges." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="CMR" access="Read/Write" description="Low Power Timer Compare Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="COMPARE" description="Compare Value" />
    </Register>
    <Register start="+0xC" size="4" name="CNR" access="Read/Write" description="Low Power Timer Counter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="COUNTER" description="Counter Value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TSTMRA" start="0x40034000" description="TSTMRA">
    <Register start="+0" size="4" name="LOW" access="ReadOnly" description="Time Stamp Timer Register Low" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="VALUE" description="Time Stamp Timer Low" />
    </Register>
    <Register start="+0x4" size="4" name="HIGH" access="ReadOnly" description="Time Stamp Timer Register High" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="VALUE" description="Time Stamp Timer High" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TPM0" start="0x40035000" description="TPM">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x6000007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Identification Number">
        <Enum name="FEATURE_1" start="0x1" description="Standard feature set." />
        <Enum name="FEATURE_3" start="0x3" description="Standard feature set with Filter and Combine registers implemented." />
        <Enum name="FEATURE_7" start="0x7" description="Standard feature set with Filter, Combine and Quadrature registers implemented." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x100406" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CHAN" description="Channel Count" />
      <BitField start="8" size="8" name="TRIG" description="Trigger Count" />
      <BitField start="16" size="8" name="WIDTH" description="Counter Width" />
    </Register>
    <Register start="+0x8" size="4" name="GLOBAL" access="Read/Write" description="TPM Global Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="NOUPDATE" description="No Update">
        <Enum name="NOUPDATE_0" start="0" description="Internal double buffered registers update as normal." />
        <Enum name="NOUPDATE_1" start="0x1" description="Internal double buffered registers do not update." />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Module is not reset." />
        <Enum name="RST_1" start="0x1" description="Module is reset." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="SC" access="Read/Write" description="Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PS" description="Prescale Factor Selection">
        <Enum name="PS_0" start="0" description="Divide by 1" />
        <Enum name="PS_1" start="0x1" description="Divide by 2" />
        <Enum name="PS_2" start="0x2" description="Divide by 4" />
        <Enum name="PS_3" start="0x3" description="Divide by 8" />
        <Enum name="PS_4" start="0x4" description="Divide by 16" />
        <Enum name="PS_5" start="0x5" description="Divide by 32" />
        <Enum name="PS_6" start="0x6" description="Divide by 64" />
        <Enum name="PS_7" start="0x7" description="Divide by 128" />
      </BitField>
      <BitField start="3" size="2" name="CMOD" description="Clock Mode Selection">
        <Enum name="CMOD_0" start="0" description="TPM counter is disabled" />
        <Enum name="CMOD_1" start="0x1" description="TPM counter increments on every TPM counter clock" />
        <Enum name="CMOD_2" start="0x2" description="TPM counter increments on rising edge of TPM_EXTCLK synchronized to the TPM counter clock" />
        <Enum name="CMOD_3" start="0x3" description="TPM counter increments on rising edge of the selected external input trigger." />
      </BitField>
      <BitField start="5" size="1" name="CPWMS" description="Center-Aligned PWM Select">
        <Enum name="CPWMS_0" start="0" description="TPM counter operates in up counting mode." />
        <Enum name="CPWMS_1" start="0x1" description="TPM counter operates in up-down counting mode." />
      </BitField>
      <BitField start="6" size="1" name="TOIE" description="Timer Overflow Interrupt Enable">
        <Enum name="TOIE_0" start="0" description="Disable TOF interrupts. Use software polling or DMA request." />
        <Enum name="TOIE_1" start="0x1" description="Enable TOF interrupts. An interrupt is generated when TOF equals one." />
      </BitField>
      <BitField start="7" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="TOF_0" start="0" description="TPM counter has not overflowed." />
        <Enum name="TOF_1" start="0x1" description="TPM counter has overflowed." />
      </BitField>
      <BitField start="8" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disables DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enables DMA transfers." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="CNT" access="Read/Write" description="Counter" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNT" description="Counter value" />
    </Register>
    <Register start="+0x18" size="4" name="MOD" access="Read/Write" description="Modulo" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MOD" description="Modulo value" />
    </Register>
    <Register start="+0x1C" size="4" name="STATUS" access="Read/Write" description="Capture and Compare Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0F" description="Channel 0 Flag">
        <Enum name="CH0F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH0F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="1" size="1" name="CH1F" description="Channel 1 Flag">
        <Enum name="CH1F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH1F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="2" size="1" name="CH2F" description="Channel 2 Flag">
        <Enum name="CH2F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH2F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="CH3F" description="Channel 3 Flag">
        <Enum name="CH3F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH3F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="CH4F" description="Channel 4 Flag">
        <Enum name="CH4F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH4F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="5" size="1" name="CH5F" description="Channel 5 Flag">
        <Enum name="CH5F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH5F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="TOF_0" start="0" description="TPM counter has not overflowed." />
        <Enum name="TOF_1" start="0x1" description="TPM counter has overflowed." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="COMBINE" access="Read/Write" description="Combine Channel Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COMBINE0" description="Combine Channels 0 and 1">
        <Enum name="COMBINE0_0" start="0" description="Channels 0 and 1 are independent." />
        <Enum name="COMBINE0_1" start="0x1" description="Channels 0 and 1 are combined." />
      </BitField>
      <BitField start="1" size="1" name="COMSWAP0" description="Combine Channel 0 and 1 Swap">
        <Enum name="COMSWAP0_0" start="0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="COMSWAP0_1" start="0x1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
      <BitField start="8" size="1" name="COMBINE1" description="Combine Channels 2 and 3">
        <Enum name="COMBINE1_0" start="0" description="Channels 2 and 3 are independent." />
        <Enum name="COMBINE1_1" start="0x1" description="Channels 2 and 3 are combined." />
      </BitField>
      <BitField start="9" size="1" name="COMSWAP1" description="Combine Channels 2 and 3 Swap">
        <Enum name="COMSWAP1_0" start="0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="COMSWAP1_1" start="0x1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
      <BitField start="16" size="1" name="COMBINE2" description="Combine Channels 4 and 5">
        <Enum name="COMBINE2_0" start="0" description="Channels 4 and 5 are independent." />
        <Enum name="COMBINE2_1" start="0x1" description="Channels 4 and 5 are combined." />
      </BitField>
      <BitField start="17" size="1" name="COMSWAP2" description="Combine Channels 4 and 5 Swap">
        <Enum name="COMSWAP2_0" start="0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="COMSWAP2_1" start="0x1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="TRIG" access="Read/Write" description="Channel Trigger" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TRIG0" description="Channel 0 Trigger">
        <Enum name="TRIG0_0" start="0" description="No effect." />
        <Enum name="TRIG0_1" start="0x1" description="Configures trigger input 0 to be used by channel 0." />
      </BitField>
      <BitField start="1" size="1" name="TRIG1" description="Channel 1 Trigger">
        <Enum name="TRIG1_0" start="0" description="No effect." />
        <Enum name="TRIG1_1" start="0x1" description="Configures trigger input 1 to be used by channel 1." />
      </BitField>
      <BitField start="2" size="1" name="TRIG2" description="Channel 2 Trigger">
        <Enum name="TRIG2_0" start="0" description="No effect." />
        <Enum name="TRIG2_1" start="0x1" description="Configures trigger input 0 to be used by channel 2." />
      </BitField>
      <BitField start="3" size="1" name="TRIG3" description="Channel 3 Trigger">
        <Enum name="TRIG3_0" start="0" description="No effect." />
        <Enum name="TRIG3_1" start="0x1" description="Configures trigger input 1 to be used by channel 3." />
      </BitField>
      <BitField start="4" size="1" name="TRIG4" description="Channel 4 Trigger">
        <Enum name="TRIG4_0" start="0" description="No effect." />
        <Enum name="TRIG4_1" start="0x1" description="Configures trigger input 0 to be used by channel 4." />
      </BitField>
      <BitField start="5" size="1" name="TRIG5" description="Channel 5 Trigger">
        <Enum name="TRIG5_0" start="0" description="No effect." />
        <Enum name="TRIG5_1" start="0x1" description="Configures trigger input 1 to be used by channel 5." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="POL" access="Read/Write" description="Channel Polarity" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="POL0" description="Channel 0 Polarity">
        <Enum name="POL0_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL0_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="1" size="1" name="POL1" description="Channel 1 Polarity">
        <Enum name="POL1_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL1_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="2" size="1" name="POL2" description="Channel 2 Polarity">
        <Enum name="POL2_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL2_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="3" size="1" name="POL3" description="Channel 3 Polarity">
        <Enum name="POL3_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL3_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="4" size="1" name="POL4" description="Channel 4 Polarity">
        <Enum name="POL4_0" start="0" description="The channel polarity is active high" />
        <Enum name="POL4_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="5" size="1" name="POL5" description="Channel 5 Polarity">
        <Enum name="POL5_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL5_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="FILTER" access="Read/Write" description="Filter Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CH0FVAL" description="Channel 0 Filter Value" />
      <BitField start="4" size="4" name="CH1FVAL" description="Channel 1 Filter Value" />
      <BitField start="8" size="4" name="CH2FVAL" description="Channel 2 Filter Value" />
      <BitField start="12" size="4" name="CH3FVAL" description="Channel 3 Filter Value" />
      <BitField start="16" size="4" name="CH4FVAL" description="Channel 4 Filter Value" />
      <BitField start="20" size="4" name="CH5FVAL" description="Channel 5 Filter Value" />
    </Register>
    <Register start="+0x80" size="4" name="QDCTRL" access="Read/Write" description="Quadrature Decoder Control and Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="QUADEN" description="QUADEN">
        <Enum name="QUADEN_0" start="0" description="Quadrature decoder mode is disabled." />
        <Enum name="QUADEN_1" start="0x1" description="Quadrature decoder mode is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TOFDIR" description="TOFDIR">
        <Enum name="TOFDIR_0" start="0" description="TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (zero) to its maximum value (MOD register)." />
        <Enum name="TOFDIR_1" start="0x1" description="TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (zero)." />
      </BitField>
      <BitField start="2" size="1" name="QUADIR" description="Counter Direction in Quadrature Decode Mode">
        <Enum name="QUADIR_0" start="0" description="Counter direction is decreasing (counter decrement)." />
        <Enum name="QUADIR_1" start="0x1" description="Counter direction is increasing (counter increment)." />
      </BitField>
      <BitField start="3" size="1" name="QUADMODE" description="Quadrature Decoder Mode">
        <Enum name="QUADMODE_0" start="0" description="Phase encoding mode." />
        <Enum name="QUADMODE_1" start="0x1" description="Count and direction encoding mode." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="CONF" access="Read/Write" description="Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="DOZEEN_0" start="0" description="Internal TPM counter continues in Doze mode." />
        <Enum name="DOZEEN_1" start="0x1" description="Internal TPM counter is paused and does not increment during Doze mode. Trigger inputs and input capture events are ignored, and PWM outputs are forced to their default state." />
      </BitField>
      <BitField start="6" size="2" name="DBGMODE" description="Debug Mode">
        <Enum name="DBGMODE_0" start="0" description="TPM counter is paused and does not increment during debug mode. Trigger inputs and input capture events are ignored, and PWM outputs are forced to their default state." />
        <Enum name="DBGMODE_3" start="0x3" description="TPM counter continues in debug mode." />
      </BitField>
      <BitField start="8" size="1" name="GTBSYNC" description="Global Time Base Synchronization">
        <Enum name="GTBSYNC_0" start="0" description="Global timebase synchronization disabled." />
        <Enum name="GTBSYNC_1" start="0x1" description="Global timebase synchronization enabled." />
      </BitField>
      <BitField start="9" size="1" name="GTBEEN" description="Global time base enable">
        <Enum name="GTBEEN_0" start="0" description="All channels use the internally generated TPM counter as their timebase" />
        <Enum name="GTBEEN_1" start="0x1" description="All channels use an externally generated global timebase as their timebase" />
      </BitField>
      <BitField start="16" size="1" name="CSOT" description="Counter Start on Trigger">
        <Enum name="CSOT_0" start="0" description="TPM counter starts to increment immediately, once it is enabled." />
        <Enum name="CSOT_1" start="0x1" description="TPM counter only starts to increment when it a rising edge on the selected input trigger is detected, after it has been enabled or after it has stopped due to overflow." />
      </BitField>
      <BitField start="17" size="1" name="CSOO" description="Counter Stop On Overflow">
        <Enum name="CSOO_0" start="0" description="TPM counter continues incrementing or decrementing after overflow" />
        <Enum name="CSOO_1" start="0x1" description="TPM counter stops incrementing or decrementing after overflow." />
      </BitField>
      <BitField start="18" size="1" name="CROT" description="Counter Reload On Trigger">
        <Enum name="CROT_0" start="0" description="Counter is not reloaded due to a rising edge on the selected input trigger" />
        <Enum name="CROT_1" start="0x1" description="Counter is reloaded when a rising edge is detected on the selected input trigger" />
      </BitField>
      <BitField start="19" size="1" name="CPOT" description="Counter Pause On Trigger" />
      <BitField start="22" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="TRGPOL_0" start="0" description="Trigger is active high." />
        <Enum name="TRGPOL_1" start="0x1" description="Trigger is active low." />
      </BitField>
      <BitField start="23" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="TRGSRC_0" start="0" description="Trigger source selected by TRGSEL is external." />
        <Enum name="TRGSRC_1" start="0x1" description="Trigger source selected by TRGSEL is internal (channel pin input capture)." />
      </BitField>
      <BitField start="24" size="2" name="TRGSEL" description="Trigger Select">
        <Enum name="TRGSEL_1" start="0x1" description="Channel 0 pin input capture" />
        <Enum name="TRGSEL_2" start="0x2" description="Channel 1 pin input capture" />
        <Enum name="TRGSEL_3" start="0x3" description="Channel 0 or Channel 1 pin input capture" />
      </BitField>
    </Register>
    <Register start="+0x20+0*0x8+0" size="4" name="CHANNEL[0].CSC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel interrupts." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="CHF_0" start="0" description="No channel event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x20+0*0x8+0x4" size="4" name="CHANNEL[0].CV" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x20+1*0x8+0" size="4" name="CHANNEL[1].CSC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel interrupts." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="CHF_0" start="0" description="No channel event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x20+1*0x8+0x4" size="4" name="CHANNEL[1].CV" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x20+2*0x8+0" size="4" name="CHANNEL[2].CSC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel interrupts." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="CHF_0" start="0" description="No channel event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x20+2*0x8+0x4" size="4" name="CHANNEL[2].CV" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x20+3*0x8+0" size="4" name="CHANNEL[3].CSC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel interrupts." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="CHF_0" start="0" description="No channel event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x20+3*0x8+0x4" size="4" name="CHANNEL[3].CV" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x20+4*0x8+0" size="4" name="CHANNEL[4].CSC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel interrupts." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="CHF_0" start="0" description="No channel event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x20+4*0x8+0x4" size="4" name="CHANNEL[4].CV" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x20+5*0x8+0" size="4" name="CHANNEL[5].CSC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel interrupts." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="CHF_0" start="0" description="No channel event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x20+5*0x8+0x4" size="4" name="CHANNEL[5].CV" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TPM1" start="0x40036000" description="TPM">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x6000007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Identification Number">
        <Enum name="FEATURE_1" start="0x1" description="Standard feature set." />
        <Enum name="FEATURE_3" start="0x3" description="Standard feature set with Filter and Combine registers implemented." />
        <Enum name="FEATURE_7" start="0x7" description="Standard feature set with Filter, Combine and Quadrature registers implemented." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x100406" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CHAN" description="Channel Count" />
      <BitField start="8" size="8" name="TRIG" description="Trigger Count" />
      <BitField start="16" size="8" name="WIDTH" description="Counter Width" />
    </Register>
    <Register start="+0x8" size="4" name="GLOBAL" access="Read/Write" description="TPM Global Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="NOUPDATE" description="No Update">
        <Enum name="NOUPDATE_0" start="0" description="Internal double buffered registers update as normal." />
        <Enum name="NOUPDATE_1" start="0x1" description="Internal double buffered registers do not update." />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Module is not reset." />
        <Enum name="RST_1" start="0x1" description="Module is reset." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="SC" access="Read/Write" description="Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PS" description="Prescale Factor Selection">
        <Enum name="PS_0" start="0" description="Divide by 1" />
        <Enum name="PS_1" start="0x1" description="Divide by 2" />
        <Enum name="PS_2" start="0x2" description="Divide by 4" />
        <Enum name="PS_3" start="0x3" description="Divide by 8" />
        <Enum name="PS_4" start="0x4" description="Divide by 16" />
        <Enum name="PS_5" start="0x5" description="Divide by 32" />
        <Enum name="PS_6" start="0x6" description="Divide by 64" />
        <Enum name="PS_7" start="0x7" description="Divide by 128" />
      </BitField>
      <BitField start="3" size="2" name="CMOD" description="Clock Mode Selection">
        <Enum name="CMOD_0" start="0" description="TPM counter is disabled" />
        <Enum name="CMOD_1" start="0x1" description="TPM counter increments on every TPM counter clock" />
        <Enum name="CMOD_2" start="0x2" description="TPM counter increments on rising edge of TPM_EXTCLK synchronized to the TPM counter clock" />
        <Enum name="CMOD_3" start="0x3" description="TPM counter increments on rising edge of the selected external input trigger." />
      </BitField>
      <BitField start="5" size="1" name="CPWMS" description="Center-Aligned PWM Select">
        <Enum name="CPWMS_0" start="0" description="TPM counter operates in up counting mode." />
        <Enum name="CPWMS_1" start="0x1" description="TPM counter operates in up-down counting mode." />
      </BitField>
      <BitField start="6" size="1" name="TOIE" description="Timer Overflow Interrupt Enable">
        <Enum name="TOIE_0" start="0" description="Disable TOF interrupts. Use software polling or DMA request." />
        <Enum name="TOIE_1" start="0x1" description="Enable TOF interrupts. An interrupt is generated when TOF equals one." />
      </BitField>
      <BitField start="7" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="TOF_0" start="0" description="TPM counter has not overflowed." />
        <Enum name="TOF_1" start="0x1" description="TPM counter has overflowed." />
      </BitField>
      <BitField start="8" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disables DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enables DMA transfers." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="CNT" access="Read/Write" description="Counter" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNT" description="Counter value" />
    </Register>
    <Register start="+0x18" size="4" name="MOD" access="Read/Write" description="Modulo" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MOD" description="Modulo value" />
    </Register>
    <Register start="+0x1C" size="4" name="STATUS" access="Read/Write" description="Capture and Compare Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0F" description="Channel 0 Flag">
        <Enum name="CH0F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH0F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="1" size="1" name="CH1F" description="Channel 1 Flag">
        <Enum name="CH1F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH1F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="2" size="1" name="CH2F" description="Channel 2 Flag">
        <Enum name="CH2F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH2F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="CH3F" description="Channel 3 Flag">
        <Enum name="CH3F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH3F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="CH4F" description="Channel 4 Flag">
        <Enum name="CH4F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH4F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="5" size="1" name="CH5F" description="Channel 5 Flag">
        <Enum name="CH5F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH5F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="TOF_0" start="0" description="TPM counter has not overflowed." />
        <Enum name="TOF_1" start="0x1" description="TPM counter has overflowed." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="COMBINE" access="Read/Write" description="Combine Channel Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COMBINE0" description="Combine Channels 0 and 1">
        <Enum name="COMBINE0_0" start="0" description="Channels 0 and 1 are independent." />
        <Enum name="COMBINE0_1" start="0x1" description="Channels 0 and 1 are combined." />
      </BitField>
      <BitField start="1" size="1" name="COMSWAP0" description="Combine Channel 0 and 1 Swap">
        <Enum name="COMSWAP0_0" start="0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="COMSWAP0_1" start="0x1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
      <BitField start="8" size="1" name="COMBINE1" description="Combine Channels 2 and 3">
        <Enum name="COMBINE1_0" start="0" description="Channels 2 and 3 are independent." />
        <Enum name="COMBINE1_1" start="0x1" description="Channels 2 and 3 are combined." />
      </BitField>
      <BitField start="9" size="1" name="COMSWAP1" description="Combine Channels 2 and 3 Swap">
        <Enum name="COMSWAP1_0" start="0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="COMSWAP1_1" start="0x1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
      <BitField start="16" size="1" name="COMBINE2" description="Combine Channels 4 and 5">
        <Enum name="COMBINE2_0" start="0" description="Channels 4 and 5 are independent." />
        <Enum name="COMBINE2_1" start="0x1" description="Channels 4 and 5 are combined." />
      </BitField>
      <BitField start="17" size="1" name="COMSWAP2" description="Combine Channels 4 and 5 Swap">
        <Enum name="COMSWAP2_0" start="0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="COMSWAP2_1" start="0x1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="TRIG" access="Read/Write" description="Channel Trigger" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TRIG0" description="Channel 0 Trigger">
        <Enum name="TRIG0_0" start="0" description="No effect." />
        <Enum name="TRIG0_1" start="0x1" description="Configures trigger input 0 to be used by channel 0." />
      </BitField>
      <BitField start="1" size="1" name="TRIG1" description="Channel 1 Trigger">
        <Enum name="TRIG1_0" start="0" description="No effect." />
        <Enum name="TRIG1_1" start="0x1" description="Configures trigger input 1 to be used by channel 1." />
      </BitField>
      <BitField start="2" size="1" name="TRIG2" description="Channel 2 Trigger">
        <Enum name="TRIG2_0" start="0" description="No effect." />
        <Enum name="TRIG2_1" start="0x1" description="Configures trigger input 0 to be used by channel 2." />
      </BitField>
      <BitField start="3" size="1" name="TRIG3" description="Channel 3 Trigger">
        <Enum name="TRIG3_0" start="0" description="No effect." />
        <Enum name="TRIG3_1" start="0x1" description="Configures trigger input 1 to be used by channel 3." />
      </BitField>
      <BitField start="4" size="1" name="TRIG4" description="Channel 4 Trigger">
        <Enum name="TRIG4_0" start="0" description="No effect." />
        <Enum name="TRIG4_1" start="0x1" description="Configures trigger input 0 to be used by channel 4." />
      </BitField>
      <BitField start="5" size="1" name="TRIG5" description="Channel 5 Trigger">
        <Enum name="TRIG5_0" start="0" description="No effect." />
        <Enum name="TRIG5_1" start="0x1" description="Configures trigger input 1 to be used by channel 5." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="POL" access="Read/Write" description="Channel Polarity" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="POL0" description="Channel 0 Polarity">
        <Enum name="POL0_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL0_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="1" size="1" name="POL1" description="Channel 1 Polarity">
        <Enum name="POL1_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL1_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="2" size="1" name="POL2" description="Channel 2 Polarity">
        <Enum name="POL2_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL2_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="3" size="1" name="POL3" description="Channel 3 Polarity">
        <Enum name="POL3_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL3_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="4" size="1" name="POL4" description="Channel 4 Polarity">
        <Enum name="POL4_0" start="0" description="The channel polarity is active high" />
        <Enum name="POL4_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="5" size="1" name="POL5" description="Channel 5 Polarity">
        <Enum name="POL5_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL5_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="FILTER" access="Read/Write" description="Filter Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CH0FVAL" description="Channel 0 Filter Value" />
      <BitField start="4" size="4" name="CH1FVAL" description="Channel 1 Filter Value" />
      <BitField start="8" size="4" name="CH2FVAL" description="Channel 2 Filter Value" />
      <BitField start="12" size="4" name="CH3FVAL" description="Channel 3 Filter Value" />
      <BitField start="16" size="4" name="CH4FVAL" description="Channel 4 Filter Value" />
      <BitField start="20" size="4" name="CH5FVAL" description="Channel 5 Filter Value" />
    </Register>
    <Register start="+0x80" size="4" name="QDCTRL" access="Read/Write" description="Quadrature Decoder Control and Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="QUADEN" description="QUADEN">
        <Enum name="QUADEN_0" start="0" description="Quadrature decoder mode is disabled." />
        <Enum name="QUADEN_1" start="0x1" description="Quadrature decoder mode is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TOFDIR" description="TOFDIR">
        <Enum name="TOFDIR_0" start="0" description="TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (zero) to its maximum value (MOD register)." />
        <Enum name="TOFDIR_1" start="0x1" description="TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (zero)." />
      </BitField>
      <BitField start="2" size="1" name="QUADIR" description="Counter Direction in Quadrature Decode Mode">
        <Enum name="QUADIR_0" start="0" description="Counter direction is decreasing (counter decrement)." />
        <Enum name="QUADIR_1" start="0x1" description="Counter direction is increasing (counter increment)." />
      </BitField>
      <BitField start="3" size="1" name="QUADMODE" description="Quadrature Decoder Mode">
        <Enum name="QUADMODE_0" start="0" description="Phase encoding mode." />
        <Enum name="QUADMODE_1" start="0x1" description="Count and direction encoding mode." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="CONF" access="Read/Write" description="Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="DOZEEN_0" start="0" description="Internal TPM counter continues in Doze mode." />
        <Enum name="DOZEEN_1" start="0x1" description="Internal TPM counter is paused and does not increment during Doze mode. Trigger inputs and input capture events are ignored, and PWM outputs are forced to their default state." />
      </BitField>
      <BitField start="6" size="2" name="DBGMODE" description="Debug Mode">
        <Enum name="DBGMODE_0" start="0" description="TPM counter is paused and does not increment during debug mode. Trigger inputs and input capture events are ignored, and PWM outputs are forced to their default state." />
        <Enum name="DBGMODE_3" start="0x3" description="TPM counter continues in debug mode." />
      </BitField>
      <BitField start="8" size="1" name="GTBSYNC" description="Global Time Base Synchronization">
        <Enum name="GTBSYNC_0" start="0" description="Global timebase synchronization disabled." />
        <Enum name="GTBSYNC_1" start="0x1" description="Global timebase synchronization enabled." />
      </BitField>
      <BitField start="9" size="1" name="GTBEEN" description="Global time base enable">
        <Enum name="GTBEEN_0" start="0" description="All channels use the internally generated TPM counter as their timebase" />
        <Enum name="GTBEEN_1" start="0x1" description="All channels use an externally generated global timebase as their timebase" />
      </BitField>
      <BitField start="16" size="1" name="CSOT" description="Counter Start on Trigger">
        <Enum name="CSOT_0" start="0" description="TPM counter starts to increment immediately, once it is enabled." />
        <Enum name="CSOT_1" start="0x1" description="TPM counter only starts to increment when it a rising edge on the selected input trigger is detected, after it has been enabled or after it has stopped due to overflow." />
      </BitField>
      <BitField start="17" size="1" name="CSOO" description="Counter Stop On Overflow">
        <Enum name="CSOO_0" start="0" description="TPM counter continues incrementing or decrementing after overflow" />
        <Enum name="CSOO_1" start="0x1" description="TPM counter stops incrementing or decrementing after overflow." />
      </BitField>
      <BitField start="18" size="1" name="CROT" description="Counter Reload On Trigger">
        <Enum name="CROT_0" start="0" description="Counter is not reloaded due to a rising edge on the selected input trigger" />
        <Enum name="CROT_1" start="0x1" description="Counter is reloaded when a rising edge is detected on the selected input trigger" />
      </BitField>
      <BitField start="19" size="1" name="CPOT" description="Counter Pause On Trigger" />
      <BitField start="22" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="TRGPOL_0" start="0" description="Trigger is active high." />
        <Enum name="TRGPOL_1" start="0x1" description="Trigger is active low." />
      </BitField>
      <BitField start="23" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="TRGSRC_0" start="0" description="Trigger source selected by TRGSEL is external." />
        <Enum name="TRGSRC_1" start="0x1" description="Trigger source selected by TRGSEL is internal (channel pin input capture)." />
      </BitField>
      <BitField start="24" size="2" name="TRGSEL" description="Trigger Select">
        <Enum name="TRGSEL_1" start="0x1" description="Channel 0 pin input capture" />
        <Enum name="TRGSEL_2" start="0x2" description="Channel 1 pin input capture" />
        <Enum name="TRGSEL_3" start="0x3" description="Channel 0 or Channel 1 pin input capture" />
      </BitField>
    </Register>
    <Register start="+0x20+0*0x8+0" size="4" name="CHANNEL[0].CSC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel interrupts." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="CHF_0" start="0" description="No channel event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x20+0*0x8+0x4" size="4" name="CHANNEL[0].CV" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x20+1*0x8+0" size="4" name="CHANNEL[1].CSC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel interrupts." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="CHF_0" start="0" description="No channel event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x20+1*0x8+0x4" size="4" name="CHANNEL[1].CV" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x20+2*0x8+0" size="4" name="CHANNEL[2].CSC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel interrupts." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="CHF_0" start="0" description="No channel event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x20+2*0x8+0x4" size="4" name="CHANNEL[2].CV" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x20+3*0x8+0" size="4" name="CHANNEL[3].CSC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel interrupts." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="CHF_0" start="0" description="No channel event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x20+3*0x8+0x4" size="4" name="CHANNEL[3].CV" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x20+4*0x8+0" size="4" name="CHANNEL[4].CSC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel interrupts." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="CHF_0" start="0" description="No channel event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x20+4*0x8+0x4" size="4" name="CHANNEL[4].CV" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x20+5*0x8+0" size="4" name="CHANNEL[5].CSC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel interrupts." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="CHF_0" start="0" description="No channel event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x20+5*0x8+0x4" size="4" name="CHANNEL[5].CV" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TPM2" start="0x40037000" description="TPM">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x6000007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Identification Number">
        <Enum name="FEATURE_1" start="0x1" description="Standard feature set." />
        <Enum name="FEATURE_3" start="0x3" description="Standard feature set with Filter and Combine registers implemented." />
        <Enum name="FEATURE_7" start="0x7" description="Standard feature set with Filter, Combine and Quadrature registers implemented." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x100406" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CHAN" description="Channel Count" />
      <BitField start="8" size="8" name="TRIG" description="Trigger Count" />
      <BitField start="16" size="8" name="WIDTH" description="Counter Width" />
    </Register>
    <Register start="+0x8" size="4" name="GLOBAL" access="Read/Write" description="TPM Global Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="NOUPDATE" description="No Update">
        <Enum name="NOUPDATE_0" start="0" description="Internal double buffered registers update as normal." />
        <Enum name="NOUPDATE_1" start="0x1" description="Internal double buffered registers do not update." />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Module is not reset." />
        <Enum name="RST_1" start="0x1" description="Module is reset." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="SC" access="Read/Write" description="Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PS" description="Prescale Factor Selection">
        <Enum name="PS_0" start="0" description="Divide by 1" />
        <Enum name="PS_1" start="0x1" description="Divide by 2" />
        <Enum name="PS_2" start="0x2" description="Divide by 4" />
        <Enum name="PS_3" start="0x3" description="Divide by 8" />
        <Enum name="PS_4" start="0x4" description="Divide by 16" />
        <Enum name="PS_5" start="0x5" description="Divide by 32" />
        <Enum name="PS_6" start="0x6" description="Divide by 64" />
        <Enum name="PS_7" start="0x7" description="Divide by 128" />
      </BitField>
      <BitField start="3" size="2" name="CMOD" description="Clock Mode Selection">
        <Enum name="CMOD_0" start="0" description="TPM counter is disabled" />
        <Enum name="CMOD_1" start="0x1" description="TPM counter increments on every TPM counter clock" />
        <Enum name="CMOD_2" start="0x2" description="TPM counter increments on rising edge of TPM_EXTCLK synchronized to the TPM counter clock" />
        <Enum name="CMOD_3" start="0x3" description="TPM counter increments on rising edge of the selected external input trigger." />
      </BitField>
      <BitField start="5" size="1" name="CPWMS" description="Center-Aligned PWM Select">
        <Enum name="CPWMS_0" start="0" description="TPM counter operates in up counting mode." />
        <Enum name="CPWMS_1" start="0x1" description="TPM counter operates in up-down counting mode." />
      </BitField>
      <BitField start="6" size="1" name="TOIE" description="Timer Overflow Interrupt Enable">
        <Enum name="TOIE_0" start="0" description="Disable TOF interrupts. Use software polling or DMA request." />
        <Enum name="TOIE_1" start="0x1" description="Enable TOF interrupts. An interrupt is generated when TOF equals one." />
      </BitField>
      <BitField start="7" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="TOF_0" start="0" description="TPM counter has not overflowed." />
        <Enum name="TOF_1" start="0x1" description="TPM counter has overflowed." />
      </BitField>
      <BitField start="8" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disables DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enables DMA transfers." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="CNT" access="Read/Write" description="Counter" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNT" description="Counter value" />
    </Register>
    <Register start="+0x18" size="4" name="MOD" access="Read/Write" description="Modulo" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MOD" description="Modulo value" />
    </Register>
    <Register start="+0x1C" size="4" name="STATUS" access="Read/Write" description="Capture and Compare Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0F" description="Channel 0 Flag">
        <Enum name="CH0F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH0F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="1" size="1" name="CH1F" description="Channel 1 Flag">
        <Enum name="CH1F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH1F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="2" size="1" name="CH2F" description="Channel 2 Flag">
        <Enum name="CH2F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH2F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="CH3F" description="Channel 3 Flag">
        <Enum name="CH3F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH3F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="CH4F" description="Channel 4 Flag">
        <Enum name="CH4F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH4F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="5" size="1" name="CH5F" description="Channel 5 Flag">
        <Enum name="CH5F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH5F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="TOF_0" start="0" description="TPM counter has not overflowed." />
        <Enum name="TOF_1" start="0x1" description="TPM counter has overflowed." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="COMBINE" access="Read/Write" description="Combine Channel Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COMBINE0" description="Combine Channels 0 and 1">
        <Enum name="COMBINE0_0" start="0" description="Channels 0 and 1 are independent." />
        <Enum name="COMBINE0_1" start="0x1" description="Channels 0 and 1 are combined." />
      </BitField>
      <BitField start="1" size="1" name="COMSWAP0" description="Combine Channel 0 and 1 Swap">
        <Enum name="COMSWAP0_0" start="0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="COMSWAP0_1" start="0x1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
      <BitField start="8" size="1" name="COMBINE1" description="Combine Channels 2 and 3">
        <Enum name="COMBINE1_0" start="0" description="Channels 2 and 3 are independent." />
        <Enum name="COMBINE1_1" start="0x1" description="Channels 2 and 3 are combined." />
      </BitField>
      <BitField start="9" size="1" name="COMSWAP1" description="Combine Channels 2 and 3 Swap">
        <Enum name="COMSWAP1_0" start="0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="COMSWAP1_1" start="0x1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
      <BitField start="16" size="1" name="COMBINE2" description="Combine Channels 4 and 5">
        <Enum name="COMBINE2_0" start="0" description="Channels 4 and 5 are independent." />
        <Enum name="COMBINE2_1" start="0x1" description="Channels 4 and 5 are combined." />
      </BitField>
      <BitField start="17" size="1" name="COMSWAP2" description="Combine Channels 4 and 5 Swap">
        <Enum name="COMSWAP2_0" start="0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="COMSWAP2_1" start="0x1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="TRIG" access="Read/Write" description="Channel Trigger" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TRIG0" description="Channel 0 Trigger">
        <Enum name="TRIG0_0" start="0" description="No effect." />
        <Enum name="TRIG0_1" start="0x1" description="Configures trigger input 0 to be used by channel 0." />
      </BitField>
      <BitField start="1" size="1" name="TRIG1" description="Channel 1 Trigger">
        <Enum name="TRIG1_0" start="0" description="No effect." />
        <Enum name="TRIG1_1" start="0x1" description="Configures trigger input 1 to be used by channel 1." />
      </BitField>
      <BitField start="2" size="1" name="TRIG2" description="Channel 2 Trigger">
        <Enum name="TRIG2_0" start="0" description="No effect." />
        <Enum name="TRIG2_1" start="0x1" description="Configures trigger input 0 to be used by channel 2." />
      </BitField>
      <BitField start="3" size="1" name="TRIG3" description="Channel 3 Trigger">
        <Enum name="TRIG3_0" start="0" description="No effect." />
        <Enum name="TRIG3_1" start="0x1" description="Configures trigger input 1 to be used by channel 3." />
      </BitField>
      <BitField start="4" size="1" name="TRIG4" description="Channel 4 Trigger">
        <Enum name="TRIG4_0" start="0" description="No effect." />
        <Enum name="TRIG4_1" start="0x1" description="Configures trigger input 0 to be used by channel 4." />
      </BitField>
      <BitField start="5" size="1" name="TRIG5" description="Channel 5 Trigger">
        <Enum name="TRIG5_0" start="0" description="No effect." />
        <Enum name="TRIG5_1" start="0x1" description="Configures trigger input 1 to be used by channel 5." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="POL" access="Read/Write" description="Channel Polarity" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="POL0" description="Channel 0 Polarity">
        <Enum name="POL0_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL0_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="1" size="1" name="POL1" description="Channel 1 Polarity">
        <Enum name="POL1_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL1_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="2" size="1" name="POL2" description="Channel 2 Polarity">
        <Enum name="POL2_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL2_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="3" size="1" name="POL3" description="Channel 3 Polarity">
        <Enum name="POL3_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL3_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="4" size="1" name="POL4" description="Channel 4 Polarity">
        <Enum name="POL4_0" start="0" description="The channel polarity is active high" />
        <Enum name="POL4_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="5" size="1" name="POL5" description="Channel 5 Polarity">
        <Enum name="POL5_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL5_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="FILTER" access="Read/Write" description="Filter Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CH0FVAL" description="Channel 0 Filter Value" />
      <BitField start="4" size="4" name="CH1FVAL" description="Channel 1 Filter Value" />
      <BitField start="8" size="4" name="CH2FVAL" description="Channel 2 Filter Value" />
      <BitField start="12" size="4" name="CH3FVAL" description="Channel 3 Filter Value" />
      <BitField start="16" size="4" name="CH4FVAL" description="Channel 4 Filter Value" />
      <BitField start="20" size="4" name="CH5FVAL" description="Channel 5 Filter Value" />
    </Register>
    <Register start="+0x80" size="4" name="QDCTRL" access="Read/Write" description="Quadrature Decoder Control and Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="QUADEN" description="QUADEN">
        <Enum name="QUADEN_0" start="0" description="Quadrature decoder mode is disabled." />
        <Enum name="QUADEN_1" start="0x1" description="Quadrature decoder mode is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TOFDIR" description="TOFDIR">
        <Enum name="TOFDIR_0" start="0" description="TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (zero) to its maximum value (MOD register)." />
        <Enum name="TOFDIR_1" start="0x1" description="TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (zero)." />
      </BitField>
      <BitField start="2" size="1" name="QUADIR" description="Counter Direction in Quadrature Decode Mode">
        <Enum name="QUADIR_0" start="0" description="Counter direction is decreasing (counter decrement)." />
        <Enum name="QUADIR_1" start="0x1" description="Counter direction is increasing (counter increment)." />
      </BitField>
      <BitField start="3" size="1" name="QUADMODE" description="Quadrature Decoder Mode">
        <Enum name="QUADMODE_0" start="0" description="Phase encoding mode." />
        <Enum name="QUADMODE_1" start="0x1" description="Count and direction encoding mode." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="CONF" access="Read/Write" description="Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="DOZEEN_0" start="0" description="Internal TPM counter continues in Doze mode." />
        <Enum name="DOZEEN_1" start="0x1" description="Internal TPM counter is paused and does not increment during Doze mode. Trigger inputs and input capture events are ignored, and PWM outputs are forced to their default state." />
      </BitField>
      <BitField start="6" size="2" name="DBGMODE" description="Debug Mode">
        <Enum name="DBGMODE_0" start="0" description="TPM counter is paused and does not increment during debug mode. Trigger inputs and input capture events are ignored, and PWM outputs are forced to their default state." />
        <Enum name="DBGMODE_3" start="0x3" description="TPM counter continues in debug mode." />
      </BitField>
      <BitField start="8" size="1" name="GTBSYNC" description="Global Time Base Synchronization">
        <Enum name="GTBSYNC_0" start="0" description="Global timebase synchronization disabled." />
        <Enum name="GTBSYNC_1" start="0x1" description="Global timebase synchronization enabled." />
      </BitField>
      <BitField start="9" size="1" name="GTBEEN" description="Global time base enable">
        <Enum name="GTBEEN_0" start="0" description="All channels use the internally generated TPM counter as their timebase" />
        <Enum name="GTBEEN_1" start="0x1" description="All channels use an externally generated global timebase as their timebase" />
      </BitField>
      <BitField start="16" size="1" name="CSOT" description="Counter Start on Trigger">
        <Enum name="CSOT_0" start="0" description="TPM counter starts to increment immediately, once it is enabled." />
        <Enum name="CSOT_1" start="0x1" description="TPM counter only starts to increment when it a rising edge on the selected input trigger is detected, after it has been enabled or after it has stopped due to overflow." />
      </BitField>
      <BitField start="17" size="1" name="CSOO" description="Counter Stop On Overflow">
        <Enum name="CSOO_0" start="0" description="TPM counter continues incrementing or decrementing after overflow" />
        <Enum name="CSOO_1" start="0x1" description="TPM counter stops incrementing or decrementing after overflow." />
      </BitField>
      <BitField start="18" size="1" name="CROT" description="Counter Reload On Trigger">
        <Enum name="CROT_0" start="0" description="Counter is not reloaded due to a rising edge on the selected input trigger" />
        <Enum name="CROT_1" start="0x1" description="Counter is reloaded when a rising edge is detected on the selected input trigger" />
      </BitField>
      <BitField start="19" size="1" name="CPOT" description="Counter Pause On Trigger" />
      <BitField start="22" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="TRGPOL_0" start="0" description="Trigger is active high." />
        <Enum name="TRGPOL_1" start="0x1" description="Trigger is active low." />
      </BitField>
      <BitField start="23" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="TRGSRC_0" start="0" description="Trigger source selected by TRGSEL is external." />
        <Enum name="TRGSRC_1" start="0x1" description="Trigger source selected by TRGSEL is internal (channel pin input capture)." />
      </BitField>
      <BitField start="24" size="2" name="TRGSEL" description="Trigger Select">
        <Enum name="TRGSEL_1" start="0x1" description="Channel 0 pin input capture" />
        <Enum name="TRGSEL_2" start="0x2" description="Channel 1 pin input capture" />
        <Enum name="TRGSEL_3" start="0x3" description="Channel 0 or Channel 1 pin input capture" />
      </BitField>
    </Register>
    <Register start="+0x20+0*0x8+0" size="4" name="CHANNEL[0].CSC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel interrupts." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="CHF_0" start="0" description="No channel event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x20+0*0x8+0x4" size="4" name="CHANNEL[0].CV" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x20+1*0x8+0" size="4" name="CHANNEL[1].CSC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel interrupts." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="CHF_0" start="0" description="No channel event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x20+1*0x8+0x4" size="4" name="CHANNEL[1].CV" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x20+2*0x8+0" size="4" name="CHANNEL[2].CSC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel interrupts." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="CHF_0" start="0" description="No channel event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x20+2*0x8+0x4" size="4" name="CHANNEL[2].CV" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x20+3*0x8+0" size="4" name="CHANNEL[3].CSC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel interrupts." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="CHF_0" start="0" description="No channel event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x20+3*0x8+0x4" size="4" name="CHANNEL[3].CV" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x20+4*0x8+0" size="4" name="CHANNEL[4].CSC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel interrupts." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="CHF_0" start="0" description="No channel event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x20+4*0x8+0x4" size="4" name="CHANNEL[4].CV" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x20+5*0x8+0" size="4" name="CHANNEL[5].CSC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel interrupts." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="CHF_0" start="0" description="No channel event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x20+5*0x8+0x4" size="4" name="CHANNEL[5].CV" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TPM3" start="0x4102D000" description="TPM">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x6000007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Identification Number">
        <Enum name="FEATURE_1" start="0x1" description="Standard feature set." />
        <Enum name="FEATURE_3" start="0x3" description="Standard feature set with Filter and Combine registers implemented." />
        <Enum name="FEATURE_7" start="0x7" description="Standard feature set with Filter, Combine and Quadrature registers implemented." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x100406" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CHAN" description="Channel Count" />
      <BitField start="8" size="8" name="TRIG" description="Trigger Count" />
      <BitField start="16" size="8" name="WIDTH" description="Counter Width" />
    </Register>
    <Register start="+0x8" size="4" name="GLOBAL" access="Read/Write" description="TPM Global Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="NOUPDATE" description="No Update">
        <Enum name="NOUPDATE_0" start="0" description="Internal double buffered registers update as normal." />
        <Enum name="NOUPDATE_1" start="0x1" description="Internal double buffered registers do not update." />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Module is not reset." />
        <Enum name="RST_1" start="0x1" description="Module is reset." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="SC" access="Read/Write" description="Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PS" description="Prescale Factor Selection">
        <Enum name="PS_0" start="0" description="Divide by 1" />
        <Enum name="PS_1" start="0x1" description="Divide by 2" />
        <Enum name="PS_2" start="0x2" description="Divide by 4" />
        <Enum name="PS_3" start="0x3" description="Divide by 8" />
        <Enum name="PS_4" start="0x4" description="Divide by 16" />
        <Enum name="PS_5" start="0x5" description="Divide by 32" />
        <Enum name="PS_6" start="0x6" description="Divide by 64" />
        <Enum name="PS_7" start="0x7" description="Divide by 128" />
      </BitField>
      <BitField start="3" size="2" name="CMOD" description="Clock Mode Selection">
        <Enum name="CMOD_0" start="0" description="TPM counter is disabled" />
        <Enum name="CMOD_1" start="0x1" description="TPM counter increments on every TPM counter clock" />
        <Enum name="CMOD_2" start="0x2" description="TPM counter increments on rising edge of TPM_EXTCLK synchronized to the TPM counter clock" />
        <Enum name="CMOD_3" start="0x3" description="TPM counter increments on rising edge of the selected external input trigger." />
      </BitField>
      <BitField start="5" size="1" name="CPWMS" description="Center-Aligned PWM Select">
        <Enum name="CPWMS_0" start="0" description="TPM counter operates in up counting mode." />
        <Enum name="CPWMS_1" start="0x1" description="TPM counter operates in up-down counting mode." />
      </BitField>
      <BitField start="6" size="1" name="TOIE" description="Timer Overflow Interrupt Enable">
        <Enum name="TOIE_0" start="0" description="Disable TOF interrupts. Use software polling or DMA request." />
        <Enum name="TOIE_1" start="0x1" description="Enable TOF interrupts. An interrupt is generated when TOF equals one." />
      </BitField>
      <BitField start="7" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="TOF_0" start="0" description="TPM counter has not overflowed." />
        <Enum name="TOF_1" start="0x1" description="TPM counter has overflowed." />
      </BitField>
      <BitField start="8" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disables DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enables DMA transfers." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="CNT" access="Read/Write" description="Counter" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNT" description="Counter value" />
    </Register>
    <Register start="+0x18" size="4" name="MOD" access="Read/Write" description="Modulo" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MOD" description="Modulo value" />
    </Register>
    <Register start="+0x1C" size="4" name="STATUS" access="Read/Write" description="Capture and Compare Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0F" description="Channel 0 Flag">
        <Enum name="CH0F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH0F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="1" size="1" name="CH1F" description="Channel 1 Flag">
        <Enum name="CH1F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH1F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="2" size="1" name="CH2F" description="Channel 2 Flag">
        <Enum name="CH2F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH2F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="CH3F" description="Channel 3 Flag">
        <Enum name="CH3F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH3F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="CH4F" description="Channel 4 Flag">
        <Enum name="CH4F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH4F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="5" size="1" name="CH5F" description="Channel 5 Flag">
        <Enum name="CH5F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH5F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="TOF_0" start="0" description="TPM counter has not overflowed." />
        <Enum name="TOF_1" start="0x1" description="TPM counter has overflowed." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="COMBINE" access="Read/Write" description="Combine Channel Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COMBINE0" description="Combine Channels 0 and 1">
        <Enum name="COMBINE0_0" start="0" description="Channels 0 and 1 are independent." />
        <Enum name="COMBINE0_1" start="0x1" description="Channels 0 and 1 are combined." />
      </BitField>
      <BitField start="1" size="1" name="COMSWAP0" description="Combine Channel 0 and 1 Swap">
        <Enum name="COMSWAP0_0" start="0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="COMSWAP0_1" start="0x1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
      <BitField start="8" size="1" name="COMBINE1" description="Combine Channels 2 and 3">
        <Enum name="COMBINE1_0" start="0" description="Channels 2 and 3 are independent." />
        <Enum name="COMBINE1_1" start="0x1" description="Channels 2 and 3 are combined." />
      </BitField>
      <BitField start="9" size="1" name="COMSWAP1" description="Combine Channels 2 and 3 Swap">
        <Enum name="COMSWAP1_0" start="0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="COMSWAP1_1" start="0x1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
      <BitField start="16" size="1" name="COMBINE2" description="Combine Channels 4 and 5">
        <Enum name="COMBINE2_0" start="0" description="Channels 4 and 5 are independent." />
        <Enum name="COMBINE2_1" start="0x1" description="Channels 4 and 5 are combined." />
      </BitField>
      <BitField start="17" size="1" name="COMSWAP2" description="Combine Channels 4 and 5 Swap">
        <Enum name="COMSWAP2_0" start="0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="COMSWAP2_1" start="0x1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="TRIG" access="Read/Write" description="Channel Trigger" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TRIG0" description="Channel 0 Trigger">
        <Enum name="TRIG0_0" start="0" description="No effect." />
        <Enum name="TRIG0_1" start="0x1" description="Configures trigger input 0 to be used by channel 0." />
      </BitField>
      <BitField start="1" size="1" name="TRIG1" description="Channel 1 Trigger">
        <Enum name="TRIG1_0" start="0" description="No effect." />
        <Enum name="TRIG1_1" start="0x1" description="Configures trigger input 1 to be used by channel 1." />
      </BitField>
      <BitField start="2" size="1" name="TRIG2" description="Channel 2 Trigger">
        <Enum name="TRIG2_0" start="0" description="No effect." />
        <Enum name="TRIG2_1" start="0x1" description="Configures trigger input 0 to be used by channel 2." />
      </BitField>
      <BitField start="3" size="1" name="TRIG3" description="Channel 3 Trigger">
        <Enum name="TRIG3_0" start="0" description="No effect." />
        <Enum name="TRIG3_1" start="0x1" description="Configures trigger input 1 to be used by channel 3." />
      </BitField>
      <BitField start="4" size="1" name="TRIG4" description="Channel 4 Trigger">
        <Enum name="TRIG4_0" start="0" description="No effect." />
        <Enum name="TRIG4_1" start="0x1" description="Configures trigger input 0 to be used by channel 4." />
      </BitField>
      <BitField start="5" size="1" name="TRIG5" description="Channel 5 Trigger">
        <Enum name="TRIG5_0" start="0" description="No effect." />
        <Enum name="TRIG5_1" start="0x1" description="Configures trigger input 1 to be used by channel 5." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="POL" access="Read/Write" description="Channel Polarity" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="POL0" description="Channel 0 Polarity">
        <Enum name="POL0_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL0_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="1" size="1" name="POL1" description="Channel 1 Polarity">
        <Enum name="POL1_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL1_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="2" size="1" name="POL2" description="Channel 2 Polarity">
        <Enum name="POL2_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL2_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="3" size="1" name="POL3" description="Channel 3 Polarity">
        <Enum name="POL3_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL3_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="4" size="1" name="POL4" description="Channel 4 Polarity">
        <Enum name="POL4_0" start="0" description="The channel polarity is active high" />
        <Enum name="POL4_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="5" size="1" name="POL5" description="Channel 5 Polarity">
        <Enum name="POL5_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL5_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="FILTER" access="Read/Write" description="Filter Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CH0FVAL" description="Channel 0 Filter Value" />
      <BitField start="4" size="4" name="CH1FVAL" description="Channel 1 Filter Value" />
      <BitField start="8" size="4" name="CH2FVAL" description="Channel 2 Filter Value" />
      <BitField start="12" size="4" name="CH3FVAL" description="Channel 3 Filter Value" />
      <BitField start="16" size="4" name="CH4FVAL" description="Channel 4 Filter Value" />
      <BitField start="20" size="4" name="CH5FVAL" description="Channel 5 Filter Value" />
    </Register>
    <Register start="+0x80" size="4" name="QDCTRL" access="Read/Write" description="Quadrature Decoder Control and Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="QUADEN" description="QUADEN">
        <Enum name="QUADEN_0" start="0" description="Quadrature decoder mode is disabled." />
        <Enum name="QUADEN_1" start="0x1" description="Quadrature decoder mode is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TOFDIR" description="TOFDIR">
        <Enum name="TOFDIR_0" start="0" description="TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (zero) to its maximum value (MOD register)." />
        <Enum name="TOFDIR_1" start="0x1" description="TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (zero)." />
      </BitField>
      <BitField start="2" size="1" name="QUADIR" description="Counter Direction in Quadrature Decode Mode">
        <Enum name="QUADIR_0" start="0" description="Counter direction is decreasing (counter decrement)." />
        <Enum name="QUADIR_1" start="0x1" description="Counter direction is increasing (counter increment)." />
      </BitField>
      <BitField start="3" size="1" name="QUADMODE" description="Quadrature Decoder Mode">
        <Enum name="QUADMODE_0" start="0" description="Phase encoding mode." />
        <Enum name="QUADMODE_1" start="0x1" description="Count and direction encoding mode." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="CONF" access="Read/Write" description="Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="DOZEEN_0" start="0" description="Internal TPM counter continues in Doze mode." />
        <Enum name="DOZEEN_1" start="0x1" description="Internal TPM counter is paused and does not increment during Doze mode. Trigger inputs and input capture events are ignored, and PWM outputs are forced to their default state." />
      </BitField>
      <BitField start="6" size="2" name="DBGMODE" description="Debug Mode">
        <Enum name="DBGMODE_0" start="0" description="TPM counter is paused and does not increment during debug mode. Trigger inputs and input capture events are ignored, and PWM outputs are forced to their default state." />
        <Enum name="DBGMODE_3" start="0x3" description="TPM counter continues in debug mode." />
      </BitField>
      <BitField start="8" size="1" name="GTBSYNC" description="Global Time Base Synchronization">
        <Enum name="GTBSYNC_0" start="0" description="Global timebase synchronization disabled." />
        <Enum name="GTBSYNC_1" start="0x1" description="Global timebase synchronization enabled." />
      </BitField>
      <BitField start="9" size="1" name="GTBEEN" description="Global time base enable">
        <Enum name="GTBEEN_0" start="0" description="All channels use the internally generated TPM counter as their timebase" />
        <Enum name="GTBEEN_1" start="0x1" description="All channels use an externally generated global timebase as their timebase" />
      </BitField>
      <BitField start="16" size="1" name="CSOT" description="Counter Start on Trigger">
        <Enum name="CSOT_0" start="0" description="TPM counter starts to increment immediately, once it is enabled." />
        <Enum name="CSOT_1" start="0x1" description="TPM counter only starts to increment when it a rising edge on the selected input trigger is detected, after it has been enabled or after it has stopped due to overflow." />
      </BitField>
      <BitField start="17" size="1" name="CSOO" description="Counter Stop On Overflow">
        <Enum name="CSOO_0" start="0" description="TPM counter continues incrementing or decrementing after overflow" />
        <Enum name="CSOO_1" start="0x1" description="TPM counter stops incrementing or decrementing after overflow." />
      </BitField>
      <BitField start="18" size="1" name="CROT" description="Counter Reload On Trigger">
        <Enum name="CROT_0" start="0" description="Counter is not reloaded due to a rising edge on the selected input trigger" />
        <Enum name="CROT_1" start="0x1" description="Counter is reloaded when a rising edge is detected on the selected input trigger" />
      </BitField>
      <BitField start="19" size="1" name="CPOT" description="Counter Pause On Trigger" />
      <BitField start="22" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="TRGPOL_0" start="0" description="Trigger is active high." />
        <Enum name="TRGPOL_1" start="0x1" description="Trigger is active low." />
      </BitField>
      <BitField start="23" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="TRGSRC_0" start="0" description="Trigger source selected by TRGSEL is external." />
        <Enum name="TRGSRC_1" start="0x1" description="Trigger source selected by TRGSEL is internal (channel pin input capture)." />
      </BitField>
      <BitField start="24" size="2" name="TRGSEL" description="Trigger Select">
        <Enum name="TRGSEL_1" start="0x1" description="Channel 0 pin input capture" />
        <Enum name="TRGSEL_2" start="0x2" description="Channel 1 pin input capture" />
        <Enum name="TRGSEL_3" start="0x3" description="Channel 0 or Channel 1 pin input capture" />
      </BitField>
    </Register>
    <Register start="+0x20+0*0x8+0" size="4" name="CHANNEL[0].CSC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel interrupts." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="CHF_0" start="0" description="No channel event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x20+0*0x8+0x4" size="4" name="CHANNEL[0].CV" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x20+1*0x8+0" size="4" name="CHANNEL[1].CSC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel interrupts." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="CHF_0" start="0" description="No channel event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x20+1*0x8+0x4" size="4" name="CHANNEL[1].CV" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x20+2*0x8+0" size="4" name="CHANNEL[2].CSC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel interrupts." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="CHF_0" start="0" description="No channel event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x20+2*0x8+0x4" size="4" name="CHANNEL[2].CV" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x20+3*0x8+0" size="4" name="CHANNEL[3].CSC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel interrupts." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="CHF_0" start="0" description="No channel event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x20+3*0x8+0x4" size="4" name="CHANNEL[3].CV" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x20+4*0x8+0" size="4" name="CHANNEL[4].CSC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel interrupts." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="CHF_0" start="0" description="No channel event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x20+4*0x8+0x4" size="4" name="CHANNEL[4].CV" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x20+5*0x8+0" size="4" name="CHANNEL[5].CSC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel interrupts." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="CHF_0" start="0" description="No channel event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x20+5*0x8+0x4" size="4" name="CHANNEL[5].CV" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="EMVSIM0" start="0x40038000" description="EMVSIM">
    <Register start="+0" size="4" name="VER_ID" access="ReadOnly" description="Version ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="VER" description="Version ID of the module" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x1010" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RX_FIFO_DEPTH" description="Receive FIFO Depth" />
      <BitField start="8" size="8" name="TX_FIFO_DEPTH" description="Transmit FIFO Depth" />
    </Register>
    <Register start="+0x8" size="4" name="CLKCFG" access="Read/Write" description="Clock Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLK_PRSC" description="Clock Prescaler Value">
        <Enum name="CLK_PRSC_2" start="0x2" description="Divide by 2" />
      </BitField>
      <BitField start="8" size="2" name="GPCNT1_CLK_SEL" description="General Purpose Counter 1 Clock Select">
        <Enum name="GPCNT1_CLK_SEL_0" start="0" description="Disabled / Reset (default)" />
        <Enum name="GPCNT1_CLK_SEL_1" start="0x1" description="Card Clock" />
        <Enum name="GPCNT1_CLK_SEL_2" start="0x2" description="Receive Clock" />
        <Enum name="GPCNT1_CLK_SEL_3" start="0x3" description="ETU Clock (transmit clock)" />
      </BitField>
      <BitField start="10" size="2" name="GPCNT0_CLK_SEL" description="General Purpose Counter 0 Clock Select">
        <Enum name="GPCNT0_CLK_SEL_0" start="0" description="Disabled / Reset (default)" />
        <Enum name="GPCNT0_CLK_SEL_1" start="0x1" description="Card Clock" />
        <Enum name="GPCNT0_CLK_SEL_2" start="0x2" description="Receive Clock" />
        <Enum name="GPCNT0_CLK_SEL_3" start="0x3" description="ETU Clock (transmit clock)" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="DIVISOR" access="Read/Write" description="Baud Rate Divisor Register" reset_value="0x174" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="DIVISOR_VALUE" description="Divisor (F/D) Value">
        <Enum name="DIVISOR_VALUE_0" start="0" description="Invalid. As per ISO 7816 specification, minimum value of F/D is 5" />
        <Enum name="DIVISOR_VALUE_1" start="0x1" description="Invalid. As per ISO 7816 specification, minimum value of F/D is 5" />
        <Enum name="DIVISOR_VALUE_2" start="0x2" description="Invalid. As per ISO 7816 specification, minimum value of F/D is 5" />
        <Enum name="DIVISOR_VALUE_3" start="0x3" description="Invalid. As per ISO 7816 specification, minimum value of F/D is 5" />
        <Enum name="DIVISOR_VALUE_4" start="0x4" description="Invalid. As per ISO 7816 specification, minimum value of F/D is 5" />
        <Enum name="DIVISOR_VALUE_372" start="0x174" description="Divisor value for F = 372 and D = 1 (default)" />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="CTRL" access="Read/Write" description="Control Register" reset_value="0x1000006" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC" description="Inverse Convention">
        <Enum name="IC_0" start="0" description="Direction convention transfers enabled (default)" />
        <Enum name="IC_1" start="0x1" description="Inverse convention transfers enabled" />
      </BitField>
      <BitField start="1" size="1" name="ICM" description="Initial Character Mode">
        <Enum name="ICM_0" start="0" description="Initial Character Mode disabled" />
        <Enum name="ICM_1" start="0x1" description="Initial Character Mode enabled (default)" />
      </BitField>
      <BitField start="2" size="1" name="ANACK" description="Auto NACK Enable">
        <Enum name="ANACK_0" start="0" description="NACK generation on errors disabled" />
        <Enum name="ANACK_1" start="0x1" description="NACK generation on errors enabled (default)" />
      </BitField>
      <BitField start="3" size="1" name="ONACK" description="Overrun NACK Enable">
        <Enum name="ONACK_0" start="0" description="NACK generation on overrun is disabled (default)" />
        <Enum name="ONACK_1" start="0x1" description="NACK generation on overrun is enabled" />
      </BitField>
      <BitField start="8" size="1" name="FLSH_RX" description="Flush Receiver Bit">
        <Enum name="FLSH_RX_0" start="0" description="EMV SIM Receiver normal operation (default)" />
        <Enum name="FLSH_RX_1" start="0x1" description="EMV SIM Receiver held in Reset" />
      </BitField>
      <BitField start="9" size="1" name="FLSH_TX" description="Flush Transmitter Bit">
        <Enum name="FLSH_TX_0" start="0" description="EMV SIM Transmitter normal operation (default)" />
        <Enum name="FLSH_TX_1" start="0x1" description="EMV SIM Transmitter held in Reset" />
      </BitField>
      <BitField start="10" size="1" name="SW_RST" description="Software Reset Bit">
        <Enum name="SW_RST_0" start="0" description="EMV SIM Normal operation (default)" />
        <Enum name="SW_RST_1" start="0x1" description="EMV SIM held in Reset" />
      </BitField>
      <BitField start="11" size="1" name="KILL_CLOCKS" description="Kill all internal clocks">
        <Enum name="KILL_CLOCKS_0" start="0" description="EMV SIM input clock enabled (default)" />
        <Enum name="KILL_CLOCKS_1" start="0x1" description="EMV SIM input clock is disabled" />
      </BitField>
      <BitField start="12" size="1" name="DOZE_EN" description="Doze Enable">
        <Enum name="DOZE_EN_0" start="0" description="DOZE instruction will gate all internal EMV SIM clocks as well as the Smart Card clock when the transmit FIFO is empty (default)" />
        <Enum name="DOZE_EN_1" start="0x1" description="DOZE instruction has no effect on EMV SIM module" />
      </BitField>
      <BitField start="13" size="1" name="STOP_EN" description="STOP Enable">
        <Enum name="STOP_EN_0" start="0" description="STOP instruction shuts down all EMV SIM clocks (default)" />
        <Enum name="STOP_EN_1" start="0x1" description="STOP instruction shuts down all clocks except for the Smart Card Clock (SCK) (clock provided to Smart Card)" />
      </BitField>
      <BitField start="16" size="1" name="RCV_EN" description="Receiver Enable">
        <Enum name="RCV_EN_0" start="0" description="EMV SIM Receiver disabled (default)" />
        <Enum name="RCV_EN_1" start="0x1" description="EMV SIM Receiver enabled" />
      </BitField>
      <BitField start="17" size="1" name="XMT_EN" description="Transmitter Enable">
        <Enum name="XMT_EN_0" start="0" description="EMV SIM Transmitter disabled (default)" />
        <Enum name="XMT_EN_1" start="0x1" description="EMV SIM Transmitter enabled" />
      </BitField>
      <BitField start="18" size="1" name="RCVR_11" description="Receiver 11 ETU Mode Enable">
        <Enum name="RCVR_11_0" start="0" description="Receiver configured for 12 ETU operation mode (default)" />
        <Enum name="RCVR_11_1" start="0x1" description="Receiver configured for 11 ETU operation mode" />
      </BitField>
      <BitField start="19" size="1" name="RX_DMA_EN" description="Receive DMA Enable">
        <Enum name="RX_DMA_EN_0" start="0" description="No DMA Read Request asserted for Receiver (default)" />
        <Enum name="RX_DMA_EN_1" start="0x1" description="DMA Read Request asserted for Receiver" />
      </BitField>
      <BitField start="20" size="1" name="TX_DMA_EN" description="Transmit DMA Enable">
        <Enum name="TX_DMA_EN_0" start="0" description="No DMA Write Request asserted for Transmitter (default)" />
        <Enum name="TX_DMA_EN_1" start="0x1" description="DMA Write Request asserted for Transmitter" />
      </BitField>
      <BitField start="24" size="1" name="INV_CRC_VAL" description="Invert bits in the CRC Output Value">
        <Enum name="INV_CRC_VAL_0" start="0" description="Bits in CRC Output value will not be inverted." />
        <Enum name="INV_CRC_VAL_1" start="0x1" description="Bits in CRC Output value will be inverted. (default)" />
      </BitField>
      <BitField start="25" size="1" name="CRC_OUT_FLIP" description="CRC Output Value Bit Reversal or Flip">
        <Enum name="CRC_OUT_FLIP_0" start="0" description="Bits within the CRC output bytes will not be reversed i.e. 15:0 will remain 15:0 (default)" />
        <Enum name="CRC_OUT_FLIP_1" start="0x1" description="Bits within the CRC output bytes will be reversed i.e. 15:0 will become {8:15,0:7}" />
      </BitField>
      <BitField start="26" size="1" name="CRC_IN_FLIP" description="CRC Input Byte's Bit Reversal or Flip Control">
        <Enum name="CRC_IN_FLIP_0" start="0" description="Bits in the input byte will not be reversed (i.e. 7:0 will remain 7:0) before the CRC calculation (default)" />
        <Enum name="CRC_IN_FLIP_1" start="0x1" description="Bits in the input byte will be reversed (i.e. 7:0 will become 0:7) before CRC calculation" />
      </BitField>
      <BitField start="27" size="1" name="CWT_EN" description="Character Wait Time Counter Enable">
        <Enum name="CWT_EN_0" start="0" description="Character Wait time Counter is disabled (default)" />
        <Enum name="CWT_EN_1" start="0x1" description="Character Wait time counter is enabled" />
      </BitField>
      <BitField start="28" size="1" name="LRC_EN" description="LRC Enable">
        <Enum name="LRC_EN_0" start="0" description="8-bit Linear Redundancy Checking disabled (default)" />
        <Enum name="LRC_EN_1" start="0x1" description="8-bit Linear Redundancy Checking enabled" />
      </BitField>
      <BitField start="29" size="1" name="CRC_EN" description="CRC Enable">
        <Enum name="CRC_EN_0" start="0" description="16-bit Cyclic Redundancy Checking disabled (default)" />
        <Enum name="CRC_EN_1" start="0x1" description="16-bit Cyclic Redundancy Checking enabled" />
      </BitField>
      <BitField start="30" size="1" name="XMT_CRC_LRC" description="Transmit CRC or LRC Enable">
        <Enum name="XMT_CRC_LRC_0" start="0" description="No CRC or LRC value is transmitted (default)" />
        <Enum name="XMT_CRC_LRC_1" start="0x1" description="Transmit LRC or CRC info when FIFO empties (whichever is enabled)" />
      </BitField>
      <BitField start="31" size="1" name="BWT_EN" description="Block Wait Time Counter Enable">
        <Enum name="BWT_EN_0" start="0" description="Disable BWT, BGT Counters (default)" />
        <Enum name="BWT_EN_1" start="0x1" description="Enable BWT, BGT Counters" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="INT_MASK" access="Read/Write" description="Interrupt Mask Register" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RDT_IM" description="Receive Data Threshold Interrupt Mask">
        <Enum name="RDT_IM_0" start="0" description="RDTF interrupt enabled" />
        <Enum name="RDT_IM_1" start="0x1" description="RDTF interrupt masked (default)" />
      </BitField>
      <BitField start="1" size="1" name="TC_IM" description="Transmit Complete Interrupt Mask">
        <Enum name="TC_IM_0" start="0" description="TCF interrupt enabled" />
        <Enum name="TC_IM_1" start="0x1" description="TCF interrupt masked (default)" />
      </BitField>
      <BitField start="2" size="1" name="RFO_IM" description="Receive FIFO Overflow Interrupt Mask">
        <Enum name="RFO_IM_0" start="0" description="RFO interrupt enabled" />
        <Enum name="RFO_IM_1" start="0x1" description="RFO interrupt masked (default)" />
      </BitField>
      <BitField start="3" size="1" name="ETC_IM" description="Early Transmit Complete Interrupt Mask">
        <Enum name="ETC_IM_0" start="0" description="ETC interrupt enabled" />
        <Enum name="ETC_IM_1" start="0x1" description="ETC interrupt masked (default)" />
      </BitField>
      <BitField start="4" size="1" name="TFE_IM" description="Transmit FIFO Empty Interrupt Mask">
        <Enum name="TFE_IM_0" start="0" description="TFE interrupt enabled" />
        <Enum name="TFE_IM_1" start="0x1" description="TFE interrupt masked (default)" />
      </BitField>
      <BitField start="5" size="1" name="TNACK_IM" description="Transmit NACK Threshold Interrupt Mask">
        <Enum name="TNACK_IM_0" start="0" description="TNTE interrupt enabled" />
        <Enum name="TNACK_IM_1" start="0x1" description="TNTE interrupt masked (default)" />
      </BitField>
      <BitField start="6" size="1" name="TFF_IM" description="Transmit FIFO Full Interrupt Mask">
        <Enum name="TFF_IM_0" start="0" description="TFF interrupt enabled" />
        <Enum name="TFF_IM_1" start="0x1" description="TFF interrupt masked (default)" />
      </BitField>
      <BitField start="7" size="1" name="TDT_IM" description="Transmit Data Threshold Interrupt Mask">
        <Enum name="TDT_IM_0" start="0" description="TDTF interrupt enabled" />
        <Enum name="TDT_IM_1" start="0x1" description="TDTF interrupt masked (default)" />
      </BitField>
      <BitField start="8" size="1" name="GPCNT0_IM" description="General Purpose Timer 0 Timeout Interrupt Mask">
        <Enum name="GPCNT0_IM_0" start="0" description="GPCNT0_TO interrupt enabled" />
        <Enum name="GPCNT0_IM_1" start="0x1" description="GPCNT0_TO interrupt masked (default)" />
      </BitField>
      <BitField start="9" size="1" name="CWT_ERR_IM" description="Character Wait Time Error Interrupt Mask">
        <Enum name="CWT_ERR_IM_0" start="0" description="CWT_ERR interrupt enabled" />
        <Enum name="CWT_ERR_IM_1" start="0x1" description="CWT_ERR interrupt masked (default)" />
      </BitField>
      <BitField start="10" size="1" name="RNACK_IM" description="Receiver NACK Threshold Interrupt Mask">
        <Enum name="RNACK_IM_0" start="0" description="RTE interrupt enabled" />
        <Enum name="RNACK_IM_1" start="0x1" description="RTE interrupt masked (default)" />
      </BitField>
      <BitField start="11" size="1" name="BWT_ERR_IM" description="Block Wait Time Error Interrupt Mask">
        <Enum name="BWT_ERR_IM_0" start="0" description="BWT_ERR interrupt enabled" />
        <Enum name="BWT_ERR_IM_1" start="0x1" description="BWT_ERR interrupt masked (default)" />
      </BitField>
      <BitField start="12" size="1" name="BGT_ERR_IM" description="Block Guard Time Error Interrupt">
        <Enum name="BGT_ERR_IM_0" start="0" description="BGT_ERR interrupt enabled" />
        <Enum name="BGT_ERR_IM_1" start="0x1" description="BGT_ERR interrupt masked (default)" />
      </BitField>
      <BitField start="13" size="1" name="GPCNT1_IM" description="General Purpose Counter 1 Timeout Interrupt Mask">
        <Enum name="GPCNT1_IM_0" start="0" description="GPCNT1_TO interrupt enabled" />
        <Enum name="GPCNT1_IM_1" start="0x1" description="GPCNT1_TO interrupt masked (default)" />
      </BitField>
      <BitField start="14" size="1" name="RX_DATA_IM" description="Receive Data Interrupt Mask">
        <Enum name="RX_DATA_IM_0" start="0" description="RX_DATA interrupt enabled" />
        <Enum name="RX_DATA_IM_1" start="0x1" description="RX_DATA interrupt masked (default)" />
      </BitField>
      <BitField start="15" size="1" name="PEF_IM" description="Parity Error Interrupt Mask">
        <Enum name="PEF_IM_0" start="0" description="PEF interrupt enabled" />
        <Enum name="PEF_IM_1" start="0x1" description="PEF interrupt masked (default)" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="RX_THD" access="Read/Write" description="Receiver Threshold Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="RDT" description="Receiver Data Threshold Value" />
      <BitField start="8" size="4" name="RNCK_THD" description="Receiver NACK Threshold Value">
        <Enum name="RNCK_THD_0" start="0" description="Zero Threshold. RTE will not be set" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="TX_THD" access="Read/Write" description="Transmitter Threshold Register" reset_value="0xF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TDT" description="Transmitter Data Threshold Value" />
      <BitField start="8" size="4" name="TNCK_THD" description="Transmitter NACK Threshold Value">
        <Enum name="TNCK_THD_0" start="0" description="TNTE will never be set; retransmission after NACK reception is disabled." />
        <Enum name="TNCK_THD_1" start="0x1" description="TNTE will be set after 1 nack is received; 0 retransmissions occurs." />
        <Enum name="TNCK_THD_2" start="0x2" description="TNTE will be set after 2 nacks are received; at most 1 retransmission occurs." />
        <Enum name="TNCK_THD_3" start="0x3" description="TNTE will be set after 3 nacks are received; at most 2 retransmissions occurs." />
        <Enum name="TNCK_THD_15" start="0xF" description="TNTE will be set after 15 nacks are received; at most 14 retransmissions occurs." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="RX_STATUS" access="Read/Write" description="Receive Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RFO" description="Receive FIFO Overflow Flag">
        <Enum name="RFO_0" start="0" description="No overrun error has occurred (default)" />
        <Enum name="RFO_1" start="0x1" description="A byte was received when the received FIFO was already full" />
      </BitField>
      <BitField start="4" size="1" name="RX_DATA" description="Receive Data Interrupt Flag">
        <Enum name="RX_DATA_0" start="0" description="No new byte is received" />
        <Enum name="RX_DATA_1" start="0x1" description="New byte is received ans stored in Receive FIFO" />
      </BitField>
      <BitField start="5" size="1" name="RDTF" description="Receive Data Threshold Interrupt Flag">
        <Enum name="RDTF_0" start="0" description="Number of unread bytes in receive FIFO less than the value set by RDT[3:0] (default)." />
        <Enum name="RDTF_1" start="0x1" description="Number of unread bytes in receive FIFO greater or than equal to value set by RDT[3:0]." />
      </BitField>
      <BitField start="6" size="1" name="LRC_OK" description="LRC Check OK Flag">
        <Enum name="LRC_OK_0" start="0" description="Current LRC value does not match remainder." />
        <Enum name="LRC_OK_1" start="0x1" description="Current calculated LRC value matches the expected result (i.e. zero)." />
      </BitField>
      <BitField start="7" size="1" name="CRC_OK" description="CRC Check OK Flag">
        <Enum name="CRC_OK_0" start="0" description="Current CRC value does not match remainder." />
        <Enum name="CRC_OK_1" start="0x1" description="Current calculated CRC value matches the expected result." />
      </BitField>
      <BitField start="8" size="1" name="CWT_ERR" description="Character Wait Time Error Flag">
        <Enum name="CWT_ERR_0" start="0" description="No CWT violation has occurred (default)." />
        <Enum name="CWT_ERR_1" start="0x1" description="Time between two consecutive characters has exceeded the value in CHAR_WAIT." />
      </BitField>
      <BitField start="9" size="1" name="RTE" description="Received NACK Threshold Error Flag">
        <Enum name="RTE_0" start="0" description="Number of NACKs generated by the receiver is less than the value programmed in RTH[3:0]" />
        <Enum name="RTE_1" start="0x1" description="Number of NACKs generated by the receiver is equal to the value programmed in RTH[3:0]" />
      </BitField>
      <BitField start="10" size="1" name="BWT_ERR" description="Block Wait Time Error Flag">
        <Enum name="BWT_ERR_0" start="0" description="Block wait time not exceeded" />
        <Enum name="BWT_ERR_1" start="0x1" description="Block wait time was exceeded" />
      </BitField>
      <BitField start="11" size="1" name="BGT_ERR" description="Block Guard Time Error Flag">
        <Enum name="BGT_ERR_0" start="0" description="Block guard time was sufficient" />
        <Enum name="BGT_ERR_1" start="0x1" description="Block guard time was too small" />
      </BitField>
      <BitField start="12" size="1" name="PEF" description="Parity Error Flag">
        <Enum name="PEF_0" start="0" description="No parity error detected" />
        <Enum name="PEF_1" start="0x1" description="Parity error detected" />
      </BitField>
      <BitField start="13" size="1" name="FEF" description="Frame Error Flag">
        <Enum name="FEF_0" start="0" description="No frame error detected" />
        <Enum name="FEF_1" start="0x1" description="Frame error detected" />
      </BitField>
      <BitField start="16" size="4" name="RX_WPTR" description="Receive FIFO Write Pointer Value" />
      <BitField start="24" size="4" name="RX_CNT" description="Receive FIFO Byte Count">
        <Enum name="RX_CNT_0" start="0" description="FIFO is emtpy" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="TX_STATUS" access="Read/Write" description="Transmitter Status Register" reset_value="0xB8" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TNTE" description="Transmit NACK Threshold Error Flag">
        <Enum name="TNTE_0" start="0" description="Transmit NACK threshold has not been reached (default)" />
        <Enum name="TNTE_1" start="0x1" description="Transmit NACK threshold reached; transmitter frozen" />
      </BitField>
      <BitField start="3" size="1" name="TFE" description="Transmit FIFO Empty Flag">
        <Enum name="TFE_0" start="0" description="Transmit FIFO is not empty" />
        <Enum name="TFE_1" start="0x1" description="Transmit FIFO is empty (default)" />
      </BitField>
      <BitField start="4" size="1" name="ETCF" description="Early Transmit Complete Flag">
        <Enum name="ETCF_0" start="0" description="Transmit pending or in progress" />
        <Enum name="ETCF_1" start="0x1" description="Transmit complete (default)" />
      </BitField>
      <BitField start="5" size="1" name="TCF" description="Transmit Complete Flag">
        <Enum name="TCF_0" start="0" description="Transmit pending or in progress" />
        <Enum name="TCF_1" start="0x1" description="Transmit complete (default)" />
      </BitField>
      <BitField start="6" size="1" name="TFF" description="Transmit FIFO Full Flag">
        <Enum name="TFF_0" start="0" description="Transmit FIFO Full condition has not occurred (default)" />
        <Enum name="TFF_1" start="0x1" description="A Transmit FIFO Full condition has occurred" />
      </BitField>
      <BitField start="7" size="1" name="TDTF" description="Transmit Data Threshold Flag">
        <Enum name="TDTF_0" start="0" description="Number of bytes in FIFO is greater than TDT[3:0], or bit has been cleared" />
        <Enum name="TDTF_1" start="0x1" description="Number of bytes in FIFO is less than or equal to TDT[3:0] (default)" />
      </BitField>
      <BitField start="8" size="1" name="GPCNT0_TO" description="General Purpose Counter 0 Timeout Flag">
        <Enum name="GPCNT0_TO_0" start="0" description="GPCNT0_VAL time not reached, or bit has been cleared. (default)" />
        <Enum name="GPCNT0_TO_1" start="0x1" description="General Purpose counter has reached the GPCNT0_VAL value" />
      </BitField>
      <BitField start="9" size="1" name="GPCNT1_TO" description="General Purpose Counter 1 Timeout Flag">
        <Enum name="GPCNT1_TO_0" start="0" description="GPCNT1_VAL time not reached, or bit has been cleared. (default)" />
        <Enum name="GPCNT1_TO_1" start="0x1" description="General Purpose counter has reached the GPCNT1_VAL value" />
      </BitField>
      <BitField start="16" size="4" name="TX_RPTR" description="Transmit FIFO Read Pointer" />
      <BitField start="24" size="4" name="TX_CNT" description="Transmit FIFO Byte Count">
        <Enum name="TX_CNT_0" start="0" description="FIFO is emtpy" />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="PCSR" access="Read/Write" description="Port Control and Status Register" reset_value="0x1000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SAPD" description="Auto Power Down Enable">
        <Enum name="SAPD_0" start="0" description="Auto power down disabled (default)" />
        <Enum name="SAPD_1" start="0x1" description="Auto power down enabled" />
      </BitField>
      <BitField start="1" size="1" name="SVCC_EN" description="Vcc Enable for Smart Card">
        <Enum name="SVCC_EN_0" start="0" description="Smart Card Voltage disabled (default)" />
        <Enum name="SVCC_EN_1" start="0x1" description="Smart Card Voltage enabled" />
      </BitField>
      <BitField start="2" size="1" name="VCCENP" description="VCC Enable Polarity Control">
        <Enum name="VCCENP_0" start="0" description="VCC_EN is active high. Polarity of SVCC_EN is unchanged." />
        <Enum name="VCCENP_1" start="0x1" description="VCC_EN is active low. Polarity of SVCC_EN is inverted." />
      </BitField>
      <BitField start="3" size="1" name="SRST" description="Reset to Smart Card">
        <Enum name="SRST_0" start="0" description="Smart Card Reset is asserted (default)" />
        <Enum name="SRST_1" start="0x1" description="Smart Card Reset is de-asserted" />
      </BitField>
      <BitField start="4" size="1" name="SCEN" description="Clock Enable for Smart Card">
        <Enum name="SCEN_0" start="0" description="Smart Card Clock Disabled" />
        <Enum name="SCEN_1" start="0x1" description="Smart Card Clock Enabled" />
      </BitField>
      <BitField start="5" size="1" name="SCSP" description="Smart Card Clock Stop Polarity">
        <Enum name="SCSP_0" start="0" description="Clock is logic 0 when stopped by SCEN" />
        <Enum name="SCSP_1" start="0x1" description="Clock is logic 1 when stopped by SCEN" />
      </BitField>
      <BitField start="7" size="1" name="SPD" description="Auto Power Down Control">
        <Enum name="SPD_0" start="0" description="No effect (default)" />
        <Enum name="SPD_1" start="0x1" description="Start Auto Powerdown or Power Down is in progress" />
      </BitField>
      <BitField start="24" size="1" name="SPDIM" description="Smart Card Presence Detect Interrupt Mask">
        <Enum name="SPDIM_0" start="0" description="SIM presence detect interrupt is enabled" />
        <Enum name="SPDIM_1" start="0x1" description="SIM presence detect interrupt is masked (default)" />
      </BitField>
      <BitField start="25" size="1" name="SPDIF" description="Smart Card Presence Detect Interrupt Flag">
        <Enum name="SPDIF_0" start="0" description="No insertion or removal of Smart Card detected on Port (default)" />
        <Enum name="SPDIF_1" start="0x1" description="Insertion or removal of Smart Card detected on Port" />
      </BitField>
      <BitField start="26" size="1" name="SPDP" description="Smart Card Presence Detect Pin Status">
        <Enum name="SPDP_0" start="0" description="SIM Presence Detect pin is logic low" />
        <Enum name="SPDP_1" start="0x1" description="SIM Presence Detectpin is logic high" />
      </BitField>
      <BitField start="27" size="1" name="SPDES" description="SIM Presence Detect Edge Select">
        <Enum name="SPDES_0" start="0" description="Falling edge on the pin (default)" />
        <Enum name="SPDES_1" start="0x1" description="Rising edge on the pin" />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="RX_BUF" access="ReadOnly" description="Receive Data Read Buffer" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RX_BYTE" description="Receive Data Byte Read" />
    </Register>
    <Register start="+0x30" size="4" name="TX_BUF" access="Read/Write" description="Transmit Data Buffer" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TX_BYTE" description="Transmit Data Byte" />
    </Register>
    <Register start="+0x34" size="4" name="TX_GETU" access="Read/Write" description="Transmitter Guard ETU Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="GETU" description="Transmitter Guard Time Value in ETU">
        <Enum name="GETU_0" start="0" description="no additional ETUs inserted (default)" />
        <Enum name="GETU_1" start="0x1" description="1 additional ETU inserted" />
        <Enum name="GETU_254" start="0xFE" description="254 additional ETUs inserted" />
        <Enum name="GETU_255" start="0xFF" description="Subtracts one ETU by reducing the number of STOP bits from two to one" />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="CWT_VAL" access="Read/Write" description="Character Wait Time Value Register" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CWT" description="Character Wait Time Value" />
    </Register>
    <Register start="+0x3C" size="4" name="BWT_VAL" access="Read/Write" description="Block Wait Time Value Register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BWT" description="Block Wait Time Value" />
    </Register>
    <Register start="+0x40" size="4" name="BGT_VAL" access="Read/Write" description="Block Guard Time Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="BGT" description="Block Guard Time Value" />
    </Register>
    <Register start="+0x44" size="4" name="GPCNT0_VAL" access="Read/Write" description="General Purpose Counter 0 Timeout Value Register" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPCNT0" description="General Purpose Counter 0 Timeout Value" />
    </Register>
    <Register start="+0x48" size="4" name="GPCNT1_VAL" access="Read/Write" description="General Purpose Counter 1 Timeout Value" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPCNT1" description="General Purpose Counter 1 Timeout Value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FLEXIO0" start="0x40039000" description="FLEXIO">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1010001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Specification Number">
        <Enum name="FEATURE_0" start="0" description="Standard features implemented." />
        <Enum name="FEATURE_1" start="0x1" description="Supports state, logic and parallel modes." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x4200808" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SHIFTER" description="Shifter Number" />
      <BitField start="8" size="8" name="TIMER" description="Timer Number" />
      <BitField start="16" size="8" name="PIN" description="Pin Number" />
      <BitField start="24" size="8" name="TRIGGER" description="Trigger Number" />
    </Register>
    <Register start="+0x8" size="4" name="CTRL" access="Read/Write" description="FlexIO Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLEXEN" description="FlexIO Enable">
        <Enum name="FLEXEN_0" start="0" description="FlexIO module is disabled." />
        <Enum name="FLEXEN_1" start="0x1" description="FlexIO module is enabled." />
      </BitField>
      <BitField start="1" size="1" name="SWRST" description="Software Reset">
        <Enum name="SWRST_0" start="0" description="Software reset is disabled" />
        <Enum name="SWRST_1" start="0x1" description="Software reset is enabled, all FlexIO registers except the Control Register are reset." />
      </BitField>
      <BitField start="2" size="1" name="FASTACC" description="Fast Access">
        <Enum name="FASTACC_0" start="0" description="Configures for normal register accesses to FlexIO" />
        <Enum name="FASTACC_1" start="0x1" description="Configures for fast register accesses to FlexIO" />
      </BitField>
      <BitField start="30" size="1" name="DBGE" description="Debug Enable">
        <Enum name="DBGE_0" start="0" description="FlexIO is disabled in debug modes." />
        <Enum name="DBGE_1" start="0x1" description="FlexIO is enabled in debug modes" />
      </BitField>
      <BitField start="31" size="1" name="DOZEN" description="Doze Enable">
        <Enum name="DOZEN_0" start="0" description="FlexIO enabled in Doze modes." />
        <Enum name="DOZEN_1" start="0x1" description="FlexIO disabled in Doze modes." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PIN" access="ReadOnly" description="Pin State Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Pin Data Input" />
    </Register>
    <Register start="+0x10" size="4" name="SHIFTSTAT" access="Read/Write" description="Shifter Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SSF" description="Shifter Status Flag" />
    </Register>
    <Register start="+0x14" size="4" name="SHIFTERR" access="Read/Write" description="Shifter Error Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SEF" description="Shifter Error Flags" />
    </Register>
    <Register start="+0x18" size="4" name="TIMSTAT" access="Read/Write" description="Timer Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TSF" description="Timer Status Flags" />
    </Register>
    <Register start="+0x20" size="4" name="SHIFTSIEN" access="Read/Write" description="Shifter Status Interrupt Enable" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SSIE" description="Shifter Status Interrupt Enable" />
    </Register>
    <Register start="+0x24" size="4" name="SHIFTEIEN" access="Read/Write" description="Shifter Error Interrupt Enable" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SEIE" description="Shifter Error Interrupt Enable" />
    </Register>
    <Register start="+0x28" size="4" name="TIMIEN" access="Read/Write" description="Timer Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TEIE" description="Timer Status Interrupt Enable" />
    </Register>
    <Register start="+0x30" size="4" name="SHIFTSDEN" access="Read/Write" description="Shifter Status DMA Enable" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SSDE" description="Shifter Status DMA Enable" />
    </Register>
    <Register start="+0x40" size="4" name="SHIFTSTATE" access="Read/Write" description="Shifter State Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="STATE" description="Current State Pointer" />
    </Register>
    <Register start="+0x80+0" size="4" name="SHIFTCTL[0]" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="SMOD_0" start="0" description="Disabled." />
        <Enum name="SMOD_1" start="0x1" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="SMOD_2" start="0x2" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="SMOD_4" start="0x4" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="SMOD_5" start="0x5" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
        <Enum name="SMOD_6" start="0x6" description="State mode. SHIFTBUF contents are used for storing programmable state attributes." />
        <Enum name="SMOD_7" start="0x7" description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Shifter pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Shifter pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="TIMPOL_0" start="0" description="Shift on posedge of Shift clock" />
        <Enum name="TIMPOL_1" start="0x1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x80+4" size="4" name="SHIFTCTL[1]" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="SMOD_0" start="0" description="Disabled." />
        <Enum name="SMOD_1" start="0x1" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="SMOD_2" start="0x2" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="SMOD_4" start="0x4" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="SMOD_5" start="0x5" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
        <Enum name="SMOD_6" start="0x6" description="State mode. SHIFTBUF contents are used for storing programmable state attributes." />
        <Enum name="SMOD_7" start="0x7" description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Shifter pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Shifter pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="TIMPOL_0" start="0" description="Shift on posedge of Shift clock" />
        <Enum name="TIMPOL_1" start="0x1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x80+8" size="4" name="SHIFTCTL[2]" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="SMOD_0" start="0" description="Disabled." />
        <Enum name="SMOD_1" start="0x1" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="SMOD_2" start="0x2" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="SMOD_4" start="0x4" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="SMOD_5" start="0x5" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
        <Enum name="SMOD_6" start="0x6" description="State mode. SHIFTBUF contents are used for storing programmable state attributes." />
        <Enum name="SMOD_7" start="0x7" description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Shifter pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Shifter pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="TIMPOL_0" start="0" description="Shift on posedge of Shift clock" />
        <Enum name="TIMPOL_1" start="0x1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x80+12" size="4" name="SHIFTCTL[3]" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="SMOD_0" start="0" description="Disabled." />
        <Enum name="SMOD_1" start="0x1" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="SMOD_2" start="0x2" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="SMOD_4" start="0x4" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="SMOD_5" start="0x5" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
        <Enum name="SMOD_6" start="0x6" description="State mode. SHIFTBUF contents are used for storing programmable state attributes." />
        <Enum name="SMOD_7" start="0x7" description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Shifter pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Shifter pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="TIMPOL_0" start="0" description="Shift on posedge of Shift clock" />
        <Enum name="TIMPOL_1" start="0x1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x80+16" size="4" name="SHIFTCTL[4]" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="SMOD_0" start="0" description="Disabled." />
        <Enum name="SMOD_1" start="0x1" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="SMOD_2" start="0x2" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="SMOD_4" start="0x4" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="SMOD_5" start="0x5" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
        <Enum name="SMOD_6" start="0x6" description="State mode. SHIFTBUF contents are used for storing programmable state attributes." />
        <Enum name="SMOD_7" start="0x7" description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Shifter pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Shifter pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="TIMPOL_0" start="0" description="Shift on posedge of Shift clock" />
        <Enum name="TIMPOL_1" start="0x1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x80+20" size="4" name="SHIFTCTL[5]" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="SMOD_0" start="0" description="Disabled." />
        <Enum name="SMOD_1" start="0x1" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="SMOD_2" start="0x2" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="SMOD_4" start="0x4" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="SMOD_5" start="0x5" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
        <Enum name="SMOD_6" start="0x6" description="State mode. SHIFTBUF contents are used for storing programmable state attributes." />
        <Enum name="SMOD_7" start="0x7" description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Shifter pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Shifter pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="TIMPOL_0" start="0" description="Shift on posedge of Shift clock" />
        <Enum name="TIMPOL_1" start="0x1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x80+24" size="4" name="SHIFTCTL[6]" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="SMOD_0" start="0" description="Disabled." />
        <Enum name="SMOD_1" start="0x1" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="SMOD_2" start="0x2" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="SMOD_4" start="0x4" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="SMOD_5" start="0x5" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
        <Enum name="SMOD_6" start="0x6" description="State mode. SHIFTBUF contents are used for storing programmable state attributes." />
        <Enum name="SMOD_7" start="0x7" description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Shifter pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Shifter pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="TIMPOL_0" start="0" description="Shift on posedge of Shift clock" />
        <Enum name="TIMPOL_1" start="0x1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x80+28" size="4" name="SHIFTCTL[7]" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="SMOD_0" start="0" description="Disabled." />
        <Enum name="SMOD_1" start="0x1" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="SMOD_2" start="0x2" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="SMOD_4" start="0x4" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="SMOD_5" start="0x5" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
        <Enum name="SMOD_6" start="0x6" description="State mode. SHIFTBUF contents are used for storing programmable state attributes." />
        <Enum name="SMOD_7" start="0x7" description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Shifter pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Shifter pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="TIMPOL_0" start="0" description="Shift on posedge of Shift clock" />
        <Enum name="TIMPOL_1" start="0x1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x100+0" size="4" name="SHIFTCFG[0]" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="SSTART_0" start="0" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="SSTART_1" start="0x1" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="SSTART_2" start="0x2" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="SSTART_3" start="0x3" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="SSTOP_0" start="0" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="SSTOP_2" start="0x2" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="SSTOP_3" start="0x3" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="INSRC_0" start="0" description="Pin" />
        <Enum name="INSRC_1" start="0x1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x100+4" size="4" name="SHIFTCFG[1]" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="SSTART_0" start="0" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="SSTART_1" start="0x1" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="SSTART_2" start="0x2" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="SSTART_3" start="0x3" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="SSTOP_0" start="0" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="SSTOP_2" start="0x2" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="SSTOP_3" start="0x3" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="INSRC_0" start="0" description="Pin" />
        <Enum name="INSRC_1" start="0x1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x100+8" size="4" name="SHIFTCFG[2]" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="SSTART_0" start="0" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="SSTART_1" start="0x1" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="SSTART_2" start="0x2" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="SSTART_3" start="0x3" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="SSTOP_0" start="0" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="SSTOP_2" start="0x2" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="SSTOP_3" start="0x3" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="INSRC_0" start="0" description="Pin" />
        <Enum name="INSRC_1" start="0x1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x100+12" size="4" name="SHIFTCFG[3]" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="SSTART_0" start="0" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="SSTART_1" start="0x1" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="SSTART_2" start="0x2" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="SSTART_3" start="0x3" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="SSTOP_0" start="0" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="SSTOP_2" start="0x2" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="SSTOP_3" start="0x3" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="INSRC_0" start="0" description="Pin" />
        <Enum name="INSRC_1" start="0x1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x100+16" size="4" name="SHIFTCFG[4]" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="SSTART_0" start="0" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="SSTART_1" start="0x1" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="SSTART_2" start="0x2" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="SSTART_3" start="0x3" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="SSTOP_0" start="0" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="SSTOP_2" start="0x2" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="SSTOP_3" start="0x3" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="INSRC_0" start="0" description="Pin" />
        <Enum name="INSRC_1" start="0x1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x100+20" size="4" name="SHIFTCFG[5]" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="SSTART_0" start="0" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="SSTART_1" start="0x1" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="SSTART_2" start="0x2" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="SSTART_3" start="0x3" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="SSTOP_0" start="0" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="SSTOP_2" start="0x2" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="SSTOP_3" start="0x3" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="INSRC_0" start="0" description="Pin" />
        <Enum name="INSRC_1" start="0x1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x100+24" size="4" name="SHIFTCFG[6]" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="SSTART_0" start="0" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="SSTART_1" start="0x1" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="SSTART_2" start="0x2" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="SSTART_3" start="0x3" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="SSTOP_0" start="0" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="SSTOP_2" start="0x2" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="SSTOP_3" start="0x3" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="INSRC_0" start="0" description="Pin" />
        <Enum name="INSRC_1" start="0x1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x100+28" size="4" name="SHIFTCFG[7]" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="SSTART_0" start="0" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="SSTART_1" start="0x1" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="SSTART_2" start="0x2" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="SSTART_3" start="0x3" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="SSTOP_0" start="0" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="SSTOP_2" start="0x2" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="SSTOP_3" start="0x3" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="INSRC_0" start="0" description="Pin" />
        <Enum name="INSRC_1" start="0x1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x200+0" size="4" name="SHIFTBUF[0]" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x200+4" size="4" name="SHIFTBUF[1]" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x200+8" size="4" name="SHIFTBUF[2]" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x200+12" size="4" name="SHIFTBUF[3]" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x200+16" size="4" name="SHIFTBUF[4]" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x200+20" size="4" name="SHIFTBUF[5]" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x200+24" size="4" name="SHIFTBUF[6]" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x200+28" size="4" name="SHIFTBUF[7]" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x280+0" size="4" name="SHIFTBUFBIS[0]" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x280+4" size="4" name="SHIFTBUFBIS[1]" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x280+8" size="4" name="SHIFTBUFBIS[2]" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x280+12" size="4" name="SHIFTBUFBIS[3]" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x280+16" size="4" name="SHIFTBUFBIS[4]" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x280+20" size="4" name="SHIFTBUFBIS[5]" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x280+24" size="4" name="SHIFTBUFBIS[6]" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x280+28" size="4" name="SHIFTBUFBIS[7]" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x300+0" size="4" name="SHIFTBUFBYS[0]" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x300+4" size="4" name="SHIFTBUFBYS[1]" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x300+8" size="4" name="SHIFTBUFBYS[2]" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x300+12" size="4" name="SHIFTBUFBYS[3]" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x300+16" size="4" name="SHIFTBUFBYS[4]" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x300+20" size="4" name="SHIFTBUFBYS[5]" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x300+24" size="4" name="SHIFTBUFBYS[6]" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x300+28" size="4" name="SHIFTBUFBYS[7]" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x380+0" size="4" name="SHIFTBUFBBS[0]" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x380+4" size="4" name="SHIFTBUFBBS[1]" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x380+8" size="4" name="SHIFTBUFBBS[2]" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x380+12" size="4" name="SHIFTBUFBBS[3]" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x380+16" size="4" name="SHIFTBUFBBS[4]" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x380+20" size="4" name="SHIFTBUFBBS[5]" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x380+24" size="4" name="SHIFTBUFBBS[6]" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x380+28" size="4" name="SHIFTBUFBBS[7]" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x400+0" size="4" name="TIMCTL[0]" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="TIMOD_0" start="0" description="Timer Disabled." />
        <Enum name="TIMOD_1" start="0x1" description="Dual 8-bit counters baud mode." />
        <Enum name="TIMOD_2" start="0x2" description="Dual 8-bit counters PWM high mode." />
        <Enum name="TIMOD_3" start="0x3" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Timer pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Timer pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="TRGSRC_0" start="0" description="External trigger selected" />
        <Enum name="TRGSRC_1" start="0x1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="TRGPOL_0" start="0" description="Trigger active high" />
        <Enum name="TRGPOL_1" start="0x1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x400+4" size="4" name="TIMCTL[1]" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="TIMOD_0" start="0" description="Timer Disabled." />
        <Enum name="TIMOD_1" start="0x1" description="Dual 8-bit counters baud mode." />
        <Enum name="TIMOD_2" start="0x2" description="Dual 8-bit counters PWM high mode." />
        <Enum name="TIMOD_3" start="0x3" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Timer pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Timer pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="TRGSRC_0" start="0" description="External trigger selected" />
        <Enum name="TRGSRC_1" start="0x1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="TRGPOL_0" start="0" description="Trigger active high" />
        <Enum name="TRGPOL_1" start="0x1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x400+8" size="4" name="TIMCTL[2]" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="TIMOD_0" start="0" description="Timer Disabled." />
        <Enum name="TIMOD_1" start="0x1" description="Dual 8-bit counters baud mode." />
        <Enum name="TIMOD_2" start="0x2" description="Dual 8-bit counters PWM high mode." />
        <Enum name="TIMOD_3" start="0x3" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Timer pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Timer pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="TRGSRC_0" start="0" description="External trigger selected" />
        <Enum name="TRGSRC_1" start="0x1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="TRGPOL_0" start="0" description="Trigger active high" />
        <Enum name="TRGPOL_1" start="0x1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x400+12" size="4" name="TIMCTL[3]" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="TIMOD_0" start="0" description="Timer Disabled." />
        <Enum name="TIMOD_1" start="0x1" description="Dual 8-bit counters baud mode." />
        <Enum name="TIMOD_2" start="0x2" description="Dual 8-bit counters PWM high mode." />
        <Enum name="TIMOD_3" start="0x3" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Timer pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Timer pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="TRGSRC_0" start="0" description="External trigger selected" />
        <Enum name="TRGSRC_1" start="0x1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="TRGPOL_0" start="0" description="Trigger active high" />
        <Enum name="TRGPOL_1" start="0x1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x400+16" size="4" name="TIMCTL[4]" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="TIMOD_0" start="0" description="Timer Disabled." />
        <Enum name="TIMOD_1" start="0x1" description="Dual 8-bit counters baud mode." />
        <Enum name="TIMOD_2" start="0x2" description="Dual 8-bit counters PWM high mode." />
        <Enum name="TIMOD_3" start="0x3" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Timer pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Timer pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="TRGSRC_0" start="0" description="External trigger selected" />
        <Enum name="TRGSRC_1" start="0x1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="TRGPOL_0" start="0" description="Trigger active high" />
        <Enum name="TRGPOL_1" start="0x1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x400+20" size="4" name="TIMCTL[5]" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="TIMOD_0" start="0" description="Timer Disabled." />
        <Enum name="TIMOD_1" start="0x1" description="Dual 8-bit counters baud mode." />
        <Enum name="TIMOD_2" start="0x2" description="Dual 8-bit counters PWM high mode." />
        <Enum name="TIMOD_3" start="0x3" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Timer pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Timer pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="TRGSRC_0" start="0" description="External trigger selected" />
        <Enum name="TRGSRC_1" start="0x1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="TRGPOL_0" start="0" description="Trigger active high" />
        <Enum name="TRGPOL_1" start="0x1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x400+24" size="4" name="TIMCTL[6]" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="TIMOD_0" start="0" description="Timer Disabled." />
        <Enum name="TIMOD_1" start="0x1" description="Dual 8-bit counters baud mode." />
        <Enum name="TIMOD_2" start="0x2" description="Dual 8-bit counters PWM high mode." />
        <Enum name="TIMOD_3" start="0x3" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Timer pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Timer pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="TRGSRC_0" start="0" description="External trigger selected" />
        <Enum name="TRGSRC_1" start="0x1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="TRGPOL_0" start="0" description="Trigger active high" />
        <Enum name="TRGPOL_1" start="0x1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x400+28" size="4" name="TIMCTL[7]" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="TIMOD_0" start="0" description="Timer Disabled." />
        <Enum name="TIMOD_1" start="0x1" description="Dual 8-bit counters baud mode." />
        <Enum name="TIMOD_2" start="0x2" description="Dual 8-bit counters PWM high mode." />
        <Enum name="TIMOD_3" start="0x3" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Timer pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Timer pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="TRGSRC_0" start="0" description="External trigger selected" />
        <Enum name="TRGSRC_1" start="0x1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="TRGPOL_0" start="0" description="Trigger active high" />
        <Enum name="TRGPOL_1" start="0x1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x480+0" size="4" name="TIMCFG[0]" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="TSTART_0" start="0" description="Start bit disabled" />
        <Enum name="TSTART_1" start="0x1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="TSTOP_0" start="0" description="Stop bit disabled" />
        <Enum name="TSTOP_1" start="0x1" description="Stop bit is enabled on timer compare" />
        <Enum name="TSTOP_2" start="0x2" description="Stop bit is enabled on timer disable" />
        <Enum name="TSTOP_3" start="0x3" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="TIMENA_0" start="0" description="Timer always enabled" />
        <Enum name="TIMENA_1" start="0x1" description="Timer enabled on Timer N-1 enable" />
        <Enum name="TIMENA_2" start="0x2" description="Timer enabled on Trigger high" />
        <Enum name="TIMENA_3" start="0x3" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="TIMENA_4" start="0x4" description="Timer enabled on Pin rising edge" />
        <Enum name="TIMENA_5" start="0x5" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="TIMENA_6" start="0x6" description="Timer enabled on Trigger rising edge" />
        <Enum name="TIMENA_7" start="0x7" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="TIMDIS_0" start="0" description="Timer never disabled" />
        <Enum name="TIMDIS_1" start="0x1" description="Timer disabled on Timer N-1 disable" />
        <Enum name="TIMDIS_2" start="0x2" description="Timer disabled on Timer compare (upper 8-bits match and decrement)" />
        <Enum name="TIMDIS_3" start="0x3" description="Timer disabled on Timer compare (upper 8-bits match and decrement) and Trigger Low" />
        <Enum name="TIMDIS_4" start="0x4" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="TIMDIS_5" start="0x5" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="TIMDIS_6" start="0x6" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="TIMRST_0" start="0" description="Timer never reset" />
        <Enum name="TIMRST_2" start="0x2" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="TIMRST_3" start="0x3" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="TIMRST_4" start="0x4" description="Timer reset on Timer Pin rising edge" />
        <Enum name="TIMRST_6" start="0x6" description="Timer reset on Trigger rising edge" />
        <Enum name="TIMRST_7" start="0x7" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="TIMDEC_0" start="0" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="TIMDEC_1" start="0x1" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="TIMDEC_2" start="0x2" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="TIMDEC_3" start="0x3" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="TIMOUT_0" start="0" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_1" start="0x1" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_2" start="0x2" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="TIMOUT_3" start="0x3" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x480+4" size="4" name="TIMCFG[1]" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="TSTART_0" start="0" description="Start bit disabled" />
        <Enum name="TSTART_1" start="0x1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="TSTOP_0" start="0" description="Stop bit disabled" />
        <Enum name="TSTOP_1" start="0x1" description="Stop bit is enabled on timer compare" />
        <Enum name="TSTOP_2" start="0x2" description="Stop bit is enabled on timer disable" />
        <Enum name="TSTOP_3" start="0x3" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="TIMENA_0" start="0" description="Timer always enabled" />
        <Enum name="TIMENA_1" start="0x1" description="Timer enabled on Timer N-1 enable" />
        <Enum name="TIMENA_2" start="0x2" description="Timer enabled on Trigger high" />
        <Enum name="TIMENA_3" start="0x3" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="TIMENA_4" start="0x4" description="Timer enabled on Pin rising edge" />
        <Enum name="TIMENA_5" start="0x5" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="TIMENA_6" start="0x6" description="Timer enabled on Trigger rising edge" />
        <Enum name="TIMENA_7" start="0x7" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="TIMDIS_0" start="0" description="Timer never disabled" />
        <Enum name="TIMDIS_1" start="0x1" description="Timer disabled on Timer N-1 disable" />
        <Enum name="TIMDIS_2" start="0x2" description="Timer disabled on Timer compare (upper 8-bits match and decrement)" />
        <Enum name="TIMDIS_3" start="0x3" description="Timer disabled on Timer compare (upper 8-bits match and decrement) and Trigger Low" />
        <Enum name="TIMDIS_4" start="0x4" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="TIMDIS_5" start="0x5" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="TIMDIS_6" start="0x6" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="TIMRST_0" start="0" description="Timer never reset" />
        <Enum name="TIMRST_2" start="0x2" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="TIMRST_3" start="0x3" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="TIMRST_4" start="0x4" description="Timer reset on Timer Pin rising edge" />
        <Enum name="TIMRST_6" start="0x6" description="Timer reset on Trigger rising edge" />
        <Enum name="TIMRST_7" start="0x7" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="TIMDEC_0" start="0" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="TIMDEC_1" start="0x1" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="TIMDEC_2" start="0x2" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="TIMDEC_3" start="0x3" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="TIMOUT_0" start="0" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_1" start="0x1" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_2" start="0x2" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="TIMOUT_3" start="0x3" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x480+8" size="4" name="TIMCFG[2]" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="TSTART_0" start="0" description="Start bit disabled" />
        <Enum name="TSTART_1" start="0x1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="TSTOP_0" start="0" description="Stop bit disabled" />
        <Enum name="TSTOP_1" start="0x1" description="Stop bit is enabled on timer compare" />
        <Enum name="TSTOP_2" start="0x2" description="Stop bit is enabled on timer disable" />
        <Enum name="TSTOP_3" start="0x3" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="TIMENA_0" start="0" description="Timer always enabled" />
        <Enum name="TIMENA_1" start="0x1" description="Timer enabled on Timer N-1 enable" />
        <Enum name="TIMENA_2" start="0x2" description="Timer enabled on Trigger high" />
        <Enum name="TIMENA_3" start="0x3" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="TIMENA_4" start="0x4" description="Timer enabled on Pin rising edge" />
        <Enum name="TIMENA_5" start="0x5" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="TIMENA_6" start="0x6" description="Timer enabled on Trigger rising edge" />
        <Enum name="TIMENA_7" start="0x7" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="TIMDIS_0" start="0" description="Timer never disabled" />
        <Enum name="TIMDIS_1" start="0x1" description="Timer disabled on Timer N-1 disable" />
        <Enum name="TIMDIS_2" start="0x2" description="Timer disabled on Timer compare (upper 8-bits match and decrement)" />
        <Enum name="TIMDIS_3" start="0x3" description="Timer disabled on Timer compare (upper 8-bits match and decrement) and Trigger Low" />
        <Enum name="TIMDIS_4" start="0x4" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="TIMDIS_5" start="0x5" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="TIMDIS_6" start="0x6" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="TIMRST_0" start="0" description="Timer never reset" />
        <Enum name="TIMRST_2" start="0x2" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="TIMRST_3" start="0x3" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="TIMRST_4" start="0x4" description="Timer reset on Timer Pin rising edge" />
        <Enum name="TIMRST_6" start="0x6" description="Timer reset on Trigger rising edge" />
        <Enum name="TIMRST_7" start="0x7" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="TIMDEC_0" start="0" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="TIMDEC_1" start="0x1" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="TIMDEC_2" start="0x2" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="TIMDEC_3" start="0x3" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="TIMOUT_0" start="0" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_1" start="0x1" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_2" start="0x2" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="TIMOUT_3" start="0x3" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x480+12" size="4" name="TIMCFG[3]" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="TSTART_0" start="0" description="Start bit disabled" />
        <Enum name="TSTART_1" start="0x1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="TSTOP_0" start="0" description="Stop bit disabled" />
        <Enum name="TSTOP_1" start="0x1" description="Stop bit is enabled on timer compare" />
        <Enum name="TSTOP_2" start="0x2" description="Stop bit is enabled on timer disable" />
        <Enum name="TSTOP_3" start="0x3" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="TIMENA_0" start="0" description="Timer always enabled" />
        <Enum name="TIMENA_1" start="0x1" description="Timer enabled on Timer N-1 enable" />
        <Enum name="TIMENA_2" start="0x2" description="Timer enabled on Trigger high" />
        <Enum name="TIMENA_3" start="0x3" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="TIMENA_4" start="0x4" description="Timer enabled on Pin rising edge" />
        <Enum name="TIMENA_5" start="0x5" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="TIMENA_6" start="0x6" description="Timer enabled on Trigger rising edge" />
        <Enum name="TIMENA_7" start="0x7" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="TIMDIS_0" start="0" description="Timer never disabled" />
        <Enum name="TIMDIS_1" start="0x1" description="Timer disabled on Timer N-1 disable" />
        <Enum name="TIMDIS_2" start="0x2" description="Timer disabled on Timer compare (upper 8-bits match and decrement)" />
        <Enum name="TIMDIS_3" start="0x3" description="Timer disabled on Timer compare (upper 8-bits match and decrement) and Trigger Low" />
        <Enum name="TIMDIS_4" start="0x4" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="TIMDIS_5" start="0x5" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="TIMDIS_6" start="0x6" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="TIMRST_0" start="0" description="Timer never reset" />
        <Enum name="TIMRST_2" start="0x2" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="TIMRST_3" start="0x3" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="TIMRST_4" start="0x4" description="Timer reset on Timer Pin rising edge" />
        <Enum name="TIMRST_6" start="0x6" description="Timer reset on Trigger rising edge" />
        <Enum name="TIMRST_7" start="0x7" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="TIMDEC_0" start="0" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="TIMDEC_1" start="0x1" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="TIMDEC_2" start="0x2" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="TIMDEC_3" start="0x3" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="TIMOUT_0" start="0" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_1" start="0x1" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_2" start="0x2" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="TIMOUT_3" start="0x3" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x480+16" size="4" name="TIMCFG[4]" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="TSTART_0" start="0" description="Start bit disabled" />
        <Enum name="TSTART_1" start="0x1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="TSTOP_0" start="0" description="Stop bit disabled" />
        <Enum name="TSTOP_1" start="0x1" description="Stop bit is enabled on timer compare" />
        <Enum name="TSTOP_2" start="0x2" description="Stop bit is enabled on timer disable" />
        <Enum name="TSTOP_3" start="0x3" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="TIMENA_0" start="0" description="Timer always enabled" />
        <Enum name="TIMENA_1" start="0x1" description="Timer enabled on Timer N-1 enable" />
        <Enum name="TIMENA_2" start="0x2" description="Timer enabled on Trigger high" />
        <Enum name="TIMENA_3" start="0x3" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="TIMENA_4" start="0x4" description="Timer enabled on Pin rising edge" />
        <Enum name="TIMENA_5" start="0x5" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="TIMENA_6" start="0x6" description="Timer enabled on Trigger rising edge" />
        <Enum name="TIMENA_7" start="0x7" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="TIMDIS_0" start="0" description="Timer never disabled" />
        <Enum name="TIMDIS_1" start="0x1" description="Timer disabled on Timer N-1 disable" />
        <Enum name="TIMDIS_2" start="0x2" description="Timer disabled on Timer compare (upper 8-bits match and decrement)" />
        <Enum name="TIMDIS_3" start="0x3" description="Timer disabled on Timer compare (upper 8-bits match and decrement) and Trigger Low" />
        <Enum name="TIMDIS_4" start="0x4" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="TIMDIS_5" start="0x5" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="TIMDIS_6" start="0x6" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="TIMRST_0" start="0" description="Timer never reset" />
        <Enum name="TIMRST_2" start="0x2" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="TIMRST_3" start="0x3" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="TIMRST_4" start="0x4" description="Timer reset on Timer Pin rising edge" />
        <Enum name="TIMRST_6" start="0x6" description="Timer reset on Trigger rising edge" />
        <Enum name="TIMRST_7" start="0x7" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="TIMDEC_0" start="0" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="TIMDEC_1" start="0x1" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="TIMDEC_2" start="0x2" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="TIMDEC_3" start="0x3" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="TIMOUT_0" start="0" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_1" start="0x1" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_2" start="0x2" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="TIMOUT_3" start="0x3" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x480+20" size="4" name="TIMCFG[5]" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="TSTART_0" start="0" description="Start bit disabled" />
        <Enum name="TSTART_1" start="0x1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="TSTOP_0" start="0" description="Stop bit disabled" />
        <Enum name="TSTOP_1" start="0x1" description="Stop bit is enabled on timer compare" />
        <Enum name="TSTOP_2" start="0x2" description="Stop bit is enabled on timer disable" />
        <Enum name="TSTOP_3" start="0x3" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="TIMENA_0" start="0" description="Timer always enabled" />
        <Enum name="TIMENA_1" start="0x1" description="Timer enabled on Timer N-1 enable" />
        <Enum name="TIMENA_2" start="0x2" description="Timer enabled on Trigger high" />
        <Enum name="TIMENA_3" start="0x3" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="TIMENA_4" start="0x4" description="Timer enabled on Pin rising edge" />
        <Enum name="TIMENA_5" start="0x5" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="TIMENA_6" start="0x6" description="Timer enabled on Trigger rising edge" />
        <Enum name="TIMENA_7" start="0x7" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="TIMDIS_0" start="0" description="Timer never disabled" />
        <Enum name="TIMDIS_1" start="0x1" description="Timer disabled on Timer N-1 disable" />
        <Enum name="TIMDIS_2" start="0x2" description="Timer disabled on Timer compare (upper 8-bits match and decrement)" />
        <Enum name="TIMDIS_3" start="0x3" description="Timer disabled on Timer compare (upper 8-bits match and decrement) and Trigger Low" />
        <Enum name="TIMDIS_4" start="0x4" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="TIMDIS_5" start="0x5" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="TIMDIS_6" start="0x6" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="TIMRST_0" start="0" description="Timer never reset" />
        <Enum name="TIMRST_2" start="0x2" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="TIMRST_3" start="0x3" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="TIMRST_4" start="0x4" description="Timer reset on Timer Pin rising edge" />
        <Enum name="TIMRST_6" start="0x6" description="Timer reset on Trigger rising edge" />
        <Enum name="TIMRST_7" start="0x7" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="TIMDEC_0" start="0" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="TIMDEC_1" start="0x1" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="TIMDEC_2" start="0x2" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="TIMDEC_3" start="0x3" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="TIMOUT_0" start="0" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_1" start="0x1" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_2" start="0x2" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="TIMOUT_3" start="0x3" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x480+24" size="4" name="TIMCFG[6]" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="TSTART_0" start="0" description="Start bit disabled" />
        <Enum name="TSTART_1" start="0x1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="TSTOP_0" start="0" description="Stop bit disabled" />
        <Enum name="TSTOP_1" start="0x1" description="Stop bit is enabled on timer compare" />
        <Enum name="TSTOP_2" start="0x2" description="Stop bit is enabled on timer disable" />
        <Enum name="TSTOP_3" start="0x3" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="TIMENA_0" start="0" description="Timer always enabled" />
        <Enum name="TIMENA_1" start="0x1" description="Timer enabled on Timer N-1 enable" />
        <Enum name="TIMENA_2" start="0x2" description="Timer enabled on Trigger high" />
        <Enum name="TIMENA_3" start="0x3" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="TIMENA_4" start="0x4" description="Timer enabled on Pin rising edge" />
        <Enum name="TIMENA_5" start="0x5" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="TIMENA_6" start="0x6" description="Timer enabled on Trigger rising edge" />
        <Enum name="TIMENA_7" start="0x7" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="TIMDIS_0" start="0" description="Timer never disabled" />
        <Enum name="TIMDIS_1" start="0x1" description="Timer disabled on Timer N-1 disable" />
        <Enum name="TIMDIS_2" start="0x2" description="Timer disabled on Timer compare (upper 8-bits match and decrement)" />
        <Enum name="TIMDIS_3" start="0x3" description="Timer disabled on Timer compare (upper 8-bits match and decrement) and Trigger Low" />
        <Enum name="TIMDIS_4" start="0x4" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="TIMDIS_5" start="0x5" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="TIMDIS_6" start="0x6" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="TIMRST_0" start="0" description="Timer never reset" />
        <Enum name="TIMRST_2" start="0x2" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="TIMRST_3" start="0x3" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="TIMRST_4" start="0x4" description="Timer reset on Timer Pin rising edge" />
        <Enum name="TIMRST_6" start="0x6" description="Timer reset on Trigger rising edge" />
        <Enum name="TIMRST_7" start="0x7" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="TIMDEC_0" start="0" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="TIMDEC_1" start="0x1" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="TIMDEC_2" start="0x2" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="TIMDEC_3" start="0x3" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="TIMOUT_0" start="0" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_1" start="0x1" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_2" start="0x2" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="TIMOUT_3" start="0x3" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x480+28" size="4" name="TIMCFG[7]" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="TSTART_0" start="0" description="Start bit disabled" />
        <Enum name="TSTART_1" start="0x1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="TSTOP_0" start="0" description="Stop bit disabled" />
        <Enum name="TSTOP_1" start="0x1" description="Stop bit is enabled on timer compare" />
        <Enum name="TSTOP_2" start="0x2" description="Stop bit is enabled on timer disable" />
        <Enum name="TSTOP_3" start="0x3" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="TIMENA_0" start="0" description="Timer always enabled" />
        <Enum name="TIMENA_1" start="0x1" description="Timer enabled on Timer N-1 enable" />
        <Enum name="TIMENA_2" start="0x2" description="Timer enabled on Trigger high" />
        <Enum name="TIMENA_3" start="0x3" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="TIMENA_4" start="0x4" description="Timer enabled on Pin rising edge" />
        <Enum name="TIMENA_5" start="0x5" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="TIMENA_6" start="0x6" description="Timer enabled on Trigger rising edge" />
        <Enum name="TIMENA_7" start="0x7" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="TIMDIS_0" start="0" description="Timer never disabled" />
        <Enum name="TIMDIS_1" start="0x1" description="Timer disabled on Timer N-1 disable" />
        <Enum name="TIMDIS_2" start="0x2" description="Timer disabled on Timer compare (upper 8-bits match and decrement)" />
        <Enum name="TIMDIS_3" start="0x3" description="Timer disabled on Timer compare (upper 8-bits match and decrement) and Trigger Low" />
        <Enum name="TIMDIS_4" start="0x4" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="TIMDIS_5" start="0x5" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="TIMDIS_6" start="0x6" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="TIMRST_0" start="0" description="Timer never reset" />
        <Enum name="TIMRST_2" start="0x2" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="TIMRST_3" start="0x3" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="TIMRST_4" start="0x4" description="Timer reset on Timer Pin rising edge" />
        <Enum name="TIMRST_6" start="0x6" description="Timer reset on Trigger rising edge" />
        <Enum name="TIMRST_7" start="0x7" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="TIMDEC_0" start="0" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="TIMDEC_1" start="0x1" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="TIMDEC_2" start="0x2" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="TIMDEC_3" start="0x3" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="TIMOUT_0" start="0" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_1" start="0x1" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_2" start="0x2" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="TIMOUT_3" start="0x3" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x500+0" size="4" name="TIMCMP[0]" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x500+4" size="4" name="TIMCMP[1]" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x500+8" size="4" name="TIMCMP[2]" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x500+12" size="4" name="TIMCMP[3]" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x500+16" size="4" name="TIMCMP[4]" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x500+20" size="4" name="TIMCMP[5]" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x500+24" size="4" name="TIMCMP[6]" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x500+28" size="4" name="TIMCMP[7]" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x680+0" size="4" name="SHIFTBUFNBS[0]" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x680+4" size="4" name="SHIFTBUFNBS[1]" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x680+8" size="4" name="SHIFTBUFNBS[2]" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x680+12" size="4" name="SHIFTBUFNBS[3]" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x680+16" size="4" name="SHIFTBUFNBS[4]" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x680+20" size="4" name="SHIFTBUFNBS[5]" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x680+24" size="4" name="SHIFTBUFNBS[6]" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x680+28" size="4" name="SHIFTBUFNBS[7]" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x700+0" size="4" name="SHIFTBUFHWS[0]" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x700+4" size="4" name="SHIFTBUFHWS[1]" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x700+8" size="4" name="SHIFTBUFHWS[2]" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x700+12" size="4" name="SHIFTBUFHWS[3]" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x700+16" size="4" name="SHIFTBUFHWS[4]" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x700+20" size="4" name="SHIFTBUFHWS[5]" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x700+24" size="4" name="SHIFTBUFHWS[6]" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x700+28" size="4" name="SHIFTBUFHWS[7]" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x780+0" size="4" name="SHIFTBUFNIS[0]" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x780+4" size="4" name="SHIFTBUFNIS[1]" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x780+8" size="4" name="SHIFTBUFNIS[2]" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x780+12" size="4" name="SHIFTBUFNIS[3]" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x780+16" size="4" name="SHIFTBUFNIS[4]" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x780+20" size="4" name="SHIFTBUFNIS[5]" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x780+24" size="4" name="SHIFTBUFNIS[6]" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x780+28" size="4" name="SHIFTBUFNIS[7]" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPI2C0" start="0x4003A000" description="LPI2C">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1010003" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Specification Number">
        <Enum name="FEATURE_2" start="0x2" description="Master only, with standard feature set" />
        <Enum name="FEATURE_3" start="0x3" description="Master and slave, with standard feature set" />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x202" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MTXFIFO" description="Master Transmit FIFO Size" />
      <BitField start="8" size="4" name="MRXFIFO" description="Master Receive FIFO Size" />
    </Register>
    <Register start="+0x10" size="4" name="MCR" access="Read/Write" description="Master Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MEN" description="Master Enable">
        <Enum name="MEN_0" start="0" description="Master logic is disabled" />
        <Enum name="MEN_1" start="0x1" description="Master logic is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Master logic is not reset" />
        <Enum name="RST_1" start="0x1" description="Master logic is reset" />
      </BitField>
      <BitField start="2" size="1" name="DOZEN" description="Doze mode enable">
        <Enum name="DOZEN_0" start="0" description="Master is enabled in Doze mode" />
        <Enum name="DOZEN_1" start="0x1" description="Master is disabled in Doze mode" />
      </BitField>
      <BitField start="3" size="1" name="DBGEN" description="Debug Enable">
        <Enum name="DBGEN_0" start="0" description="Master is disabled in debug mode" />
        <Enum name="DBGEN_1" start="0x1" description="Master is enabled in debug mode" />
      </BitField>
      <BitField start="8" size="1" name="RTF" description="Reset Transmit FIFO">
        <Enum name="RTF_0" start="0" description="No effect" />
        <Enum name="RTF_1" start="0x1" description="Transmit FIFO is reset" />
      </BitField>
      <BitField start="9" size="1" name="RRF" description="Reset Receive FIFO">
        <Enum name="RRF_0" start="0" description="No effect" />
        <Enum name="RRF_1" start="0x1" description="Receive FIFO is reset" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="MSR" access="Read/Write" description="Master Status Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDF" description="Transmit Data Flag">
        <Enum name="TDF_0" start="0" description="Transmit data is not requested" />
        <Enum name="TDF_1" start="0x1" description="Transmit data is requested" />
      </BitField>
      <BitField start="1" size="1" name="RDF" description="Receive Data Flag">
        <Enum name="RDF_0" start="0" description="Receive Data is not ready" />
        <Enum name="RDF_1" start="0x1" description="Receive data is ready" />
      </BitField>
      <BitField start="8" size="1" name="EPF" description="End Packet Flag">
        <Enum name="EPF_0" start="0" description="Master has not generated a STOP or Repeated START condition" />
        <Enum name="EPF_1" start="0x1" description="Master has generated a STOP or Repeated START condition" />
      </BitField>
      <BitField start="9" size="1" name="SDF" description="STOP Detect Flag">
        <Enum name="SDF_0" start="0" description="Master has not generated a STOP condition" />
        <Enum name="SDF_1" start="0x1" description="Master has generated a STOP condition" />
      </BitField>
      <BitField start="10" size="1" name="NDF" description="NACK Detect Flag">
        <Enum name="NDF_0" start="0" description="Unexpected NACK was not detected" />
        <Enum name="NDF_1" start="0x1" description="Unexpected NACK was detected" />
      </BitField>
      <BitField start="11" size="1" name="ALF" description="Arbitration Lost Flag">
        <Enum name="ALF_0" start="0" description="Master has not lost arbitration" />
        <Enum name="ALF_1" start="0x1" description="Master has lost arbitration" />
      </BitField>
      <BitField start="12" size="1" name="FEF" description="FIFO Error Flag">
        <Enum name="FEF_0" start="0" description="No error" />
        <Enum name="FEF_1" start="0x1" description="Master sending or receiving data without a START condition" />
      </BitField>
      <BitField start="13" size="1" name="PLTF" description="Pin Low Timeout Flag">
        <Enum name="PLTF_0" start="0" description="Pin low timeout has not occurred or is disabled" />
        <Enum name="PLTF_1" start="0x1" description="Pin low timeout has occurred" />
      </BitField>
      <BitField start="14" size="1" name="DMF" description="Data Match Flag">
        <Enum name="DMF_0" start="0" description="Have not received matching data" />
        <Enum name="DMF_1" start="0x1" description="Have received matching data" />
      </BitField>
      <BitField start="24" size="1" name="MBF" description="Master Busy Flag">
        <Enum name="MBF_0" start="0" description="I2C Master is idle" />
        <Enum name="MBF_1" start="0x1" description="I2C Master is busy" />
      </BitField>
      <BitField start="25" size="1" name="BBF" description="Bus Busy Flag">
        <Enum name="BBF_0" start="0" description="I2C Bus is idle" />
        <Enum name="BBF_1" start="0x1" description="I2C Bus is busy" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="MIER" access="Read/Write" description="Master Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDIE" description="Transmit Data Interrupt Enable">
        <Enum name="TDIE_0" start="0" description="Disabled" />
        <Enum name="TDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDIE" description="Receive Data Interrupt Enable">
        <Enum name="RDIE_0" start="0" description="Disabled" />
        <Enum name="RDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="8" size="1" name="EPIE" description="End Packet Interrupt Enable">
        <Enum name="EPIE_0" start="0" description="Disabled" />
        <Enum name="EPIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="9" size="1" name="SDIE" description="STOP Detect Interrupt Enable">
        <Enum name="SDIE_0" start="0" description="Disabled" />
        <Enum name="SDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="10" size="1" name="NDIE" description="NACK Detect Interrupt Enable">
        <Enum name="NDIE_0" start="0" description="Disabled" />
        <Enum name="NDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="11" size="1" name="ALIE" description="Arbitration Lost Interrupt Enable">
        <Enum name="ALIE_0" start="0" description="Disabled" />
        <Enum name="ALIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="12" size="1" name="FEIE" description="FIFO Error Interrupt Enable">
        <Enum name="FEIE_0" start="0" description="Enabled" />
        <Enum name="FEIE_1" start="0x1" description="Disabled" />
      </BitField>
      <BitField start="13" size="1" name="PLTIE" description="Pin Low Timeout Interrupt Enable">
        <Enum name="PLTIE_0" start="0" description="Disabled" />
        <Enum name="PLTIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="14" size="1" name="DMIE" description="Data Match Interrupt Enable">
        <Enum name="DMIE_0" start="0" description="Disabled" />
        <Enum name="DMIE_1" start="0x1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="MDER" access="Read/Write" description="Master DMA Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDDE" description="Transmit Data DMA Enable">
        <Enum name="TDDE_0" start="0" description="DMA request is disabled" />
        <Enum name="TDDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDDE" description="Receive Data DMA Enable">
        <Enum name="RDDE_0" start="0" description="DMA request is disabled" />
        <Enum name="RDDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="MCFGR0" access="Read/Write" description="Master Configuration Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HREN" description="Host Request Enable">
        <Enum name="HREN_0" start="0" description="Host request input is disabled" />
        <Enum name="HREN_1" start="0x1" description="Host request input is enabled" />
      </BitField>
      <BitField start="1" size="1" name="HRPOL" description="Host Request Polarity">
        <Enum name="HRPOL_0" start="0" description="Active low" />
        <Enum name="HRPOL_1" start="0x1" description="Active high" />
      </BitField>
      <BitField start="2" size="1" name="HRSEL" description="Host Request Select">
        <Enum name="HRSEL_0" start="0" description="Host request input is pin HREQ" />
        <Enum name="HRSEL_1" start="0x1" description="Host request input is input trigger" />
      </BitField>
      <BitField start="8" size="1" name="CIRFIFO" description="Circular FIFO Enable">
        <Enum name="CIRFIFO_0" start="0" description="Circular FIFO is disabled" />
        <Enum name="CIRFIFO_1" start="0x1" description="Circular FIFO is enabled" />
      </BitField>
      <BitField start="9" size="1" name="RDMO" description="Receive Data Match Only">
        <Enum name="RDMO_0" start="0" description="Received data is stored in the receive FIFO" />
        <Enum name="RDMO_1" start="0x1" description="Received data is discarded unless the the Data Match Flag (MSR[DMF]) is set" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="MCFGR1" access="Read/Write" description="Master Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PRESCALE" description="Prescaler">
        <Enum name="PRESCALE_0" start="0" description="Divide by 1" />
        <Enum name="PRESCALE_1" start="0x1" description="Divide by 2" />
        <Enum name="PRESCALE_2" start="0x2" description="Divide by 4" />
        <Enum name="PRESCALE_3" start="0x3" description="Divide by 8" />
        <Enum name="PRESCALE_4" start="0x4" description="Divide by 16" />
        <Enum name="PRESCALE_5" start="0x5" description="Divide by 32" />
        <Enum name="PRESCALE_6" start="0x6" description="Divide by 64" />
        <Enum name="PRESCALE_7" start="0x7" description="Divide by 128" />
      </BitField>
      <BitField start="8" size="1" name="AUTOSTOP" description="Automatic STOP Generation">
        <Enum name="AUTOSTOP_0" start="0" description="No effect" />
        <Enum name="AUTOSTOP_1" start="0x1" description="STOP condition is automatically generated whenever the transmit FIFO is empty and the LPI2C master is busy" />
      </BitField>
      <BitField start="9" size="1" name="IGNACK" description="IGNACK">
        <Enum name="IGNACK_0" start="0" description="LPI2C Master will receive ACK and NACK normally" />
        <Enum name="IGNACK_1" start="0x1" description="LPI2C Master will treat a received NACK as if it (NACK) was an ACK" />
      </BitField>
      <BitField start="10" size="1" name="TIMECFG" description="Timeout Configuration">
        <Enum name="TIMECFG_0" start="0" description="Pin Low Timeout Flag will set if SCL is low for longer than the configured timeout" />
        <Enum name="TIMECFG_1" start="0x1" description="Pin Low Timeout Flag will set if either SCL or SDA is low for longer than the configured timeout" />
      </BitField>
      <BitField start="16" size="3" name="MATCFG" description="Match Configuration">
        <Enum name="MATCFG_0" start="0" description="Match is disabled" />
        <Enum name="MATCFG_2" start="0x2" description="Match is enabled (1st data word equals MATCH0 OR MATCH1)" />
        <Enum name="MATCFG_3" start="0x3" description="Match is enabled (any data word equals MATCH0 OR MATCH1)" />
        <Enum name="MATCFG_4" start="0x4" description="Match is enabled (1st data word equals MATCH0 AND 2nd data word equals MATCH1)" />
        <Enum name="MATCFG_5" start="0x5" description="Match is enabled (any data word equals MATCH0 AND next data word equals MATCH1)" />
        <Enum name="MATCFG_6" start="0x6" description="Match is enabled (1st data word AND MATCH1 equals MATCH0 AND MATCH1)" />
        <Enum name="MATCFG_7" start="0x7" description="Match is enabled (any data word AND MATCH1 equals MATCH0 AND MATCH1)" />
      </BitField>
      <BitField start="24" size="3" name="PINCFG" description="Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="2-pin open drain mode" />
        <Enum name="PINCFG_1" start="0x1" description="2-pin output only mode (ultra-fast mode)" />
        <Enum name="PINCFG_2" start="0x2" description="2-pin push-pull mode" />
        <Enum name="PINCFG_3" start="0x3" description="4-pin push-pull mode" />
        <Enum name="PINCFG_4" start="0x4" description="2-pin open drain mode with separate LPI2C slave" />
        <Enum name="PINCFG_5" start="0x5" description="2-pin output only mode (ultra-fast mode) with separate LPI2C slave" />
        <Enum name="PINCFG_6" start="0x6" description="2-pin push-pull mode with separate LPI2C slave" />
        <Enum name="PINCFG_7" start="0x7" description="4-pin push-pull mode (inverted outputs)" />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="MCFGR2" access="Read/Write" description="Master Configuration Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="BUSIDLE" description="Bus Idle Timeout" />
      <BitField start="16" size="4" name="FILTSCL" description="Glitch Filter SCL" />
      <BitField start="24" size="4" name="FILTSDA" description="Glitch Filter SDA" />
    </Register>
    <Register start="+0x2C" size="4" name="MCFGR3" access="Read/Write" description="Master Configuration Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="12" name="PINLOW" description="Pin Low Timeout" />
    </Register>
    <Register start="+0x40" size="4" name="MDMR" access="Read/Write" description="Master Data Match Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="MATCH0" description="Match 0 Value" />
      <BitField start="16" size="8" name="MATCH1" description="Match 1 Value" />
    </Register>
    <Register start="+0x48" size="4" name="MCCR0" access="Read/Write" description="Master Clock Configuration Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLKLO" description="Clock Low Period" />
      <BitField start="8" size="6" name="CLKHI" description="Clock High Period" />
      <BitField start="16" size="6" name="SETHOLD" description="Setup Hold Delay" />
      <BitField start="24" size="6" name="DATAVD" description="Data Valid Delay" />
    </Register>
    <Register start="+0x50" size="4" name="MCCR1" access="Read/Write" description="Master Clock Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLKLO" description="Clock Low Period" />
      <BitField start="8" size="6" name="CLKHI" description="Clock High Period" />
      <BitField start="16" size="6" name="SETHOLD" description="Setup Hold Delay" />
      <BitField start="24" size="6" name="DATAVD" description="Data Valid Delay" />
    </Register>
    <Register start="+0x58" size="4" name="MFCR" access="Read/Write" description="Master FIFO Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TXWATER" description="Transmit FIFO Watermark" />
      <BitField start="16" size="2" name="RXWATER" description="Receive FIFO Watermark" />
    </Register>
    <Register start="+0x5C" size="4" name="MFSR" access="ReadOnly" description="Master FIFO Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TXCOUNT" description="Transmit FIFO Count" />
      <BitField start="16" size="3" name="RXCOUNT" description="Receive FIFO Count" />
    </Register>
    <Register start="+0x60" size="4" name="MTDR" access="Read/Write" description="Master Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Transmit Data" />
      <BitField start="8" size="3" name="CMD" description="Command Data">
        <Enum name="CMD_0" start="0" description="Transmit DATA[7:0]" />
        <Enum name="CMD_1" start="0x1" description="Receive (DATA[7:0] + 1) bytes" />
        <Enum name="CMD_2" start="0x2" description="Generate STOP condition" />
        <Enum name="CMD_3" start="0x3" description="Receive and discard (DATA[7:0] + 1) bytes" />
        <Enum name="CMD_4" start="0x4" description="Generate (repeated) START and transmit address in DATA[7:0]" />
        <Enum name="CMD_5" start="0x5" description="Generate (repeated) START and transmit address in DATA[7:0]. This transfer expects a NACK to be returned." />
        <Enum name="CMD_6" start="0x6" description="Generate (repeated) START and transmit address in DATA[7:0] using high speed mode" />
        <Enum name="CMD_7" start="0x7" description="Generate (repeated) START and transmit address in DATA[7:0] using high speed mode. This transfer expects a NACK to be returned." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="MRDR" access="ReadOnly" description="Master Receive Data Register" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Receive Data" />
      <BitField start="14" size="1" name="RXEMPTY" description="RX Empty">
        <Enum name="RXEMPTY_0" start="0" description="Receive FIFO is not empty" />
        <Enum name="RXEMPTY_1" start="0x1" description="Receive FIFO is empty" />
      </BitField>
    </Register>
    <Register start="+0x110" size="4" name="SCR" access="Read/Write" description="Slave Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEN" description="Slave Enable">
        <Enum name="SEN_0" start="0" description="I2C Slave mode is disabled" />
        <Enum name="SEN_1" start="0x1" description="I2C Slave mode is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Slave mode logic is not reset" />
        <Enum name="RST_1" start="0x1" description="Slave mode logic is reset" />
      </BitField>
      <BitField start="4" size="1" name="FILTEN" description="Filter Enable">
        <Enum name="FILTEN_0" start="0" description="Disable digital filter and output delay counter for slave mode" />
        <Enum name="FILTEN_1" start="0x1" description="Enable digital filter and output delay counter for slave mode" />
      </BitField>
      <BitField start="5" size="1" name="FILTDZ" description="Filter Doze Enable">
        <Enum name="FILTDZ_0" start="0" description="Filter remains enabled in Doze mode" />
        <Enum name="FILTDZ_1" start="0x1" description="Filter is disabled in Doze mode" />
      </BitField>
      <BitField start="8" size="1" name="RTF" description="Reset Transmit FIFO">
        <Enum name="RTF_0" start="0" description="No effect" />
        <Enum name="RTF_1" start="0x1" description="Transmit Data Register is now empty" />
      </BitField>
      <BitField start="9" size="1" name="RRF" description="Reset Receive FIFO">
        <Enum name="RRF_0" start="0" description="No effect" />
        <Enum name="RRF_1" start="0x1" description="Receive Data Register is now empty" />
      </BitField>
    </Register>
    <Register start="+0x114" size="4" name="SSR" access="Read/Write" description="Slave Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDF" description="Transmit Data Flag">
        <Enum name="TDF_0" start="0" description="Transmit data not requested" />
        <Enum name="TDF_1" start="0x1" description="Transmit data is requested" />
      </BitField>
      <BitField start="1" size="1" name="RDF" description="Receive Data Flag">
        <Enum name="RDF_0" start="0" description="Receive data is not ready" />
        <Enum name="RDF_1" start="0x1" description="Receive data is ready" />
      </BitField>
      <BitField start="2" size="1" name="AVF" description="Address Valid Flag">
        <Enum name="AVF_0" start="0" description="Address Status Register is not valid" />
        <Enum name="AVF_1" start="0x1" description="Address Status Register is valid" />
      </BitField>
      <BitField start="3" size="1" name="TAF" description="Transmit ACK Flag">
        <Enum name="TAF_0" start="0" description="Transmit ACK/NACK is not required" />
        <Enum name="TAF_1" start="0x1" description="Transmit ACK/NACK is required" />
      </BitField>
      <BitField start="8" size="1" name="RSF" description="Repeated Start Flag">
        <Enum name="RSF_0" start="0" description="Slave has not detected a Repeated START condition" />
        <Enum name="RSF_1" start="0x1" description="Slave has detected a Repeated START condition" />
      </BitField>
      <BitField start="9" size="1" name="SDF" description="STOP Detect Flag">
        <Enum name="SDF_0" start="0" description="Slave has not detected a STOP condition" />
        <Enum name="SDF_1" start="0x1" description="Slave has detected a STOP condition" />
      </BitField>
      <BitField start="10" size="1" name="BEF" description="Bit Error Flag">
        <Enum name="BEF_0" start="0" description="Slave has not detected a bit error" />
        <Enum name="BEF_1" start="0x1" description="Slave has detected a bit error" />
      </BitField>
      <BitField start="11" size="1" name="FEF" description="FIFO Error Flag">
        <Enum name="FEF_0" start="0" description="FIFO underflow or overflow was not detected" />
        <Enum name="FEF_1" start="0x1" description="FIFO underflow or overflow was detected" />
      </BitField>
      <BitField start="12" size="1" name="AM0F" description="Address Match 0 Flag">
        <Enum name="AM0F_0" start="0" description="Have not received an ADDR0 matching address" />
        <Enum name="AM0F_1" start="0x1" description="Have received an ADDR0 matching address" />
      </BitField>
      <BitField start="13" size="1" name="AM1F" description="Address Match 1 Flag">
        <Enum name="AM1F_0" start="0" description="Have not received an ADDR1 or ADDR0/ADDR1 range matching address" />
        <Enum name="AM1F_1" start="0x1" description="Have received an ADDR1 or ADDR0/ADDR1 range matching address" />
      </BitField>
      <BitField start="14" size="1" name="GCF" description="General Call Flag">
        <Enum name="GCF_0" start="0" description="Slave has not detected the General Call Address or the General Call Address is disabled" />
        <Enum name="GCF_1" start="0x1" description="Slave has detected the General Call Address" />
      </BitField>
      <BitField start="15" size="1" name="SARF" description="SMBus Alert Response Flag">
        <Enum name="SARF_0" start="0" description="SMBus Alert Response is disabled or not detected" />
        <Enum name="SARF_1" start="0x1" description="SMBus Alert Response is enabled and detected" />
      </BitField>
      <BitField start="24" size="1" name="SBF" description="Slave Busy Flag">
        <Enum name="SBF_0" start="0" description="I2C Slave is idle" />
        <Enum name="SBF_1" start="0x1" description="I2C Slave is busy" />
      </BitField>
      <BitField start="25" size="1" name="BBF" description="Bus Busy Flag">
        <Enum name="BBF_0" start="0" description="I2C Bus is idle" />
        <Enum name="BBF_1" start="0x1" description="I2C Bus is busy" />
      </BitField>
    </Register>
    <Register start="+0x118" size="4" name="SIER" access="Read/Write" description="Slave Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDIE" description="Transmit Data Interrupt Enable">
        <Enum name="TDIE_0" start="0" description="Disabled" />
        <Enum name="TDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDIE" description="Receive Data Interrupt Enable">
        <Enum name="RDIE_0" start="0" description="Disabled" />
        <Enum name="RDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="2" size="1" name="AVIE" description="Address Valid Interrupt Enable">
        <Enum name="AVIE_0" start="0" description="Disabled" />
        <Enum name="AVIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="3" size="1" name="TAIE" description="Transmit ACK Interrupt Enable">
        <Enum name="TAIE_0" start="0" description="Disabled" />
        <Enum name="TAIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="8" size="1" name="RSIE" description="Repeated Start Interrupt Enable">
        <Enum name="RSIE_0" start="0" description="Disabled" />
        <Enum name="RSIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="9" size="1" name="SDIE" description="STOP Detect Interrupt Enable">
        <Enum name="SDIE_0" start="0" description="Disabled" />
        <Enum name="SDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="10" size="1" name="BEIE" description="Bit Error Interrupt Enable">
        <Enum name="BEIE_0" start="0" description="Disabled" />
        <Enum name="BEIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="11" size="1" name="FEIE" description="FIFO Error Interrupt Enable">
        <Enum name="FEIE_0" start="0" description="Disabled" />
        <Enum name="FEIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="12" size="1" name="AM0IE" description="Address Match 0 Interrupt Enable">
        <Enum name="AM0IE_0" start="0" description="Enabled" />
        <Enum name="AM0IE_1" start="0x1" description="Disabled" />
      </BitField>
      <BitField start="13" size="1" name="AM1F" description="Address Match 1 Interrupt Enable">
        <Enum name="AM1F_0" start="0" description="Disabled" />
        <Enum name="AM1F_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="14" size="1" name="GCIE" description="General Call Interrupt Enable">
        <Enum name="GCIE_0" start="0" description="Disabled" />
        <Enum name="GCIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="15" size="1" name="SARIE" description="SMBus Alert Response Interrupt Enable">
        <Enum name="SARIE_0" start="0" description="Disabled" />
        <Enum name="SARIE_1" start="0x1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x11C" size="4" name="SDER" access="Read/Write" description="Slave DMA Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDDE" description="Transmit Data DMA Enable">
        <Enum name="TDDE_0" start="0" description="DMA request is disabled" />
        <Enum name="TDDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDDE" description="Receive Data DMA Enable">
        <Enum name="RDDE_0" start="0" description="DMA request is disabled" />
        <Enum name="RDDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
      <BitField start="2" size="1" name="AVDE" description="Address Valid DMA Enable">
        <Enum name="AVDE_0" start="0" description="DMA request is disabled" />
        <Enum name="AVDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
    </Register>
    <Register start="+0x124" size="4" name="SCFGR1" access="Read/Write" description="Slave Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADRSTALL" description="Address SCL Stall">
        <Enum name="ADRSTALL_0" start="0" description="Clock stretching is disabled" />
        <Enum name="ADRSTALL_1" start="0x1" description="Clock stretching is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RXSTALL" description="RX SCL Stall">
        <Enum name="RXSTALL_0" start="0" description="Clock stretching is disabled" />
        <Enum name="RXSTALL_1" start="0x1" description="Clock stretching is enabled" />
      </BitField>
      <BitField start="2" size="1" name="TXDSTALL" description="TX Data SCL Stall">
        <Enum name="TXDSTALL_0" start="0" description="Clock stretching is disabled" />
        <Enum name="TXDSTALL_1" start="0x1" description="Clock stretching is enabled" />
      </BitField>
      <BitField start="3" size="1" name="ACKSTALL" description="ACK SCL Stall">
        <Enum name="ACKSTALL_0" start="0" description="Clock stretching is disabled" />
        <Enum name="ACKSTALL_1" start="0x1" description="Clock stretching is enabled" />
      </BitField>
      <BitField start="8" size="1" name="GCEN" description="General Call Enable">
        <Enum name="GCEN_0" start="0" description="General Call address is disabled" />
        <Enum name="GCEN_1" start="0x1" description="General Call address is enabled" />
      </BitField>
      <BitField start="9" size="1" name="SAEN" description="SMBus Alert Enable">
        <Enum name="SAEN_0" start="0" description="Disables match on SMBus Alert" />
        <Enum name="SAEN_1" start="0x1" description="Enables match on SMBus Alert" />
      </BitField>
      <BitField start="10" size="1" name="TXCFG" description="Transmit Flag Configuration">
        <Enum name="TXCFG_0" start="0" description="Transmit Data Flag will only assert during a slave-transmit transfer when the Transmit Data register is empty" />
        <Enum name="TXCFG_1" start="0x1" description="Transmit Data Flag will assert whenever the Transmit Data register is empty" />
      </BitField>
      <BitField start="11" size="1" name="RXCFG" description="Receive Data Configuration">
        <Enum name="RXCFG_0" start="0" description="Reading the Receive Data register will return received data and clear the Receive Data flag (MSR[RDF])." />
        <Enum name="RXCFG_1" start="0x1" description="Reading the Receive Data register when the Address Valid flag (SSR[AVF])is set, will return the Address Status register and clear the Address Valid flag. Reading the Receive Data register when the Address Valid flag is clear, will return received data and clear the Receive Data flag (MSR[RDF])." />
      </BitField>
      <BitField start="12" size="1" name="IGNACK" description="Ignore NACK">
        <Enum name="IGNACK_0" start="0" description="Slave will end transfer when NACK is detected" />
        <Enum name="IGNACK_1" start="0x1" description="Slave will not end transfer when NACK detected" />
      </BitField>
      <BitField start="13" size="1" name="HSMEN" description="High Speed Mode Enable">
        <Enum name="HSMEN_0" start="0" description="Disables detection of HS-mode master code" />
        <Enum name="HSMEN_1" start="0x1" description="Enables detection of HS-mode master code" />
      </BitField>
      <BitField start="16" size="3" name="ADDRCFG" description="Address Configuration">
        <Enum name="ADDRCFG_0" start="0" description="Address match 0 (7-bit)" />
        <Enum name="ADDRCFG_1" start="0x1" description="Address match 0 (10-bit)" />
        <Enum name="ADDRCFG_2" start="0x2" description="Address match 0 (7-bit) or Address match 1 (7-bit)" />
        <Enum name="ADDRCFG_3" start="0x3" description="Address match 0 (10-bit) or Address match 1 (10-bit)" />
        <Enum name="ADDRCFG_4" start="0x4" description="Address match 0 (7-bit) or Address match 1 (10-bit)" />
        <Enum name="ADDRCFG_5" start="0x5" description="Address match 0 (10-bit) or Address match 1 (7-bit)" />
        <Enum name="ADDRCFG_6" start="0x6" description="From Address match 0 (7-bit) to Address match 1 (7-bit)" />
        <Enum name="ADDRCFG_7" start="0x7" description="From Address match 0 (10-bit) to Address match 1 (10-bit)" />
      </BitField>
    </Register>
    <Register start="+0x128" size="4" name="SCFGR2" access="Read/Write" description="Slave Configuration Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CLKHOLD" description="Clock Hold Time" />
      <BitField start="8" size="6" name="DATAVD" description="Data Valid Delay" />
      <BitField start="16" size="4" name="FILTSCL" description="Glitch Filter SCL" />
      <BitField start="24" size="4" name="FILTSDA" description="Glitch Filter SDA" />
    </Register>
    <Register start="+0x140" size="4" name="SAMR" access="Read/Write" description="Slave Address Match Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="10" name="ADDR0" description="Address 0 Value" />
      <BitField start="17" size="10" name="ADDR1" description="Address 1 Value" />
    </Register>
    <Register start="+0x150" size="4" name="SASR" access="ReadOnly" description="Slave Address Status Register" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="RADDR" description="Received Address" />
      <BitField start="14" size="1" name="ANV" description="Address Not Valid">
        <Enum name="ANV_0" start="0" description="Received Address (RADDR) is valid" />
        <Enum name="ANV_1" start="0x1" description="Received Address (RADDR) is not valid" />
      </BitField>
    </Register>
    <Register start="+0x154" size="4" name="STAR" access="Read/Write" description="Slave Transmit ACK Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXNACK" description="Transmit NACK">
        <Enum name="TXNACK_0" start="0" description="Write a Transmit ACK for each received word" />
        <Enum name="TXNACK_1" start="0x1" description="Write a Transmit NACK for each received word" />
      </BitField>
    </Register>
    <Register start="+0x160" size="4" name="STDR" access="Read/Write" description="Slave Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Transmit Data" />
    </Register>
    <Register start="+0x170" size="4" name="SRDR" access="ReadOnly" description="Slave Receive Data Register" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Receive Data" />
      <BitField start="14" size="1" name="RXEMPTY" description="RX Empty">
        <Enum name="RXEMPTY_0" start="0" description="The Receive Data Register is not empty" />
        <Enum name="RXEMPTY_1" start="0x1" description="The Receive Data Register is empty" />
      </BitField>
      <BitField start="15" size="1" name="SOF" description="Start Of Frame">
        <Enum name="SOF_0" start="0" description="Indicates this is not the first data word since a (repeated) START or STOP condition" />
        <Enum name="SOF_1" start="0x1" description="Indicates this is the first data word since a (repeated) START or STOP condition" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPI2C1" start="0x4003B000" description="LPI2C">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1010003" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Specification Number">
        <Enum name="FEATURE_2" start="0x2" description="Master only, with standard feature set" />
        <Enum name="FEATURE_3" start="0x3" description="Master and slave, with standard feature set" />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x202" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MTXFIFO" description="Master Transmit FIFO Size" />
      <BitField start="8" size="4" name="MRXFIFO" description="Master Receive FIFO Size" />
    </Register>
    <Register start="+0x10" size="4" name="MCR" access="Read/Write" description="Master Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MEN" description="Master Enable">
        <Enum name="MEN_0" start="0" description="Master logic is disabled" />
        <Enum name="MEN_1" start="0x1" description="Master logic is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Master logic is not reset" />
        <Enum name="RST_1" start="0x1" description="Master logic is reset" />
      </BitField>
      <BitField start="2" size="1" name="DOZEN" description="Doze mode enable">
        <Enum name="DOZEN_0" start="0" description="Master is enabled in Doze mode" />
        <Enum name="DOZEN_1" start="0x1" description="Master is disabled in Doze mode" />
      </BitField>
      <BitField start="3" size="1" name="DBGEN" description="Debug Enable">
        <Enum name="DBGEN_0" start="0" description="Master is disabled in debug mode" />
        <Enum name="DBGEN_1" start="0x1" description="Master is enabled in debug mode" />
      </BitField>
      <BitField start="8" size="1" name="RTF" description="Reset Transmit FIFO">
        <Enum name="RTF_0" start="0" description="No effect" />
        <Enum name="RTF_1" start="0x1" description="Transmit FIFO is reset" />
      </BitField>
      <BitField start="9" size="1" name="RRF" description="Reset Receive FIFO">
        <Enum name="RRF_0" start="0" description="No effect" />
        <Enum name="RRF_1" start="0x1" description="Receive FIFO is reset" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="MSR" access="Read/Write" description="Master Status Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDF" description="Transmit Data Flag">
        <Enum name="TDF_0" start="0" description="Transmit data is not requested" />
        <Enum name="TDF_1" start="0x1" description="Transmit data is requested" />
      </BitField>
      <BitField start="1" size="1" name="RDF" description="Receive Data Flag">
        <Enum name="RDF_0" start="0" description="Receive Data is not ready" />
        <Enum name="RDF_1" start="0x1" description="Receive data is ready" />
      </BitField>
      <BitField start="8" size="1" name="EPF" description="End Packet Flag">
        <Enum name="EPF_0" start="0" description="Master has not generated a STOP or Repeated START condition" />
        <Enum name="EPF_1" start="0x1" description="Master has generated a STOP or Repeated START condition" />
      </BitField>
      <BitField start="9" size="1" name="SDF" description="STOP Detect Flag">
        <Enum name="SDF_0" start="0" description="Master has not generated a STOP condition" />
        <Enum name="SDF_1" start="0x1" description="Master has generated a STOP condition" />
      </BitField>
      <BitField start="10" size="1" name="NDF" description="NACK Detect Flag">
        <Enum name="NDF_0" start="0" description="Unexpected NACK was not detected" />
        <Enum name="NDF_1" start="0x1" description="Unexpected NACK was detected" />
      </BitField>
      <BitField start="11" size="1" name="ALF" description="Arbitration Lost Flag">
        <Enum name="ALF_0" start="0" description="Master has not lost arbitration" />
        <Enum name="ALF_1" start="0x1" description="Master has lost arbitration" />
      </BitField>
      <BitField start="12" size="1" name="FEF" description="FIFO Error Flag">
        <Enum name="FEF_0" start="0" description="No error" />
        <Enum name="FEF_1" start="0x1" description="Master sending or receiving data without a START condition" />
      </BitField>
      <BitField start="13" size="1" name="PLTF" description="Pin Low Timeout Flag">
        <Enum name="PLTF_0" start="0" description="Pin low timeout has not occurred or is disabled" />
        <Enum name="PLTF_1" start="0x1" description="Pin low timeout has occurred" />
      </BitField>
      <BitField start="14" size="1" name="DMF" description="Data Match Flag">
        <Enum name="DMF_0" start="0" description="Have not received matching data" />
        <Enum name="DMF_1" start="0x1" description="Have received matching data" />
      </BitField>
      <BitField start="24" size="1" name="MBF" description="Master Busy Flag">
        <Enum name="MBF_0" start="0" description="I2C Master is idle" />
        <Enum name="MBF_1" start="0x1" description="I2C Master is busy" />
      </BitField>
      <BitField start="25" size="1" name="BBF" description="Bus Busy Flag">
        <Enum name="BBF_0" start="0" description="I2C Bus is idle" />
        <Enum name="BBF_1" start="0x1" description="I2C Bus is busy" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="MIER" access="Read/Write" description="Master Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDIE" description="Transmit Data Interrupt Enable">
        <Enum name="TDIE_0" start="0" description="Disabled" />
        <Enum name="TDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDIE" description="Receive Data Interrupt Enable">
        <Enum name="RDIE_0" start="0" description="Disabled" />
        <Enum name="RDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="8" size="1" name="EPIE" description="End Packet Interrupt Enable">
        <Enum name="EPIE_0" start="0" description="Disabled" />
        <Enum name="EPIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="9" size="1" name="SDIE" description="STOP Detect Interrupt Enable">
        <Enum name="SDIE_0" start="0" description="Disabled" />
        <Enum name="SDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="10" size="1" name="NDIE" description="NACK Detect Interrupt Enable">
        <Enum name="NDIE_0" start="0" description="Disabled" />
        <Enum name="NDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="11" size="1" name="ALIE" description="Arbitration Lost Interrupt Enable">
        <Enum name="ALIE_0" start="0" description="Disabled" />
        <Enum name="ALIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="12" size="1" name="FEIE" description="FIFO Error Interrupt Enable">
        <Enum name="FEIE_0" start="0" description="Enabled" />
        <Enum name="FEIE_1" start="0x1" description="Disabled" />
      </BitField>
      <BitField start="13" size="1" name="PLTIE" description="Pin Low Timeout Interrupt Enable">
        <Enum name="PLTIE_0" start="0" description="Disabled" />
        <Enum name="PLTIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="14" size="1" name="DMIE" description="Data Match Interrupt Enable">
        <Enum name="DMIE_0" start="0" description="Disabled" />
        <Enum name="DMIE_1" start="0x1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="MDER" access="Read/Write" description="Master DMA Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDDE" description="Transmit Data DMA Enable">
        <Enum name="TDDE_0" start="0" description="DMA request is disabled" />
        <Enum name="TDDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDDE" description="Receive Data DMA Enable">
        <Enum name="RDDE_0" start="0" description="DMA request is disabled" />
        <Enum name="RDDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="MCFGR0" access="Read/Write" description="Master Configuration Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HREN" description="Host Request Enable">
        <Enum name="HREN_0" start="0" description="Host request input is disabled" />
        <Enum name="HREN_1" start="0x1" description="Host request input is enabled" />
      </BitField>
      <BitField start="1" size="1" name="HRPOL" description="Host Request Polarity">
        <Enum name="HRPOL_0" start="0" description="Active low" />
        <Enum name="HRPOL_1" start="0x1" description="Active high" />
      </BitField>
      <BitField start="2" size="1" name="HRSEL" description="Host Request Select">
        <Enum name="HRSEL_0" start="0" description="Host request input is pin HREQ" />
        <Enum name="HRSEL_1" start="0x1" description="Host request input is input trigger" />
      </BitField>
      <BitField start="8" size="1" name="CIRFIFO" description="Circular FIFO Enable">
        <Enum name="CIRFIFO_0" start="0" description="Circular FIFO is disabled" />
        <Enum name="CIRFIFO_1" start="0x1" description="Circular FIFO is enabled" />
      </BitField>
      <BitField start="9" size="1" name="RDMO" description="Receive Data Match Only">
        <Enum name="RDMO_0" start="0" description="Received data is stored in the receive FIFO" />
        <Enum name="RDMO_1" start="0x1" description="Received data is discarded unless the the Data Match Flag (MSR[DMF]) is set" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="MCFGR1" access="Read/Write" description="Master Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PRESCALE" description="Prescaler">
        <Enum name="PRESCALE_0" start="0" description="Divide by 1" />
        <Enum name="PRESCALE_1" start="0x1" description="Divide by 2" />
        <Enum name="PRESCALE_2" start="0x2" description="Divide by 4" />
        <Enum name="PRESCALE_3" start="0x3" description="Divide by 8" />
        <Enum name="PRESCALE_4" start="0x4" description="Divide by 16" />
        <Enum name="PRESCALE_5" start="0x5" description="Divide by 32" />
        <Enum name="PRESCALE_6" start="0x6" description="Divide by 64" />
        <Enum name="PRESCALE_7" start="0x7" description="Divide by 128" />
      </BitField>
      <BitField start="8" size="1" name="AUTOSTOP" description="Automatic STOP Generation">
        <Enum name="AUTOSTOP_0" start="0" description="No effect" />
        <Enum name="AUTOSTOP_1" start="0x1" description="STOP condition is automatically generated whenever the transmit FIFO is empty and the LPI2C master is busy" />
      </BitField>
      <BitField start="9" size="1" name="IGNACK" description="IGNACK">
        <Enum name="IGNACK_0" start="0" description="LPI2C Master will receive ACK and NACK normally" />
        <Enum name="IGNACK_1" start="0x1" description="LPI2C Master will treat a received NACK as if it (NACK) was an ACK" />
      </BitField>
      <BitField start="10" size="1" name="TIMECFG" description="Timeout Configuration">
        <Enum name="TIMECFG_0" start="0" description="Pin Low Timeout Flag will set if SCL is low for longer than the configured timeout" />
        <Enum name="TIMECFG_1" start="0x1" description="Pin Low Timeout Flag will set if either SCL or SDA is low for longer than the configured timeout" />
      </BitField>
      <BitField start="16" size="3" name="MATCFG" description="Match Configuration">
        <Enum name="MATCFG_0" start="0" description="Match is disabled" />
        <Enum name="MATCFG_2" start="0x2" description="Match is enabled (1st data word equals MATCH0 OR MATCH1)" />
        <Enum name="MATCFG_3" start="0x3" description="Match is enabled (any data word equals MATCH0 OR MATCH1)" />
        <Enum name="MATCFG_4" start="0x4" description="Match is enabled (1st data word equals MATCH0 AND 2nd data word equals MATCH1)" />
        <Enum name="MATCFG_5" start="0x5" description="Match is enabled (any data word equals MATCH0 AND next data word equals MATCH1)" />
        <Enum name="MATCFG_6" start="0x6" description="Match is enabled (1st data word AND MATCH1 equals MATCH0 AND MATCH1)" />
        <Enum name="MATCFG_7" start="0x7" description="Match is enabled (any data word AND MATCH1 equals MATCH0 AND MATCH1)" />
      </BitField>
      <BitField start="24" size="3" name="PINCFG" description="Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="2-pin open drain mode" />
        <Enum name="PINCFG_1" start="0x1" description="2-pin output only mode (ultra-fast mode)" />
        <Enum name="PINCFG_2" start="0x2" description="2-pin push-pull mode" />
        <Enum name="PINCFG_3" start="0x3" description="4-pin push-pull mode" />
        <Enum name="PINCFG_4" start="0x4" description="2-pin open drain mode with separate LPI2C slave" />
        <Enum name="PINCFG_5" start="0x5" description="2-pin output only mode (ultra-fast mode) with separate LPI2C slave" />
        <Enum name="PINCFG_6" start="0x6" description="2-pin push-pull mode with separate LPI2C slave" />
        <Enum name="PINCFG_7" start="0x7" description="4-pin push-pull mode (inverted outputs)" />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="MCFGR2" access="Read/Write" description="Master Configuration Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="BUSIDLE" description="Bus Idle Timeout" />
      <BitField start="16" size="4" name="FILTSCL" description="Glitch Filter SCL" />
      <BitField start="24" size="4" name="FILTSDA" description="Glitch Filter SDA" />
    </Register>
    <Register start="+0x2C" size="4" name="MCFGR3" access="Read/Write" description="Master Configuration Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="12" name="PINLOW" description="Pin Low Timeout" />
    </Register>
    <Register start="+0x40" size="4" name="MDMR" access="Read/Write" description="Master Data Match Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="MATCH0" description="Match 0 Value" />
      <BitField start="16" size="8" name="MATCH1" description="Match 1 Value" />
    </Register>
    <Register start="+0x48" size="4" name="MCCR0" access="Read/Write" description="Master Clock Configuration Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLKLO" description="Clock Low Period" />
      <BitField start="8" size="6" name="CLKHI" description="Clock High Period" />
      <BitField start="16" size="6" name="SETHOLD" description="Setup Hold Delay" />
      <BitField start="24" size="6" name="DATAVD" description="Data Valid Delay" />
    </Register>
    <Register start="+0x50" size="4" name="MCCR1" access="Read/Write" description="Master Clock Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLKLO" description="Clock Low Period" />
      <BitField start="8" size="6" name="CLKHI" description="Clock High Period" />
      <BitField start="16" size="6" name="SETHOLD" description="Setup Hold Delay" />
      <BitField start="24" size="6" name="DATAVD" description="Data Valid Delay" />
    </Register>
    <Register start="+0x58" size="4" name="MFCR" access="Read/Write" description="Master FIFO Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TXWATER" description="Transmit FIFO Watermark" />
      <BitField start="16" size="2" name="RXWATER" description="Receive FIFO Watermark" />
    </Register>
    <Register start="+0x5C" size="4" name="MFSR" access="ReadOnly" description="Master FIFO Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TXCOUNT" description="Transmit FIFO Count" />
      <BitField start="16" size="3" name="RXCOUNT" description="Receive FIFO Count" />
    </Register>
    <Register start="+0x60" size="4" name="MTDR" access="Read/Write" description="Master Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Transmit Data" />
      <BitField start="8" size="3" name="CMD" description="Command Data">
        <Enum name="CMD_0" start="0" description="Transmit DATA[7:0]" />
        <Enum name="CMD_1" start="0x1" description="Receive (DATA[7:0] + 1) bytes" />
        <Enum name="CMD_2" start="0x2" description="Generate STOP condition" />
        <Enum name="CMD_3" start="0x3" description="Receive and discard (DATA[7:0] + 1) bytes" />
        <Enum name="CMD_4" start="0x4" description="Generate (repeated) START and transmit address in DATA[7:0]" />
        <Enum name="CMD_5" start="0x5" description="Generate (repeated) START and transmit address in DATA[7:0]. This transfer expects a NACK to be returned." />
        <Enum name="CMD_6" start="0x6" description="Generate (repeated) START and transmit address in DATA[7:0] using high speed mode" />
        <Enum name="CMD_7" start="0x7" description="Generate (repeated) START and transmit address in DATA[7:0] using high speed mode. This transfer expects a NACK to be returned." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="MRDR" access="ReadOnly" description="Master Receive Data Register" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Receive Data" />
      <BitField start="14" size="1" name="RXEMPTY" description="RX Empty">
        <Enum name="RXEMPTY_0" start="0" description="Receive FIFO is not empty" />
        <Enum name="RXEMPTY_1" start="0x1" description="Receive FIFO is empty" />
      </BitField>
    </Register>
    <Register start="+0x110" size="4" name="SCR" access="Read/Write" description="Slave Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEN" description="Slave Enable">
        <Enum name="SEN_0" start="0" description="I2C Slave mode is disabled" />
        <Enum name="SEN_1" start="0x1" description="I2C Slave mode is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Slave mode logic is not reset" />
        <Enum name="RST_1" start="0x1" description="Slave mode logic is reset" />
      </BitField>
      <BitField start="4" size="1" name="FILTEN" description="Filter Enable">
        <Enum name="FILTEN_0" start="0" description="Disable digital filter and output delay counter for slave mode" />
        <Enum name="FILTEN_1" start="0x1" description="Enable digital filter and output delay counter for slave mode" />
      </BitField>
      <BitField start="5" size="1" name="FILTDZ" description="Filter Doze Enable">
        <Enum name="FILTDZ_0" start="0" description="Filter remains enabled in Doze mode" />
        <Enum name="FILTDZ_1" start="0x1" description="Filter is disabled in Doze mode" />
      </BitField>
      <BitField start="8" size="1" name="RTF" description="Reset Transmit FIFO">
        <Enum name="RTF_0" start="0" description="No effect" />
        <Enum name="RTF_1" start="0x1" description="Transmit Data Register is now empty" />
      </BitField>
      <BitField start="9" size="1" name="RRF" description="Reset Receive FIFO">
        <Enum name="RRF_0" start="0" description="No effect" />
        <Enum name="RRF_1" start="0x1" description="Receive Data Register is now empty" />
      </BitField>
    </Register>
    <Register start="+0x114" size="4" name="SSR" access="Read/Write" description="Slave Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDF" description="Transmit Data Flag">
        <Enum name="TDF_0" start="0" description="Transmit data not requested" />
        <Enum name="TDF_1" start="0x1" description="Transmit data is requested" />
      </BitField>
      <BitField start="1" size="1" name="RDF" description="Receive Data Flag">
        <Enum name="RDF_0" start="0" description="Receive data is not ready" />
        <Enum name="RDF_1" start="0x1" description="Receive data is ready" />
      </BitField>
      <BitField start="2" size="1" name="AVF" description="Address Valid Flag">
        <Enum name="AVF_0" start="0" description="Address Status Register is not valid" />
        <Enum name="AVF_1" start="0x1" description="Address Status Register is valid" />
      </BitField>
      <BitField start="3" size="1" name="TAF" description="Transmit ACK Flag">
        <Enum name="TAF_0" start="0" description="Transmit ACK/NACK is not required" />
        <Enum name="TAF_1" start="0x1" description="Transmit ACK/NACK is required" />
      </BitField>
      <BitField start="8" size="1" name="RSF" description="Repeated Start Flag">
        <Enum name="RSF_0" start="0" description="Slave has not detected a Repeated START condition" />
        <Enum name="RSF_1" start="0x1" description="Slave has detected a Repeated START condition" />
      </BitField>
      <BitField start="9" size="1" name="SDF" description="STOP Detect Flag">
        <Enum name="SDF_0" start="0" description="Slave has not detected a STOP condition" />
        <Enum name="SDF_1" start="0x1" description="Slave has detected a STOP condition" />
      </BitField>
      <BitField start="10" size="1" name="BEF" description="Bit Error Flag">
        <Enum name="BEF_0" start="0" description="Slave has not detected a bit error" />
        <Enum name="BEF_1" start="0x1" description="Slave has detected a bit error" />
      </BitField>
      <BitField start="11" size="1" name="FEF" description="FIFO Error Flag">
        <Enum name="FEF_0" start="0" description="FIFO underflow or overflow was not detected" />
        <Enum name="FEF_1" start="0x1" description="FIFO underflow or overflow was detected" />
      </BitField>
      <BitField start="12" size="1" name="AM0F" description="Address Match 0 Flag">
        <Enum name="AM0F_0" start="0" description="Have not received an ADDR0 matching address" />
        <Enum name="AM0F_1" start="0x1" description="Have received an ADDR0 matching address" />
      </BitField>
      <BitField start="13" size="1" name="AM1F" description="Address Match 1 Flag">
        <Enum name="AM1F_0" start="0" description="Have not received an ADDR1 or ADDR0/ADDR1 range matching address" />
        <Enum name="AM1F_1" start="0x1" description="Have received an ADDR1 or ADDR0/ADDR1 range matching address" />
      </BitField>
      <BitField start="14" size="1" name="GCF" description="General Call Flag">
        <Enum name="GCF_0" start="0" description="Slave has not detected the General Call Address or the General Call Address is disabled" />
        <Enum name="GCF_1" start="0x1" description="Slave has detected the General Call Address" />
      </BitField>
      <BitField start="15" size="1" name="SARF" description="SMBus Alert Response Flag">
        <Enum name="SARF_0" start="0" description="SMBus Alert Response is disabled or not detected" />
        <Enum name="SARF_1" start="0x1" description="SMBus Alert Response is enabled and detected" />
      </BitField>
      <BitField start="24" size="1" name="SBF" description="Slave Busy Flag">
        <Enum name="SBF_0" start="0" description="I2C Slave is idle" />
        <Enum name="SBF_1" start="0x1" description="I2C Slave is busy" />
      </BitField>
      <BitField start="25" size="1" name="BBF" description="Bus Busy Flag">
        <Enum name="BBF_0" start="0" description="I2C Bus is idle" />
        <Enum name="BBF_1" start="0x1" description="I2C Bus is busy" />
      </BitField>
    </Register>
    <Register start="+0x118" size="4" name="SIER" access="Read/Write" description="Slave Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDIE" description="Transmit Data Interrupt Enable">
        <Enum name="TDIE_0" start="0" description="Disabled" />
        <Enum name="TDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDIE" description="Receive Data Interrupt Enable">
        <Enum name="RDIE_0" start="0" description="Disabled" />
        <Enum name="RDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="2" size="1" name="AVIE" description="Address Valid Interrupt Enable">
        <Enum name="AVIE_0" start="0" description="Disabled" />
        <Enum name="AVIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="3" size="1" name="TAIE" description="Transmit ACK Interrupt Enable">
        <Enum name="TAIE_0" start="0" description="Disabled" />
        <Enum name="TAIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="8" size="1" name="RSIE" description="Repeated Start Interrupt Enable">
        <Enum name="RSIE_0" start="0" description="Disabled" />
        <Enum name="RSIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="9" size="1" name="SDIE" description="STOP Detect Interrupt Enable">
        <Enum name="SDIE_0" start="0" description="Disabled" />
        <Enum name="SDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="10" size="1" name="BEIE" description="Bit Error Interrupt Enable">
        <Enum name="BEIE_0" start="0" description="Disabled" />
        <Enum name="BEIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="11" size="1" name="FEIE" description="FIFO Error Interrupt Enable">
        <Enum name="FEIE_0" start="0" description="Disabled" />
        <Enum name="FEIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="12" size="1" name="AM0IE" description="Address Match 0 Interrupt Enable">
        <Enum name="AM0IE_0" start="0" description="Enabled" />
        <Enum name="AM0IE_1" start="0x1" description="Disabled" />
      </BitField>
      <BitField start="13" size="1" name="AM1F" description="Address Match 1 Interrupt Enable">
        <Enum name="AM1F_0" start="0" description="Disabled" />
        <Enum name="AM1F_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="14" size="1" name="GCIE" description="General Call Interrupt Enable">
        <Enum name="GCIE_0" start="0" description="Disabled" />
        <Enum name="GCIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="15" size="1" name="SARIE" description="SMBus Alert Response Interrupt Enable">
        <Enum name="SARIE_0" start="0" description="Disabled" />
        <Enum name="SARIE_1" start="0x1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x11C" size="4" name="SDER" access="Read/Write" description="Slave DMA Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDDE" description="Transmit Data DMA Enable">
        <Enum name="TDDE_0" start="0" description="DMA request is disabled" />
        <Enum name="TDDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDDE" description="Receive Data DMA Enable">
        <Enum name="RDDE_0" start="0" description="DMA request is disabled" />
        <Enum name="RDDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
      <BitField start="2" size="1" name="AVDE" description="Address Valid DMA Enable">
        <Enum name="AVDE_0" start="0" description="DMA request is disabled" />
        <Enum name="AVDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
    </Register>
    <Register start="+0x124" size="4" name="SCFGR1" access="Read/Write" description="Slave Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADRSTALL" description="Address SCL Stall">
        <Enum name="ADRSTALL_0" start="0" description="Clock stretching is disabled" />
        <Enum name="ADRSTALL_1" start="0x1" description="Clock stretching is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RXSTALL" description="RX SCL Stall">
        <Enum name="RXSTALL_0" start="0" description="Clock stretching is disabled" />
        <Enum name="RXSTALL_1" start="0x1" description="Clock stretching is enabled" />
      </BitField>
      <BitField start="2" size="1" name="TXDSTALL" description="TX Data SCL Stall">
        <Enum name="TXDSTALL_0" start="0" description="Clock stretching is disabled" />
        <Enum name="TXDSTALL_1" start="0x1" description="Clock stretching is enabled" />
      </BitField>
      <BitField start="3" size="1" name="ACKSTALL" description="ACK SCL Stall">
        <Enum name="ACKSTALL_0" start="0" description="Clock stretching is disabled" />
        <Enum name="ACKSTALL_1" start="0x1" description="Clock stretching is enabled" />
      </BitField>
      <BitField start="8" size="1" name="GCEN" description="General Call Enable">
        <Enum name="GCEN_0" start="0" description="General Call address is disabled" />
        <Enum name="GCEN_1" start="0x1" description="General Call address is enabled" />
      </BitField>
      <BitField start="9" size="1" name="SAEN" description="SMBus Alert Enable">
        <Enum name="SAEN_0" start="0" description="Disables match on SMBus Alert" />
        <Enum name="SAEN_1" start="0x1" description="Enables match on SMBus Alert" />
      </BitField>
      <BitField start="10" size="1" name="TXCFG" description="Transmit Flag Configuration">
        <Enum name="TXCFG_0" start="0" description="Transmit Data Flag will only assert during a slave-transmit transfer when the Transmit Data register is empty" />
        <Enum name="TXCFG_1" start="0x1" description="Transmit Data Flag will assert whenever the Transmit Data register is empty" />
      </BitField>
      <BitField start="11" size="1" name="RXCFG" description="Receive Data Configuration">
        <Enum name="RXCFG_0" start="0" description="Reading the Receive Data register will return received data and clear the Receive Data flag (MSR[RDF])." />
        <Enum name="RXCFG_1" start="0x1" description="Reading the Receive Data register when the Address Valid flag (SSR[AVF])is set, will return the Address Status register and clear the Address Valid flag. Reading the Receive Data register when the Address Valid flag is clear, will return received data and clear the Receive Data flag (MSR[RDF])." />
      </BitField>
      <BitField start="12" size="1" name="IGNACK" description="Ignore NACK">
        <Enum name="IGNACK_0" start="0" description="Slave will end transfer when NACK is detected" />
        <Enum name="IGNACK_1" start="0x1" description="Slave will not end transfer when NACK detected" />
      </BitField>
      <BitField start="13" size="1" name="HSMEN" description="High Speed Mode Enable">
        <Enum name="HSMEN_0" start="0" description="Disables detection of HS-mode master code" />
        <Enum name="HSMEN_1" start="0x1" description="Enables detection of HS-mode master code" />
      </BitField>
      <BitField start="16" size="3" name="ADDRCFG" description="Address Configuration">
        <Enum name="ADDRCFG_0" start="0" description="Address match 0 (7-bit)" />
        <Enum name="ADDRCFG_1" start="0x1" description="Address match 0 (10-bit)" />
        <Enum name="ADDRCFG_2" start="0x2" description="Address match 0 (7-bit) or Address match 1 (7-bit)" />
        <Enum name="ADDRCFG_3" start="0x3" description="Address match 0 (10-bit) or Address match 1 (10-bit)" />
        <Enum name="ADDRCFG_4" start="0x4" description="Address match 0 (7-bit) or Address match 1 (10-bit)" />
        <Enum name="ADDRCFG_5" start="0x5" description="Address match 0 (10-bit) or Address match 1 (7-bit)" />
        <Enum name="ADDRCFG_6" start="0x6" description="From Address match 0 (7-bit) to Address match 1 (7-bit)" />
        <Enum name="ADDRCFG_7" start="0x7" description="From Address match 0 (10-bit) to Address match 1 (10-bit)" />
      </BitField>
    </Register>
    <Register start="+0x128" size="4" name="SCFGR2" access="Read/Write" description="Slave Configuration Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CLKHOLD" description="Clock Hold Time" />
      <BitField start="8" size="6" name="DATAVD" description="Data Valid Delay" />
      <BitField start="16" size="4" name="FILTSCL" description="Glitch Filter SCL" />
      <BitField start="24" size="4" name="FILTSDA" description="Glitch Filter SDA" />
    </Register>
    <Register start="+0x140" size="4" name="SAMR" access="Read/Write" description="Slave Address Match Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="10" name="ADDR0" description="Address 0 Value" />
      <BitField start="17" size="10" name="ADDR1" description="Address 1 Value" />
    </Register>
    <Register start="+0x150" size="4" name="SASR" access="ReadOnly" description="Slave Address Status Register" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="RADDR" description="Received Address" />
      <BitField start="14" size="1" name="ANV" description="Address Not Valid">
        <Enum name="ANV_0" start="0" description="Received Address (RADDR) is valid" />
        <Enum name="ANV_1" start="0x1" description="Received Address (RADDR) is not valid" />
      </BitField>
    </Register>
    <Register start="+0x154" size="4" name="STAR" access="Read/Write" description="Slave Transmit ACK Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXNACK" description="Transmit NACK">
        <Enum name="TXNACK_0" start="0" description="Write a Transmit ACK for each received word" />
        <Enum name="TXNACK_1" start="0x1" description="Write a Transmit NACK for each received word" />
      </BitField>
    </Register>
    <Register start="+0x160" size="4" name="STDR" access="Read/Write" description="Slave Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Transmit Data" />
    </Register>
    <Register start="+0x170" size="4" name="SRDR" access="ReadOnly" description="Slave Receive Data Register" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Receive Data" />
      <BitField start="14" size="1" name="RXEMPTY" description="RX Empty">
        <Enum name="RXEMPTY_0" start="0" description="The Receive Data Register is not empty" />
        <Enum name="RXEMPTY_1" start="0x1" description="The Receive Data Register is empty" />
      </BitField>
      <BitField start="15" size="1" name="SOF" description="Start Of Frame">
        <Enum name="SOF_0" start="0" description="Indicates this is not the first data word since a (repeated) START or STOP condition" />
        <Enum name="SOF_1" start="0x1" description="Indicates this is the first data word since a (repeated) START or STOP condition" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPI2C2" start="0x4003C000" description="LPI2C">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1010003" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Specification Number">
        <Enum name="FEATURE_2" start="0x2" description="Master only, with standard feature set" />
        <Enum name="FEATURE_3" start="0x3" description="Master and slave, with standard feature set" />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x202" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MTXFIFO" description="Master Transmit FIFO Size" />
      <BitField start="8" size="4" name="MRXFIFO" description="Master Receive FIFO Size" />
    </Register>
    <Register start="+0x10" size="4" name="MCR" access="Read/Write" description="Master Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MEN" description="Master Enable">
        <Enum name="MEN_0" start="0" description="Master logic is disabled" />
        <Enum name="MEN_1" start="0x1" description="Master logic is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Master logic is not reset" />
        <Enum name="RST_1" start="0x1" description="Master logic is reset" />
      </BitField>
      <BitField start="2" size="1" name="DOZEN" description="Doze mode enable">
        <Enum name="DOZEN_0" start="0" description="Master is enabled in Doze mode" />
        <Enum name="DOZEN_1" start="0x1" description="Master is disabled in Doze mode" />
      </BitField>
      <BitField start="3" size="1" name="DBGEN" description="Debug Enable">
        <Enum name="DBGEN_0" start="0" description="Master is disabled in debug mode" />
        <Enum name="DBGEN_1" start="0x1" description="Master is enabled in debug mode" />
      </BitField>
      <BitField start="8" size="1" name="RTF" description="Reset Transmit FIFO">
        <Enum name="RTF_0" start="0" description="No effect" />
        <Enum name="RTF_1" start="0x1" description="Transmit FIFO is reset" />
      </BitField>
      <BitField start="9" size="1" name="RRF" description="Reset Receive FIFO">
        <Enum name="RRF_0" start="0" description="No effect" />
        <Enum name="RRF_1" start="0x1" description="Receive FIFO is reset" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="MSR" access="Read/Write" description="Master Status Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDF" description="Transmit Data Flag">
        <Enum name="TDF_0" start="0" description="Transmit data is not requested" />
        <Enum name="TDF_1" start="0x1" description="Transmit data is requested" />
      </BitField>
      <BitField start="1" size="1" name="RDF" description="Receive Data Flag">
        <Enum name="RDF_0" start="0" description="Receive Data is not ready" />
        <Enum name="RDF_1" start="0x1" description="Receive data is ready" />
      </BitField>
      <BitField start="8" size="1" name="EPF" description="End Packet Flag">
        <Enum name="EPF_0" start="0" description="Master has not generated a STOP or Repeated START condition" />
        <Enum name="EPF_1" start="0x1" description="Master has generated a STOP or Repeated START condition" />
      </BitField>
      <BitField start="9" size="1" name="SDF" description="STOP Detect Flag">
        <Enum name="SDF_0" start="0" description="Master has not generated a STOP condition" />
        <Enum name="SDF_1" start="0x1" description="Master has generated a STOP condition" />
      </BitField>
      <BitField start="10" size="1" name="NDF" description="NACK Detect Flag">
        <Enum name="NDF_0" start="0" description="Unexpected NACK was not detected" />
        <Enum name="NDF_1" start="0x1" description="Unexpected NACK was detected" />
      </BitField>
      <BitField start="11" size="1" name="ALF" description="Arbitration Lost Flag">
        <Enum name="ALF_0" start="0" description="Master has not lost arbitration" />
        <Enum name="ALF_1" start="0x1" description="Master has lost arbitration" />
      </BitField>
      <BitField start="12" size="1" name="FEF" description="FIFO Error Flag">
        <Enum name="FEF_0" start="0" description="No error" />
        <Enum name="FEF_1" start="0x1" description="Master sending or receiving data without a START condition" />
      </BitField>
      <BitField start="13" size="1" name="PLTF" description="Pin Low Timeout Flag">
        <Enum name="PLTF_0" start="0" description="Pin low timeout has not occurred or is disabled" />
        <Enum name="PLTF_1" start="0x1" description="Pin low timeout has occurred" />
      </BitField>
      <BitField start="14" size="1" name="DMF" description="Data Match Flag">
        <Enum name="DMF_0" start="0" description="Have not received matching data" />
        <Enum name="DMF_1" start="0x1" description="Have received matching data" />
      </BitField>
      <BitField start="24" size="1" name="MBF" description="Master Busy Flag">
        <Enum name="MBF_0" start="0" description="I2C Master is idle" />
        <Enum name="MBF_1" start="0x1" description="I2C Master is busy" />
      </BitField>
      <BitField start="25" size="1" name="BBF" description="Bus Busy Flag">
        <Enum name="BBF_0" start="0" description="I2C Bus is idle" />
        <Enum name="BBF_1" start="0x1" description="I2C Bus is busy" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="MIER" access="Read/Write" description="Master Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDIE" description="Transmit Data Interrupt Enable">
        <Enum name="TDIE_0" start="0" description="Disabled" />
        <Enum name="TDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDIE" description="Receive Data Interrupt Enable">
        <Enum name="RDIE_0" start="0" description="Disabled" />
        <Enum name="RDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="8" size="1" name="EPIE" description="End Packet Interrupt Enable">
        <Enum name="EPIE_0" start="0" description="Disabled" />
        <Enum name="EPIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="9" size="1" name="SDIE" description="STOP Detect Interrupt Enable">
        <Enum name="SDIE_0" start="0" description="Disabled" />
        <Enum name="SDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="10" size="1" name="NDIE" description="NACK Detect Interrupt Enable">
        <Enum name="NDIE_0" start="0" description="Disabled" />
        <Enum name="NDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="11" size="1" name="ALIE" description="Arbitration Lost Interrupt Enable">
        <Enum name="ALIE_0" start="0" description="Disabled" />
        <Enum name="ALIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="12" size="1" name="FEIE" description="FIFO Error Interrupt Enable">
        <Enum name="FEIE_0" start="0" description="Enabled" />
        <Enum name="FEIE_1" start="0x1" description="Disabled" />
      </BitField>
      <BitField start="13" size="1" name="PLTIE" description="Pin Low Timeout Interrupt Enable">
        <Enum name="PLTIE_0" start="0" description="Disabled" />
        <Enum name="PLTIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="14" size="1" name="DMIE" description="Data Match Interrupt Enable">
        <Enum name="DMIE_0" start="0" description="Disabled" />
        <Enum name="DMIE_1" start="0x1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="MDER" access="Read/Write" description="Master DMA Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDDE" description="Transmit Data DMA Enable">
        <Enum name="TDDE_0" start="0" description="DMA request is disabled" />
        <Enum name="TDDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDDE" description="Receive Data DMA Enable">
        <Enum name="RDDE_0" start="0" description="DMA request is disabled" />
        <Enum name="RDDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="MCFGR0" access="Read/Write" description="Master Configuration Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HREN" description="Host Request Enable">
        <Enum name="HREN_0" start="0" description="Host request input is disabled" />
        <Enum name="HREN_1" start="0x1" description="Host request input is enabled" />
      </BitField>
      <BitField start="1" size="1" name="HRPOL" description="Host Request Polarity">
        <Enum name="HRPOL_0" start="0" description="Active low" />
        <Enum name="HRPOL_1" start="0x1" description="Active high" />
      </BitField>
      <BitField start="2" size="1" name="HRSEL" description="Host Request Select">
        <Enum name="HRSEL_0" start="0" description="Host request input is pin HREQ" />
        <Enum name="HRSEL_1" start="0x1" description="Host request input is input trigger" />
      </BitField>
      <BitField start="8" size="1" name="CIRFIFO" description="Circular FIFO Enable">
        <Enum name="CIRFIFO_0" start="0" description="Circular FIFO is disabled" />
        <Enum name="CIRFIFO_1" start="0x1" description="Circular FIFO is enabled" />
      </BitField>
      <BitField start="9" size="1" name="RDMO" description="Receive Data Match Only">
        <Enum name="RDMO_0" start="0" description="Received data is stored in the receive FIFO" />
        <Enum name="RDMO_1" start="0x1" description="Received data is discarded unless the the Data Match Flag (MSR[DMF]) is set" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="MCFGR1" access="Read/Write" description="Master Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PRESCALE" description="Prescaler">
        <Enum name="PRESCALE_0" start="0" description="Divide by 1" />
        <Enum name="PRESCALE_1" start="0x1" description="Divide by 2" />
        <Enum name="PRESCALE_2" start="0x2" description="Divide by 4" />
        <Enum name="PRESCALE_3" start="0x3" description="Divide by 8" />
        <Enum name="PRESCALE_4" start="0x4" description="Divide by 16" />
        <Enum name="PRESCALE_5" start="0x5" description="Divide by 32" />
        <Enum name="PRESCALE_6" start="0x6" description="Divide by 64" />
        <Enum name="PRESCALE_7" start="0x7" description="Divide by 128" />
      </BitField>
      <BitField start="8" size="1" name="AUTOSTOP" description="Automatic STOP Generation">
        <Enum name="AUTOSTOP_0" start="0" description="No effect" />
        <Enum name="AUTOSTOP_1" start="0x1" description="STOP condition is automatically generated whenever the transmit FIFO is empty and the LPI2C master is busy" />
      </BitField>
      <BitField start="9" size="1" name="IGNACK" description="IGNACK">
        <Enum name="IGNACK_0" start="0" description="LPI2C Master will receive ACK and NACK normally" />
        <Enum name="IGNACK_1" start="0x1" description="LPI2C Master will treat a received NACK as if it (NACK) was an ACK" />
      </BitField>
      <BitField start="10" size="1" name="TIMECFG" description="Timeout Configuration">
        <Enum name="TIMECFG_0" start="0" description="Pin Low Timeout Flag will set if SCL is low for longer than the configured timeout" />
        <Enum name="TIMECFG_1" start="0x1" description="Pin Low Timeout Flag will set if either SCL or SDA is low for longer than the configured timeout" />
      </BitField>
      <BitField start="16" size="3" name="MATCFG" description="Match Configuration">
        <Enum name="MATCFG_0" start="0" description="Match is disabled" />
        <Enum name="MATCFG_2" start="0x2" description="Match is enabled (1st data word equals MATCH0 OR MATCH1)" />
        <Enum name="MATCFG_3" start="0x3" description="Match is enabled (any data word equals MATCH0 OR MATCH1)" />
        <Enum name="MATCFG_4" start="0x4" description="Match is enabled (1st data word equals MATCH0 AND 2nd data word equals MATCH1)" />
        <Enum name="MATCFG_5" start="0x5" description="Match is enabled (any data word equals MATCH0 AND next data word equals MATCH1)" />
        <Enum name="MATCFG_6" start="0x6" description="Match is enabled (1st data word AND MATCH1 equals MATCH0 AND MATCH1)" />
        <Enum name="MATCFG_7" start="0x7" description="Match is enabled (any data word AND MATCH1 equals MATCH0 AND MATCH1)" />
      </BitField>
      <BitField start="24" size="3" name="PINCFG" description="Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="2-pin open drain mode" />
        <Enum name="PINCFG_1" start="0x1" description="2-pin output only mode (ultra-fast mode)" />
        <Enum name="PINCFG_2" start="0x2" description="2-pin push-pull mode" />
        <Enum name="PINCFG_3" start="0x3" description="4-pin push-pull mode" />
        <Enum name="PINCFG_4" start="0x4" description="2-pin open drain mode with separate LPI2C slave" />
        <Enum name="PINCFG_5" start="0x5" description="2-pin output only mode (ultra-fast mode) with separate LPI2C slave" />
        <Enum name="PINCFG_6" start="0x6" description="2-pin push-pull mode with separate LPI2C slave" />
        <Enum name="PINCFG_7" start="0x7" description="4-pin push-pull mode (inverted outputs)" />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="MCFGR2" access="Read/Write" description="Master Configuration Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="BUSIDLE" description="Bus Idle Timeout" />
      <BitField start="16" size="4" name="FILTSCL" description="Glitch Filter SCL" />
      <BitField start="24" size="4" name="FILTSDA" description="Glitch Filter SDA" />
    </Register>
    <Register start="+0x2C" size="4" name="MCFGR3" access="Read/Write" description="Master Configuration Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="12" name="PINLOW" description="Pin Low Timeout" />
    </Register>
    <Register start="+0x40" size="4" name="MDMR" access="Read/Write" description="Master Data Match Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="MATCH0" description="Match 0 Value" />
      <BitField start="16" size="8" name="MATCH1" description="Match 1 Value" />
    </Register>
    <Register start="+0x48" size="4" name="MCCR0" access="Read/Write" description="Master Clock Configuration Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLKLO" description="Clock Low Period" />
      <BitField start="8" size="6" name="CLKHI" description="Clock High Period" />
      <BitField start="16" size="6" name="SETHOLD" description="Setup Hold Delay" />
      <BitField start="24" size="6" name="DATAVD" description="Data Valid Delay" />
    </Register>
    <Register start="+0x50" size="4" name="MCCR1" access="Read/Write" description="Master Clock Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLKLO" description="Clock Low Period" />
      <BitField start="8" size="6" name="CLKHI" description="Clock High Period" />
      <BitField start="16" size="6" name="SETHOLD" description="Setup Hold Delay" />
      <BitField start="24" size="6" name="DATAVD" description="Data Valid Delay" />
    </Register>
    <Register start="+0x58" size="4" name="MFCR" access="Read/Write" description="Master FIFO Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TXWATER" description="Transmit FIFO Watermark" />
      <BitField start="16" size="2" name="RXWATER" description="Receive FIFO Watermark" />
    </Register>
    <Register start="+0x5C" size="4" name="MFSR" access="ReadOnly" description="Master FIFO Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TXCOUNT" description="Transmit FIFO Count" />
      <BitField start="16" size="3" name="RXCOUNT" description="Receive FIFO Count" />
    </Register>
    <Register start="+0x60" size="4" name="MTDR" access="Read/Write" description="Master Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Transmit Data" />
      <BitField start="8" size="3" name="CMD" description="Command Data">
        <Enum name="CMD_0" start="0" description="Transmit DATA[7:0]" />
        <Enum name="CMD_1" start="0x1" description="Receive (DATA[7:0] + 1) bytes" />
        <Enum name="CMD_2" start="0x2" description="Generate STOP condition" />
        <Enum name="CMD_3" start="0x3" description="Receive and discard (DATA[7:0] + 1) bytes" />
        <Enum name="CMD_4" start="0x4" description="Generate (repeated) START and transmit address in DATA[7:0]" />
        <Enum name="CMD_5" start="0x5" description="Generate (repeated) START and transmit address in DATA[7:0]. This transfer expects a NACK to be returned." />
        <Enum name="CMD_6" start="0x6" description="Generate (repeated) START and transmit address in DATA[7:0] using high speed mode" />
        <Enum name="CMD_7" start="0x7" description="Generate (repeated) START and transmit address in DATA[7:0] using high speed mode. This transfer expects a NACK to be returned." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="MRDR" access="ReadOnly" description="Master Receive Data Register" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Receive Data" />
      <BitField start="14" size="1" name="RXEMPTY" description="RX Empty">
        <Enum name="RXEMPTY_0" start="0" description="Receive FIFO is not empty" />
        <Enum name="RXEMPTY_1" start="0x1" description="Receive FIFO is empty" />
      </BitField>
    </Register>
    <Register start="+0x110" size="4" name="SCR" access="Read/Write" description="Slave Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEN" description="Slave Enable">
        <Enum name="SEN_0" start="0" description="I2C Slave mode is disabled" />
        <Enum name="SEN_1" start="0x1" description="I2C Slave mode is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Slave mode logic is not reset" />
        <Enum name="RST_1" start="0x1" description="Slave mode logic is reset" />
      </BitField>
      <BitField start="4" size="1" name="FILTEN" description="Filter Enable">
        <Enum name="FILTEN_0" start="0" description="Disable digital filter and output delay counter for slave mode" />
        <Enum name="FILTEN_1" start="0x1" description="Enable digital filter and output delay counter for slave mode" />
      </BitField>
      <BitField start="5" size="1" name="FILTDZ" description="Filter Doze Enable">
        <Enum name="FILTDZ_0" start="0" description="Filter remains enabled in Doze mode" />
        <Enum name="FILTDZ_1" start="0x1" description="Filter is disabled in Doze mode" />
      </BitField>
      <BitField start="8" size="1" name="RTF" description="Reset Transmit FIFO">
        <Enum name="RTF_0" start="0" description="No effect" />
        <Enum name="RTF_1" start="0x1" description="Transmit Data Register is now empty" />
      </BitField>
      <BitField start="9" size="1" name="RRF" description="Reset Receive FIFO">
        <Enum name="RRF_0" start="0" description="No effect" />
        <Enum name="RRF_1" start="0x1" description="Receive Data Register is now empty" />
      </BitField>
    </Register>
    <Register start="+0x114" size="4" name="SSR" access="Read/Write" description="Slave Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDF" description="Transmit Data Flag">
        <Enum name="TDF_0" start="0" description="Transmit data not requested" />
        <Enum name="TDF_1" start="0x1" description="Transmit data is requested" />
      </BitField>
      <BitField start="1" size="1" name="RDF" description="Receive Data Flag">
        <Enum name="RDF_0" start="0" description="Receive data is not ready" />
        <Enum name="RDF_1" start="0x1" description="Receive data is ready" />
      </BitField>
      <BitField start="2" size="1" name="AVF" description="Address Valid Flag">
        <Enum name="AVF_0" start="0" description="Address Status Register is not valid" />
        <Enum name="AVF_1" start="0x1" description="Address Status Register is valid" />
      </BitField>
      <BitField start="3" size="1" name="TAF" description="Transmit ACK Flag">
        <Enum name="TAF_0" start="0" description="Transmit ACK/NACK is not required" />
        <Enum name="TAF_1" start="0x1" description="Transmit ACK/NACK is required" />
      </BitField>
      <BitField start="8" size="1" name="RSF" description="Repeated Start Flag">
        <Enum name="RSF_0" start="0" description="Slave has not detected a Repeated START condition" />
        <Enum name="RSF_1" start="0x1" description="Slave has detected a Repeated START condition" />
      </BitField>
      <BitField start="9" size="1" name="SDF" description="STOP Detect Flag">
        <Enum name="SDF_0" start="0" description="Slave has not detected a STOP condition" />
        <Enum name="SDF_1" start="0x1" description="Slave has detected a STOP condition" />
      </BitField>
      <BitField start="10" size="1" name="BEF" description="Bit Error Flag">
        <Enum name="BEF_0" start="0" description="Slave has not detected a bit error" />
        <Enum name="BEF_1" start="0x1" description="Slave has detected a bit error" />
      </BitField>
      <BitField start="11" size="1" name="FEF" description="FIFO Error Flag">
        <Enum name="FEF_0" start="0" description="FIFO underflow or overflow was not detected" />
        <Enum name="FEF_1" start="0x1" description="FIFO underflow or overflow was detected" />
      </BitField>
      <BitField start="12" size="1" name="AM0F" description="Address Match 0 Flag">
        <Enum name="AM0F_0" start="0" description="Have not received an ADDR0 matching address" />
        <Enum name="AM0F_1" start="0x1" description="Have received an ADDR0 matching address" />
      </BitField>
      <BitField start="13" size="1" name="AM1F" description="Address Match 1 Flag">
        <Enum name="AM1F_0" start="0" description="Have not received an ADDR1 or ADDR0/ADDR1 range matching address" />
        <Enum name="AM1F_1" start="0x1" description="Have received an ADDR1 or ADDR0/ADDR1 range matching address" />
      </BitField>
      <BitField start="14" size="1" name="GCF" description="General Call Flag">
        <Enum name="GCF_0" start="0" description="Slave has not detected the General Call Address or the General Call Address is disabled" />
        <Enum name="GCF_1" start="0x1" description="Slave has detected the General Call Address" />
      </BitField>
      <BitField start="15" size="1" name="SARF" description="SMBus Alert Response Flag">
        <Enum name="SARF_0" start="0" description="SMBus Alert Response is disabled or not detected" />
        <Enum name="SARF_1" start="0x1" description="SMBus Alert Response is enabled and detected" />
      </BitField>
      <BitField start="24" size="1" name="SBF" description="Slave Busy Flag">
        <Enum name="SBF_0" start="0" description="I2C Slave is idle" />
        <Enum name="SBF_1" start="0x1" description="I2C Slave is busy" />
      </BitField>
      <BitField start="25" size="1" name="BBF" description="Bus Busy Flag">
        <Enum name="BBF_0" start="0" description="I2C Bus is idle" />
        <Enum name="BBF_1" start="0x1" description="I2C Bus is busy" />
      </BitField>
    </Register>
    <Register start="+0x118" size="4" name="SIER" access="Read/Write" description="Slave Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDIE" description="Transmit Data Interrupt Enable">
        <Enum name="TDIE_0" start="0" description="Disabled" />
        <Enum name="TDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDIE" description="Receive Data Interrupt Enable">
        <Enum name="RDIE_0" start="0" description="Disabled" />
        <Enum name="RDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="2" size="1" name="AVIE" description="Address Valid Interrupt Enable">
        <Enum name="AVIE_0" start="0" description="Disabled" />
        <Enum name="AVIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="3" size="1" name="TAIE" description="Transmit ACK Interrupt Enable">
        <Enum name="TAIE_0" start="0" description="Disabled" />
        <Enum name="TAIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="8" size="1" name="RSIE" description="Repeated Start Interrupt Enable">
        <Enum name="RSIE_0" start="0" description="Disabled" />
        <Enum name="RSIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="9" size="1" name="SDIE" description="STOP Detect Interrupt Enable">
        <Enum name="SDIE_0" start="0" description="Disabled" />
        <Enum name="SDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="10" size="1" name="BEIE" description="Bit Error Interrupt Enable">
        <Enum name="BEIE_0" start="0" description="Disabled" />
        <Enum name="BEIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="11" size="1" name="FEIE" description="FIFO Error Interrupt Enable">
        <Enum name="FEIE_0" start="0" description="Disabled" />
        <Enum name="FEIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="12" size="1" name="AM0IE" description="Address Match 0 Interrupt Enable">
        <Enum name="AM0IE_0" start="0" description="Enabled" />
        <Enum name="AM0IE_1" start="0x1" description="Disabled" />
      </BitField>
      <BitField start="13" size="1" name="AM1F" description="Address Match 1 Interrupt Enable">
        <Enum name="AM1F_0" start="0" description="Disabled" />
        <Enum name="AM1F_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="14" size="1" name="GCIE" description="General Call Interrupt Enable">
        <Enum name="GCIE_0" start="0" description="Disabled" />
        <Enum name="GCIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="15" size="1" name="SARIE" description="SMBus Alert Response Interrupt Enable">
        <Enum name="SARIE_0" start="0" description="Disabled" />
        <Enum name="SARIE_1" start="0x1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x11C" size="4" name="SDER" access="Read/Write" description="Slave DMA Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDDE" description="Transmit Data DMA Enable">
        <Enum name="TDDE_0" start="0" description="DMA request is disabled" />
        <Enum name="TDDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDDE" description="Receive Data DMA Enable">
        <Enum name="RDDE_0" start="0" description="DMA request is disabled" />
        <Enum name="RDDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
      <BitField start="2" size="1" name="AVDE" description="Address Valid DMA Enable">
        <Enum name="AVDE_0" start="0" description="DMA request is disabled" />
        <Enum name="AVDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
    </Register>
    <Register start="+0x124" size="4" name="SCFGR1" access="Read/Write" description="Slave Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADRSTALL" description="Address SCL Stall">
        <Enum name="ADRSTALL_0" start="0" description="Clock stretching is disabled" />
        <Enum name="ADRSTALL_1" start="0x1" description="Clock stretching is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RXSTALL" description="RX SCL Stall">
        <Enum name="RXSTALL_0" start="0" description="Clock stretching is disabled" />
        <Enum name="RXSTALL_1" start="0x1" description="Clock stretching is enabled" />
      </BitField>
      <BitField start="2" size="1" name="TXDSTALL" description="TX Data SCL Stall">
        <Enum name="TXDSTALL_0" start="0" description="Clock stretching is disabled" />
        <Enum name="TXDSTALL_1" start="0x1" description="Clock stretching is enabled" />
      </BitField>
      <BitField start="3" size="1" name="ACKSTALL" description="ACK SCL Stall">
        <Enum name="ACKSTALL_0" start="0" description="Clock stretching is disabled" />
        <Enum name="ACKSTALL_1" start="0x1" description="Clock stretching is enabled" />
      </BitField>
      <BitField start="8" size="1" name="GCEN" description="General Call Enable">
        <Enum name="GCEN_0" start="0" description="General Call address is disabled" />
        <Enum name="GCEN_1" start="0x1" description="General Call address is enabled" />
      </BitField>
      <BitField start="9" size="1" name="SAEN" description="SMBus Alert Enable">
        <Enum name="SAEN_0" start="0" description="Disables match on SMBus Alert" />
        <Enum name="SAEN_1" start="0x1" description="Enables match on SMBus Alert" />
      </BitField>
      <BitField start="10" size="1" name="TXCFG" description="Transmit Flag Configuration">
        <Enum name="TXCFG_0" start="0" description="Transmit Data Flag will only assert during a slave-transmit transfer when the Transmit Data register is empty" />
        <Enum name="TXCFG_1" start="0x1" description="Transmit Data Flag will assert whenever the Transmit Data register is empty" />
      </BitField>
      <BitField start="11" size="1" name="RXCFG" description="Receive Data Configuration">
        <Enum name="RXCFG_0" start="0" description="Reading the Receive Data register will return received data and clear the Receive Data flag (MSR[RDF])." />
        <Enum name="RXCFG_1" start="0x1" description="Reading the Receive Data register when the Address Valid flag (SSR[AVF])is set, will return the Address Status register and clear the Address Valid flag. Reading the Receive Data register when the Address Valid flag is clear, will return received data and clear the Receive Data flag (MSR[RDF])." />
      </BitField>
      <BitField start="12" size="1" name="IGNACK" description="Ignore NACK">
        <Enum name="IGNACK_0" start="0" description="Slave will end transfer when NACK is detected" />
        <Enum name="IGNACK_1" start="0x1" description="Slave will not end transfer when NACK detected" />
      </BitField>
      <BitField start="13" size="1" name="HSMEN" description="High Speed Mode Enable">
        <Enum name="HSMEN_0" start="0" description="Disables detection of HS-mode master code" />
        <Enum name="HSMEN_1" start="0x1" description="Enables detection of HS-mode master code" />
      </BitField>
      <BitField start="16" size="3" name="ADDRCFG" description="Address Configuration">
        <Enum name="ADDRCFG_0" start="0" description="Address match 0 (7-bit)" />
        <Enum name="ADDRCFG_1" start="0x1" description="Address match 0 (10-bit)" />
        <Enum name="ADDRCFG_2" start="0x2" description="Address match 0 (7-bit) or Address match 1 (7-bit)" />
        <Enum name="ADDRCFG_3" start="0x3" description="Address match 0 (10-bit) or Address match 1 (10-bit)" />
        <Enum name="ADDRCFG_4" start="0x4" description="Address match 0 (7-bit) or Address match 1 (10-bit)" />
        <Enum name="ADDRCFG_5" start="0x5" description="Address match 0 (10-bit) or Address match 1 (7-bit)" />
        <Enum name="ADDRCFG_6" start="0x6" description="From Address match 0 (7-bit) to Address match 1 (7-bit)" />
        <Enum name="ADDRCFG_7" start="0x7" description="From Address match 0 (10-bit) to Address match 1 (10-bit)" />
      </BitField>
    </Register>
    <Register start="+0x128" size="4" name="SCFGR2" access="Read/Write" description="Slave Configuration Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CLKHOLD" description="Clock Hold Time" />
      <BitField start="8" size="6" name="DATAVD" description="Data Valid Delay" />
      <BitField start="16" size="4" name="FILTSCL" description="Glitch Filter SCL" />
      <BitField start="24" size="4" name="FILTSDA" description="Glitch Filter SDA" />
    </Register>
    <Register start="+0x140" size="4" name="SAMR" access="Read/Write" description="Slave Address Match Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="10" name="ADDR0" description="Address 0 Value" />
      <BitField start="17" size="10" name="ADDR1" description="Address 1 Value" />
    </Register>
    <Register start="+0x150" size="4" name="SASR" access="ReadOnly" description="Slave Address Status Register" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="RADDR" description="Received Address" />
      <BitField start="14" size="1" name="ANV" description="Address Not Valid">
        <Enum name="ANV_0" start="0" description="Received Address (RADDR) is valid" />
        <Enum name="ANV_1" start="0x1" description="Received Address (RADDR) is not valid" />
      </BitField>
    </Register>
    <Register start="+0x154" size="4" name="STAR" access="Read/Write" description="Slave Transmit ACK Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXNACK" description="Transmit NACK">
        <Enum name="TXNACK_0" start="0" description="Write a Transmit ACK for each received word" />
        <Enum name="TXNACK_1" start="0x1" description="Write a Transmit NACK for each received word" />
      </BitField>
    </Register>
    <Register start="+0x160" size="4" name="STDR" access="Read/Write" description="Slave Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Transmit Data" />
    </Register>
    <Register start="+0x170" size="4" name="SRDR" access="ReadOnly" description="Slave Receive Data Register" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Receive Data" />
      <BitField start="14" size="1" name="RXEMPTY" description="RX Empty">
        <Enum name="RXEMPTY_0" start="0" description="The Receive Data Register is not empty" />
        <Enum name="RXEMPTY_1" start="0x1" description="The Receive Data Register is empty" />
      </BitField>
      <BitField start="15" size="1" name="SOF" description="Start Of Frame">
        <Enum name="SOF_0" start="0" description="Indicates this is not the first data word since a (repeated) START or STOP condition" />
        <Enum name="SOF_1" start="0x1" description="Indicates this is the first data word since a (repeated) START or STOP condition" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPI2C3" start="0x4102E000" description="LPI2C">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1010003" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Specification Number">
        <Enum name="FEATURE_2" start="0x2" description="Master only, with standard feature set" />
        <Enum name="FEATURE_3" start="0x3" description="Master and slave, with standard feature set" />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x202" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MTXFIFO" description="Master Transmit FIFO Size" />
      <BitField start="8" size="4" name="MRXFIFO" description="Master Receive FIFO Size" />
    </Register>
    <Register start="+0x10" size="4" name="MCR" access="Read/Write" description="Master Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MEN" description="Master Enable">
        <Enum name="MEN_0" start="0" description="Master logic is disabled" />
        <Enum name="MEN_1" start="0x1" description="Master logic is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Master logic is not reset" />
        <Enum name="RST_1" start="0x1" description="Master logic is reset" />
      </BitField>
      <BitField start="2" size="1" name="DOZEN" description="Doze mode enable">
        <Enum name="DOZEN_0" start="0" description="Master is enabled in Doze mode" />
        <Enum name="DOZEN_1" start="0x1" description="Master is disabled in Doze mode" />
      </BitField>
      <BitField start="3" size="1" name="DBGEN" description="Debug Enable">
        <Enum name="DBGEN_0" start="0" description="Master is disabled in debug mode" />
        <Enum name="DBGEN_1" start="0x1" description="Master is enabled in debug mode" />
      </BitField>
      <BitField start="8" size="1" name="RTF" description="Reset Transmit FIFO">
        <Enum name="RTF_0" start="0" description="No effect" />
        <Enum name="RTF_1" start="0x1" description="Transmit FIFO is reset" />
      </BitField>
      <BitField start="9" size="1" name="RRF" description="Reset Receive FIFO">
        <Enum name="RRF_0" start="0" description="No effect" />
        <Enum name="RRF_1" start="0x1" description="Receive FIFO is reset" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="MSR" access="Read/Write" description="Master Status Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDF" description="Transmit Data Flag">
        <Enum name="TDF_0" start="0" description="Transmit data is not requested" />
        <Enum name="TDF_1" start="0x1" description="Transmit data is requested" />
      </BitField>
      <BitField start="1" size="1" name="RDF" description="Receive Data Flag">
        <Enum name="RDF_0" start="0" description="Receive Data is not ready" />
        <Enum name="RDF_1" start="0x1" description="Receive data is ready" />
      </BitField>
      <BitField start="8" size="1" name="EPF" description="End Packet Flag">
        <Enum name="EPF_0" start="0" description="Master has not generated a STOP or Repeated START condition" />
        <Enum name="EPF_1" start="0x1" description="Master has generated a STOP or Repeated START condition" />
      </BitField>
      <BitField start="9" size="1" name="SDF" description="STOP Detect Flag">
        <Enum name="SDF_0" start="0" description="Master has not generated a STOP condition" />
        <Enum name="SDF_1" start="0x1" description="Master has generated a STOP condition" />
      </BitField>
      <BitField start="10" size="1" name="NDF" description="NACK Detect Flag">
        <Enum name="NDF_0" start="0" description="Unexpected NACK was not detected" />
        <Enum name="NDF_1" start="0x1" description="Unexpected NACK was detected" />
      </BitField>
      <BitField start="11" size="1" name="ALF" description="Arbitration Lost Flag">
        <Enum name="ALF_0" start="0" description="Master has not lost arbitration" />
        <Enum name="ALF_1" start="0x1" description="Master has lost arbitration" />
      </BitField>
      <BitField start="12" size="1" name="FEF" description="FIFO Error Flag">
        <Enum name="FEF_0" start="0" description="No error" />
        <Enum name="FEF_1" start="0x1" description="Master sending or receiving data without a START condition" />
      </BitField>
      <BitField start="13" size="1" name="PLTF" description="Pin Low Timeout Flag">
        <Enum name="PLTF_0" start="0" description="Pin low timeout has not occurred or is disabled" />
        <Enum name="PLTF_1" start="0x1" description="Pin low timeout has occurred" />
      </BitField>
      <BitField start="14" size="1" name="DMF" description="Data Match Flag">
        <Enum name="DMF_0" start="0" description="Have not received matching data" />
        <Enum name="DMF_1" start="0x1" description="Have received matching data" />
      </BitField>
      <BitField start="24" size="1" name="MBF" description="Master Busy Flag">
        <Enum name="MBF_0" start="0" description="I2C Master is idle" />
        <Enum name="MBF_1" start="0x1" description="I2C Master is busy" />
      </BitField>
      <BitField start="25" size="1" name="BBF" description="Bus Busy Flag">
        <Enum name="BBF_0" start="0" description="I2C Bus is idle" />
        <Enum name="BBF_1" start="0x1" description="I2C Bus is busy" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="MIER" access="Read/Write" description="Master Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDIE" description="Transmit Data Interrupt Enable">
        <Enum name="TDIE_0" start="0" description="Disabled" />
        <Enum name="TDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDIE" description="Receive Data Interrupt Enable">
        <Enum name="RDIE_0" start="0" description="Disabled" />
        <Enum name="RDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="8" size="1" name="EPIE" description="End Packet Interrupt Enable">
        <Enum name="EPIE_0" start="0" description="Disabled" />
        <Enum name="EPIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="9" size="1" name="SDIE" description="STOP Detect Interrupt Enable">
        <Enum name="SDIE_0" start="0" description="Disabled" />
        <Enum name="SDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="10" size="1" name="NDIE" description="NACK Detect Interrupt Enable">
        <Enum name="NDIE_0" start="0" description="Disabled" />
        <Enum name="NDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="11" size="1" name="ALIE" description="Arbitration Lost Interrupt Enable">
        <Enum name="ALIE_0" start="0" description="Disabled" />
        <Enum name="ALIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="12" size="1" name="FEIE" description="FIFO Error Interrupt Enable">
        <Enum name="FEIE_0" start="0" description="Enabled" />
        <Enum name="FEIE_1" start="0x1" description="Disabled" />
      </BitField>
      <BitField start="13" size="1" name="PLTIE" description="Pin Low Timeout Interrupt Enable">
        <Enum name="PLTIE_0" start="0" description="Disabled" />
        <Enum name="PLTIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="14" size="1" name="DMIE" description="Data Match Interrupt Enable">
        <Enum name="DMIE_0" start="0" description="Disabled" />
        <Enum name="DMIE_1" start="0x1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="MDER" access="Read/Write" description="Master DMA Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDDE" description="Transmit Data DMA Enable">
        <Enum name="TDDE_0" start="0" description="DMA request is disabled" />
        <Enum name="TDDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDDE" description="Receive Data DMA Enable">
        <Enum name="RDDE_0" start="0" description="DMA request is disabled" />
        <Enum name="RDDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="MCFGR0" access="Read/Write" description="Master Configuration Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HREN" description="Host Request Enable">
        <Enum name="HREN_0" start="0" description="Host request input is disabled" />
        <Enum name="HREN_1" start="0x1" description="Host request input is enabled" />
      </BitField>
      <BitField start="1" size="1" name="HRPOL" description="Host Request Polarity">
        <Enum name="HRPOL_0" start="0" description="Active low" />
        <Enum name="HRPOL_1" start="0x1" description="Active high" />
      </BitField>
      <BitField start="2" size="1" name="HRSEL" description="Host Request Select">
        <Enum name="HRSEL_0" start="0" description="Host request input is pin HREQ" />
        <Enum name="HRSEL_1" start="0x1" description="Host request input is input trigger" />
      </BitField>
      <BitField start="8" size="1" name="CIRFIFO" description="Circular FIFO Enable">
        <Enum name="CIRFIFO_0" start="0" description="Circular FIFO is disabled" />
        <Enum name="CIRFIFO_1" start="0x1" description="Circular FIFO is enabled" />
      </BitField>
      <BitField start="9" size="1" name="RDMO" description="Receive Data Match Only">
        <Enum name="RDMO_0" start="0" description="Received data is stored in the receive FIFO" />
        <Enum name="RDMO_1" start="0x1" description="Received data is discarded unless the the Data Match Flag (MSR[DMF]) is set" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="MCFGR1" access="Read/Write" description="Master Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PRESCALE" description="Prescaler">
        <Enum name="PRESCALE_0" start="0" description="Divide by 1" />
        <Enum name="PRESCALE_1" start="0x1" description="Divide by 2" />
        <Enum name="PRESCALE_2" start="0x2" description="Divide by 4" />
        <Enum name="PRESCALE_3" start="0x3" description="Divide by 8" />
        <Enum name="PRESCALE_4" start="0x4" description="Divide by 16" />
        <Enum name="PRESCALE_5" start="0x5" description="Divide by 32" />
        <Enum name="PRESCALE_6" start="0x6" description="Divide by 64" />
        <Enum name="PRESCALE_7" start="0x7" description="Divide by 128" />
      </BitField>
      <BitField start="8" size="1" name="AUTOSTOP" description="Automatic STOP Generation">
        <Enum name="AUTOSTOP_0" start="0" description="No effect" />
        <Enum name="AUTOSTOP_1" start="0x1" description="STOP condition is automatically generated whenever the transmit FIFO is empty and the LPI2C master is busy" />
      </BitField>
      <BitField start="9" size="1" name="IGNACK" description="IGNACK">
        <Enum name="IGNACK_0" start="0" description="LPI2C Master will receive ACK and NACK normally" />
        <Enum name="IGNACK_1" start="0x1" description="LPI2C Master will treat a received NACK as if it (NACK) was an ACK" />
      </BitField>
      <BitField start="10" size="1" name="TIMECFG" description="Timeout Configuration">
        <Enum name="TIMECFG_0" start="0" description="Pin Low Timeout Flag will set if SCL is low for longer than the configured timeout" />
        <Enum name="TIMECFG_1" start="0x1" description="Pin Low Timeout Flag will set if either SCL or SDA is low for longer than the configured timeout" />
      </BitField>
      <BitField start="16" size="3" name="MATCFG" description="Match Configuration">
        <Enum name="MATCFG_0" start="0" description="Match is disabled" />
        <Enum name="MATCFG_2" start="0x2" description="Match is enabled (1st data word equals MATCH0 OR MATCH1)" />
        <Enum name="MATCFG_3" start="0x3" description="Match is enabled (any data word equals MATCH0 OR MATCH1)" />
        <Enum name="MATCFG_4" start="0x4" description="Match is enabled (1st data word equals MATCH0 AND 2nd data word equals MATCH1)" />
        <Enum name="MATCFG_5" start="0x5" description="Match is enabled (any data word equals MATCH0 AND next data word equals MATCH1)" />
        <Enum name="MATCFG_6" start="0x6" description="Match is enabled (1st data word AND MATCH1 equals MATCH0 AND MATCH1)" />
        <Enum name="MATCFG_7" start="0x7" description="Match is enabled (any data word AND MATCH1 equals MATCH0 AND MATCH1)" />
      </BitField>
      <BitField start="24" size="3" name="PINCFG" description="Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="2-pin open drain mode" />
        <Enum name="PINCFG_1" start="0x1" description="2-pin output only mode (ultra-fast mode)" />
        <Enum name="PINCFG_2" start="0x2" description="2-pin push-pull mode" />
        <Enum name="PINCFG_3" start="0x3" description="4-pin push-pull mode" />
        <Enum name="PINCFG_4" start="0x4" description="2-pin open drain mode with separate LPI2C slave" />
        <Enum name="PINCFG_5" start="0x5" description="2-pin output only mode (ultra-fast mode) with separate LPI2C slave" />
        <Enum name="PINCFG_6" start="0x6" description="2-pin push-pull mode with separate LPI2C slave" />
        <Enum name="PINCFG_7" start="0x7" description="4-pin push-pull mode (inverted outputs)" />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="MCFGR2" access="Read/Write" description="Master Configuration Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="BUSIDLE" description="Bus Idle Timeout" />
      <BitField start="16" size="4" name="FILTSCL" description="Glitch Filter SCL" />
      <BitField start="24" size="4" name="FILTSDA" description="Glitch Filter SDA" />
    </Register>
    <Register start="+0x2C" size="4" name="MCFGR3" access="Read/Write" description="Master Configuration Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="12" name="PINLOW" description="Pin Low Timeout" />
    </Register>
    <Register start="+0x40" size="4" name="MDMR" access="Read/Write" description="Master Data Match Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="MATCH0" description="Match 0 Value" />
      <BitField start="16" size="8" name="MATCH1" description="Match 1 Value" />
    </Register>
    <Register start="+0x48" size="4" name="MCCR0" access="Read/Write" description="Master Clock Configuration Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLKLO" description="Clock Low Period" />
      <BitField start="8" size="6" name="CLKHI" description="Clock High Period" />
      <BitField start="16" size="6" name="SETHOLD" description="Setup Hold Delay" />
      <BitField start="24" size="6" name="DATAVD" description="Data Valid Delay" />
    </Register>
    <Register start="+0x50" size="4" name="MCCR1" access="Read/Write" description="Master Clock Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLKLO" description="Clock Low Period" />
      <BitField start="8" size="6" name="CLKHI" description="Clock High Period" />
      <BitField start="16" size="6" name="SETHOLD" description="Setup Hold Delay" />
      <BitField start="24" size="6" name="DATAVD" description="Data Valid Delay" />
    </Register>
    <Register start="+0x58" size="4" name="MFCR" access="Read/Write" description="Master FIFO Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TXWATER" description="Transmit FIFO Watermark" />
      <BitField start="16" size="2" name="RXWATER" description="Receive FIFO Watermark" />
    </Register>
    <Register start="+0x5C" size="4" name="MFSR" access="ReadOnly" description="Master FIFO Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TXCOUNT" description="Transmit FIFO Count" />
      <BitField start="16" size="3" name="RXCOUNT" description="Receive FIFO Count" />
    </Register>
    <Register start="+0x60" size="4" name="MTDR" access="Read/Write" description="Master Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Transmit Data" />
      <BitField start="8" size="3" name="CMD" description="Command Data">
        <Enum name="CMD_0" start="0" description="Transmit DATA[7:0]" />
        <Enum name="CMD_1" start="0x1" description="Receive (DATA[7:0] + 1) bytes" />
        <Enum name="CMD_2" start="0x2" description="Generate STOP condition" />
        <Enum name="CMD_3" start="0x3" description="Receive and discard (DATA[7:0] + 1) bytes" />
        <Enum name="CMD_4" start="0x4" description="Generate (repeated) START and transmit address in DATA[7:0]" />
        <Enum name="CMD_5" start="0x5" description="Generate (repeated) START and transmit address in DATA[7:0]. This transfer expects a NACK to be returned." />
        <Enum name="CMD_6" start="0x6" description="Generate (repeated) START and transmit address in DATA[7:0] using high speed mode" />
        <Enum name="CMD_7" start="0x7" description="Generate (repeated) START and transmit address in DATA[7:0] using high speed mode. This transfer expects a NACK to be returned." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="MRDR" access="ReadOnly" description="Master Receive Data Register" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Receive Data" />
      <BitField start="14" size="1" name="RXEMPTY" description="RX Empty">
        <Enum name="RXEMPTY_0" start="0" description="Receive FIFO is not empty" />
        <Enum name="RXEMPTY_1" start="0x1" description="Receive FIFO is empty" />
      </BitField>
    </Register>
    <Register start="+0x110" size="4" name="SCR" access="Read/Write" description="Slave Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEN" description="Slave Enable">
        <Enum name="SEN_0" start="0" description="I2C Slave mode is disabled" />
        <Enum name="SEN_1" start="0x1" description="I2C Slave mode is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Slave mode logic is not reset" />
        <Enum name="RST_1" start="0x1" description="Slave mode logic is reset" />
      </BitField>
      <BitField start="4" size="1" name="FILTEN" description="Filter Enable">
        <Enum name="FILTEN_0" start="0" description="Disable digital filter and output delay counter for slave mode" />
        <Enum name="FILTEN_1" start="0x1" description="Enable digital filter and output delay counter for slave mode" />
      </BitField>
      <BitField start="5" size="1" name="FILTDZ" description="Filter Doze Enable">
        <Enum name="FILTDZ_0" start="0" description="Filter remains enabled in Doze mode" />
        <Enum name="FILTDZ_1" start="0x1" description="Filter is disabled in Doze mode" />
      </BitField>
      <BitField start="8" size="1" name="RTF" description="Reset Transmit FIFO">
        <Enum name="RTF_0" start="0" description="No effect" />
        <Enum name="RTF_1" start="0x1" description="Transmit Data Register is now empty" />
      </BitField>
      <BitField start="9" size="1" name="RRF" description="Reset Receive FIFO">
        <Enum name="RRF_0" start="0" description="No effect" />
        <Enum name="RRF_1" start="0x1" description="Receive Data Register is now empty" />
      </BitField>
    </Register>
    <Register start="+0x114" size="4" name="SSR" access="Read/Write" description="Slave Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDF" description="Transmit Data Flag">
        <Enum name="TDF_0" start="0" description="Transmit data not requested" />
        <Enum name="TDF_1" start="0x1" description="Transmit data is requested" />
      </BitField>
      <BitField start="1" size="1" name="RDF" description="Receive Data Flag">
        <Enum name="RDF_0" start="0" description="Receive data is not ready" />
        <Enum name="RDF_1" start="0x1" description="Receive data is ready" />
      </BitField>
      <BitField start="2" size="1" name="AVF" description="Address Valid Flag">
        <Enum name="AVF_0" start="0" description="Address Status Register is not valid" />
        <Enum name="AVF_1" start="0x1" description="Address Status Register is valid" />
      </BitField>
      <BitField start="3" size="1" name="TAF" description="Transmit ACK Flag">
        <Enum name="TAF_0" start="0" description="Transmit ACK/NACK is not required" />
        <Enum name="TAF_1" start="0x1" description="Transmit ACK/NACK is required" />
      </BitField>
      <BitField start="8" size="1" name="RSF" description="Repeated Start Flag">
        <Enum name="RSF_0" start="0" description="Slave has not detected a Repeated START condition" />
        <Enum name="RSF_1" start="0x1" description="Slave has detected a Repeated START condition" />
      </BitField>
      <BitField start="9" size="1" name="SDF" description="STOP Detect Flag">
        <Enum name="SDF_0" start="0" description="Slave has not detected a STOP condition" />
        <Enum name="SDF_1" start="0x1" description="Slave has detected a STOP condition" />
      </BitField>
      <BitField start="10" size="1" name="BEF" description="Bit Error Flag">
        <Enum name="BEF_0" start="0" description="Slave has not detected a bit error" />
        <Enum name="BEF_1" start="0x1" description="Slave has detected a bit error" />
      </BitField>
      <BitField start="11" size="1" name="FEF" description="FIFO Error Flag">
        <Enum name="FEF_0" start="0" description="FIFO underflow or overflow was not detected" />
        <Enum name="FEF_1" start="0x1" description="FIFO underflow or overflow was detected" />
      </BitField>
      <BitField start="12" size="1" name="AM0F" description="Address Match 0 Flag">
        <Enum name="AM0F_0" start="0" description="Have not received an ADDR0 matching address" />
        <Enum name="AM0F_1" start="0x1" description="Have received an ADDR0 matching address" />
      </BitField>
      <BitField start="13" size="1" name="AM1F" description="Address Match 1 Flag">
        <Enum name="AM1F_0" start="0" description="Have not received an ADDR1 or ADDR0/ADDR1 range matching address" />
        <Enum name="AM1F_1" start="0x1" description="Have received an ADDR1 or ADDR0/ADDR1 range matching address" />
      </BitField>
      <BitField start="14" size="1" name="GCF" description="General Call Flag">
        <Enum name="GCF_0" start="0" description="Slave has not detected the General Call Address or the General Call Address is disabled" />
        <Enum name="GCF_1" start="0x1" description="Slave has detected the General Call Address" />
      </BitField>
      <BitField start="15" size="1" name="SARF" description="SMBus Alert Response Flag">
        <Enum name="SARF_0" start="0" description="SMBus Alert Response is disabled or not detected" />
        <Enum name="SARF_1" start="0x1" description="SMBus Alert Response is enabled and detected" />
      </BitField>
      <BitField start="24" size="1" name="SBF" description="Slave Busy Flag">
        <Enum name="SBF_0" start="0" description="I2C Slave is idle" />
        <Enum name="SBF_1" start="0x1" description="I2C Slave is busy" />
      </BitField>
      <BitField start="25" size="1" name="BBF" description="Bus Busy Flag">
        <Enum name="BBF_0" start="0" description="I2C Bus is idle" />
        <Enum name="BBF_1" start="0x1" description="I2C Bus is busy" />
      </BitField>
    </Register>
    <Register start="+0x118" size="4" name="SIER" access="Read/Write" description="Slave Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDIE" description="Transmit Data Interrupt Enable">
        <Enum name="TDIE_0" start="0" description="Disabled" />
        <Enum name="TDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDIE" description="Receive Data Interrupt Enable">
        <Enum name="RDIE_0" start="0" description="Disabled" />
        <Enum name="RDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="2" size="1" name="AVIE" description="Address Valid Interrupt Enable">
        <Enum name="AVIE_0" start="0" description="Disabled" />
        <Enum name="AVIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="3" size="1" name="TAIE" description="Transmit ACK Interrupt Enable">
        <Enum name="TAIE_0" start="0" description="Disabled" />
        <Enum name="TAIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="8" size="1" name="RSIE" description="Repeated Start Interrupt Enable">
        <Enum name="RSIE_0" start="0" description="Disabled" />
        <Enum name="RSIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="9" size="1" name="SDIE" description="STOP Detect Interrupt Enable">
        <Enum name="SDIE_0" start="0" description="Disabled" />
        <Enum name="SDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="10" size="1" name="BEIE" description="Bit Error Interrupt Enable">
        <Enum name="BEIE_0" start="0" description="Disabled" />
        <Enum name="BEIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="11" size="1" name="FEIE" description="FIFO Error Interrupt Enable">
        <Enum name="FEIE_0" start="0" description="Disabled" />
        <Enum name="FEIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="12" size="1" name="AM0IE" description="Address Match 0 Interrupt Enable">
        <Enum name="AM0IE_0" start="0" description="Enabled" />
        <Enum name="AM0IE_1" start="0x1" description="Disabled" />
      </BitField>
      <BitField start="13" size="1" name="AM1F" description="Address Match 1 Interrupt Enable">
        <Enum name="AM1F_0" start="0" description="Disabled" />
        <Enum name="AM1F_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="14" size="1" name="GCIE" description="General Call Interrupt Enable">
        <Enum name="GCIE_0" start="0" description="Disabled" />
        <Enum name="GCIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="15" size="1" name="SARIE" description="SMBus Alert Response Interrupt Enable">
        <Enum name="SARIE_0" start="0" description="Disabled" />
        <Enum name="SARIE_1" start="0x1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x11C" size="4" name="SDER" access="Read/Write" description="Slave DMA Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDDE" description="Transmit Data DMA Enable">
        <Enum name="TDDE_0" start="0" description="DMA request is disabled" />
        <Enum name="TDDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDDE" description="Receive Data DMA Enable">
        <Enum name="RDDE_0" start="0" description="DMA request is disabled" />
        <Enum name="RDDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
      <BitField start="2" size="1" name="AVDE" description="Address Valid DMA Enable">
        <Enum name="AVDE_0" start="0" description="DMA request is disabled" />
        <Enum name="AVDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
    </Register>
    <Register start="+0x124" size="4" name="SCFGR1" access="Read/Write" description="Slave Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADRSTALL" description="Address SCL Stall">
        <Enum name="ADRSTALL_0" start="0" description="Clock stretching is disabled" />
        <Enum name="ADRSTALL_1" start="0x1" description="Clock stretching is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RXSTALL" description="RX SCL Stall">
        <Enum name="RXSTALL_0" start="0" description="Clock stretching is disabled" />
        <Enum name="RXSTALL_1" start="0x1" description="Clock stretching is enabled" />
      </BitField>
      <BitField start="2" size="1" name="TXDSTALL" description="TX Data SCL Stall">
        <Enum name="TXDSTALL_0" start="0" description="Clock stretching is disabled" />
        <Enum name="TXDSTALL_1" start="0x1" description="Clock stretching is enabled" />
      </BitField>
      <BitField start="3" size="1" name="ACKSTALL" description="ACK SCL Stall">
        <Enum name="ACKSTALL_0" start="0" description="Clock stretching is disabled" />
        <Enum name="ACKSTALL_1" start="0x1" description="Clock stretching is enabled" />
      </BitField>
      <BitField start="8" size="1" name="GCEN" description="General Call Enable">
        <Enum name="GCEN_0" start="0" description="General Call address is disabled" />
        <Enum name="GCEN_1" start="0x1" description="General Call address is enabled" />
      </BitField>
      <BitField start="9" size="1" name="SAEN" description="SMBus Alert Enable">
        <Enum name="SAEN_0" start="0" description="Disables match on SMBus Alert" />
        <Enum name="SAEN_1" start="0x1" description="Enables match on SMBus Alert" />
      </BitField>
      <BitField start="10" size="1" name="TXCFG" description="Transmit Flag Configuration">
        <Enum name="TXCFG_0" start="0" description="Transmit Data Flag will only assert during a slave-transmit transfer when the Transmit Data register is empty" />
        <Enum name="TXCFG_1" start="0x1" description="Transmit Data Flag will assert whenever the Transmit Data register is empty" />
      </BitField>
      <BitField start="11" size="1" name="RXCFG" description="Receive Data Configuration">
        <Enum name="RXCFG_0" start="0" description="Reading the Receive Data register will return received data and clear the Receive Data flag (MSR[RDF])." />
        <Enum name="RXCFG_1" start="0x1" description="Reading the Receive Data register when the Address Valid flag (SSR[AVF])is set, will return the Address Status register and clear the Address Valid flag. Reading the Receive Data register when the Address Valid flag is clear, will return received data and clear the Receive Data flag (MSR[RDF])." />
      </BitField>
      <BitField start="12" size="1" name="IGNACK" description="Ignore NACK">
        <Enum name="IGNACK_0" start="0" description="Slave will end transfer when NACK is detected" />
        <Enum name="IGNACK_1" start="0x1" description="Slave will not end transfer when NACK detected" />
      </BitField>
      <BitField start="13" size="1" name="HSMEN" description="High Speed Mode Enable">
        <Enum name="HSMEN_0" start="0" description="Disables detection of HS-mode master code" />
        <Enum name="HSMEN_1" start="0x1" description="Enables detection of HS-mode master code" />
      </BitField>
      <BitField start="16" size="3" name="ADDRCFG" description="Address Configuration">
        <Enum name="ADDRCFG_0" start="0" description="Address match 0 (7-bit)" />
        <Enum name="ADDRCFG_1" start="0x1" description="Address match 0 (10-bit)" />
        <Enum name="ADDRCFG_2" start="0x2" description="Address match 0 (7-bit) or Address match 1 (7-bit)" />
        <Enum name="ADDRCFG_3" start="0x3" description="Address match 0 (10-bit) or Address match 1 (10-bit)" />
        <Enum name="ADDRCFG_4" start="0x4" description="Address match 0 (7-bit) or Address match 1 (10-bit)" />
        <Enum name="ADDRCFG_5" start="0x5" description="Address match 0 (10-bit) or Address match 1 (7-bit)" />
        <Enum name="ADDRCFG_6" start="0x6" description="From Address match 0 (7-bit) to Address match 1 (7-bit)" />
        <Enum name="ADDRCFG_7" start="0x7" description="From Address match 0 (10-bit) to Address match 1 (10-bit)" />
      </BitField>
    </Register>
    <Register start="+0x128" size="4" name="SCFGR2" access="Read/Write" description="Slave Configuration Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CLKHOLD" description="Clock Hold Time" />
      <BitField start="8" size="6" name="DATAVD" description="Data Valid Delay" />
      <BitField start="16" size="4" name="FILTSCL" description="Glitch Filter SCL" />
      <BitField start="24" size="4" name="FILTSDA" description="Glitch Filter SDA" />
    </Register>
    <Register start="+0x140" size="4" name="SAMR" access="Read/Write" description="Slave Address Match Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="10" name="ADDR0" description="Address 0 Value" />
      <BitField start="17" size="10" name="ADDR1" description="Address 1 Value" />
    </Register>
    <Register start="+0x150" size="4" name="SASR" access="ReadOnly" description="Slave Address Status Register" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="RADDR" description="Received Address" />
      <BitField start="14" size="1" name="ANV" description="Address Not Valid">
        <Enum name="ANV_0" start="0" description="Received Address (RADDR) is valid" />
        <Enum name="ANV_1" start="0x1" description="Received Address (RADDR) is not valid" />
      </BitField>
    </Register>
    <Register start="+0x154" size="4" name="STAR" access="Read/Write" description="Slave Transmit ACK Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXNACK" description="Transmit NACK">
        <Enum name="TXNACK_0" start="0" description="Write a Transmit ACK for each received word" />
        <Enum name="TXNACK_1" start="0x1" description="Write a Transmit NACK for each received word" />
      </BitField>
    </Register>
    <Register start="+0x160" size="4" name="STDR" access="Read/Write" description="Slave Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Transmit Data" />
    </Register>
    <Register start="+0x170" size="4" name="SRDR" access="ReadOnly" description="Slave Receive Data Register" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Receive Data" />
      <BitField start="14" size="1" name="RXEMPTY" description="RX Empty">
        <Enum name="RXEMPTY_0" start="0" description="The Receive Data Register is not empty" />
        <Enum name="RXEMPTY_1" start="0x1" description="The Receive Data Register is empty" />
      </BitField>
      <BitField start="15" size="1" name="SOF" description="Start Of Frame">
        <Enum name="SOF_0" start="0" description="Indicates this is not the first data word since a (repeated) START or STOP condition" />
        <Enum name="SOF_1" start="0x1" description="Indicates this is the first data word since a (repeated) START or STOP condition" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2S0" start="0x4003D000" description="I2S">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x3000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Specification Number">
        <Enum name="FEATURE_0" start="0" description="Standard feature set." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x50302" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DATALINE" description="Number of Datalines" />
      <BitField start="8" size="4" name="FIFO" description="FIFO Size" />
      <BitField start="16" size="4" name="FRAME" description="Frame Size" />
    </Register>
    <Register start="+0x8" size="4" name="TCSR" access="Read/Write" description="SAI Transmit Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FRDE" description="FIFO Request DMA Enable">
        <Enum name="FRDE_0" start="0" description="Disables the DMA request." />
        <Enum name="FRDE_1" start="0x1" description="Enables the DMA request." />
      </BitField>
      <BitField start="1" size="1" name="FWDE" description="FIFO Warning DMA Enable">
        <Enum name="FWDE_0" start="0" description="Disables the DMA request." />
        <Enum name="FWDE_1" start="0x1" description="Enables the DMA request." />
      </BitField>
      <BitField start="8" size="1" name="FRIE" description="FIFO Request Interrupt Enable">
        <Enum name="FRIE_0" start="0" description="Disables the interrupt." />
        <Enum name="FRIE_1" start="0x1" description="Enables the interrupt." />
      </BitField>
      <BitField start="9" size="1" name="FWIE" description="FIFO Warning Interrupt Enable">
        <Enum name="FWIE_0" start="0" description="Disables the interrupt." />
        <Enum name="FWIE_1" start="0x1" description="Enables the interrupt." />
      </BitField>
      <BitField start="10" size="1" name="FEIE" description="FIFO Error Interrupt Enable">
        <Enum name="FEIE_0" start="0" description="Disables the interrupt." />
        <Enum name="FEIE_1" start="0x1" description="Enables the interrupt." />
      </BitField>
      <BitField start="11" size="1" name="SEIE" description="Sync Error Interrupt Enable">
        <Enum name="SEIE_0" start="0" description="Disables interrupt." />
        <Enum name="SEIE_1" start="0x1" description="Enables interrupt." />
      </BitField>
      <BitField start="12" size="1" name="WSIE" description="Word Start Interrupt Enable">
        <Enum name="WSIE_0" start="0" description="Disables interrupt." />
        <Enum name="WSIE_1" start="0x1" description="Enables interrupt." />
      </BitField>
      <BitField start="16" size="1" name="FRF" description="FIFO Request Flag">
        <Enum name="FRF_0" start="0" description="Transmit FIFO watermark has not been reached." />
        <Enum name="FRF_1" start="0x1" description="Transmit FIFO watermark has been reached." />
      </BitField>
      <BitField start="17" size="1" name="FWF" description="FIFO Warning Flag">
        <Enum name="FWF_0" start="0" description="No enabled transmit FIFO is empty." />
        <Enum name="FWF_1" start="0x1" description="Enabled transmit FIFO is empty." />
      </BitField>
      <BitField start="18" size="1" name="FEF" description="FIFO Error Flag">
        <Enum name="FEF_0" start="0" description="Transmit underrun not detected." />
        <Enum name="FEF_1" start="0x1" description="Transmit underrun detected." />
      </BitField>
      <BitField start="19" size="1" name="SEF" description="Sync Error Flag">
        <Enum name="SEF_0" start="0" description="Sync error not detected." />
        <Enum name="SEF_1" start="0x1" description="Frame sync error detected." />
      </BitField>
      <BitField start="20" size="1" name="WSF" description="Word Start Flag">
        <Enum name="WSF_0" start="0" description="Start of word not detected." />
        <Enum name="WSF_1" start="0x1" description="Start of word detected." />
      </BitField>
      <BitField start="24" size="1" name="SR" description="Software Reset">
        <Enum name="SR_0" start="0" description="No effect." />
        <Enum name="SR_1" start="0x1" description="Software reset." />
      </BitField>
      <BitField start="25" size="1" name="FR" description="FIFO Reset">
        <Enum name="FR_0" start="0" description="No effect." />
        <Enum name="FR_1" start="0x1" description="FIFO reset." />
      </BitField>
      <BitField start="28" size="1" name="BCE" description="Bit Clock Enable">
        <Enum name="BCE_0" start="0" description="Transmit bit clock is disabled." />
        <Enum name="BCE_1" start="0x1" description="Transmit bit clock is enabled." />
      </BitField>
      <BitField start="29" size="1" name="DBGE" description="Debug Enable">
        <Enum name="DBGE_0" start="0" description="Transmitter is disabled in Debug mode, after completing the current frame." />
        <Enum name="DBGE_1" start="0x1" description="Transmitter is enabled in Debug mode." />
      </BitField>
      <BitField start="30" size="1" name="STOPE" description="Stop Enable">
        <Enum name="STOPE_0" start="0" description="Transmitter disabled in Stop mode." />
        <Enum name="STOPE_1" start="0x1" description="Transmitter enabled in Stop mode." />
      </BitField>
      <BitField start="31" size="1" name="TE" description="Transmitter Enable">
        <Enum name="TE_0" start="0" description="Transmitter is disabled." />
        <Enum name="TE_1" start="0x1" description="Transmitter is enabled, or transmitter has been disabled and has not yet reached end of frame." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="TCR1" access="Read/Write" description="SAI Transmit Configuration 1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TFW" description="Transmit FIFO Watermark" />
    </Register>
    <Register start="+0x10" size="4" name="TCR2" access="Read/Write" description="SAI Transmit Configuration 2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DIV" description="Bit Clock Divide" />
      <BitField start="24" size="1" name="BCD" description="Bit Clock Direction">
        <Enum name="BCD_0" start="0" description="Bit clock is generated externally in Slave mode." />
        <Enum name="BCD_1" start="0x1" description="Bit clock is generated internally in Master mode." />
      </BitField>
      <BitField start="25" size="1" name="BCP" description="Bit Clock Polarity">
        <Enum name="BCP_0" start="0" description="Bit clock is active high with drive outputs on rising edge and sample inputs on falling edge." />
        <Enum name="BCP_1" start="0x1" description="Bit clock is active low with drive outputs on falling edge and sample inputs on rising edge." />
      </BitField>
      <BitField start="26" size="2" name="MSEL" description="MCLK Select">
        <Enum name="MSEL_0" start="0" description="Bus Clock selected." />
        <Enum name="MSEL_1" start="0x1" description="Master Clock (MCLK) 1 option selected." />
        <Enum name="MSEL_2" start="0x2" description="Master Clock (MCLK) 2 option selected." />
        <Enum name="MSEL_3" start="0x3" description="Master Clock (MCLK) 3 option selected." />
      </BitField>
      <BitField start="28" size="1" name="BCI" description="Bit Clock Input">
        <Enum name="BCI_0" start="0" description="No effect." />
        <Enum name="BCI_1" start="0x1" description="Internal logic is clocked as if bit clock was externally generated." />
      </BitField>
      <BitField start="29" size="1" name="BCS" description="Bit Clock Swap">
        <Enum name="BCS_0" start="0" description="Use the normal bit clock source." />
        <Enum name="BCS_1" start="0x1" description="Swap the bit clock source." />
      </BitField>
      <BitField start="30" size="2" name="SYNC" description="Synchronous Mode">
        <Enum name="SYNC_0" start="0" description="Asynchronous mode." />
        <Enum name="SYNC_1" start="0x1" description="Synchronous with receiver." />
        <Enum name="SYNC_2" start="0x2" description="Synchronous with another SAI transmitter." />
        <Enum name="SYNC_3" start="0x3" description="Synchronous with another SAI receiver." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="TCR3" access="Read/Write" description="SAI Transmit Configuration 3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="WDFL" description="Word Flag Configuration" />
      <BitField start="16" size="2" name="TCE" description="Transmit Channel Enable" />
      <BitField start="24" size="2" name="CFR" description="Channel FIFO Reset" />
    </Register>
    <Register start="+0x18" size="4" name="TCR4" access="Read/Write" description="SAI Transmit Configuration 4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FSD" description="Frame Sync Direction">
        <Enum name="FSD_0" start="0" description="Frame sync is generated externally in Slave mode." />
        <Enum name="FSD_1" start="0x1" description="Frame sync is generated internally in Master mode." />
      </BitField>
      <BitField start="1" size="1" name="FSP" description="Frame Sync Polarity">
        <Enum name="FSP_0" start="0" description="Frame sync is active high." />
        <Enum name="FSP_1" start="0x1" description="Frame sync is active low." />
      </BitField>
      <BitField start="2" size="1" name="ONDEM" description="On Demand Mode">
        <Enum name="ONDEM_0" start="0" description="Internal frame sync is generated continuously." />
        <Enum name="ONDEM_1" start="0x1" description="Internal frame sync is generated when the FIFO warning flag is clear." />
      </BitField>
      <BitField start="3" size="1" name="FSE" description="Frame Sync Early">
        <Enum name="FSE_0" start="0" description="Frame sync asserts with the first bit of the frame." />
        <Enum name="FSE_1" start="0x1" description="Frame sync asserts one bit before the first bit of the frame." />
      </BitField>
      <BitField start="4" size="1" name="MF" description="MSB First">
        <Enum name="MF_0" start="0" description="LSB is transmitted first." />
        <Enum name="MF_1" start="0x1" description="MSB is transmitted first." />
      </BitField>
      <BitField start="5" size="1" name="CHMOD" description="Channel Mode">
        <Enum name="CHMOD_0" start="0" description="TDM mode, transmit data pins are tri-stated when slots are masked or channels are disabled." />
        <Enum name="CHMOD_1" start="0x1" description="Output mode, transmit data pins are never tri-stated and will output zero when slots are masked or channels are disabled." />
      </BitField>
      <BitField start="8" size="5" name="SYWD" description="Sync Width" />
      <BitField start="16" size="5" name="FRSZ" description="Frame size" />
      <BitField start="24" size="2" name="FPACK" description="FIFO Packing Mode">
        <Enum name="FPACK_0" start="0" description="FIFO packing is disabled" />
        <Enum name="FPACK_2" start="0x2" description="8-bit FIFO packing is enabled" />
        <Enum name="FPACK_3" start="0x3" description="16-bit FIFO packing is enabled" />
      </BitField>
      <BitField start="26" size="2" name="FCOMB" description="FIFO Combine Mode">
        <Enum name="FCOMB_0" start="0" description="FIFO combine mode disabled." />
        <Enum name="FCOMB_1" start="0x1" description="FIFO combine mode enabled on FIFO reads (from transmit shift registers)." />
        <Enum name="FCOMB_2" start="0x2" description="FIFO combine mode enabled on FIFO writes (by software)." />
        <Enum name="FCOMB_3" start="0x3" description="FIFO combine mode enabled on FIFO reads (from transmit shift registers) and writes (by software)." />
      </BitField>
      <BitField start="28" size="1" name="FCONT" description="FIFO Continue on Error">
        <Enum name="FCONT_0" start="0" description="On FIFO error, the SAI will continue from the start of the next frame after the FIFO error flag has been cleared." />
        <Enum name="FCONT_1" start="0x1" description="On FIFO error, the SAI will continue from the same word that caused the FIFO error to set after the FIFO warning flag has been cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="TCR5" access="Read/Write" description="SAI Transmit Configuration 5 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="5" name="FBT" description="First Bit Shifted" />
      <BitField start="16" size="5" name="W0W" description="Word 0 Width" />
      <BitField start="24" size="5" name="WNW" description="Word N Width" />
    </Register>
    <Register start="+0x20+0" size="4" name="TDR[0]" access="Read/Write" description="SAI Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TDR" description="Transmit Data Register" />
    </Register>
    <Register start="+0x20+4" size="4" name="TDR[1]" access="Read/Write" description="SAI Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TDR" description="Transmit Data Register" />
    </Register>
    <Register start="+0x40+0" size="4" name="TFR[0]" access="ReadOnly" description="SAI Transmit FIFO Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="RFP" description="Read FIFO Pointer" />
      <BitField start="16" size="4" name="WFP" description="Write FIFO Pointer" />
      <BitField start="31" size="1" name="WCP" description="Write Channel Pointer">
        <Enum name="WCP_0" start="0" description="No effect." />
        <Enum name="WCP_1" start="0x1" description="FIFO combine is enabled for FIFO writes and this FIFO will be written on the next FIFO write." />
      </BitField>
    </Register>
    <Register start="+0x40+4" size="4" name="TFR[1]" access="ReadOnly" description="SAI Transmit FIFO Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="RFP" description="Read FIFO Pointer" />
      <BitField start="16" size="4" name="WFP" description="Write FIFO Pointer" />
      <BitField start="31" size="1" name="WCP" description="Write Channel Pointer">
        <Enum name="WCP_0" start="0" description="No effect." />
        <Enum name="WCP_1" start="0x1" description="FIFO combine is enabled for FIFO writes and this FIFO will be written on the next FIFO write." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="TMR" access="Read/Write" description="SAI Transmit Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TWM" description="Transmit Word Mask">
        <Enum name="TWM_0" start="0" description="Word N is enabled." />
        <Enum name="TWM_1" start="0x1" description="Word N is masked. The transmit data pins are tri-stated or drive zero when masked." />
      </BitField>
    </Register>
    <Register start="+0x88" size="4" name="RCSR" access="Read/Write" description="SAI Receive Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FRDE" description="FIFO Request DMA Enable">
        <Enum name="FRDE_0" start="0" description="Disables the DMA request." />
        <Enum name="FRDE_1" start="0x1" description="Enables the DMA request." />
      </BitField>
      <BitField start="1" size="1" name="FWDE" description="FIFO Warning DMA Enable">
        <Enum name="FWDE_0" start="0" description="Disables the DMA request." />
        <Enum name="FWDE_1" start="0x1" description="Enables the DMA request." />
      </BitField>
      <BitField start="8" size="1" name="FRIE" description="FIFO Request Interrupt Enable">
        <Enum name="FRIE_0" start="0" description="Disables the interrupt." />
        <Enum name="FRIE_1" start="0x1" description="Enables the interrupt." />
      </BitField>
      <BitField start="9" size="1" name="FWIE" description="FIFO Warning Interrupt Enable">
        <Enum name="FWIE_0" start="0" description="Disables the interrupt." />
        <Enum name="FWIE_1" start="0x1" description="Enables the interrupt." />
      </BitField>
      <BitField start="10" size="1" name="FEIE" description="FIFO Error Interrupt Enable">
        <Enum name="FEIE_0" start="0" description="Disables the interrupt." />
        <Enum name="FEIE_1" start="0x1" description="Enables the interrupt." />
      </BitField>
      <BitField start="11" size="1" name="SEIE" description="Sync Error Interrupt Enable">
        <Enum name="SEIE_0" start="0" description="Disables interrupt." />
        <Enum name="SEIE_1" start="0x1" description="Enables interrupt." />
      </BitField>
      <BitField start="12" size="1" name="WSIE" description="Word Start Interrupt Enable">
        <Enum name="WSIE_0" start="0" description="Disables interrupt." />
        <Enum name="WSIE_1" start="0x1" description="Enables interrupt." />
      </BitField>
      <BitField start="16" size="1" name="FRF" description="FIFO Request Flag">
        <Enum name="FRF_0" start="0" description="Receive FIFO watermark not reached." />
        <Enum name="FRF_1" start="0x1" description="Receive FIFO watermark has been reached." />
      </BitField>
      <BitField start="17" size="1" name="FWF" description="FIFO Warning Flag">
        <Enum name="FWF_0" start="0" description="No enabled receive FIFO is full." />
        <Enum name="FWF_1" start="0x1" description="Enabled receive FIFO is full." />
      </BitField>
      <BitField start="18" size="1" name="FEF" description="FIFO Error Flag">
        <Enum name="FEF_0" start="0" description="Receive overflow not detected." />
        <Enum name="FEF_1" start="0x1" description="Receive overflow detected." />
      </BitField>
      <BitField start="19" size="1" name="SEF" description="Sync Error Flag">
        <Enum name="SEF_0" start="0" description="Sync error not detected." />
        <Enum name="SEF_1" start="0x1" description="Frame sync error detected." />
      </BitField>
      <BitField start="20" size="1" name="WSF" description="Word Start Flag">
        <Enum name="WSF_0" start="0" description="Start of word not detected." />
        <Enum name="WSF_1" start="0x1" description="Start of word detected." />
      </BitField>
      <BitField start="24" size="1" name="SR" description="Software Reset">
        <Enum name="SR_0" start="0" description="No effect." />
        <Enum name="SR_1" start="0x1" description="Software reset." />
      </BitField>
      <BitField start="25" size="1" name="FR" description="FIFO Reset">
        <Enum name="FR_0" start="0" description="No effect." />
        <Enum name="FR_1" start="0x1" description="FIFO reset." />
      </BitField>
      <BitField start="28" size="1" name="BCE" description="Bit Clock Enable">
        <Enum name="BCE_0" start="0" description="Receive bit clock is disabled." />
        <Enum name="BCE_1" start="0x1" description="Receive bit clock is enabled." />
      </BitField>
      <BitField start="29" size="1" name="DBGE" description="Debug Enable">
        <Enum name="DBGE_0" start="0" description="Receiver is disabled in Debug mode, after completing the current frame." />
        <Enum name="DBGE_1" start="0x1" description="Receiver is enabled in Debug mode." />
      </BitField>
      <BitField start="30" size="1" name="STOPE" description="Stop Enable">
        <Enum name="STOPE_0" start="0" description="Receiver disabled in Stop mode." />
        <Enum name="STOPE_1" start="0x1" description="Receiver enabled in Stop mode." />
      </BitField>
      <BitField start="31" size="1" name="RE" description="Receiver Enable">
        <Enum name="RE_0" start="0" description="Receiver is disabled." />
        <Enum name="RE_1" start="0x1" description="Receiver is enabled, or receiver has been disabled and has not yet reached end of frame." />
      </BitField>
    </Register>
    <Register start="+0x8C" size="4" name="RCR1" access="Read/Write" description="SAI Receive Configuration 1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RFW" description="Receive FIFO Watermark" />
    </Register>
    <Register start="+0x90" size="4" name="RCR2" access="Read/Write" description="SAI Receive Configuration 2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DIV" description="Bit Clock Divide" />
      <BitField start="24" size="1" name="BCD" description="Bit Clock Direction">
        <Enum name="BCD_0" start="0" description="Bit clock is generated externally in Slave mode." />
        <Enum name="BCD_1" start="0x1" description="Bit clock is generated internally in Master mode." />
      </BitField>
      <BitField start="25" size="1" name="BCP" description="Bit Clock Polarity">
        <Enum name="BCP_0" start="0" description="Bit Clock is active high with drive outputs on rising edge and sample inputs on falling edge." />
        <Enum name="BCP_1" start="0x1" description="Bit Clock is active low with drive outputs on falling edge and sample inputs on rising edge." />
      </BitField>
      <BitField start="26" size="2" name="MSEL" description="MCLK Select">
        <Enum name="MSEL_0" start="0" description="Bus Clock selected." />
        <Enum name="MSEL_1" start="0x1" description="Master Clock (MCLK) 1 option selected." />
        <Enum name="MSEL_2" start="0x2" description="Master Clock (MCLK) 2 option selected." />
        <Enum name="MSEL_3" start="0x3" description="Master Clock (MCLK) 3 option selected." />
      </BitField>
      <BitField start="28" size="1" name="BCI" description="Bit Clock Input">
        <Enum name="BCI_0" start="0" description="No effect." />
        <Enum name="BCI_1" start="0x1" description="Internal logic is clocked as if bit clock was externally generated." />
      </BitField>
      <BitField start="29" size="1" name="BCS" description="Bit Clock Swap">
        <Enum name="BCS_0" start="0" description="Use the normal bit clock source." />
        <Enum name="BCS_1" start="0x1" description="Swap the bit clock source." />
      </BitField>
      <BitField start="30" size="2" name="SYNC" description="Synchronous Mode">
        <Enum name="SYNC_0" start="0" description="Asynchronous mode." />
        <Enum name="SYNC_1" start="0x1" description="Synchronous with transmitter." />
        <Enum name="SYNC_2" start="0x2" description="Synchronous with another SAI receiver." />
        <Enum name="SYNC_3" start="0x3" description="Synchronous with another SAI transmitter." />
      </BitField>
    </Register>
    <Register start="+0x94" size="4" name="RCR3" access="Read/Write" description="SAI Receive Configuration 3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="WDFL" description="Word Flag Configuration" />
      <BitField start="16" size="2" name="RCE" description="Receive Channel Enable" />
      <BitField start="24" size="2" name="CFR" description="Channel FIFO Reset" />
    </Register>
    <Register start="+0x98" size="4" name="RCR4" access="Read/Write" description="SAI Receive Configuration 4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FSD" description="Frame Sync Direction">
        <Enum name="FSD_0" start="0" description="Frame Sync is generated externally in Slave mode." />
        <Enum name="FSD_1" start="0x1" description="Frame Sync is generated internally in Master mode." />
      </BitField>
      <BitField start="1" size="1" name="FSP" description="Frame Sync Polarity">
        <Enum name="FSP_0" start="0" description="Frame sync is active high." />
        <Enum name="FSP_1" start="0x1" description="Frame sync is active low." />
      </BitField>
      <BitField start="2" size="1" name="ONDEM" description="On Demand Mode">
        <Enum name="ONDEM_0" start="0" description="Internal frame sync is generated continuously." />
        <Enum name="ONDEM_1" start="0x1" description="Internal frame sync is generated when the FIFO warning flag is clear." />
      </BitField>
      <BitField start="3" size="1" name="FSE" description="Frame Sync Early">
        <Enum name="FSE_0" start="0" description="Frame sync asserts with the first bit of the frame." />
        <Enum name="FSE_1" start="0x1" description="Frame sync asserts one bit before the first bit of the frame." />
      </BitField>
      <BitField start="4" size="1" name="MF" description="MSB First">
        <Enum name="MF_0" start="0" description="LSB is received first." />
        <Enum name="MF_1" start="0x1" description="MSB is received first." />
      </BitField>
      <BitField start="8" size="5" name="SYWD" description="Sync Width" />
      <BitField start="16" size="5" name="FRSZ" description="Frame Size" />
      <BitField start="24" size="2" name="FPACK" description="FIFO Packing Mode">
        <Enum name="FPACK_0" start="0" description="FIFO packing is disabled" />
        <Enum name="FPACK_2" start="0x2" description="8-bit FIFO packing is enabled" />
        <Enum name="FPACK_3" start="0x3" description="16-bit FIFO packing is enabled" />
      </BitField>
      <BitField start="26" size="2" name="FCOMB" description="FIFO Combine Mode">
        <Enum name="FCOMB_0" start="0" description="FIFO combine mode disabled." />
        <Enum name="FCOMB_1" start="0x1" description="FIFO combine mode enabled on FIFO writes (from receive shift registers)." />
        <Enum name="FCOMB_2" start="0x2" description="FIFO combine mode enabled on FIFO reads (by software)." />
        <Enum name="FCOMB_3" start="0x3" description="FIFO combine mode enabled on FIFO writes (from receive shift registers) and reads (by software)." />
      </BitField>
      <BitField start="28" size="1" name="FCONT" description="FIFO Continue on Error">
        <Enum name="FCONT_0" start="0" description="On FIFO error, the SAI will continue from the start of the next frame after the FIFO error flag has been cleared." />
        <Enum name="FCONT_1" start="0x1" description="On FIFO error, the SAI will continue from the same word that caused the FIFO error to set after the FIFO warning flag has been cleared." />
      </BitField>
    </Register>
    <Register start="+0x9C" size="4" name="RCR5" access="Read/Write" description="SAI Receive Configuration 5 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="5" name="FBT" description="First Bit Shifted" />
      <BitField start="16" size="5" name="W0W" description="Word 0 Width" />
      <BitField start="24" size="5" name="WNW" description="Word N Width" />
    </Register>
    <Register start="+0xA0+0" size="4" name="RDR[0]" access="ReadOnly" description="SAI Receive Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RDR" description="Receive Data Register" />
    </Register>
    <Register start="+0xA0+4" size="4" name="RDR[1]" access="ReadOnly" description="SAI Receive Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RDR" description="Receive Data Register" />
    </Register>
    <Register start="+0xC0+0" size="4" name="RFR[0]" access="ReadOnly" description="SAI Receive FIFO Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="RFP" description="Read FIFO Pointer" />
      <BitField start="15" size="1" name="RCP" description="Receive Channel Pointer">
        <Enum name="RCP_0" start="0" description="No effect." />
        <Enum name="RCP_1" start="0x1" description="FIFO combine is enabled for FIFO reads and this FIFO will be read on the next FIFO read." />
      </BitField>
      <BitField start="16" size="4" name="WFP" description="Write FIFO Pointer" />
    </Register>
    <Register start="+0xC0+4" size="4" name="RFR[1]" access="ReadOnly" description="SAI Receive FIFO Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="RFP" description="Read FIFO Pointer" />
      <BitField start="15" size="1" name="RCP" description="Receive Channel Pointer">
        <Enum name="RCP_0" start="0" description="No effect." />
        <Enum name="RCP_1" start="0x1" description="FIFO combine is enabled for FIFO reads and this FIFO will be read on the next FIFO read." />
      </BitField>
      <BitField start="16" size="4" name="WFP" description="Write FIFO Pointer" />
    </Register>
    <Register start="+0xE0" size="4" name="RMR" access="Read/Write" description="SAI Receive Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RWM" description="Receive Word Mask">
        <Enum name="RWM_0" start="0" description="Word N is enabled." />
        <Enum name="RWM_1" start="0x1" description="Word N is masked." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="USDHC0" start="0x4003E000" description="uSDHC">
    <Register start="+0" size="4" name="DS_ADDR" access="Read/Write" description="DMA System Address" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DS_ADDR" description="DS_ADDR" />
    </Register>
    <Register start="+0x4" size="4" name="BLK_ATT" access="Read/Write" description="Block Attributes" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="BLKSIZE" description="Block Size">
        <Enum name="BLKSIZE_0" start="0" description="No data transfer" />
        <Enum name="BLKSIZE_1" start="0x1" description="1 Byte" />
        <Enum name="BLKSIZE_2" start="0x2" description="2 Bytes" />
        <Enum name="BLKSIZE_3" start="0x3" description="3 Bytes" />
        <Enum name="BLKSIZE_4" start="0x4" description="4 Bytes" />
        <Enum name="BLKSIZE_511" start="0x1FF" description="511 Bytes" />
        <Enum name="BLKSIZE_512" start="0x200" description="512 Bytes" />
        <Enum name="BLKSIZE_2048" start="0x800" description="2048 Bytes" />
        <Enum name="BLKSIZE_4096" start="0x1000" description="4096 Bytes" />
      </BitField>
      <BitField start="16" size="16" name="BLKCNT" description="Block Count">
        <Enum name="BLKCNT_0" start="0" description="Stop Count" />
        <Enum name="BLKCNT_1" start="0x1" description="1 block" />
        <Enum name="BLKCNT_2" start="0x2" description="2 blocks" />
        <Enum name="BLKCNT_65535" start="0xFFFF" description="65535 blocks" />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="CMD_ARG" access="Read/Write" description="Command Argument" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CMDARG" description="Command Argument" />
    </Register>
    <Register start="+0xC" size="4" name="CMD_XFR_TYP" access="Read/Write" description="Command Transfer Type" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="2" name="RSPTYP" description="Response Type Select">
        <Enum name="RSPTYP_0" start="0" description="No Response" />
        <Enum name="RSPTYP_1" start="0x1" description="Response Length 136" />
        <Enum name="RSPTYP_2" start="0x2" description="Response Length 48" />
        <Enum name="RSPTYP_3" start="0x3" description="Response Length 48, check Busy after response" />
      </BitField>
      <BitField start="19" size="1" name="CCCEN" description="Command CRC Check Enable">
        <Enum name="CCCEN_0" start="0" description="Disable" />
        <Enum name="CCCEN_1" start="0x1" description="Enable" />
      </BitField>
      <BitField start="20" size="1" name="CICEN" description="Command Index Check Enable">
        <Enum name="CICEN_0" start="0" description="Disable" />
        <Enum name="CICEN_1" start="0x1" description="Enable" />
      </BitField>
      <BitField start="21" size="1" name="DPSEL" description="Data Present Select">
        <Enum name="DPSEL_0" start="0" description="No Data Present" />
        <Enum name="DPSEL_1" start="0x1" description="Data Present" />
      </BitField>
      <BitField start="22" size="2" name="CMDTYP" description="Command Type">
        <Enum name="CMDTYP_0" start="0" description="Normal Other commands" />
        <Enum name="CMDTYP_1" start="0x1" description="Suspend CMD52 for writing Bus Suspend in CCCR" />
        <Enum name="CMDTYP_2" start="0x2" description="Resume CMD52 for writing Function Select in CCCR" />
        <Enum name="CMDTYP_3" start="0x3" description="Abort CMD12, CMD52 for writing I/O Abort in CCCR" />
      </BitField>
      <BitField start="24" size="6" name="CMDINX" description="Command Index" />
    </Register>
    <Register start="+0x10" size="4" name="CMD_RSP0" access="ReadOnly" description="Command Response0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CMDRSP0" description="Command Response 0" />
    </Register>
    <Register start="+0x14" size="4" name="CMD_RSP1" access="ReadOnly" description="Command Response1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CMDRSP1" description="Command Response 1" />
    </Register>
    <Register start="+0x18" size="4" name="CMD_RSP2" access="ReadOnly" description="Command Response2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CMDRSP2" description="Command Response 2" />
    </Register>
    <Register start="+0x1C" size="4" name="CMD_RSP3" access="ReadOnly" description="Command Response3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CMDRSP3" description="Command Response 3" />
    </Register>
    <Register start="+0x20" size="4" name="DATA_BUFF_ACC_PORT" access="Read/Write" description="Data Buffer Access Port" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATCONT" description="Data Content" />
    </Register>
    <Register start="+0x24" size="4" name="PRES_STATE" access="ReadOnly" description="Present State" reset_value="0x8080" reset_mask="0x72FFFF">
      <BitField start="0" size="1" name="CIHB" description="Command Inhibit (CMD)">
        <Enum name="CIHB_0" start="0" description="Can issue command using only CMD line" />
        <Enum name="CIHB_1" start="0x1" description="Cannot issue command" />
      </BitField>
      <BitField start="1" size="1" name="CDIHB" description="Command Inhibit (DATA)">
        <Enum name="CDIHB_0" start="0" description="Can issue command which uses the DATA line" />
        <Enum name="CDIHB_1" start="0x1" description="Cannot issue command which uses the DATA line" />
      </BitField>
      <BitField start="2" size="1" name="DLA" description="Data Line Active">
        <Enum name="DLA_0" start="0" description="DATA Line Inactive" />
        <Enum name="DLA_1" start="0x1" description="DATA Line Active" />
      </BitField>
      <BitField start="3" size="1" name="SDSTB" description="SD Clock Stable">
        <Enum name="SDSTB_0" start="0" description="Clock is changing frequency and not stable." />
        <Enum name="SDSTB_1" start="0x1" description="Clock is stable." />
      </BitField>
      <BitField start="4" size="1" name="IPGOFF" description="IPG_CLK Gated Off Internally">
        <Enum name="IPGOFF_0" start="0" description="IPG_CLK is active." />
        <Enum name="IPGOFF_1" start="0x1" description="IPG_CLK is gated off." />
      </BitField>
      <BitField start="5" size="1" name="HCKOFF" description="HCLK Gated Off Internally">
        <Enum name="HCKOFF_0" start="0" description="HCLK is active." />
        <Enum name="HCKOFF_1" start="0x1" description="HCLK is gated off." />
      </BitField>
      <BitField start="6" size="1" name="PEROFF" description="IPG_PERCLK Gated Off Internally">
        <Enum name="PEROFF_0" start="0" description="IPG_PERCLK is active." />
        <Enum name="PEROFF_1" start="0x1" description="IPG_PERCLK is gated off." />
      </BitField>
      <BitField start="7" size="1" name="SDOFF" description="SD Clock Gated Off Internally">
        <Enum name="SDOFF_0" start="0" description="SD Clock is active." />
        <Enum name="SDOFF_1" start="0x1" description="SD Clock is gated off." />
      </BitField>
      <BitField start="8" size="1" name="WTA" description="Write Transfer Active">
        <Enum name="WTA_0" start="0" description="No valid data" />
        <Enum name="WTA_1" start="0x1" description="Transferring data" />
      </BitField>
      <BitField start="9" size="1" name="RTA" description="Read Transfer Active">
        <Enum name="RTA_0" start="0" description="No valid data" />
        <Enum name="RTA_1" start="0x1" description="Transferring data" />
      </BitField>
      <BitField start="10" size="1" name="BWEN" description="Buffer Write Enable">
        <Enum name="BWEN_0" start="0" description="Write disable" />
        <Enum name="BWEN_1" start="0x1" description="Write enable" />
      </BitField>
      <BitField start="11" size="1" name="BREN" description="Buffer Read Enable">
        <Enum name="BREN_0" start="0" description="Read disable" />
        <Enum name="BREN_1" start="0x1" description="Read enable" />
      </BitField>
      <BitField start="16" size="1" name="CINST" description="Card Inserted">
        <Enum name="CINST_0" start="0" description="Power on Reset or No Card" />
        <Enum name="CINST_1" start="0x1" description="Card Inserted" />
      </BitField>
      <BitField start="18" size="1" name="CDPL" description="Card Detect Pin Level">
        <Enum name="CDPL_0" start="0" description="No card present (CD_B = 1)" />
        <Enum name="CDPL_1" start="0x1" description="Card present (CD_B = 0)" />
      </BitField>
      <BitField start="19" size="1" name="WPSPL" description="Write Protect Switch Pin Level">
        <Enum name="WPSPL_0" start="0" description="Write protected (WP = 1)" />
        <Enum name="WPSPL_1" start="0x1" description="Write enabled (WP = 0)" />
      </BitField>
      <BitField start="23" size="1" name="CLSL" description="CMD Line Signal Level" />
      <BitField start="24" size="8" name="DLSL" description="DATA[7:0] Line Signal Level">
        <Enum name="DATA0" start="0" description="Data 0 line signal level" />
        <Enum name="DATA1" start="0x1" description="Data 1 line signal level" />
        <Enum name="DATA2" start="0x2" description="Data 2 line signal level" />
        <Enum name="DATA3" start="0x3" description="Data 3 line signal level" />
        <Enum name="DATA4" start="0x4" description="Data 4 line signal level" />
        <Enum name="DATA5" start="0x5" description="Data 5 line signal level" />
        <Enum name="DATA6" start="0x6" description="Data 6 line signal level" />
        <Enum name="DATA7" start="0x7" description="Data 7 line signal level" />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="PROT_CTRL" access="Read/Write" description="Protocol Control" reset_value="0x8800020" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCTL" description="LED Control">
        <Enum name="LCTL_0" start="0" description="LED off" />
        <Enum name="LCTL_1" start="0x1" description="LED on" />
      </BitField>
      <BitField start="1" size="2" name="DTW" description="Data Transfer Width">
        <Enum name="DTW_0" start="0" description="1-bit mode" />
        <Enum name="DTW_1" start="0x1" description="4-bit mode" />
        <Enum name="DTW_2" start="0x2" description="8-bit mode" />
      </BitField>
      <BitField start="3" size="1" name="D3CD" description="DATA3 as Card Detection Pin">
        <Enum name="D3CD_0" start="0" description="DATA3 does not monitor Card Insertion" />
        <Enum name="D3CD_1" start="0x1" description="DATA3 as Card Detection Pin" />
      </BitField>
      <BitField start="4" size="2" name="EMODE" description="Endian Mode">
        <Enum name="EMODE_0" start="0" description="Big Endian Mode" />
        <Enum name="EMODE_1" start="0x1" description="Half Word Big Endian Mode" />
        <Enum name="EMODE_2" start="0x2" description="Little Endian Mode" />
      </BitField>
      <BitField start="6" size="1" name="CDTL" description="Card Detect Test Level">
        <Enum name="CDTL_0" start="0" description="Card Detect Test Level is 0, no card inserted" />
        <Enum name="CDTL_1" start="0x1" description="Card Detect Test Level is 1, card inserted" />
      </BitField>
      <BitField start="7" size="1" name="CDSS" description="Card Detect Signal Selection">
        <Enum name="CDSS_0" start="0" description="Card Detection Level is selected (for normal purpose)." />
        <Enum name="CDSS_1" start="0x1" description="Card Detection Test Level is selected (for test purpose)." />
      </BitField>
      <BitField start="8" size="2" name="DMASEL" description="DMA Select">
        <Enum name="DMASEL_0" start="0" description="No DMA or Simple DMA is selected" />
        <Enum name="DMASEL_1" start="0x1" description="ADMA1 is selected" />
        <Enum name="DMASEL_2" start="0x2" description="ADMA2 is selected" />
      </BitField>
      <BitField start="16" size="1" name="SABGREQ" description="Stop At Block Gap Request">
        <Enum name="SABGREQ_0" start="0" description="Transfer" />
        <Enum name="SABGREQ_1" start="0x1" description="Stop" />
      </BitField>
      <BitField start="17" size="1" name="CREQ" description="Continue Request">
        <Enum name="CREQ_0" start="0" description="No effect" />
        <Enum name="CREQ_1" start="0x1" description="Restart" />
      </BitField>
      <BitField start="18" size="1" name="RWCTL" description="Read Wait Control">
        <Enum name="RWCTL_0" start="0" description="Disable Read Wait Control, and stop SD Clock at block gap when SABGREQ bit is set" />
        <Enum name="RWCTL_1" start="0x1" description="Enable Read Wait Control, and assert Read Wait without stopping SD Clock at block gap when SABGREQ bit is set" />
      </BitField>
      <BitField start="19" size="1" name="IABG" description="Interrupt At Block Gap">
        <Enum name="IABG_0" start="0" description="Disabled" />
        <Enum name="IABG_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="20" size="1" name="RD_DONE_NO_8CLK" description="RD_DONE_NO_8CLK" />
      <BitField start="24" size="1" name="WECINT" description="Wakeup Event Enable On Card Interrupt">
        <Enum name="WECINT_0" start="0" description="Disable" />
        <Enum name="WECINT_1" start="0x1" description="Enable" />
      </BitField>
      <BitField start="25" size="1" name="WECINS" description="Wakeup Event Enable On SD Card Insertion">
        <Enum name="WECINS_0" start="0" description="Disable" />
        <Enum name="WECINS_1" start="0x1" description="Enable" />
      </BitField>
      <BitField start="26" size="1" name="WECRM" description="Wakeup Event Enable On SD Card Removal">
        <Enum name="WECRM_0" start="0" description="Disable" />
        <Enum name="WECRM_1" start="0x1" description="Enable" />
      </BitField>
      <BitField start="27" size="3" name="BURST_LEN_EN" description="BURST length enable for INCR, INCR4 / INCR8 / INCR16, INCR4-WRAP / INCR8-WRAP / INCR16-WRAP">
        <Enum name="BURST_LEN_EN_1" start="0bxx1" description="Burst length is enabled for INCR" />
      </BitField>
      <BitField start="30" size="1" name="NON_EXACT_BLK_RD" description="NON_EXACT_BLK_RD">
        <Enum name="NON_EXACT_BLK_RD_0" start="0" description="The block read is exact block read. Host driver doesn't need to issue abort command to terminate this multi-block read." />
        <Enum name="NON_EXACT_BLK_RD_1" start="0x1" description="The block read is non-exact block read. Host driver needs to issue abort command to terminate this multi-block read." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="SYS_CTRL" access="Read/Write" description="System Control" reset_value="0x80800F" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="4" name="DVS" description="Divisor">
        <Enum name="DVS_0" start="0" description="Divide-by-1" />
        <Enum name="DVS_1" start="0x1" description="Divide-by-2" />
        <Enum name="DVS_14" start="0xE" description="Divide-by-15" />
        <Enum name="DVS_15" start="0xF" description="Divide-by-16" />
      </BitField>
      <BitField start="8" size="8" name="SDCLKFS" description="SDCLK Frequency Select" />
      <BitField start="16" size="4" name="DTOCV" description="Data Timeout Counter Value">
        <Enum name="DTOCV_0" start="0" description="SDCLK x 2 14" />
        <Enum name="DTOCV_1" start="0x1" description="SDCLK x 2 15" />
        <Enum name="DTOCV_13" start="0xD" description="SDCLK x 2 27" />
        <Enum name="DTOCV_14" start="0xE" description="SDCLK x 2 28" />
        <Enum name="DTOCV_15" start="0xF" description="SDCLK x 2 29" />
      </BitField>
      <BitField start="23" size="1" name="IPP_RST_N" description="IPP_RST_N" />
      <BitField start="24" size="1" name="RSTA" description="Software Reset For ALL">
        <Enum name="RSTA_0" start="0" description="No Reset" />
        <Enum name="RSTA_1" start="0x1" description="Reset" />
      </BitField>
      <BitField start="25" size="1" name="RSTC" description="Software Reset For CMD Line">
        <Enum name="RSTC_0" start="0" description="No Reset" />
        <Enum name="RSTC_1" start="0x1" description="Reset" />
      </BitField>
      <BitField start="26" size="1" name="RSTD" description="Software Reset For DATA Line">
        <Enum name="RSTD_0" start="0" description="No Reset" />
        <Enum name="RSTD_1" start="0x1" description="Reset" />
      </BitField>
      <BitField start="27" size="1" name="INITA" description="Initialization Active" />
    </Register>
    <Register start="+0x30" size="4" name="INT_STATUS" access="Read/Write" description="Interrupt Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC" description="Command Complete">
        <Enum name="CC_0" start="0" description="Command not complete" />
        <Enum name="CC_1" start="0x1" description="Command complete" />
      </BitField>
      <BitField start="1" size="1" name="TC" description="Transfer Complete">
        <Enum name="TC_0" start="0" description="Transfer not complete" />
        <Enum name="TC_1" start="0x1" description="Transfer complete" />
      </BitField>
      <BitField start="2" size="1" name="BGE" description="Block Gap Event">
        <Enum name="BGE_0" start="0" description="No block gap event" />
        <Enum name="BGE_1" start="0x1" description="Transaction stopped at block gap" />
      </BitField>
      <BitField start="3" size="1" name="DINT" description="DMA Interrupt">
        <Enum name="DINT_0" start="0" description="No DMA Interrupt" />
        <Enum name="DINT_1" start="0x1" description="DMA Interrupt is generated" />
      </BitField>
      <BitField start="4" size="1" name="BWR" description="Buffer Write Ready">
        <Enum name="BWR_0" start="0" description="Not ready to write buffer" />
        <Enum name="BWR_1" start="0x1" description="Ready to write buffer:" />
      </BitField>
      <BitField start="5" size="1" name="BRR" description="Buffer Read Ready">
        <Enum name="BRR_0" start="0" description="Not ready to read buffer" />
        <Enum name="BRR_1" start="0x1" description="Ready to read buffer" />
      </BitField>
      <BitField start="6" size="1" name="CINS" description="Card Insertion">
        <Enum name="CINS_0" start="0" description="Card state unstable or removed" />
        <Enum name="CINS_1" start="0x1" description="Card inserted" />
      </BitField>
      <BitField start="7" size="1" name="CRM" description="Card Removal">
        <Enum name="CRM_0" start="0" description="Card state unstable or inserted" />
        <Enum name="CRM_1" start="0x1" description="Card removed" />
      </BitField>
      <BitField start="8" size="1" name="CINT" description="Card Interrupt">
        <Enum name="CINT_0" start="0" description="No Card Interrupt" />
        <Enum name="CINT_1" start="0x1" description="Generate Card Interrupt" />
      </BitField>
      <BitField start="16" size="1" name="CTOE" description="Command Timeout Error">
        <Enum name="CTOE_0" start="0" description="No Error" />
        <Enum name="CTOE_1" start="0x1" description="Time out" />
      </BitField>
      <BitField start="17" size="1" name="CCE" description="Command CRC Error">
        <Enum name="CCE_0" start="0" description="No Error" />
        <Enum name="CCE_1" start="0x1" description="CRC Error Generated." />
      </BitField>
      <BitField start="18" size="1" name="CEBE" description="Command End Bit Error">
        <Enum name="CEBE_0" start="0" description="No Error" />
        <Enum name="CEBE_1" start="0x1" description="End Bit Error Generated" />
      </BitField>
      <BitField start="19" size="1" name="CIE" description="Command Index Error">
        <Enum name="CIE_0" start="0" description="No Error" />
        <Enum name="CIE_1" start="0x1" description="Error" />
      </BitField>
      <BitField start="20" size="1" name="DTOE" description="Data Timeout Error">
        <Enum name="DTOE_0" start="0" description="No Error" />
        <Enum name="DTOE_1" start="0x1" description="Time out" />
      </BitField>
      <BitField start="21" size="1" name="DCE" description="Data CRC Error">
        <Enum name="DCE_0" start="0" description="No Error" />
        <Enum name="DCE_1" start="0x1" description="Error" />
      </BitField>
      <BitField start="22" size="1" name="DEBE" description="Data End Bit Error">
        <Enum name="DEBE_0" start="0" description="No Error" />
        <Enum name="DEBE_1" start="0x1" description="Error" />
      </BitField>
      <BitField start="24" size="1" name="AC12E" description="Auto CMD12 Error">
        <Enum name="AC12E_0" start="0" description="No Error" />
        <Enum name="AC12E_1" start="0x1" description="Error" />
      </BitField>
      <BitField start="28" size="1" name="DMAE" description="DMA Error">
        <Enum name="DMAE_0" start="0" description="No Error" />
        <Enum name="DMAE_1" start="0x1" description="Error" />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="INT_STATUS_EN" access="Read/Write" description="Interrupt Status Enable" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCSEN" description="Command Complete Status Enable">
        <Enum name="CCSEN_0" start="0" description="Masked" />
        <Enum name="CCSEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCSEN" description="Transfer Complete Status Enable">
        <Enum name="TCSEN_0" start="0" description="Masked" />
        <Enum name="TCSEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="2" size="1" name="BGESEN" description="Block Gap Event Status Enable">
        <Enum name="BGESEN_0" start="0" description="Masked" />
        <Enum name="BGESEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="3" size="1" name="DINTSEN" description="DMA Interrupt Status Enable">
        <Enum name="DINTSEN_0" start="0" description="Masked" />
        <Enum name="DINTSEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="4" size="1" name="BWRSEN" description="Buffer Write Ready Status Enable">
        <Enum name="BWRSEN_0" start="0" description="Masked" />
        <Enum name="BWRSEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="5" size="1" name="BRRSEN" description="Buffer Read Ready Status Enable">
        <Enum name="BRRSEN_0" start="0" description="Masked" />
        <Enum name="BRRSEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="6" size="1" name="CINSSEN" description="Card Insertion Status Enable">
        <Enum name="CINSSEN_0" start="0" description="Masked" />
        <Enum name="CINSSEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="7" size="1" name="CRMSEN" description="Card Removal Status Enable">
        <Enum name="CRMSEN_0" start="0" description="Masked" />
        <Enum name="CRMSEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="8" size="1" name="CINTSEN" description="Card Interrupt Status Enable">
        <Enum name="CINTSEN_0" start="0" description="Masked" />
        <Enum name="CINTSEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="16" size="1" name="CTOESEN" description="Command Timeout Error Status Enable">
        <Enum name="CTOESEN_0" start="0" description="Masked" />
        <Enum name="CTOESEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="17" size="1" name="CCESEN" description="Command CRC Error Status Enable">
        <Enum name="CCESEN_0" start="0" description="Masked" />
        <Enum name="CCESEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="18" size="1" name="CEBESEN" description="Command End Bit Error Status Enable">
        <Enum name="CEBESEN_0" start="0" description="Masked" />
        <Enum name="CEBESEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="19" size="1" name="CIESEN" description="Command Index Error Status Enable">
        <Enum name="CIESEN_0" start="0" description="Masked" />
        <Enum name="CIESEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="20" size="1" name="DTOESEN" description="Data Timeout Error Status Enable">
        <Enum name="DTOESEN_0" start="0" description="Masked" />
        <Enum name="DTOESEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="21" size="1" name="DCESEN" description="Data CRC Error Status Enable">
        <Enum name="DCESEN_0" start="0" description="Masked" />
        <Enum name="DCESEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="22" size="1" name="DEBESEN" description="Data End Bit Error Status Enable">
        <Enum name="DEBESEN_0" start="0" description="Masked" />
        <Enum name="DEBESEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="24" size="1" name="AC12ESEN" description="Auto CMD12 Error Status Enable">
        <Enum name="AC12ESEN_0" start="0" description="Masked" />
        <Enum name="AC12ESEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="28" size="1" name="DMAESEN" description="DMA Error Status Enable">
        <Enum name="DMAESEN_0" start="0" description="Masked" />
        <Enum name="DMAESEN_1" start="0x1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="INT_SIGNAL_EN" access="Read/Write" description="Interrupt Signal Enable" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCIEN" description="Command Complete Interrupt Enable">
        <Enum name="CCIEN_0" start="0" description="Masked" />
        <Enum name="CCIEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIEN" description="Transfer Complete Interrupt Enable">
        <Enum name="TCIEN_0" start="0" description="Masked" />
        <Enum name="TCIEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="2" size="1" name="BGEIEN" description="Block Gap Event Interrupt Enable">
        <Enum name="BGEIEN_0" start="0" description="Masked" />
        <Enum name="BGEIEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="3" size="1" name="DINTIEN" description="DMA Interrupt Enable">
        <Enum name="DINTIEN_0" start="0" description="Masked" />
        <Enum name="DINTIEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="4" size="1" name="BWRIEN" description="Buffer Write Ready Interrupt Enable">
        <Enum name="BWRIEN_0" start="0" description="Masked" />
        <Enum name="BWRIEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="5" size="1" name="BRRIEN" description="Buffer Read Ready Interrupt Enable">
        <Enum name="BRRIEN_0" start="0" description="Masked" />
        <Enum name="BRRIEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="6" size="1" name="CINSIEN" description="Card Insertion Interrupt Enable">
        <Enum name="CINSIEN_0" start="0" description="Masked" />
        <Enum name="CINSIEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="7" size="1" name="CRMIEN" description="Card Removal Interrupt Enable">
        <Enum name="CRMIEN_0" start="0" description="Masked" />
        <Enum name="CRMIEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="8" size="1" name="CINTIEN" description="Card Interrupt Interrupt Enable">
        <Enum name="CINTIEN_0" start="0" description="Masked" />
        <Enum name="CINTIEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="16" size="1" name="CTOEIEN" description="Command Timeout Error Interrupt Enable">
        <Enum name="CTOEIEN_0" start="0" description="Masked" />
        <Enum name="CTOEIEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="17" size="1" name="CCEIEN" description="Command CRC Error Interrupt Enable">
        <Enum name="CCEIEN_0" start="0" description="Masked" />
        <Enum name="CCEIEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="18" size="1" name="CEBEIEN" description="Command End Bit Error Interrupt Enable">
        <Enum name="CEBEIEN_0" start="0" description="Masked" />
        <Enum name="CEBEIEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="19" size="1" name="CIEIEN" description="Command Index Error Interrupt Enable">
        <Enum name="CIEIEN_0" start="0" description="Masked" />
        <Enum name="CIEIEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="20" size="1" name="DTOEIEN" description="Data Timeout Error Interrupt Enable">
        <Enum name="DTOEIEN_0" start="0" description="Masked" />
        <Enum name="DTOEIEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="21" size="1" name="DCEIEN" description="Data CRC Error Interrupt Enable">
        <Enum name="DCEIEN_0" start="0" description="Masked" />
        <Enum name="DCEIEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="22" size="1" name="DEBEIEN" description="Data End Bit Error Interrupt Enable">
        <Enum name="DEBEIEN_0" start="0" description="Masked" />
        <Enum name="DEBEIEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="24" size="1" name="AC12EIEN" description="Auto CMD12 Error Interrupt Enable">
        <Enum name="AC12EIEN_0" start="0" description="Masked" />
        <Enum name="AC12EIEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="28" size="1" name="DMAEIEN" description="DMA Error Interrupt Enable">
        <Enum name="DMAEIEN_0" start="0" description="Masked" />
        <Enum name="DMAEIEN_1" start="0x1" description="Enable" />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="AUTOCMD12_ERR_STATUS" access="ReadOnly" description="Auto CMD12 Error Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="AC12NE" description="Auto CMD12 Not Executed">
        <Enum name="AC12NE_0" start="0" description="Executed" />
        <Enum name="AC12NE_1" start="0x1" description="Not executed" />
      </BitField>
      <BitField start="1" size="1" name="AC12TOE" description="Auto CMD12 / 23 Timeout Error">
        <Enum name="AC12TOE_0" start="0" description="No error" />
        <Enum name="AC12TOE_1" start="0x1" description="Time out" />
      </BitField>
      <BitField start="2" size="1" name="AC12EBE" description="Auto CMD12 / 23 End Bit Error">
        <Enum name="AC12EBE_0" start="0" description="No error" />
        <Enum name="AC12EBE_1" start="0x1" description="End Bit Error Generated" />
      </BitField>
      <BitField start="3" size="1" name="AC12CE" description="Auto CMD12 / 23 CRC Error">
        <Enum name="AC12CE_0" start="0" description="No CRC error" />
        <Enum name="AC12CE_1" start="0x1" description="CRC Error Met in Auto CMD12/23 Response" />
      </BitField>
      <BitField start="4" size="1" name="AC12IE" description="Auto CMD12 / 23 Index Error">
        <Enum name="AC12IE_0" start="0" description="No error" />
        <Enum name="AC12IE_1" start="0x1" description="Error, the CMD index in response is not CMD12/23" />
      </BitField>
      <BitField start="7" size="1" name="CNIBAC12E" description="Command Not Issued By Auto CMD12 Error">
        <Enum name="CNIBAC12E_0" start="0" description="No error" />
        <Enum name="CNIBAC12E_1" start="0x1" description="Not Issued" />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="HOST_CTRL_CAP" access="ReadOnly" description="Host Controller Capabilities" reset_value="0x7F30000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="DDR50_SUPPORT" description="DDR50 support" />
      <BitField start="16" size="3" name="MBL" description="Max Block Length">
        <Enum name="MBL_0" start="0" description="512 bytes" />
        <Enum name="MBL_1" start="0x1" description="1024 bytes" />
        <Enum name="MBL_2" start="0x2" description="2048 bytes" />
        <Enum name="MBL_3" start="0x3" description="4096 bytes" />
      </BitField>
      <BitField start="20" size="1" name="ADMAS" description="ADMA Support">
        <Enum name="ADMAS_0" start="0" description="Advanced DMA Not supported" />
        <Enum name="ADMAS_1" start="0x1" description="Advanced DMA Supported" />
      </BitField>
      <BitField start="21" size="1" name="HSS" description="High Speed Support">
        <Enum name="HSS_0" start="0" description="High Speed Not Supported" />
        <Enum name="HSS_1" start="0x1" description="High Speed Supported" />
      </BitField>
      <BitField start="22" size="1" name="DMAS" description="DMA Support">
        <Enum name="DMAS_0" start="0" description="DMA not supported" />
        <Enum name="DMAS_1" start="0x1" description="DMA Supported" />
      </BitField>
      <BitField start="23" size="1" name="SRS" description="Suspend / Resume Support">
        <Enum name="SRS_0" start="0" description="Not supported" />
        <Enum name="SRS_1" start="0x1" description="Supported" />
      </BitField>
      <BitField start="24" size="1" name="VS33" description="Voltage Support 3.3V">
        <Enum name="VS33_0" start="0" description="3.3V not supported" />
        <Enum name="VS33_1" start="0x1" description="3.3V supported" />
      </BitField>
      <BitField start="25" size="1" name="VS30" description="Voltage Support 3.0 V">
        <Enum name="VS30_0" start="0" description="3.0V not supported" />
        <Enum name="VS30_1" start="0x1" description="3.0V supported" />
      </BitField>
      <BitField start="26" size="1" name="VS18" description="Voltage Support 1.8 V">
        <Enum name="VS18_0" start="0" description="1.8V not supported" />
        <Enum name="VS18_1" start="0x1" description="1.8V supported" />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="WTMK_LVL" access="Read/Write" description="Watermark Level" reset_value="0x8100810" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RD_WML" description="Read Watermark Level" />
      <BitField start="8" size="5" name="RD_BRST_LEN" description="Read Burst Length Due to system restriction, the actual burst length may not exceed 16." />
      <BitField start="16" size="8" name="WR_WML" description="Write Watermark Level" />
      <BitField start="24" size="5" name="WR_BRST_LEN" description="Write Burst Length Due to system restriction, the actual burst length may not exceed 16." />
    </Register>
    <Register start="+0x48" size="4" name="MIX_CTRL" access="Read/Write" description="Mixer Control" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMAEN" description="DMA Enable">
        <Enum name="DMAEN_0" start="0" description="Disable" />
        <Enum name="DMAEN_1" start="0x1" description="Enable" />
      </BitField>
      <BitField start="1" size="1" name="BCEN" description="Block Count Enable">
        <Enum name="BCEN_0" start="0" description="Disable" />
        <Enum name="BCEN_1" start="0x1" description="Enable" />
      </BitField>
      <BitField start="2" size="1" name="AC12EN" description="Auto CMD12 Enable">
        <Enum name="AC12EN_0" start="0" description="Disable" />
        <Enum name="AC12EN_1" start="0x1" description="Enable" />
      </BitField>
      <BitField start="3" size="1" name="DDR_EN" description="Dual Data Rate mode selection" />
      <BitField start="4" size="1" name="DTDSEL" description="Data Transfer Direction Select">
        <Enum name="DTDSEL_0" start="0" description="Write (Host to Card)" />
        <Enum name="DTDSEL_1" start="0x1" description="Read (Card to Host)" />
      </BitField>
      <BitField start="5" size="1" name="MSBSEL" description="Multi / Single Block Select">
        <Enum name="MSBSEL_0" start="0" description="Single Block" />
        <Enum name="MSBSEL_1" start="0x1" description="Multiple Blocks" />
      </BitField>
      <BitField start="6" size="1" name="NIBBLE_POS" description="NIBBLE_POS" />
      <BitField start="7" size="1" name="AC23EN" description="Auto CMD23 Enable" />
    </Register>
    <Register start="+0x50" size="4" name="FORCE_EVENT" access="Read/Write" description="Force Event" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FEVTAC12NE" description="Force Event Auto Command 12 Not Executed" />
      <BitField start="1" size="1" name="FEVTAC12TOE" description="Force Event Auto Command 12 Time Out Error" />
      <BitField start="2" size="1" name="FEVTAC12CE" description="Force Event Auto Command 12 CRC Error" />
      <BitField start="3" size="1" name="FEVTAC12EBE" description="Force Event Auto Command 12 End Bit Error" />
      <BitField start="4" size="1" name="FEVTAC12IE" description="Force Event Auto Command 12 Index Error" />
      <BitField start="7" size="1" name="FEVTCNIBAC12E" description="Force Event Command Not Executed By Auto Command 12 Error" />
      <BitField start="16" size="1" name="FEVTCTOE" description="Force Event Command Time Out Error" />
      <BitField start="17" size="1" name="FEVTCCE" description="Force Event Command CRC Error" />
      <BitField start="18" size="1" name="FEVTCEBE" description="Force Event Command End Bit Error" />
      <BitField start="19" size="1" name="FEVTCIE" description="Force Event Command Index Error" />
      <BitField start="20" size="1" name="FEVTDTOE" description="Force Event Data Time Out Error" />
      <BitField start="21" size="1" name="FEVTDCE" description="Force Event Data CRC Error" />
      <BitField start="22" size="1" name="FEVTDEBE" description="Force Event Data End Bit Error" />
      <BitField start="24" size="1" name="FEVTAC12E" description="Force Event Auto Command 12 Error" />
      <BitField start="28" size="1" name="FEVTDMAE" description="Force Event DMA Error" />
      <BitField start="31" size="1" name="FEVTCINT" description="Force Event Card Interrupt" />
    </Register>
    <Register start="+0x54" size="4" name="ADMA_ERR_STATUS" access="ReadOnly" description="ADMA Error Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ADMAES" description="ADMA Error State (when ADMA Error is occurred)" />
      <BitField start="2" size="1" name="ADMALME" description="ADMA Length Mismatch Error">
        <Enum name="ADMALME_0" start="0" description="No Error" />
        <Enum name="ADMALME_1" start="0x1" description="Error" />
      </BitField>
      <BitField start="3" size="1" name="ADMADCE" description="ADMA Descriptor Error">
        <Enum name="ADMADCE_0" start="0" description="No Error" />
        <Enum name="ADMADCE_1" start="0x1" description="Error" />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="ADMA_SYS_ADDR" access="Read/Write" description="ADMA System Address" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="30" name="ADS_ADDR" description="ADMA System Address" />
    </Register>
    <Register start="+0xC0" size="4" name="VEND_SPEC" access="Read/Write" description="Vendor Specific Register" reset_value="0x20007809" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="VSELECT" description="Voltage Selection">
        <Enum name="VSELECT_0" start="0" description="Change the voltage to high voltage range, around 3.0 V" />
        <Enum name="VSELECT_1" start="0x1" description="Change the voltage to low voltage range, around 1.8 V" />
      </BitField>
      <BitField start="2" size="1" name="CONFLICT_CHK_EN" description="Conflict check enable.">
        <Enum name="CONFLICT_CHK_EN_0" start="0" description="Conflict check disable" />
        <Enum name="CONFLICT_CHK_EN_1" start="0x1" description="Conflict check enable" />
      </BitField>
      <BitField start="3" size="1" name="AC12_WR_CHKBUSY_EN" description="AC12_WR_CHKBUSY_EN">
        <Enum name="AC12_WR_CHKBUSY_EN_0" start="0" description="Do not check busy after auto CMD12 for write data packet" />
        <Enum name="AC12_WR_CHKBUSY_EN_1" start="0x1" description="Check busy after auto CMD12 for write data packet" />
      </BitField>
      <BitField start="8" size="1" name="FRC_SDCLK_ON" description="FRC_SDCLK_ON">
        <Enum name="FRC_SDCLK_ON_0" start="0" description="CLK active or inactive is fully controlled by the hardware." />
        <Enum name="FRC_SDCLK_ON_1" start="0x1" description="Force CLK active." />
      </BitField>
      <BitField start="15" size="1" name="CRC_CHK_DIS" description="CRC Check Disable">
        <Enum name="CRC_CHK_DIS_0" start="0" description="Check CRC16 for every read data packet and check CRC bits for every write data packet" />
        <Enum name="CRC_CHK_DIS_1" start="0x1" description="Ignore CRC16 check for every read data packet and ignore CRC bits check for every write data packet" />
      </BitField>
      <BitField start="31" size="1" name="CMD_BYTE_EN" description="CMD_BYTE_EN">
        <Enum name="CMD_BYTE_EN_0" start="0" description="Disable" />
        <Enum name="CMD_BYTE_EN_1" start="0x1" description="Enable" />
      </BitField>
    </Register>
    <Register start="+0xC4" size="4" name="MMC_BOOT" access="Read/Write" description="MMC Boot Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DTOCV_ACK" description="DTOCV_ACK">
        <Enum name="DTOCV_ACK_0" start="0" description="SDCLK x 2^14" />
        <Enum name="DTOCV_ACK_1" start="0x1" description="SDCLK x 2^15" />
        <Enum name="DTOCV_ACK_2" start="0x2" description="SDCLK x 2^16" />
        <Enum name="DTOCV_ACK_3" start="0x3" description="SDCLK x 2^17" />
        <Enum name="DTOCV_ACK_4" start="0x4" description="SDCLK x 2^18" />
        <Enum name="DTOCV_ACK_5" start="0x5" description="SDCLK x 2^19" />
        <Enum name="DTOCV_ACK_6" start="0x6" description="SDCLK x 2^20" />
        <Enum name="DTOCV_ACK_7" start="0x7" description="SDCLK x 2^21" />
        <Enum name="DTOCV_ACK_14" start="0xE" description="SDCLK x 2^28" />
        <Enum name="DTOCV_ACK_15" start="0xF" description="SDCLK x 2^29" />
      </BitField>
      <BitField start="4" size="1" name="BOOT_ACK" description="BOOT_ACK">
        <Enum name="BOOT_ACK_0" start="0" description="No ack" />
        <Enum name="BOOT_ACK_1" start="0x1" description="Ack" />
      </BitField>
      <BitField start="5" size="1" name="BOOT_MODE" description="BOOT_MODE">
        <Enum name="BOOT_MODE_0" start="0" description="Normal boot" />
        <Enum name="BOOT_MODE_1" start="0x1" description="Alternative boot" />
      </BitField>
      <BitField start="6" size="1" name="BOOT_EN" description="BOOT_EN">
        <Enum name="BOOT_EN_0" start="0" description="Fast boot disable" />
        <Enum name="BOOT_EN_1" start="0x1" description="Fast boot enable" />
      </BitField>
      <BitField start="7" size="1" name="AUTO_SABG_EN" description="AUTO_SABG_EN" />
      <BitField start="8" size="1" name="DISABLE_TIME_OUT" description="Disable Time Out">
        <Enum name="DISABLE_TIME_OUT_0" start="0" description="Enable time out" />
        <Enum name="DISABLE_TIME_OUT_1" start="0x1" description="Disable time out" />
      </BitField>
      <BitField start="16" size="16" name="BOOT_BLK_CNT" description="BOOT_BLK_CNT" />
    </Register>
    <Register start="+0xC8" size="4" name="VEND_SPEC2" access="Read/Write" description="Vendor Specific 2 Register" reset_value="0x1006" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="CARD_INT_D3_TEST" description="Card Interrupt Detection Test">
        <Enum name="CARD_INT_D3_TEST_0" start="0" description="Check the card interrupt only when DATA3 is high." />
        <Enum name="CARD_INT_D3_TEST_1" start="0x1" description="Check the card interrupt by ignoring the status of DATA3." />
      </BitField>
      <BitField start="12" size="1" name="ACMD23_ARGU2_EN" description="Argument2 register enable for ACMD23">
        <Enum name="ACMD23_ARGU2_EN_0" start="0" description="Disable" />
        <Enum name="ACMD23_ARGU2_EN_1" start="0x1" description="Argument2 register enable for ACMD23 sharing with SDMA system address register. Default is enable." />
      </BitField>
      <BitField start="14" size="1" name="AHB_RST" description="AHB BUS reset" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPSPI0" start="0x4003F000" description="LPSPI">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1010004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Module Identification Number">
        <Enum name="FEATURE_4" start="0x4" description="Standard feature set supporting a 32-bit shift register." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x202" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXFIFO" description="Transmit FIFO Size" />
      <BitField start="8" size="8" name="RXFIFO" description="Receive FIFO Size" />
    </Register>
    <Register start="+0x10" size="4" name="CR" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MEN" description="Module Enable">
        <Enum name="MEN_0" start="0" description="Module is disabled" />
        <Enum name="MEN_1" start="0x1" description="Module is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Master logic is not reset" />
        <Enum name="RST_1" start="0x1" description="Master logic is reset" />
      </BitField>
      <BitField start="2" size="1" name="DOZEN" description="Doze mode enable">
        <Enum name="DOZEN_0" start="0" description="Module is enabled in Doze mode" />
        <Enum name="DOZEN_1" start="0x1" description="Module is disabled in Doze mode" />
      </BitField>
      <BitField start="3" size="1" name="DBGEN" description="Debug Enable">
        <Enum name="DBGEN_0" start="0" description="Module is disabled in debug mode" />
        <Enum name="DBGEN_1" start="0x1" description="Module is enabled in debug mode" />
      </BitField>
      <BitField start="8" size="1" name="RTF" description="Reset Transmit FIFO">
        <Enum name="RTF_0" start="0" description="No effect" />
        <Enum name="RTF_1" start="0x1" description="Transmit FIFO is reset" />
      </BitField>
      <BitField start="9" size="1" name="RRF" description="Reset Receive FIFO">
        <Enum name="RRF_0" start="0" description="No effect" />
        <Enum name="RRF_1" start="0x1" description="Receive FIFO is reset" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="SR" access="Read/Write" description="Status Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDF" description="Transmit Data Flag">
        <Enum name="TDF_0" start="0" description="Transmit data not requested" />
        <Enum name="TDF_1" start="0x1" description="Transmit data is requested" />
      </BitField>
      <BitField start="1" size="1" name="RDF" description="Receive Data Flag">
        <Enum name="RDF_0" start="0" description="Receive Data is not ready" />
        <Enum name="RDF_1" start="0x1" description="Receive data is ready" />
      </BitField>
      <BitField start="8" size="1" name="WCF" description="Word Complete Flag">
        <Enum name="WCF_0" start="0" description="Transfer of a received word has not yet completed" />
        <Enum name="WCF_1" start="0x1" description="Transfer of a received word has completed" />
      </BitField>
      <BitField start="9" size="1" name="FCF" description="Frame Complete Flag">
        <Enum name="FCF_0" start="0" description="Frame transfer has not completed" />
        <Enum name="FCF_1" start="0x1" description="Frame transfer has completed" />
      </BitField>
      <BitField start="10" size="1" name="TCF" description="Transfer Complete Flag">
        <Enum name="TCF_0" start="0" description="All transfers have not completed" />
        <Enum name="TCF_1" start="0x1" description="All transfers have completed" />
      </BitField>
      <BitField start="11" size="1" name="TEF" description="Transmit Error Flag">
        <Enum name="TEF_0" start="0" description="Transmit FIFO underrun has not occurred" />
        <Enum name="TEF_1" start="0x1" description="Transmit FIFO underrun has occurred" />
      </BitField>
      <BitField start="12" size="1" name="REF" description="Receive Error Flag">
        <Enum name="REF_0" start="0" description="Receive FIFO has not overflowed" />
        <Enum name="REF_1" start="0x1" description="Receive FIFO has overflowed" />
      </BitField>
      <BitField start="13" size="1" name="DMF" description="Data Match Flag">
        <Enum name="DMF_0" start="0" description="Have not received matching data" />
        <Enum name="DMF_1" start="0x1" description="Have received matching data" />
      </BitField>
      <BitField start="24" size="1" name="MBF" description="Module Busy Flag">
        <Enum name="MBF_0" start="0" description="LPSPI is idle" />
        <Enum name="MBF_1" start="0x1" description="LPSPI is busy" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDIE" description="Transmit Data Interrupt Enable">
        <Enum name="TDIE_0" start="0" description="Disabled" />
        <Enum name="TDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDIE" description="Receive Data Interrupt Enable">
        <Enum name="RDIE_0" start="0" description="Disabled" />
        <Enum name="RDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="8" size="1" name="WCIE" description="Word Complete Interrupt Enable">
        <Enum name="WCIE_0" start="0" description="Disabled" />
        <Enum name="WCIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="9" size="1" name="FCIE" description="Frame Complete Interrupt Enable">
        <Enum name="FCIE_0" start="0" description="Disabled" />
        <Enum name="FCIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="10" size="1" name="TCIE" description="Transfer Complete Interrupt Enable">
        <Enum name="TCIE_0" start="0" description="Disabled" />
        <Enum name="TCIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="11" size="1" name="TEIE" description="Transmit Error Interrupt Enable">
        <Enum name="TEIE_0" start="0" description="Disabled" />
        <Enum name="TEIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="12" size="1" name="REIE" description="Receive Error Interrupt Enable">
        <Enum name="REIE_0" start="0" description="Disabled" />
        <Enum name="REIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="13" size="1" name="DMIE" description="Data Match Interrupt Enable">
        <Enum name="DMIE_0" start="0" description="Disabled" />
        <Enum name="DMIE_1" start="0x1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="DER" access="Read/Write" description="DMA Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDDE" description="Transmit Data DMA Enable">
        <Enum name="TDDE_0" start="0" description="DMA request is disabled" />
        <Enum name="TDDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDDE" description="Receive Data DMA Enable">
        <Enum name="RDDE_0" start="0" description="DMA request is disabled" />
        <Enum name="RDDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="CFGR0" access="Read/Write" description="Configuration Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HREN" description="Host Request Enable">
        <Enum name="HREN_0" start="0" description="Host request is disabled" />
        <Enum name="HREN_1" start="0x1" description="Host request is enabled" />
      </BitField>
      <BitField start="1" size="1" name="HRPOL" description="Host Request Polarity">
        <Enum name="HRPOL_0" start="0" description="Active low" />
        <Enum name="HRPOL_1" start="0x1" description="Active high" />
      </BitField>
      <BitField start="2" size="1" name="HRSEL" description="Host Request Select">
        <Enum name="HRSEL_0" start="0" description="Host request input is the LPSPI_HREQ pin" />
        <Enum name="HRSEL_1" start="0x1" description="Host request input is the input trigger" />
      </BitField>
      <BitField start="8" size="1" name="CIRFIFO" description="Circular FIFO Enable">
        <Enum name="CIRFIFO_0" start="0" description="Circular FIFO is disabled" />
        <Enum name="CIRFIFO_1" start="0x1" description="Circular FIFO is enabled" />
      </BitField>
      <BitField start="9" size="1" name="RDMO" description="Receive Data Match Only">
        <Enum name="RDMO_0" start="0" description="Received data is stored in the receive FIFO as in normal operations" />
        <Enum name="RDMO_1" start="0x1" description="Received data is discarded unless the Data Match Flag (DMF) is set" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="CFGR1" access="Read/Write" description="Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MASTER" description="Master Mode">
        <Enum name="MASTER_0" start="0" description="Slave mode" />
        <Enum name="MASTER_1" start="0x1" description="Master mode" />
      </BitField>
      <BitField start="1" size="1" name="SAMPLE" description="Sample Point">
        <Enum name="SAMPLE_0" start="0" description="Input data is sampled on SCK edge" />
        <Enum name="SAMPLE_1" start="0x1" description="Input data is sampled on delayed SCK edge" />
      </BitField>
      <BitField start="2" size="1" name="AUTOPCS" description="Automatic PCS">
        <Enum name="AUTOPCS_0" start="0" description="Automatic PCS generation is disabled" />
        <Enum name="AUTOPCS_1" start="0x1" description="Automatic PCS generation is enabled" />
      </BitField>
      <BitField start="3" size="1" name="NOSTALL" description="No Stall">
        <Enum name="NOSTALL_0" start="0" description="Transfers will stall when the transmit FIFO is empty or the receive FIFO is full" />
        <Enum name="NOSTALL_1" start="0x1" description="Transfers will not stall, allowing transmit FIFO underruns or receive FIFO overruns to occur" />
      </BitField>
      <BitField start="8" size="4" name="PCSPOL" description="Peripheral Chip Select Polarity">
        <Enum name="PCSPOL_0" start="0" description="The Peripheral Chip Select pin PCSx is active low" />
        <Enum name="PCSPOL_1" start="0x1" description="The Peripheral Chip Select pin PCSx is active high" />
      </BitField>
      <BitField start="16" size="3" name="MATCFG" description="Match Configuration">
        <Enum name="MATCFG_0" start="0" description="Match is disabled" />
        <Enum name="MATCFG_2" start="0x2" description="010b - Match is enabled, if 1st data word equals MATCH0 OR MATCH1, i.e., (1st data word = MATCH0 + MATCH1)" />
        <Enum name="MATCFG_3" start="0x3" description="011b - Match is enabled, if any data word equals MATCH0 OR MATCH1, i.e., (any data word = MATCH0 + MATCH1)" />
        <Enum name="MATCFG_4" start="0x4" description="100b - Match is enabled, if 1st data word equals MATCH0 AND 2nd data word equals MATCH1, i.e., [(1st data word = MATCH0) * (2nd data word = MATCH1)]" />
        <Enum name="MATCFG_5" start="0x5" description="101b - Match is enabled, if any data word equals MATCH0 AND the next data word equals MATCH1, i.e., [(any data word = MATCH0) * (next data word = MATCH1)]" />
        <Enum name="MATCFG_6" start="0x6" description="110b - Match is enabled, if (1st data word AND MATCH1) equals (MATCH0 AND MATCH1), i.e., [(1st data word * MATCH1) = (MATCH0 * MATCH1)]" />
        <Enum name="MATCFG_7" start="0x7" description="111b - Match is enabled, if (any data word AND MATCH1) equals (MATCH0 AND MATCH1), i.e., [(any data word * MATCH1) = (MATCH0 * MATCH1)]" />
      </BitField>
      <BitField start="24" size="2" name="PINCFG" description="Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="SIN is used for input data and SOUT is used for output data" />
        <Enum name="PINCFG_1" start="0x1" description="SIN is used for both input and output data" />
        <Enum name="PINCFG_2" start="0x2" description="SOUT is used for both input and output data" />
        <Enum name="PINCFG_3" start="0x3" description="SOUT is used for input data and SIN is used for output data" />
      </BitField>
      <BitField start="26" size="1" name="OUTCFG" description="Output Config">
        <Enum name="OUTCFG_0" start="0" description="Output data retains last value when chip select is negated" />
        <Enum name="OUTCFG_1" start="0x1" description="Output data is tristated when chip select is negated" />
      </BitField>
      <BitField start="27" size="1" name="PCSCFG" description="Peripheral Chip Select Configuration">
        <Enum name="PCSCFG_0" start="0" description="PCS[3:2] are enabled" />
        <Enum name="PCSCFG_1" start="0x1" description="PCS[3:2] are disabled" />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="DMR0" access="Read/Write" description="Data Match Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MATCH0" description="Match 0 Value" />
    </Register>
    <Register start="+0x34" size="4" name="DMR1" access="Read/Write" description="Data Match Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MATCH1" description="Match 1 Value" />
    </Register>
    <Register start="+0x40" size="4" name="CCR" access="Read/Write" description="Clock Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCKDIV" description="SCK Divider" />
      <BitField start="8" size="8" name="DBT" description="Delay Between Transfers" />
      <BitField start="16" size="8" name="PCSSCK" description="PCS-to-SCK Delay" />
      <BitField start="24" size="8" name="SCKPCS" description="SCK-to-PCS Delay" />
    </Register>
    <Register start="+0x58" size="4" name="FCR" access="Read/Write" description="FIFO Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TXWATER" description="Transmit FIFO Watermark" />
      <BitField start="16" size="2" name="RXWATER" description="Receive FIFO Watermark" />
    </Register>
    <Register start="+0x5C" size="4" name="FSR" access="ReadOnly" description="FIFO Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TXCOUNT" description="Transmit FIFO Count" />
      <BitField start="16" size="3" name="RXCOUNT" description="Receive FIFO Count" />
    </Register>
    <Register start="+0x60" size="4" name="TCR" access="Read/Write" description="Transmit Command Register" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="FRAMESZ" description="Frame Size" />
      <BitField start="16" size="2" name="WIDTH" description="Transfer Width">
        <Enum name="WIDTH_0" start="0" description="1 bit transfer" />
        <Enum name="WIDTH_1" start="0x1" description="2 bit transfer" />
        <Enum name="WIDTH_2" start="0x2" description="4 bit transfer" />
      </BitField>
      <BitField start="18" size="1" name="TXMSK" description="Transmit Data Mask">
        <Enum name="TXMSK_0" start="0" description="Normal transfer" />
        <Enum name="TXMSK_1" start="0x1" description="Mask transmit data" />
      </BitField>
      <BitField start="19" size="1" name="RXMSK" description="Receive Data Mask">
        <Enum name="RXMSK_0" start="0" description="Normal transfer" />
        <Enum name="RXMSK_1" start="0x1" description="Receive data is masked" />
      </BitField>
      <BitField start="20" size="1" name="CONTC" description="Continuing Command">
        <Enum name="CONTC_0" start="0" description="Command word for start of new transfer" />
        <Enum name="CONTC_1" start="0x1" description="Command word for continuing transfer" />
      </BitField>
      <BitField start="21" size="1" name="CONT" description="Continuous Transfer">
        <Enum name="CONT_0" start="0" description="Continuous transfer is disabled" />
        <Enum name="CONT_1" start="0x1" description="Continuous transfer is enabled" />
      </BitField>
      <BitField start="22" size="1" name="BYSW" description="Byte Swap">
        <Enum name="BYSW_0" start="0" description="Byte swap is disabled" />
        <Enum name="BYSW_1" start="0x1" description="Byte swap is enabled" />
      </BitField>
      <BitField start="23" size="1" name="LSBF" description="LSB First">
        <Enum name="LSBF_0" start="0" description="Data is transferred MSB first" />
        <Enum name="LSBF_1" start="0x1" description="Data is transferred LSB first" />
      </BitField>
      <BitField start="24" size="2" name="PCS" description="Peripheral Chip Select">
        <Enum name="PCS_0" start="0" description="Transfer using LPSPI_PCS[0]" />
        <Enum name="PCS_1" start="0x1" description="Transfer using LPSPI_PCS[1]" />
        <Enum name="PCS_2" start="0x2" description="Transfer using LPSPI_PCS[2]" />
        <Enum name="PCS_3" start="0x3" description="Transfer using LPSPI_PCS[3]" />
      </BitField>
      <BitField start="27" size="3" name="PRESCALE" description="Prescaler Value">
        <Enum name="PRESCALE_0" start="0" description="Divide by 1" />
        <Enum name="PRESCALE_1" start="0x1" description="Divide by 2" />
        <Enum name="PRESCALE_2" start="0x2" description="Divide by 4" />
        <Enum name="PRESCALE_3" start="0x3" description="Divide by 8" />
        <Enum name="PRESCALE_4" start="0x4" description="Divide by 16" />
        <Enum name="PRESCALE_5" start="0x5" description="Divide by 32" />
        <Enum name="PRESCALE_6" start="0x6" description="Divide by 64" />
        <Enum name="PRESCALE_7" start="0x7" description="Divide by 128" />
      </BitField>
      <BitField start="30" size="1" name="CPHA" description="Clock Phase">
        <Enum name="CPHA_0" start="0" description="Data is captured on the leading edge of SCK and changed on the following edge of SCK" />
        <Enum name="CPHA_1" start="0x1" description="Data is changed on the leading edge of SCK and captured on the following edge of SCK" />
      </BitField>
      <BitField start="31" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="CPOL_0" start="0" description="The inactive state value of SCK is low" />
        <Enum name="CPOL_1" start="0x1" description="The inactive state value of SCK is high" />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="TDR" access="WriteOnly" description="Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Transmit Data" />
    </Register>
    <Register start="+0x70" size="4" name="RSR" access="ReadOnly" description="Receive Status Register" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SOF" description="Start Of Frame">
        <Enum name="SOF_0" start="0" description="Subsequent data word received after LPSPI_PCS assertion" />
        <Enum name="SOF_1" start="0x1" description="First data word received after LPSPI_PCS assertion" />
      </BitField>
      <BitField start="1" size="1" name="RXEMPTY" description="RX FIFO Empty">
        <Enum name="RXEMPTY_0" start="0" description="RX FIFO is not empty" />
        <Enum name="RXEMPTY_1" start="0x1" description="RX FIFO is empty" />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="RDR" access="ReadOnly" description="Receive Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Receive Data" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPSPI1" start="0x40040000" description="LPSPI">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1010004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Module Identification Number">
        <Enum name="FEATURE_4" start="0x4" description="Standard feature set supporting a 32-bit shift register." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x202" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXFIFO" description="Transmit FIFO Size" />
      <BitField start="8" size="8" name="RXFIFO" description="Receive FIFO Size" />
    </Register>
    <Register start="+0x10" size="4" name="CR" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MEN" description="Module Enable">
        <Enum name="MEN_0" start="0" description="Module is disabled" />
        <Enum name="MEN_1" start="0x1" description="Module is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Master logic is not reset" />
        <Enum name="RST_1" start="0x1" description="Master logic is reset" />
      </BitField>
      <BitField start="2" size="1" name="DOZEN" description="Doze mode enable">
        <Enum name="DOZEN_0" start="0" description="Module is enabled in Doze mode" />
        <Enum name="DOZEN_1" start="0x1" description="Module is disabled in Doze mode" />
      </BitField>
      <BitField start="3" size="1" name="DBGEN" description="Debug Enable">
        <Enum name="DBGEN_0" start="0" description="Module is disabled in debug mode" />
        <Enum name="DBGEN_1" start="0x1" description="Module is enabled in debug mode" />
      </BitField>
      <BitField start="8" size="1" name="RTF" description="Reset Transmit FIFO">
        <Enum name="RTF_0" start="0" description="No effect" />
        <Enum name="RTF_1" start="0x1" description="Transmit FIFO is reset" />
      </BitField>
      <BitField start="9" size="1" name="RRF" description="Reset Receive FIFO">
        <Enum name="RRF_0" start="0" description="No effect" />
        <Enum name="RRF_1" start="0x1" description="Receive FIFO is reset" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="SR" access="Read/Write" description="Status Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDF" description="Transmit Data Flag">
        <Enum name="TDF_0" start="0" description="Transmit data not requested" />
        <Enum name="TDF_1" start="0x1" description="Transmit data is requested" />
      </BitField>
      <BitField start="1" size="1" name="RDF" description="Receive Data Flag">
        <Enum name="RDF_0" start="0" description="Receive Data is not ready" />
        <Enum name="RDF_1" start="0x1" description="Receive data is ready" />
      </BitField>
      <BitField start="8" size="1" name="WCF" description="Word Complete Flag">
        <Enum name="WCF_0" start="0" description="Transfer of a received word has not yet completed" />
        <Enum name="WCF_1" start="0x1" description="Transfer of a received word has completed" />
      </BitField>
      <BitField start="9" size="1" name="FCF" description="Frame Complete Flag">
        <Enum name="FCF_0" start="0" description="Frame transfer has not completed" />
        <Enum name="FCF_1" start="0x1" description="Frame transfer has completed" />
      </BitField>
      <BitField start="10" size="1" name="TCF" description="Transfer Complete Flag">
        <Enum name="TCF_0" start="0" description="All transfers have not completed" />
        <Enum name="TCF_1" start="0x1" description="All transfers have completed" />
      </BitField>
      <BitField start="11" size="1" name="TEF" description="Transmit Error Flag">
        <Enum name="TEF_0" start="0" description="Transmit FIFO underrun has not occurred" />
        <Enum name="TEF_1" start="0x1" description="Transmit FIFO underrun has occurred" />
      </BitField>
      <BitField start="12" size="1" name="REF" description="Receive Error Flag">
        <Enum name="REF_0" start="0" description="Receive FIFO has not overflowed" />
        <Enum name="REF_1" start="0x1" description="Receive FIFO has overflowed" />
      </BitField>
      <BitField start="13" size="1" name="DMF" description="Data Match Flag">
        <Enum name="DMF_0" start="0" description="Have not received matching data" />
        <Enum name="DMF_1" start="0x1" description="Have received matching data" />
      </BitField>
      <BitField start="24" size="1" name="MBF" description="Module Busy Flag">
        <Enum name="MBF_0" start="0" description="LPSPI is idle" />
        <Enum name="MBF_1" start="0x1" description="LPSPI is busy" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDIE" description="Transmit Data Interrupt Enable">
        <Enum name="TDIE_0" start="0" description="Disabled" />
        <Enum name="TDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDIE" description="Receive Data Interrupt Enable">
        <Enum name="RDIE_0" start="0" description="Disabled" />
        <Enum name="RDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="8" size="1" name="WCIE" description="Word Complete Interrupt Enable">
        <Enum name="WCIE_0" start="0" description="Disabled" />
        <Enum name="WCIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="9" size="1" name="FCIE" description="Frame Complete Interrupt Enable">
        <Enum name="FCIE_0" start="0" description="Disabled" />
        <Enum name="FCIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="10" size="1" name="TCIE" description="Transfer Complete Interrupt Enable">
        <Enum name="TCIE_0" start="0" description="Disabled" />
        <Enum name="TCIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="11" size="1" name="TEIE" description="Transmit Error Interrupt Enable">
        <Enum name="TEIE_0" start="0" description="Disabled" />
        <Enum name="TEIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="12" size="1" name="REIE" description="Receive Error Interrupt Enable">
        <Enum name="REIE_0" start="0" description="Disabled" />
        <Enum name="REIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="13" size="1" name="DMIE" description="Data Match Interrupt Enable">
        <Enum name="DMIE_0" start="0" description="Disabled" />
        <Enum name="DMIE_1" start="0x1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="DER" access="Read/Write" description="DMA Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDDE" description="Transmit Data DMA Enable">
        <Enum name="TDDE_0" start="0" description="DMA request is disabled" />
        <Enum name="TDDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDDE" description="Receive Data DMA Enable">
        <Enum name="RDDE_0" start="0" description="DMA request is disabled" />
        <Enum name="RDDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="CFGR0" access="Read/Write" description="Configuration Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HREN" description="Host Request Enable">
        <Enum name="HREN_0" start="0" description="Host request is disabled" />
        <Enum name="HREN_1" start="0x1" description="Host request is enabled" />
      </BitField>
      <BitField start="1" size="1" name="HRPOL" description="Host Request Polarity">
        <Enum name="HRPOL_0" start="0" description="Active low" />
        <Enum name="HRPOL_1" start="0x1" description="Active high" />
      </BitField>
      <BitField start="2" size="1" name="HRSEL" description="Host Request Select">
        <Enum name="HRSEL_0" start="0" description="Host request input is the LPSPI_HREQ pin" />
        <Enum name="HRSEL_1" start="0x1" description="Host request input is the input trigger" />
      </BitField>
      <BitField start="8" size="1" name="CIRFIFO" description="Circular FIFO Enable">
        <Enum name="CIRFIFO_0" start="0" description="Circular FIFO is disabled" />
        <Enum name="CIRFIFO_1" start="0x1" description="Circular FIFO is enabled" />
      </BitField>
      <BitField start="9" size="1" name="RDMO" description="Receive Data Match Only">
        <Enum name="RDMO_0" start="0" description="Received data is stored in the receive FIFO as in normal operations" />
        <Enum name="RDMO_1" start="0x1" description="Received data is discarded unless the Data Match Flag (DMF) is set" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="CFGR1" access="Read/Write" description="Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MASTER" description="Master Mode">
        <Enum name="MASTER_0" start="0" description="Slave mode" />
        <Enum name="MASTER_1" start="0x1" description="Master mode" />
      </BitField>
      <BitField start="1" size="1" name="SAMPLE" description="Sample Point">
        <Enum name="SAMPLE_0" start="0" description="Input data is sampled on SCK edge" />
        <Enum name="SAMPLE_1" start="0x1" description="Input data is sampled on delayed SCK edge" />
      </BitField>
      <BitField start="2" size="1" name="AUTOPCS" description="Automatic PCS">
        <Enum name="AUTOPCS_0" start="0" description="Automatic PCS generation is disabled" />
        <Enum name="AUTOPCS_1" start="0x1" description="Automatic PCS generation is enabled" />
      </BitField>
      <BitField start="3" size="1" name="NOSTALL" description="No Stall">
        <Enum name="NOSTALL_0" start="0" description="Transfers will stall when the transmit FIFO is empty or the receive FIFO is full" />
        <Enum name="NOSTALL_1" start="0x1" description="Transfers will not stall, allowing transmit FIFO underruns or receive FIFO overruns to occur" />
      </BitField>
      <BitField start="8" size="4" name="PCSPOL" description="Peripheral Chip Select Polarity">
        <Enum name="PCSPOL_0" start="0" description="The Peripheral Chip Select pin PCSx is active low" />
        <Enum name="PCSPOL_1" start="0x1" description="The Peripheral Chip Select pin PCSx is active high" />
      </BitField>
      <BitField start="16" size="3" name="MATCFG" description="Match Configuration">
        <Enum name="MATCFG_0" start="0" description="Match is disabled" />
        <Enum name="MATCFG_2" start="0x2" description="010b - Match is enabled, if 1st data word equals MATCH0 OR MATCH1, i.e., (1st data word = MATCH0 + MATCH1)" />
        <Enum name="MATCFG_3" start="0x3" description="011b - Match is enabled, if any data word equals MATCH0 OR MATCH1, i.e., (any data word = MATCH0 + MATCH1)" />
        <Enum name="MATCFG_4" start="0x4" description="100b - Match is enabled, if 1st data word equals MATCH0 AND 2nd data word equals MATCH1, i.e., [(1st data word = MATCH0) * (2nd data word = MATCH1)]" />
        <Enum name="MATCFG_5" start="0x5" description="101b - Match is enabled, if any data word equals MATCH0 AND the next data word equals MATCH1, i.e., [(any data word = MATCH0) * (next data word = MATCH1)]" />
        <Enum name="MATCFG_6" start="0x6" description="110b - Match is enabled, if (1st data word AND MATCH1) equals (MATCH0 AND MATCH1), i.e., [(1st data word * MATCH1) = (MATCH0 * MATCH1)]" />
        <Enum name="MATCFG_7" start="0x7" description="111b - Match is enabled, if (any data word AND MATCH1) equals (MATCH0 AND MATCH1), i.e., [(any data word * MATCH1) = (MATCH0 * MATCH1)]" />
      </BitField>
      <BitField start="24" size="2" name="PINCFG" description="Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="SIN is used for input data and SOUT is used for output data" />
        <Enum name="PINCFG_1" start="0x1" description="SIN is used for both input and output data" />
        <Enum name="PINCFG_2" start="0x2" description="SOUT is used for both input and output data" />
        <Enum name="PINCFG_3" start="0x3" description="SOUT is used for input data and SIN is used for output data" />
      </BitField>
      <BitField start="26" size="1" name="OUTCFG" description="Output Config">
        <Enum name="OUTCFG_0" start="0" description="Output data retains last value when chip select is negated" />
        <Enum name="OUTCFG_1" start="0x1" description="Output data is tristated when chip select is negated" />
      </BitField>
      <BitField start="27" size="1" name="PCSCFG" description="Peripheral Chip Select Configuration">
        <Enum name="PCSCFG_0" start="0" description="PCS[3:2] are enabled" />
        <Enum name="PCSCFG_1" start="0x1" description="PCS[3:2] are disabled" />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="DMR0" access="Read/Write" description="Data Match Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MATCH0" description="Match 0 Value" />
    </Register>
    <Register start="+0x34" size="4" name="DMR1" access="Read/Write" description="Data Match Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MATCH1" description="Match 1 Value" />
    </Register>
    <Register start="+0x40" size="4" name="CCR" access="Read/Write" description="Clock Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCKDIV" description="SCK Divider" />
      <BitField start="8" size="8" name="DBT" description="Delay Between Transfers" />
      <BitField start="16" size="8" name="PCSSCK" description="PCS-to-SCK Delay" />
      <BitField start="24" size="8" name="SCKPCS" description="SCK-to-PCS Delay" />
    </Register>
    <Register start="+0x58" size="4" name="FCR" access="Read/Write" description="FIFO Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TXWATER" description="Transmit FIFO Watermark" />
      <BitField start="16" size="2" name="RXWATER" description="Receive FIFO Watermark" />
    </Register>
    <Register start="+0x5C" size="4" name="FSR" access="ReadOnly" description="FIFO Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TXCOUNT" description="Transmit FIFO Count" />
      <BitField start="16" size="3" name="RXCOUNT" description="Receive FIFO Count" />
    </Register>
    <Register start="+0x60" size="4" name="TCR" access="Read/Write" description="Transmit Command Register" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="FRAMESZ" description="Frame Size" />
      <BitField start="16" size="2" name="WIDTH" description="Transfer Width">
        <Enum name="WIDTH_0" start="0" description="1 bit transfer" />
        <Enum name="WIDTH_1" start="0x1" description="2 bit transfer" />
        <Enum name="WIDTH_2" start="0x2" description="4 bit transfer" />
      </BitField>
      <BitField start="18" size="1" name="TXMSK" description="Transmit Data Mask">
        <Enum name="TXMSK_0" start="0" description="Normal transfer" />
        <Enum name="TXMSK_1" start="0x1" description="Mask transmit data" />
      </BitField>
      <BitField start="19" size="1" name="RXMSK" description="Receive Data Mask">
        <Enum name="RXMSK_0" start="0" description="Normal transfer" />
        <Enum name="RXMSK_1" start="0x1" description="Receive data is masked" />
      </BitField>
      <BitField start="20" size="1" name="CONTC" description="Continuing Command">
        <Enum name="CONTC_0" start="0" description="Command word for start of new transfer" />
        <Enum name="CONTC_1" start="0x1" description="Command word for continuing transfer" />
      </BitField>
      <BitField start="21" size="1" name="CONT" description="Continuous Transfer">
        <Enum name="CONT_0" start="0" description="Continuous transfer is disabled" />
        <Enum name="CONT_1" start="0x1" description="Continuous transfer is enabled" />
      </BitField>
      <BitField start="22" size="1" name="BYSW" description="Byte Swap">
        <Enum name="BYSW_0" start="0" description="Byte swap is disabled" />
        <Enum name="BYSW_1" start="0x1" description="Byte swap is enabled" />
      </BitField>
      <BitField start="23" size="1" name="LSBF" description="LSB First">
        <Enum name="LSBF_0" start="0" description="Data is transferred MSB first" />
        <Enum name="LSBF_1" start="0x1" description="Data is transferred LSB first" />
      </BitField>
      <BitField start="24" size="2" name="PCS" description="Peripheral Chip Select">
        <Enum name="PCS_0" start="0" description="Transfer using LPSPI_PCS[0]" />
        <Enum name="PCS_1" start="0x1" description="Transfer using LPSPI_PCS[1]" />
        <Enum name="PCS_2" start="0x2" description="Transfer using LPSPI_PCS[2]" />
        <Enum name="PCS_3" start="0x3" description="Transfer using LPSPI_PCS[3]" />
      </BitField>
      <BitField start="27" size="3" name="PRESCALE" description="Prescaler Value">
        <Enum name="PRESCALE_0" start="0" description="Divide by 1" />
        <Enum name="PRESCALE_1" start="0x1" description="Divide by 2" />
        <Enum name="PRESCALE_2" start="0x2" description="Divide by 4" />
        <Enum name="PRESCALE_3" start="0x3" description="Divide by 8" />
        <Enum name="PRESCALE_4" start="0x4" description="Divide by 16" />
        <Enum name="PRESCALE_5" start="0x5" description="Divide by 32" />
        <Enum name="PRESCALE_6" start="0x6" description="Divide by 64" />
        <Enum name="PRESCALE_7" start="0x7" description="Divide by 128" />
      </BitField>
      <BitField start="30" size="1" name="CPHA" description="Clock Phase">
        <Enum name="CPHA_0" start="0" description="Data is captured on the leading edge of SCK and changed on the following edge of SCK" />
        <Enum name="CPHA_1" start="0x1" description="Data is changed on the leading edge of SCK and captured on the following edge of SCK" />
      </BitField>
      <BitField start="31" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="CPOL_0" start="0" description="The inactive state value of SCK is low" />
        <Enum name="CPOL_1" start="0x1" description="The inactive state value of SCK is high" />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="TDR" access="WriteOnly" description="Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Transmit Data" />
    </Register>
    <Register start="+0x70" size="4" name="RSR" access="ReadOnly" description="Receive Status Register" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SOF" description="Start Of Frame">
        <Enum name="SOF_0" start="0" description="Subsequent data word received after LPSPI_PCS assertion" />
        <Enum name="SOF_1" start="0x1" description="First data word received after LPSPI_PCS assertion" />
      </BitField>
      <BitField start="1" size="1" name="RXEMPTY" description="RX FIFO Empty">
        <Enum name="RXEMPTY_0" start="0" description="RX FIFO is not empty" />
        <Enum name="RXEMPTY_1" start="0x1" description="RX FIFO is empty" />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="RDR" access="ReadOnly" description="Receive Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Receive Data" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPSPI2" start="0x40041000" description="LPSPI">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1010004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Module Identification Number">
        <Enum name="FEATURE_4" start="0x4" description="Standard feature set supporting a 32-bit shift register." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x202" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXFIFO" description="Transmit FIFO Size" />
      <BitField start="8" size="8" name="RXFIFO" description="Receive FIFO Size" />
    </Register>
    <Register start="+0x10" size="4" name="CR" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MEN" description="Module Enable">
        <Enum name="MEN_0" start="0" description="Module is disabled" />
        <Enum name="MEN_1" start="0x1" description="Module is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Master logic is not reset" />
        <Enum name="RST_1" start="0x1" description="Master logic is reset" />
      </BitField>
      <BitField start="2" size="1" name="DOZEN" description="Doze mode enable">
        <Enum name="DOZEN_0" start="0" description="Module is enabled in Doze mode" />
        <Enum name="DOZEN_1" start="0x1" description="Module is disabled in Doze mode" />
      </BitField>
      <BitField start="3" size="1" name="DBGEN" description="Debug Enable">
        <Enum name="DBGEN_0" start="0" description="Module is disabled in debug mode" />
        <Enum name="DBGEN_1" start="0x1" description="Module is enabled in debug mode" />
      </BitField>
      <BitField start="8" size="1" name="RTF" description="Reset Transmit FIFO">
        <Enum name="RTF_0" start="0" description="No effect" />
        <Enum name="RTF_1" start="0x1" description="Transmit FIFO is reset" />
      </BitField>
      <BitField start="9" size="1" name="RRF" description="Reset Receive FIFO">
        <Enum name="RRF_0" start="0" description="No effect" />
        <Enum name="RRF_1" start="0x1" description="Receive FIFO is reset" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="SR" access="Read/Write" description="Status Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDF" description="Transmit Data Flag">
        <Enum name="TDF_0" start="0" description="Transmit data not requested" />
        <Enum name="TDF_1" start="0x1" description="Transmit data is requested" />
      </BitField>
      <BitField start="1" size="1" name="RDF" description="Receive Data Flag">
        <Enum name="RDF_0" start="0" description="Receive Data is not ready" />
        <Enum name="RDF_1" start="0x1" description="Receive data is ready" />
      </BitField>
      <BitField start="8" size="1" name="WCF" description="Word Complete Flag">
        <Enum name="WCF_0" start="0" description="Transfer of a received word has not yet completed" />
        <Enum name="WCF_1" start="0x1" description="Transfer of a received word has completed" />
      </BitField>
      <BitField start="9" size="1" name="FCF" description="Frame Complete Flag">
        <Enum name="FCF_0" start="0" description="Frame transfer has not completed" />
        <Enum name="FCF_1" start="0x1" description="Frame transfer has completed" />
      </BitField>
      <BitField start="10" size="1" name="TCF" description="Transfer Complete Flag">
        <Enum name="TCF_0" start="0" description="All transfers have not completed" />
        <Enum name="TCF_1" start="0x1" description="All transfers have completed" />
      </BitField>
      <BitField start="11" size="1" name="TEF" description="Transmit Error Flag">
        <Enum name="TEF_0" start="0" description="Transmit FIFO underrun has not occurred" />
        <Enum name="TEF_1" start="0x1" description="Transmit FIFO underrun has occurred" />
      </BitField>
      <BitField start="12" size="1" name="REF" description="Receive Error Flag">
        <Enum name="REF_0" start="0" description="Receive FIFO has not overflowed" />
        <Enum name="REF_1" start="0x1" description="Receive FIFO has overflowed" />
      </BitField>
      <BitField start="13" size="1" name="DMF" description="Data Match Flag">
        <Enum name="DMF_0" start="0" description="Have not received matching data" />
        <Enum name="DMF_1" start="0x1" description="Have received matching data" />
      </BitField>
      <BitField start="24" size="1" name="MBF" description="Module Busy Flag">
        <Enum name="MBF_0" start="0" description="LPSPI is idle" />
        <Enum name="MBF_1" start="0x1" description="LPSPI is busy" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDIE" description="Transmit Data Interrupt Enable">
        <Enum name="TDIE_0" start="0" description="Disabled" />
        <Enum name="TDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDIE" description="Receive Data Interrupt Enable">
        <Enum name="RDIE_0" start="0" description="Disabled" />
        <Enum name="RDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="8" size="1" name="WCIE" description="Word Complete Interrupt Enable">
        <Enum name="WCIE_0" start="0" description="Disabled" />
        <Enum name="WCIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="9" size="1" name="FCIE" description="Frame Complete Interrupt Enable">
        <Enum name="FCIE_0" start="0" description="Disabled" />
        <Enum name="FCIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="10" size="1" name="TCIE" description="Transfer Complete Interrupt Enable">
        <Enum name="TCIE_0" start="0" description="Disabled" />
        <Enum name="TCIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="11" size="1" name="TEIE" description="Transmit Error Interrupt Enable">
        <Enum name="TEIE_0" start="0" description="Disabled" />
        <Enum name="TEIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="12" size="1" name="REIE" description="Receive Error Interrupt Enable">
        <Enum name="REIE_0" start="0" description="Disabled" />
        <Enum name="REIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="13" size="1" name="DMIE" description="Data Match Interrupt Enable">
        <Enum name="DMIE_0" start="0" description="Disabled" />
        <Enum name="DMIE_1" start="0x1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="DER" access="Read/Write" description="DMA Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDDE" description="Transmit Data DMA Enable">
        <Enum name="TDDE_0" start="0" description="DMA request is disabled" />
        <Enum name="TDDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDDE" description="Receive Data DMA Enable">
        <Enum name="RDDE_0" start="0" description="DMA request is disabled" />
        <Enum name="RDDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="CFGR0" access="Read/Write" description="Configuration Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HREN" description="Host Request Enable">
        <Enum name="HREN_0" start="0" description="Host request is disabled" />
        <Enum name="HREN_1" start="0x1" description="Host request is enabled" />
      </BitField>
      <BitField start="1" size="1" name="HRPOL" description="Host Request Polarity">
        <Enum name="HRPOL_0" start="0" description="Active low" />
        <Enum name="HRPOL_1" start="0x1" description="Active high" />
      </BitField>
      <BitField start="2" size="1" name="HRSEL" description="Host Request Select">
        <Enum name="HRSEL_0" start="0" description="Host request input is the LPSPI_HREQ pin" />
        <Enum name="HRSEL_1" start="0x1" description="Host request input is the input trigger" />
      </BitField>
      <BitField start="8" size="1" name="CIRFIFO" description="Circular FIFO Enable">
        <Enum name="CIRFIFO_0" start="0" description="Circular FIFO is disabled" />
        <Enum name="CIRFIFO_1" start="0x1" description="Circular FIFO is enabled" />
      </BitField>
      <BitField start="9" size="1" name="RDMO" description="Receive Data Match Only">
        <Enum name="RDMO_0" start="0" description="Received data is stored in the receive FIFO as in normal operations" />
        <Enum name="RDMO_1" start="0x1" description="Received data is discarded unless the Data Match Flag (DMF) is set" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="CFGR1" access="Read/Write" description="Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MASTER" description="Master Mode">
        <Enum name="MASTER_0" start="0" description="Slave mode" />
        <Enum name="MASTER_1" start="0x1" description="Master mode" />
      </BitField>
      <BitField start="1" size="1" name="SAMPLE" description="Sample Point">
        <Enum name="SAMPLE_0" start="0" description="Input data is sampled on SCK edge" />
        <Enum name="SAMPLE_1" start="0x1" description="Input data is sampled on delayed SCK edge" />
      </BitField>
      <BitField start="2" size="1" name="AUTOPCS" description="Automatic PCS">
        <Enum name="AUTOPCS_0" start="0" description="Automatic PCS generation is disabled" />
        <Enum name="AUTOPCS_1" start="0x1" description="Automatic PCS generation is enabled" />
      </BitField>
      <BitField start="3" size="1" name="NOSTALL" description="No Stall">
        <Enum name="NOSTALL_0" start="0" description="Transfers will stall when the transmit FIFO is empty or the receive FIFO is full" />
        <Enum name="NOSTALL_1" start="0x1" description="Transfers will not stall, allowing transmit FIFO underruns or receive FIFO overruns to occur" />
      </BitField>
      <BitField start="8" size="4" name="PCSPOL" description="Peripheral Chip Select Polarity">
        <Enum name="PCSPOL_0" start="0" description="The Peripheral Chip Select pin PCSx is active low" />
        <Enum name="PCSPOL_1" start="0x1" description="The Peripheral Chip Select pin PCSx is active high" />
      </BitField>
      <BitField start="16" size="3" name="MATCFG" description="Match Configuration">
        <Enum name="MATCFG_0" start="0" description="Match is disabled" />
        <Enum name="MATCFG_2" start="0x2" description="010b - Match is enabled, if 1st data word equals MATCH0 OR MATCH1, i.e., (1st data word = MATCH0 + MATCH1)" />
        <Enum name="MATCFG_3" start="0x3" description="011b - Match is enabled, if any data word equals MATCH0 OR MATCH1, i.e., (any data word = MATCH0 + MATCH1)" />
        <Enum name="MATCFG_4" start="0x4" description="100b - Match is enabled, if 1st data word equals MATCH0 AND 2nd data word equals MATCH1, i.e., [(1st data word = MATCH0) * (2nd data word = MATCH1)]" />
        <Enum name="MATCFG_5" start="0x5" description="101b - Match is enabled, if any data word equals MATCH0 AND the next data word equals MATCH1, i.e., [(any data word = MATCH0) * (next data word = MATCH1)]" />
        <Enum name="MATCFG_6" start="0x6" description="110b - Match is enabled, if (1st data word AND MATCH1) equals (MATCH0 AND MATCH1), i.e., [(1st data word * MATCH1) = (MATCH0 * MATCH1)]" />
        <Enum name="MATCFG_7" start="0x7" description="111b - Match is enabled, if (any data word AND MATCH1) equals (MATCH0 AND MATCH1), i.e., [(any data word * MATCH1) = (MATCH0 * MATCH1)]" />
      </BitField>
      <BitField start="24" size="2" name="PINCFG" description="Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="SIN is used for input data and SOUT is used for output data" />
        <Enum name="PINCFG_1" start="0x1" description="SIN is used for both input and output data" />
        <Enum name="PINCFG_2" start="0x2" description="SOUT is used for both input and output data" />
        <Enum name="PINCFG_3" start="0x3" description="SOUT is used for input data and SIN is used for output data" />
      </BitField>
      <BitField start="26" size="1" name="OUTCFG" description="Output Config">
        <Enum name="OUTCFG_0" start="0" description="Output data retains last value when chip select is negated" />
        <Enum name="OUTCFG_1" start="0x1" description="Output data is tristated when chip select is negated" />
      </BitField>
      <BitField start="27" size="1" name="PCSCFG" description="Peripheral Chip Select Configuration">
        <Enum name="PCSCFG_0" start="0" description="PCS[3:2] are enabled" />
        <Enum name="PCSCFG_1" start="0x1" description="PCS[3:2] are disabled" />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="DMR0" access="Read/Write" description="Data Match Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MATCH0" description="Match 0 Value" />
    </Register>
    <Register start="+0x34" size="4" name="DMR1" access="Read/Write" description="Data Match Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MATCH1" description="Match 1 Value" />
    </Register>
    <Register start="+0x40" size="4" name="CCR" access="Read/Write" description="Clock Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCKDIV" description="SCK Divider" />
      <BitField start="8" size="8" name="DBT" description="Delay Between Transfers" />
      <BitField start="16" size="8" name="PCSSCK" description="PCS-to-SCK Delay" />
      <BitField start="24" size="8" name="SCKPCS" description="SCK-to-PCS Delay" />
    </Register>
    <Register start="+0x58" size="4" name="FCR" access="Read/Write" description="FIFO Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TXWATER" description="Transmit FIFO Watermark" />
      <BitField start="16" size="2" name="RXWATER" description="Receive FIFO Watermark" />
    </Register>
    <Register start="+0x5C" size="4" name="FSR" access="ReadOnly" description="FIFO Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TXCOUNT" description="Transmit FIFO Count" />
      <BitField start="16" size="3" name="RXCOUNT" description="Receive FIFO Count" />
    </Register>
    <Register start="+0x60" size="4" name="TCR" access="Read/Write" description="Transmit Command Register" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="FRAMESZ" description="Frame Size" />
      <BitField start="16" size="2" name="WIDTH" description="Transfer Width">
        <Enum name="WIDTH_0" start="0" description="1 bit transfer" />
        <Enum name="WIDTH_1" start="0x1" description="2 bit transfer" />
        <Enum name="WIDTH_2" start="0x2" description="4 bit transfer" />
      </BitField>
      <BitField start="18" size="1" name="TXMSK" description="Transmit Data Mask">
        <Enum name="TXMSK_0" start="0" description="Normal transfer" />
        <Enum name="TXMSK_1" start="0x1" description="Mask transmit data" />
      </BitField>
      <BitField start="19" size="1" name="RXMSK" description="Receive Data Mask">
        <Enum name="RXMSK_0" start="0" description="Normal transfer" />
        <Enum name="RXMSK_1" start="0x1" description="Receive data is masked" />
      </BitField>
      <BitField start="20" size="1" name="CONTC" description="Continuing Command">
        <Enum name="CONTC_0" start="0" description="Command word for start of new transfer" />
        <Enum name="CONTC_1" start="0x1" description="Command word for continuing transfer" />
      </BitField>
      <BitField start="21" size="1" name="CONT" description="Continuous Transfer">
        <Enum name="CONT_0" start="0" description="Continuous transfer is disabled" />
        <Enum name="CONT_1" start="0x1" description="Continuous transfer is enabled" />
      </BitField>
      <BitField start="22" size="1" name="BYSW" description="Byte Swap">
        <Enum name="BYSW_0" start="0" description="Byte swap is disabled" />
        <Enum name="BYSW_1" start="0x1" description="Byte swap is enabled" />
      </BitField>
      <BitField start="23" size="1" name="LSBF" description="LSB First">
        <Enum name="LSBF_0" start="0" description="Data is transferred MSB first" />
        <Enum name="LSBF_1" start="0x1" description="Data is transferred LSB first" />
      </BitField>
      <BitField start="24" size="2" name="PCS" description="Peripheral Chip Select">
        <Enum name="PCS_0" start="0" description="Transfer using LPSPI_PCS[0]" />
        <Enum name="PCS_1" start="0x1" description="Transfer using LPSPI_PCS[1]" />
        <Enum name="PCS_2" start="0x2" description="Transfer using LPSPI_PCS[2]" />
        <Enum name="PCS_3" start="0x3" description="Transfer using LPSPI_PCS[3]" />
      </BitField>
      <BitField start="27" size="3" name="PRESCALE" description="Prescaler Value">
        <Enum name="PRESCALE_0" start="0" description="Divide by 1" />
        <Enum name="PRESCALE_1" start="0x1" description="Divide by 2" />
        <Enum name="PRESCALE_2" start="0x2" description="Divide by 4" />
        <Enum name="PRESCALE_3" start="0x3" description="Divide by 8" />
        <Enum name="PRESCALE_4" start="0x4" description="Divide by 16" />
        <Enum name="PRESCALE_5" start="0x5" description="Divide by 32" />
        <Enum name="PRESCALE_6" start="0x6" description="Divide by 64" />
        <Enum name="PRESCALE_7" start="0x7" description="Divide by 128" />
      </BitField>
      <BitField start="30" size="1" name="CPHA" description="Clock Phase">
        <Enum name="CPHA_0" start="0" description="Data is captured on the leading edge of SCK and changed on the following edge of SCK" />
        <Enum name="CPHA_1" start="0x1" description="Data is changed on the leading edge of SCK and captured on the following edge of SCK" />
      </BitField>
      <BitField start="31" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="CPOL_0" start="0" description="The inactive state value of SCK is low" />
        <Enum name="CPOL_1" start="0x1" description="The inactive state value of SCK is high" />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="TDR" access="WriteOnly" description="Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Transmit Data" />
    </Register>
    <Register start="+0x70" size="4" name="RSR" access="ReadOnly" description="Receive Status Register" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SOF" description="Start Of Frame">
        <Enum name="SOF_0" start="0" description="Subsequent data word received after LPSPI_PCS assertion" />
        <Enum name="SOF_1" start="0x1" description="First data word received after LPSPI_PCS assertion" />
      </BitField>
      <BitField start="1" size="1" name="RXEMPTY" description="RX FIFO Empty">
        <Enum name="RXEMPTY_0" start="0" description="RX FIFO is not empty" />
        <Enum name="RXEMPTY_1" start="0x1" description="RX FIFO is empty" />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="RDR" access="ReadOnly" description="Receive Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Receive Data" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPSPI3" start="0x41035000" description="LPSPI">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1010004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Module Identification Number">
        <Enum name="FEATURE_4" start="0x4" description="Standard feature set supporting a 32-bit shift register." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x202" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXFIFO" description="Transmit FIFO Size" />
      <BitField start="8" size="8" name="RXFIFO" description="Receive FIFO Size" />
    </Register>
    <Register start="+0x10" size="4" name="CR" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MEN" description="Module Enable">
        <Enum name="MEN_0" start="0" description="Module is disabled" />
        <Enum name="MEN_1" start="0x1" description="Module is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Master logic is not reset" />
        <Enum name="RST_1" start="0x1" description="Master logic is reset" />
      </BitField>
      <BitField start="2" size="1" name="DOZEN" description="Doze mode enable">
        <Enum name="DOZEN_0" start="0" description="Module is enabled in Doze mode" />
        <Enum name="DOZEN_1" start="0x1" description="Module is disabled in Doze mode" />
      </BitField>
      <BitField start="3" size="1" name="DBGEN" description="Debug Enable">
        <Enum name="DBGEN_0" start="0" description="Module is disabled in debug mode" />
        <Enum name="DBGEN_1" start="0x1" description="Module is enabled in debug mode" />
      </BitField>
      <BitField start="8" size="1" name="RTF" description="Reset Transmit FIFO">
        <Enum name="RTF_0" start="0" description="No effect" />
        <Enum name="RTF_1" start="0x1" description="Transmit FIFO is reset" />
      </BitField>
      <BitField start="9" size="1" name="RRF" description="Reset Receive FIFO">
        <Enum name="RRF_0" start="0" description="No effect" />
        <Enum name="RRF_1" start="0x1" description="Receive FIFO is reset" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="SR" access="Read/Write" description="Status Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDF" description="Transmit Data Flag">
        <Enum name="TDF_0" start="0" description="Transmit data not requested" />
        <Enum name="TDF_1" start="0x1" description="Transmit data is requested" />
      </BitField>
      <BitField start="1" size="1" name="RDF" description="Receive Data Flag">
        <Enum name="RDF_0" start="0" description="Receive Data is not ready" />
        <Enum name="RDF_1" start="0x1" description="Receive data is ready" />
      </BitField>
      <BitField start="8" size="1" name="WCF" description="Word Complete Flag">
        <Enum name="WCF_0" start="0" description="Transfer of a received word has not yet completed" />
        <Enum name="WCF_1" start="0x1" description="Transfer of a received word has completed" />
      </BitField>
      <BitField start="9" size="1" name="FCF" description="Frame Complete Flag">
        <Enum name="FCF_0" start="0" description="Frame transfer has not completed" />
        <Enum name="FCF_1" start="0x1" description="Frame transfer has completed" />
      </BitField>
      <BitField start="10" size="1" name="TCF" description="Transfer Complete Flag">
        <Enum name="TCF_0" start="0" description="All transfers have not completed" />
        <Enum name="TCF_1" start="0x1" description="All transfers have completed" />
      </BitField>
      <BitField start="11" size="1" name="TEF" description="Transmit Error Flag">
        <Enum name="TEF_0" start="0" description="Transmit FIFO underrun has not occurred" />
        <Enum name="TEF_1" start="0x1" description="Transmit FIFO underrun has occurred" />
      </BitField>
      <BitField start="12" size="1" name="REF" description="Receive Error Flag">
        <Enum name="REF_0" start="0" description="Receive FIFO has not overflowed" />
        <Enum name="REF_1" start="0x1" description="Receive FIFO has overflowed" />
      </BitField>
      <BitField start="13" size="1" name="DMF" description="Data Match Flag">
        <Enum name="DMF_0" start="0" description="Have not received matching data" />
        <Enum name="DMF_1" start="0x1" description="Have received matching data" />
      </BitField>
      <BitField start="24" size="1" name="MBF" description="Module Busy Flag">
        <Enum name="MBF_0" start="0" description="LPSPI is idle" />
        <Enum name="MBF_1" start="0x1" description="LPSPI is busy" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDIE" description="Transmit Data Interrupt Enable">
        <Enum name="TDIE_0" start="0" description="Disabled" />
        <Enum name="TDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDIE" description="Receive Data Interrupt Enable">
        <Enum name="RDIE_0" start="0" description="Disabled" />
        <Enum name="RDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="8" size="1" name="WCIE" description="Word Complete Interrupt Enable">
        <Enum name="WCIE_0" start="0" description="Disabled" />
        <Enum name="WCIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="9" size="1" name="FCIE" description="Frame Complete Interrupt Enable">
        <Enum name="FCIE_0" start="0" description="Disabled" />
        <Enum name="FCIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="10" size="1" name="TCIE" description="Transfer Complete Interrupt Enable">
        <Enum name="TCIE_0" start="0" description="Disabled" />
        <Enum name="TCIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="11" size="1" name="TEIE" description="Transmit Error Interrupt Enable">
        <Enum name="TEIE_0" start="0" description="Disabled" />
        <Enum name="TEIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="12" size="1" name="REIE" description="Receive Error Interrupt Enable">
        <Enum name="REIE_0" start="0" description="Disabled" />
        <Enum name="REIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="13" size="1" name="DMIE" description="Data Match Interrupt Enable">
        <Enum name="DMIE_0" start="0" description="Disabled" />
        <Enum name="DMIE_1" start="0x1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="DER" access="Read/Write" description="DMA Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDDE" description="Transmit Data DMA Enable">
        <Enum name="TDDE_0" start="0" description="DMA request is disabled" />
        <Enum name="TDDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDDE" description="Receive Data DMA Enable">
        <Enum name="RDDE_0" start="0" description="DMA request is disabled" />
        <Enum name="RDDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="CFGR0" access="Read/Write" description="Configuration Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HREN" description="Host Request Enable">
        <Enum name="HREN_0" start="0" description="Host request is disabled" />
        <Enum name="HREN_1" start="0x1" description="Host request is enabled" />
      </BitField>
      <BitField start="1" size="1" name="HRPOL" description="Host Request Polarity">
        <Enum name="HRPOL_0" start="0" description="Active low" />
        <Enum name="HRPOL_1" start="0x1" description="Active high" />
      </BitField>
      <BitField start="2" size="1" name="HRSEL" description="Host Request Select">
        <Enum name="HRSEL_0" start="0" description="Host request input is the LPSPI_HREQ pin" />
        <Enum name="HRSEL_1" start="0x1" description="Host request input is the input trigger" />
      </BitField>
      <BitField start="8" size="1" name="CIRFIFO" description="Circular FIFO Enable">
        <Enum name="CIRFIFO_0" start="0" description="Circular FIFO is disabled" />
        <Enum name="CIRFIFO_1" start="0x1" description="Circular FIFO is enabled" />
      </BitField>
      <BitField start="9" size="1" name="RDMO" description="Receive Data Match Only">
        <Enum name="RDMO_0" start="0" description="Received data is stored in the receive FIFO as in normal operations" />
        <Enum name="RDMO_1" start="0x1" description="Received data is discarded unless the Data Match Flag (DMF) is set" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="CFGR1" access="Read/Write" description="Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MASTER" description="Master Mode">
        <Enum name="MASTER_0" start="0" description="Slave mode" />
        <Enum name="MASTER_1" start="0x1" description="Master mode" />
      </BitField>
      <BitField start="1" size="1" name="SAMPLE" description="Sample Point">
        <Enum name="SAMPLE_0" start="0" description="Input data is sampled on SCK edge" />
        <Enum name="SAMPLE_1" start="0x1" description="Input data is sampled on delayed SCK edge" />
      </BitField>
      <BitField start="2" size="1" name="AUTOPCS" description="Automatic PCS">
        <Enum name="AUTOPCS_0" start="0" description="Automatic PCS generation is disabled" />
        <Enum name="AUTOPCS_1" start="0x1" description="Automatic PCS generation is enabled" />
      </BitField>
      <BitField start="3" size="1" name="NOSTALL" description="No Stall">
        <Enum name="NOSTALL_0" start="0" description="Transfers will stall when the transmit FIFO is empty or the receive FIFO is full" />
        <Enum name="NOSTALL_1" start="0x1" description="Transfers will not stall, allowing transmit FIFO underruns or receive FIFO overruns to occur" />
      </BitField>
      <BitField start="8" size="4" name="PCSPOL" description="Peripheral Chip Select Polarity">
        <Enum name="PCSPOL_0" start="0" description="The Peripheral Chip Select pin PCSx is active low" />
        <Enum name="PCSPOL_1" start="0x1" description="The Peripheral Chip Select pin PCSx is active high" />
      </BitField>
      <BitField start="16" size="3" name="MATCFG" description="Match Configuration">
        <Enum name="MATCFG_0" start="0" description="Match is disabled" />
        <Enum name="MATCFG_2" start="0x2" description="010b - Match is enabled, if 1st data word equals MATCH0 OR MATCH1, i.e., (1st data word = MATCH0 + MATCH1)" />
        <Enum name="MATCFG_3" start="0x3" description="011b - Match is enabled, if any data word equals MATCH0 OR MATCH1, i.e., (any data word = MATCH0 + MATCH1)" />
        <Enum name="MATCFG_4" start="0x4" description="100b - Match is enabled, if 1st data word equals MATCH0 AND 2nd data word equals MATCH1, i.e., [(1st data word = MATCH0) * (2nd data word = MATCH1)]" />
        <Enum name="MATCFG_5" start="0x5" description="101b - Match is enabled, if any data word equals MATCH0 AND the next data word equals MATCH1, i.e., [(any data word = MATCH0) * (next data word = MATCH1)]" />
        <Enum name="MATCFG_6" start="0x6" description="110b - Match is enabled, if (1st data word AND MATCH1) equals (MATCH0 AND MATCH1), i.e., [(1st data word * MATCH1) = (MATCH0 * MATCH1)]" />
        <Enum name="MATCFG_7" start="0x7" description="111b - Match is enabled, if (any data word AND MATCH1) equals (MATCH0 AND MATCH1), i.e., [(any data word * MATCH1) = (MATCH0 * MATCH1)]" />
      </BitField>
      <BitField start="24" size="2" name="PINCFG" description="Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="SIN is used for input data and SOUT is used for output data" />
        <Enum name="PINCFG_1" start="0x1" description="SIN is used for both input and output data" />
        <Enum name="PINCFG_2" start="0x2" description="SOUT is used for both input and output data" />
        <Enum name="PINCFG_3" start="0x3" description="SOUT is used for input data and SIN is used for output data" />
      </BitField>
      <BitField start="26" size="1" name="OUTCFG" description="Output Config">
        <Enum name="OUTCFG_0" start="0" description="Output data retains last value when chip select is negated" />
        <Enum name="OUTCFG_1" start="0x1" description="Output data is tristated when chip select is negated" />
      </BitField>
      <BitField start="27" size="1" name="PCSCFG" description="Peripheral Chip Select Configuration">
        <Enum name="PCSCFG_0" start="0" description="PCS[3:2] are enabled" />
        <Enum name="PCSCFG_1" start="0x1" description="PCS[3:2] are disabled" />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="DMR0" access="Read/Write" description="Data Match Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MATCH0" description="Match 0 Value" />
    </Register>
    <Register start="+0x34" size="4" name="DMR1" access="Read/Write" description="Data Match Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MATCH1" description="Match 1 Value" />
    </Register>
    <Register start="+0x40" size="4" name="CCR" access="Read/Write" description="Clock Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCKDIV" description="SCK Divider" />
      <BitField start="8" size="8" name="DBT" description="Delay Between Transfers" />
      <BitField start="16" size="8" name="PCSSCK" description="PCS-to-SCK Delay" />
      <BitField start="24" size="8" name="SCKPCS" description="SCK-to-PCS Delay" />
    </Register>
    <Register start="+0x58" size="4" name="FCR" access="Read/Write" description="FIFO Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TXWATER" description="Transmit FIFO Watermark" />
      <BitField start="16" size="2" name="RXWATER" description="Receive FIFO Watermark" />
    </Register>
    <Register start="+0x5C" size="4" name="FSR" access="ReadOnly" description="FIFO Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TXCOUNT" description="Transmit FIFO Count" />
      <BitField start="16" size="3" name="RXCOUNT" description="Receive FIFO Count" />
    </Register>
    <Register start="+0x60" size="4" name="TCR" access="Read/Write" description="Transmit Command Register" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="FRAMESZ" description="Frame Size" />
      <BitField start="16" size="2" name="WIDTH" description="Transfer Width">
        <Enum name="WIDTH_0" start="0" description="1 bit transfer" />
        <Enum name="WIDTH_1" start="0x1" description="2 bit transfer" />
        <Enum name="WIDTH_2" start="0x2" description="4 bit transfer" />
      </BitField>
      <BitField start="18" size="1" name="TXMSK" description="Transmit Data Mask">
        <Enum name="TXMSK_0" start="0" description="Normal transfer" />
        <Enum name="TXMSK_1" start="0x1" description="Mask transmit data" />
      </BitField>
      <BitField start="19" size="1" name="RXMSK" description="Receive Data Mask">
        <Enum name="RXMSK_0" start="0" description="Normal transfer" />
        <Enum name="RXMSK_1" start="0x1" description="Receive data is masked" />
      </BitField>
      <BitField start="20" size="1" name="CONTC" description="Continuing Command">
        <Enum name="CONTC_0" start="0" description="Command word for start of new transfer" />
        <Enum name="CONTC_1" start="0x1" description="Command word for continuing transfer" />
      </BitField>
      <BitField start="21" size="1" name="CONT" description="Continuous Transfer">
        <Enum name="CONT_0" start="0" description="Continuous transfer is disabled" />
        <Enum name="CONT_1" start="0x1" description="Continuous transfer is enabled" />
      </BitField>
      <BitField start="22" size="1" name="BYSW" description="Byte Swap">
        <Enum name="BYSW_0" start="0" description="Byte swap is disabled" />
        <Enum name="BYSW_1" start="0x1" description="Byte swap is enabled" />
      </BitField>
      <BitField start="23" size="1" name="LSBF" description="LSB First">
        <Enum name="LSBF_0" start="0" description="Data is transferred MSB first" />
        <Enum name="LSBF_1" start="0x1" description="Data is transferred LSB first" />
      </BitField>
      <BitField start="24" size="2" name="PCS" description="Peripheral Chip Select">
        <Enum name="PCS_0" start="0" description="Transfer using LPSPI_PCS[0]" />
        <Enum name="PCS_1" start="0x1" description="Transfer using LPSPI_PCS[1]" />
        <Enum name="PCS_2" start="0x2" description="Transfer using LPSPI_PCS[2]" />
        <Enum name="PCS_3" start="0x3" description="Transfer using LPSPI_PCS[3]" />
      </BitField>
      <BitField start="27" size="3" name="PRESCALE" description="Prescaler Value">
        <Enum name="PRESCALE_0" start="0" description="Divide by 1" />
        <Enum name="PRESCALE_1" start="0x1" description="Divide by 2" />
        <Enum name="PRESCALE_2" start="0x2" description="Divide by 4" />
        <Enum name="PRESCALE_3" start="0x3" description="Divide by 8" />
        <Enum name="PRESCALE_4" start="0x4" description="Divide by 16" />
        <Enum name="PRESCALE_5" start="0x5" description="Divide by 32" />
        <Enum name="PRESCALE_6" start="0x6" description="Divide by 64" />
        <Enum name="PRESCALE_7" start="0x7" description="Divide by 128" />
      </BitField>
      <BitField start="30" size="1" name="CPHA" description="Clock Phase">
        <Enum name="CPHA_0" start="0" description="Data is captured on the leading edge of SCK and changed on the following edge of SCK" />
        <Enum name="CPHA_1" start="0x1" description="Data is changed on the leading edge of SCK and captured on the following edge of SCK" />
      </BitField>
      <BitField start="31" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="CPOL_0" start="0" description="The inactive state value of SCK is low" />
        <Enum name="CPOL_1" start="0x1" description="The inactive state value of SCK is high" />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="TDR" access="WriteOnly" description="Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Transmit Data" />
    </Register>
    <Register start="+0x70" size="4" name="RSR" access="ReadOnly" description="Receive Status Register" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SOF" description="Start Of Frame">
        <Enum name="SOF_0" start="0" description="Subsequent data word received after LPSPI_PCS assertion" />
        <Enum name="SOF_1" start="0x1" description="First data word received after LPSPI_PCS assertion" />
      </BitField>
      <BitField start="1" size="1" name="RXEMPTY" description="RX FIFO Empty">
        <Enum name="RXEMPTY_0" start="0" description="RX FIFO is not empty" />
        <Enum name="RXEMPTY_1" start="0x1" description="RX FIFO is empty" />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="RDR" access="ReadOnly" description="Receive Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Receive Data" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPUART0" start="0x40042000" description="LPUART">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x4010003" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Identification Number">
        <Enum name="FEATURE_1" start="0x1" description="Standard feature set." />
        <Enum name="FEATURE_3" start="0x3" description="Standard feature set with MODEM/IrDA support." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x303" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXFIFO" description="Transmit FIFO Size" />
      <BitField start="8" size="8" name="RXFIFO" description="Receive FIFO Size" />
    </Register>
    <Register start="+0x8" size="4" name="GLOBAL" access="Read/Write" description="LPUART Global Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Module is not reset." />
        <Enum name="RST_1" start="0x1" description="Module is reset." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PINCFG" access="Read/Write" description="LPUART Pin Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TRGSEL" description="Trigger Select">
        <Enum name="TRGSEL_0" start="0" description="Input trigger is disabled." />
        <Enum name="TRGSEL_1" start="0x1" description="Input trigger is used instead of RXD pin input." />
        <Enum name="TRGSEL_2" start="0x2" description="Input trigger is used instead of CTS_B pin input." />
        <Enum name="TRGSEL_3" start="0x3" description="Input trigger is used to modulate the TXD pin output. The TXD pin output (after TXINV configuration) is ANDed with the input trigger." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="BAUD" access="Read/Write" description="LPUART Baud Rate Register" reset_value="0xF000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="SBR" description="Baud Rate Modulo Divisor." />
      <BitField start="13" size="1" name="SBNS" description="Stop Bit Number Select">
        <Enum name="SBNS_0" start="0" description="One stop bit." />
        <Enum name="SBNS_1" start="0x1" description="Two stop bits." />
      </BitField>
      <BitField start="14" size="1" name="RXEDGIE" description="RX Input Active Edge Interrupt Enable">
        <Enum name="RXEDGIE_0" start="0" description="Hardware interrupts from LPUART_STAT[RXEDGIF] disabled." />
        <Enum name="RXEDGIE_1" start="0x1" description="Hardware interrupt requested when LPUART_STAT[RXEDGIF] flag is 1." />
      </BitField>
      <BitField start="15" size="1" name="LBKDIE" description="LIN Break Detect Interrupt Enable">
        <Enum name="LBKDIE_0" start="0" description="Hardware interrupts from LPUART_STAT[LBKDIF] disabled (use polling)." />
        <Enum name="LBKDIE_1" start="0x1" description="Hardware interrupt requested when LPUART_STAT[LBKDIF] flag is 1." />
      </BitField>
      <BitField start="16" size="1" name="RESYNCDIS" description="Resynchronization Disable">
        <Enum name="RESYNCDIS_0" start="0" description="Resynchronization during received data word is supported" />
        <Enum name="RESYNCDIS_1" start="0x1" description="Resynchronization during received data word is disabled" />
      </BitField>
      <BitField start="17" size="1" name="BOTHEDGE" description="Both Edge Sampling">
        <Enum name="BOTHEDGE_0" start="0" description="Receiver samples input data using the rising edge of the baud rate clock." />
        <Enum name="BOTHEDGE_1" start="0x1" description="Receiver samples input data using the rising and falling edge of the baud rate clock." />
      </BitField>
      <BitField start="18" size="2" name="MATCFG" description="Match Configuration">
        <Enum name="MATCFG_0" start="0" description="Address Match Wakeup" />
        <Enum name="MATCFG_1" start="0x1" description="Idle Match Wakeup" />
        <Enum name="MATCFG_2" start="0x2" description="Match On and Match Off" />
        <Enum name="MATCFG_3" start="0x3" description="Enables RWU on Data Match and Match On/Off for transmitter CTS input" />
      </BitField>
      <BitField start="20" size="1" name="RIDMAE" description="Receiver Idle DMA Enable">
        <Enum name="RIDMAE_0" start="0" description="DMA request disabled." />
        <Enum name="RIDMAE_1" start="0x1" description="DMA request enabled." />
      </BitField>
      <BitField start="21" size="1" name="RDMAE" description="Receiver Full DMA Enable">
        <Enum name="RDMAE_0" start="0" description="DMA request disabled." />
        <Enum name="RDMAE_1" start="0x1" description="DMA request enabled." />
      </BitField>
      <BitField start="23" size="1" name="TDMAE" description="Transmitter DMA Enable">
        <Enum name="TDMAE_0" start="0" description="DMA request disabled." />
        <Enum name="TDMAE_1" start="0x1" description="DMA request enabled." />
      </BitField>
      <BitField start="24" size="5" name="OSR" description="Oversampling Ratio">
        <Enum name="OSR_0" start="0" description="Writing 0 to this field will result in an oversampling ratio of 16" />
        <Enum name="OSR_3" start="0x3" description="Oversampling ratio of 4, requires BOTHEDGE to be set." />
        <Enum name="OSR_4" start="0x4" description="Oversampling ratio of 5, requires BOTHEDGE to be set." />
        <Enum name="OSR_5" start="0x5" description="Oversampling ratio of 6, requires BOTHEDGE to be set." />
        <Enum name="OSR_6" start="0x6" description="Oversampling ratio of 7, requires BOTHEDGE to be set." />
        <Enum name="OSR_7" start="0x7" description="Oversampling ratio of 8." />
        <Enum name="OSR_8" start="0x8" description="Oversampling ratio of 9." />
        <Enum name="OSR_9" start="0x9" description="Oversampling ratio of 10." />
        <Enum name="OSR_10" start="0xA" description="Oversampling ratio of 11." />
        <Enum name="OSR_11" start="0xB" description="Oversampling ratio of 12." />
        <Enum name="OSR_12" start="0xC" description="Oversampling ratio of 13." />
        <Enum name="OSR_13" start="0xD" description="Oversampling ratio of 14." />
        <Enum name="OSR_14" start="0xE" description="Oversampling ratio of 15." />
        <Enum name="OSR_15" start="0xF" description="Oversampling ratio of 16." />
        <Enum name="OSR_16" start="0x10" description="Oversampling ratio of 17." />
        <Enum name="OSR_17" start="0x11" description="Oversampling ratio of 18." />
        <Enum name="OSR_18" start="0x12" description="Oversampling ratio of 19." />
        <Enum name="OSR_19" start="0x13" description="Oversampling ratio of 20." />
        <Enum name="OSR_20" start="0x14" description="Oversampling ratio of 21." />
        <Enum name="OSR_21" start="0x15" description="Oversampling ratio of 22." />
        <Enum name="OSR_22" start="0x16" description="Oversampling ratio of 23." />
        <Enum name="OSR_23" start="0x17" description="Oversampling ratio of 24." />
        <Enum name="OSR_24" start="0x18" description="Oversampling ratio of 25." />
        <Enum name="OSR_25" start="0x19" description="Oversampling ratio of 26." />
        <Enum name="OSR_26" start="0x1A" description="Oversampling ratio of 27." />
        <Enum name="OSR_27" start="0x1B" description="Oversampling ratio of 28." />
        <Enum name="OSR_28" start="0x1C" description="Oversampling ratio of 29." />
        <Enum name="OSR_29" start="0x1D" description="Oversampling ratio of 30." />
        <Enum name="OSR_30" start="0x1E" description="Oversampling ratio of 31." />
        <Enum name="OSR_31" start="0x1F" description="Oversampling ratio of 32." />
      </BitField>
      <BitField start="29" size="1" name="M10" description="10-bit Mode select">
        <Enum name="M10_0" start="0" description="Receiver and transmitter use 7-bit to 9-bit data characters." />
        <Enum name="M10_1" start="0x1" description="Receiver and transmitter use 10-bit data characters." />
      </BitField>
      <BitField start="30" size="1" name="MAEN2" description="Match Address Mode Enable 2">
        <Enum name="MAEN2_0" start="0" description="Normal operation." />
        <Enum name="MAEN2_1" start="0x1" description="Enables automatic address matching or data matching mode for MATCH[MA2]." />
      </BitField>
      <BitField start="31" size="1" name="MAEN1" description="Match Address Mode Enable 1">
        <Enum name="MAEN1_0" start="0" description="Normal operation." />
        <Enum name="MAEN1_1" start="0x1" description="Enables automatic address matching or data matching mode for MATCH[MA1]." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="STAT" access="Read/Write" description="LPUART Status Register" reset_value="0xC00000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="MA2F" description="Match 2 Flag">
        <Enum name="MA2F_0" start="0" description="Received data is not equal to MA2" />
        <Enum name="MA2F_1" start="0x1" description="Received data is equal to MA2" />
      </BitField>
      <BitField start="15" size="1" name="MA1F" description="Match 1 Flag">
        <Enum name="MA1F_0" start="0" description="Received data is not equal to MA1" />
        <Enum name="MA1F_1" start="0x1" description="Received data is equal to MA1" />
      </BitField>
      <BitField start="16" size="1" name="PF" description="Parity Error Flag">
        <Enum name="PF_0" start="0" description="No parity error." />
        <Enum name="PF_1" start="0x1" description="Parity error." />
      </BitField>
      <BitField start="17" size="1" name="FE" description="Framing Error Flag">
        <Enum name="FE_0" start="0" description="No framing error detected. This does not guarantee the framing is correct." />
        <Enum name="FE_1" start="0x1" description="Framing error." />
      </BitField>
      <BitField start="18" size="1" name="NF" description="Noise Flag">
        <Enum name="NF_0" start="0" description="No noise detected." />
        <Enum name="NF_1" start="0x1" description="Noise detected in the received character in LPUART_DATA." />
      </BitField>
      <BitField start="19" size="1" name="OR" description="Receiver Overrun Flag">
        <Enum name="OR_0" start="0" description="No overrun." />
        <Enum name="OR_1" start="0x1" description="Receive overrun (new LPUART data lost)." />
      </BitField>
      <BitField start="20" size="1" name="IDLE" description="Idle Line Flag">
        <Enum name="IDLE_0" start="0" description="No idle line detected." />
        <Enum name="IDLE_1" start="0x1" description="Idle line was detected." />
      </BitField>
      <BitField start="21" size="1" name="RDRF" description="Receive Data Register Full Flag">
        <Enum name="RDRF_0" start="0" description="Receive data buffer empty." />
        <Enum name="RDRF_1" start="0x1" description="Receive data buffer full." />
      </BitField>
      <BitField start="22" size="1" name="TC" description="Transmission Complete Flag">
        <Enum name="TC_0" start="0" description="Transmitter active (sending data, a preamble, or a break)." />
        <Enum name="TC_1" start="0x1" description="Transmitter idle (transmission activity complete)." />
      </BitField>
      <BitField start="23" size="1" name="TDRE" description="Transmit Data Register Empty Flag">
        <Enum name="TDRE_0" start="0" description="Transmit data buffer full." />
        <Enum name="TDRE_1" start="0x1" description="Transmit data buffer empty." />
      </BitField>
      <BitField start="24" size="1" name="RAF" description="Receiver Active Flag">
        <Enum name="RAF_0" start="0" description="LPUART receiver idle waiting for a start bit." />
        <Enum name="RAF_1" start="0x1" description="LPUART receiver active (RXD input not idle)." />
      </BitField>
      <BitField start="25" size="1" name="LBKDE" description="LIN Break Detection Enable">
        <Enum name="LBKDE_0" start="0" description="LIN break detect is disabled, normal break character can be detected." />
        <Enum name="LBKDE_1" start="0x1" description="LIN break detect is enabled. LIN break character is detected at length of 11 bit times (if M = 0) or 12 (if M = 1) or 13 (M10 = 1)." />
      </BitField>
      <BitField start="26" size="1" name="BRK13" description="Break Character Generation Length">
        <Enum name="BRK13_0" start="0" description="Break character is transmitted with length of 9 to 13 bit times." />
        <Enum name="BRK13_1" start="0x1" description="Break character is transmitted with length of 12 to 15 bit times." />
      </BitField>
      <BitField start="27" size="1" name="RWUID" description="Receive Wake Up Idle Detect">
        <Enum name="RWUID_0" start="0" description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character. During address match wakeup, the IDLE bit does not set when an address does not match." />
        <Enum name="RWUID_1" start="0x1" description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character. During address match wakeup, the IDLE bit does set when an address does not match." />
      </BitField>
      <BitField start="28" size="1" name="RXINV" description="Receive Data Inversion">
        <Enum name="RXINV_0" start="0" description="Receive data not inverted." />
        <Enum name="RXINV_1" start="0x1" description="Receive data inverted." />
      </BitField>
      <BitField start="29" size="1" name="MSBF" description="MSB First">
        <Enum name="MSBF_0" start="0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." />
        <Enum name="MSBF_1" start="0x1" description="MSB (bit9, bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of CTRL[M], CTRL[PE] and BAUD[M10]. Further, the first bit received after the start bit is identified as bit9, bit8, bit7 or bit6 depending on the setting of CTRL[M] and CTRL[PE]." />
      </BitField>
      <BitField start="30" size="1" name="RXEDGIF" description="RXD Pin Active Edge Interrupt Flag">
        <Enum name="RXEDGIF_0" start="0" description="No active edge on the receive pin has occurred." />
        <Enum name="RXEDGIF_1" start="0x1" description="An active edge on the receive pin has occurred." />
      </BitField>
      <BitField start="31" size="1" name="LBKDIF" description="LIN Break Detect Interrupt Flag">
        <Enum name="LBKDIF_0" start="0" description="No LIN break character has been detected." />
        <Enum name="LBKDIF_1" start="0x1" description="LIN break character has been detected." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="CTRL" access="Read/Write" description="LPUART Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PT" description="Parity Type">
        <Enum name="PT_0" start="0" description="Even parity." />
        <Enum name="PT_1" start="0x1" description="Odd parity." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Parity Enable">
        <Enum name="PE_0" start="0" description="No hardware parity generation or checking." />
        <Enum name="PE_1" start="0x1" description="Parity enabled." />
      </BitField>
      <BitField start="2" size="1" name="ILT" description="Idle Line Type Select">
        <Enum name="ILT_0" start="0" description="Idle character bit count starts after start bit." />
        <Enum name="ILT_1" start="0x1" description="Idle character bit count starts after stop bit." />
      </BitField>
      <BitField start="3" size="1" name="WAKE" description="Receiver Wakeup Method Select">
        <Enum name="WAKE_0" start="0" description="Configures RWU for idle-line wakeup." />
        <Enum name="WAKE_1" start="0x1" description="Configures RWU with address-mark wakeup." />
      </BitField>
      <BitField start="4" size="1" name="M" description="9-Bit or 8-Bit Mode Select">
        <Enum name="M_0" start="0" description="Receiver and transmitter use 8-bit data characters." />
        <Enum name="M_1" start="0x1" description="Receiver and transmitter use 9-bit data characters." />
      </BitField>
      <BitField start="5" size="1" name="RSRC" description="Receiver Source Select">
        <Enum name="RSRC_0" start="0" description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the LPUART does not use the RXD pin." />
        <Enum name="RSRC_1" start="0x1" description="Single-wire LPUART mode where the TXD pin is connected to the transmitter output and receiver input." />
      </BitField>
      <BitField start="6" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="DOZEEN_0" start="0" description="LPUART is enabled in Doze mode." />
        <Enum name="DOZEEN_1" start="0x1" description="LPUART is disabled in Doze mode." />
      </BitField>
      <BitField start="7" size="1" name="LOOPS" description="Loop Mode Select">
        <Enum name="LOOPS_0" start="0" description="Normal operation - RXD and TXD use separate pins." />
        <Enum name="LOOPS_1" start="0x1" description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input (see RSRC bit)." />
      </BitField>
      <BitField start="8" size="3" name="IDLECFG" description="Idle Configuration">
        <Enum name="IDLECFG_0" start="0" description="1 idle character" />
        <Enum name="IDLECFG_1" start="0x1" description="2 idle characters" />
        <Enum name="IDLECFG_2" start="0x2" description="4 idle characters" />
        <Enum name="IDLECFG_3" start="0x3" description="8 idle characters" />
        <Enum name="IDLECFG_4" start="0x4" description="16 idle characters" />
        <Enum name="IDLECFG_5" start="0x5" description="32 idle characters" />
        <Enum name="IDLECFG_6" start="0x6" description="64 idle characters" />
        <Enum name="IDLECFG_7" start="0x7" description="128 idle characters" />
      </BitField>
      <BitField start="11" size="1" name="M7" description="7-Bit Mode Select">
        <Enum name="M7_0" start="0" description="Receiver and transmitter use 8-bit to 10-bit data characters." />
        <Enum name="M7_1" start="0x1" description="Receiver and transmitter use 7-bit data characters." />
      </BitField>
      <BitField start="14" size="1" name="MA2IE" description="Match 2 Interrupt Enable">
        <Enum name="MA2IE_0" start="0" description="MA2F interrupt disabled" />
        <Enum name="MA2IE_1" start="0x1" description="MA2F interrupt enabled" />
      </BitField>
      <BitField start="15" size="1" name="MA1IE" description="Match 1 Interrupt Enable">
        <Enum name="MA1IE_0" start="0" description="MA1F interrupt disabled" />
        <Enum name="MA1IE_1" start="0x1" description="MA1F interrupt enabled" />
      </BitField>
      <BitField start="16" size="1" name="SBK" description="Send Break">
        <Enum name="SBK_0" start="0" description="Normal transmitter operation." />
        <Enum name="SBK_1" start="0x1" description="Queue break character(s) to be sent." />
      </BitField>
      <BitField start="17" size="1" name="RWU" description="Receiver Wakeup Control">
        <Enum name="RWU_0" start="0" description="Normal receiver operation." />
        <Enum name="RWU_1" start="0x1" description="LPUART receiver in standby waiting for wakeup condition." />
      </BitField>
      <BitField start="18" size="1" name="RE" description="Receiver Enable">
        <Enum name="RE_0" start="0" description="Receiver disabled." />
        <Enum name="RE_1" start="0x1" description="Receiver enabled." />
      </BitField>
      <BitField start="19" size="1" name="TE" description="Transmitter Enable">
        <Enum name="TE_0" start="0" description="Transmitter disabled." />
        <Enum name="TE_1" start="0x1" description="Transmitter enabled." />
      </BitField>
      <BitField start="20" size="1" name="ILIE" description="Idle Line Interrupt Enable">
        <Enum name="ILIE_0" start="0" description="Hardware interrupts from IDLE disabled; use polling." />
        <Enum name="ILIE_1" start="0x1" description="Hardware interrupt requested when IDLE flag is 1." />
      </BitField>
      <BitField start="21" size="1" name="RIE" description="Receiver Interrupt Enable">
        <Enum name="RIE_0" start="0" description="Hardware interrupts from RDRF disabled; use polling." />
        <Enum name="RIE_1" start="0x1" description="Hardware interrupt requested when RDRF flag is 1." />
      </BitField>
      <BitField start="22" size="1" name="TCIE" description="Transmission Complete Interrupt Enable for">
        <Enum name="TCIE_0" start="0" description="Hardware interrupts from TC disabled; use polling." />
        <Enum name="TCIE_1" start="0x1" description="Hardware interrupt requested when TC flag is 1." />
      </BitField>
      <BitField start="23" size="1" name="TIE" description="Transmit Interrupt Enable">
        <Enum name="TIE_0" start="0" description="Hardware interrupts from TDRE disabled; use polling." />
        <Enum name="TIE_1" start="0x1" description="Hardware interrupt requested when TDRE flag is 1." />
      </BitField>
      <BitField start="24" size="1" name="PEIE" description="Parity Error Interrupt Enable">
        <Enum name="PEIE_0" start="0" description="PF interrupts disabled; use polling)." />
        <Enum name="PEIE_1" start="0x1" description="Hardware interrupt requested when PF is set." />
      </BitField>
      <BitField start="25" size="1" name="FEIE" description="Framing Error Interrupt Enable">
        <Enum name="FEIE_0" start="0" description="FE interrupts disabled; use polling." />
        <Enum name="FEIE_1" start="0x1" description="Hardware interrupt requested when FE is set." />
      </BitField>
      <BitField start="26" size="1" name="NEIE" description="Noise Error Interrupt Enable">
        <Enum name="NEIE_0" start="0" description="NF interrupts disabled; use polling." />
        <Enum name="NEIE_1" start="0x1" description="Hardware interrupt requested when NF is set." />
      </BitField>
      <BitField start="27" size="1" name="ORIE" description="Overrun Interrupt Enable">
        <Enum name="ORIE_0" start="0" description="OR interrupts disabled; use polling." />
        <Enum name="ORIE_1" start="0x1" description="Hardware interrupt requested when OR is set." />
      </BitField>
      <BitField start="28" size="1" name="TXINV" description="Transmit Data Inversion">
        <Enum name="TXINV_0" start="0" description="Transmit data not inverted." />
        <Enum name="TXINV_1" start="0x1" description="Transmit data inverted." />
      </BitField>
      <BitField start="29" size="1" name="TXDIR" description="TXD Pin Direction in Single-Wire Mode">
        <Enum name="TXDIR_0" start="0" description="TXD pin is an input in single-wire mode." />
        <Enum name="TXDIR_1" start="0x1" description="TXD pin is an output in single-wire mode." />
      </BitField>
      <BitField start="30" size="1" name="R9T8" description="Receive Bit 9 / Transmit Bit 8" />
      <BitField start="31" size="1" name="R8T9" description="Receive Bit 8 / Transmit Bit 9" />
    </Register>
    <Register start="+0x1C" size="4" name="DATA" access="Read/Write" description="LPUART Data Register" reset_value="0x1000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="R0T0" description="R0T0" />
      <BitField start="1" size="1" name="R1T1" description="R1T1" />
      <BitField start="2" size="1" name="R2T2" description="R2T2" />
      <BitField start="3" size="1" name="R3T3" description="R3T3" />
      <BitField start="4" size="1" name="R4T4" description="R4T4" />
      <BitField start="5" size="1" name="R5T5" description="R5T5" />
      <BitField start="6" size="1" name="R6T6" description="R6T6" />
      <BitField start="7" size="1" name="R7T7" description="R7T7" />
      <BitField start="8" size="1" name="R8T8" description="R8T8" />
      <BitField start="9" size="1" name="R9T9" description="R9T9" />
      <BitField start="11" size="1" name="IDLINE" description="Idle Line">
        <Enum name="IDLINE_0" start="0" description="Receiver was not idle before receiving this character." />
        <Enum name="IDLINE_1" start="0x1" description="Receiver was idle before receiving this character." />
      </BitField>
      <BitField start="12" size="1" name="RXEMPT" description="Receive Buffer Empty">
        <Enum name="RXEMPT_0" start="0" description="Receive buffer contains valid data." />
        <Enum name="RXEMPT_1" start="0x1" description="Receive buffer is empty, data returned on read is not valid." />
      </BitField>
      <BitField start="13" size="1" name="FRETSC" description="Frame Error / Transmit Special Character">
        <Enum name="FRETSC_0" start="0" description="The dataword was received without a frame error on read, or transmit a normal character on write." />
        <Enum name="FRETSC_1" start="0x1" description="The dataword was received with a frame error, or transmit an idle or break character on transmit." />
      </BitField>
      <BitField start="14" size="1" name="PARITYE" description="PARITYE">
        <Enum name="PARITYE_0" start="0" description="The dataword was received without a parity error." />
        <Enum name="PARITYE_1" start="0x1" description="The dataword was received with a parity error." />
      </BitField>
      <BitField start="15" size="1" name="NOISY" description="NOISY">
        <Enum name="NOISY_0" start="0" description="The dataword was received without noise." />
        <Enum name="NOISY_1" start="0x1" description="The data was received with noise." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="MATCH" access="Read/Write" description="LPUART Match Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="MA1" description="Match Address 1" />
      <BitField start="16" size="10" name="MA2" description="Match Address 2" />
    </Register>
    <Register start="+0x24" size="4" name="MODIR" access="Read/Write" description="LPUART Modem IrDA Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXCTSE" description="Transmitter clear-to-send enable">
        <Enum name="TXCTSE_0" start="0" description="CTS has no effect on the transmitter." />
        <Enum name="TXCTSE_1" start="0x1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." />
      </BitField>
      <BitField start="1" size="1" name="TXRTSE" description="Transmitter request-to-send enable">
        <Enum name="TXRTSE_0" start="0" description="The transmitter has no effect on RTS." />
        <Enum name="TXRTSE_1" start="0x1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit." />
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL" description="Transmitter request-to-send polarity">
        <Enum name="TXRTSPOL_0" start="0" description="Transmitter RTS is active low." />
        <Enum name="TXRTSPOL_1" start="0x1" description="Transmitter RTS is active high." />
      </BitField>
      <BitField start="3" size="1" name="RXRTSE" description="Receiver request-to-send enable">
        <Enum name="RXRTSE_0" start="0" description="The receiver has no effect on RTS." />
        <Enum name="RXRTSE_1" start="0x1" description="RTS is deasserted if the receiver data register is full or a start bit has been detected that would cause the receiver data register to become full. RTS is asserted if the receiver data register is not full and has not detected a start bit that would cause the receiver data register to become full." />
      </BitField>
      <BitField start="4" size="1" name="TXCTSC" description="Transmit CTS Configuration">
        <Enum name="TXCTSC_0" start="0" description="CTS input is sampled at the start of each character." />
        <Enum name="TXCTSC_1" start="0x1" description="CTS input is sampled when the transmitter is idle." />
      </BitField>
      <BitField start="5" size="1" name="TXCTSSRC" description="Transmit CTS Source">
        <Enum name="TXCTSSRC_0" start="0" description="CTS input is the CTS_B pin." />
        <Enum name="TXCTSSRC_1" start="0x1" description="CTS input is the inverted Receiver Match result." />
      </BitField>
      <BitField start="8" size="3" name="RTSWATER" description="Receive RTS Configuration" />
      <BitField start="16" size="2" name="TNP" description="Transmitter narrow pulse">
        <Enum name="TNP_0" start="0" description="1/OSR." />
        <Enum name="TNP_1" start="0x1" description="2/OSR." />
        <Enum name="TNP_2" start="0x2" description="3/OSR." />
        <Enum name="TNP_3" start="0x3" description="4/OSR." />
      </BitField>
      <BitField start="18" size="1" name="IREN" description="Infrared enable">
        <Enum name="IREN_0" start="0" description="IR disabled." />
        <Enum name="IREN_1" start="0x1" description="IR enabled." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="FIFO" access="Read/Write" description="LPUART FIFO Register" reset_value="0xC00022" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RXFIFOSIZE" description="Receive FIFO. Buffer Depth">
        <Enum name="RXFIFOSIZE_0" start="0" description="Receive FIFO/Buffer depth = 1 dataword." />
        <Enum name="RXFIFOSIZE_1" start="0x1" description="Receive FIFO/Buffer depth = 4 datawords." />
        <Enum name="RXFIFOSIZE_2" start="0x2" description="Receive FIFO/Buffer depth = 8 datawords." />
        <Enum name="RXFIFOSIZE_3" start="0x3" description="Receive FIFO/Buffer depth = 16 datawords." />
        <Enum name="RXFIFOSIZE_4" start="0x4" description="Receive FIFO/Buffer depth = 32 datawords." />
        <Enum name="RXFIFOSIZE_5" start="0x5" description="Receive FIFO/Buffer depth = 64 datawords." />
        <Enum name="RXFIFOSIZE_6" start="0x6" description="Receive FIFO/Buffer depth = 128 datawords." />
        <Enum name="RXFIFOSIZE_7" start="0x7" description="Receive FIFO/Buffer depth = 256 datawords." />
      </BitField>
      <BitField start="3" size="1" name="RXFE" description="Receive FIFO Enable">
        <Enum name="RXFE_0" start="0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)" />
        <Enum name="RXFE_1" start="0x1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE." />
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE" description="Transmit FIFO. Buffer Depth">
        <Enum name="TXFIFOSIZE_0" start="0" description="Transmit FIFO/Buffer depth = 1 dataword." />
        <Enum name="TXFIFOSIZE_1" start="0x1" description="Transmit FIFO/Buffer depth = 4 datawords." />
        <Enum name="TXFIFOSIZE_2" start="0x2" description="Transmit FIFO/Buffer depth = 8 datawords." />
        <Enum name="TXFIFOSIZE_3" start="0x3" description="Transmit FIFO/Buffer depth = 16 datawords." />
        <Enum name="TXFIFOSIZE_4" start="0x4" description="Transmit FIFO/Buffer depth = 32 datawords." />
        <Enum name="TXFIFOSIZE_5" start="0x5" description="Transmit FIFO/Buffer depth = 64 datawords." />
        <Enum name="TXFIFOSIZE_6" start="0x6" description="Transmit FIFO/Buffer depth = 128 datawords." />
        <Enum name="TXFIFOSIZE_7" start="0x7" description="Transmit FIFO/Buffer depth = 256 datawords" />
      </BitField>
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO Enable">
        <Enum name="TXFE_0" start="0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)." />
        <Enum name="TXFE_1" start="0x1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE." />
      </BitField>
      <BitField start="8" size="1" name="RXUFE" description="Receive FIFO Underflow Interrupt Enable">
        <Enum name="RXUFE_0" start="0" description="RXUF flag does not generate an interrupt to the host." />
        <Enum name="RXUFE_1" start="0x1" description="RXUF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="9" size="1" name="TXOFE" description="Transmit FIFO Overflow Interrupt Enable">
        <Enum name="TXOFE_0" start="0" description="TXOF flag does not generate an interrupt to the host." />
        <Enum name="TXOFE_1" start="0x1" description="TXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="10" size="3" name="RXIDEN" description="Receiver Idle Empty Enable">
        <Enum name="RXIDEN_0" start="0" description="Disable RDRF assertion due to partially filled FIFO when receiver is idle." />
        <Enum name="RXIDEN_1" start="0x1" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 1 character." />
        <Enum name="RXIDEN_2" start="0x2" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 2 characters." />
        <Enum name="RXIDEN_3" start="0x3" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 4 characters." />
        <Enum name="RXIDEN_4" start="0x4" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 8 characters." />
        <Enum name="RXIDEN_5" start="0x5" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 16 characters." />
        <Enum name="RXIDEN_6" start="0x6" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 32 characters." />
        <Enum name="RXIDEN_7" start="0x7" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 64 characters." />
      </BitField>
      <BitField start="14" size="1" name="RXFLUSH" description="Receive FIFO/Buffer Flush">
        <Enum name="RXFLUSH_0" start="0" description="No flush operation occurs." />
        <Enum name="RXFLUSH_1" start="0x1" description="All data in the receive FIFO/buffer is cleared out." />
      </BitField>
      <BitField start="15" size="1" name="TXFLUSH" description="Transmit FIFO/Buffer Flush">
        <Enum name="TXFLUSH_0" start="0" description="No flush operation occurs." />
        <Enum name="TXFLUSH_1" start="0x1" description="All data in the transmit FIFO/Buffer is cleared out." />
      </BitField>
      <BitField start="16" size="1" name="RXUF" description="Receiver Buffer Underflow Flag">
        <Enum name="RXUF_0" start="0" description="No receive buffer underflow has occurred since the last time the flag was cleared." />
        <Enum name="RXUF_1" start="0x1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="17" size="1" name="TXOF" description="Transmitter Buffer Overflow Flag">
        <Enum name="TXOF_0" start="0" description="No transmit buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="TXOF_1" start="0x1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="22" size="1" name="RXEMPT" description="Receive Buffer/FIFO Empty">
        <Enum name="RXEMPT_0" start="0" description="Receive buffer is not empty." />
        <Enum name="RXEMPT_1" start="0x1" description="Receive buffer is empty." />
      </BitField>
      <BitField start="23" size="1" name="TXEMPT" description="Transmit Buffer/FIFO Empty">
        <Enum name="TXEMPT_0" start="0" description="Transmit buffer is not empty." />
        <Enum name="TXEMPT_1" start="0x1" description="Transmit buffer is empty." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="WATER" access="Read/Write" description="LPUART Watermark Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TXWATER" description="Transmit Watermark" />
      <BitField start="8" size="4" name="TXCOUNT" description="Transmit Counter" />
      <BitField start="16" size="3" name="RXWATER" description="Receive Watermark" />
      <BitField start="24" size="4" name="RXCOUNT" description="Receive Counter" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPUART1" start="0x40043000" description="LPUART">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x4010003" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Identification Number">
        <Enum name="FEATURE_1" start="0x1" description="Standard feature set." />
        <Enum name="FEATURE_3" start="0x3" description="Standard feature set with MODEM/IrDA support." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x303" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXFIFO" description="Transmit FIFO Size" />
      <BitField start="8" size="8" name="RXFIFO" description="Receive FIFO Size" />
    </Register>
    <Register start="+0x8" size="4" name="GLOBAL" access="Read/Write" description="LPUART Global Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Module is not reset." />
        <Enum name="RST_1" start="0x1" description="Module is reset." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PINCFG" access="Read/Write" description="LPUART Pin Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TRGSEL" description="Trigger Select">
        <Enum name="TRGSEL_0" start="0" description="Input trigger is disabled." />
        <Enum name="TRGSEL_1" start="0x1" description="Input trigger is used instead of RXD pin input." />
        <Enum name="TRGSEL_2" start="0x2" description="Input trigger is used instead of CTS_B pin input." />
        <Enum name="TRGSEL_3" start="0x3" description="Input trigger is used to modulate the TXD pin output. The TXD pin output (after TXINV configuration) is ANDed with the input trigger." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="BAUD" access="Read/Write" description="LPUART Baud Rate Register" reset_value="0xF000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="SBR" description="Baud Rate Modulo Divisor." />
      <BitField start="13" size="1" name="SBNS" description="Stop Bit Number Select">
        <Enum name="SBNS_0" start="0" description="One stop bit." />
        <Enum name="SBNS_1" start="0x1" description="Two stop bits." />
      </BitField>
      <BitField start="14" size="1" name="RXEDGIE" description="RX Input Active Edge Interrupt Enable">
        <Enum name="RXEDGIE_0" start="0" description="Hardware interrupts from LPUART_STAT[RXEDGIF] disabled." />
        <Enum name="RXEDGIE_1" start="0x1" description="Hardware interrupt requested when LPUART_STAT[RXEDGIF] flag is 1." />
      </BitField>
      <BitField start="15" size="1" name="LBKDIE" description="LIN Break Detect Interrupt Enable">
        <Enum name="LBKDIE_0" start="0" description="Hardware interrupts from LPUART_STAT[LBKDIF] disabled (use polling)." />
        <Enum name="LBKDIE_1" start="0x1" description="Hardware interrupt requested when LPUART_STAT[LBKDIF] flag is 1." />
      </BitField>
      <BitField start="16" size="1" name="RESYNCDIS" description="Resynchronization Disable">
        <Enum name="RESYNCDIS_0" start="0" description="Resynchronization during received data word is supported" />
        <Enum name="RESYNCDIS_1" start="0x1" description="Resynchronization during received data word is disabled" />
      </BitField>
      <BitField start="17" size="1" name="BOTHEDGE" description="Both Edge Sampling">
        <Enum name="BOTHEDGE_0" start="0" description="Receiver samples input data using the rising edge of the baud rate clock." />
        <Enum name="BOTHEDGE_1" start="0x1" description="Receiver samples input data using the rising and falling edge of the baud rate clock." />
      </BitField>
      <BitField start="18" size="2" name="MATCFG" description="Match Configuration">
        <Enum name="MATCFG_0" start="0" description="Address Match Wakeup" />
        <Enum name="MATCFG_1" start="0x1" description="Idle Match Wakeup" />
        <Enum name="MATCFG_2" start="0x2" description="Match On and Match Off" />
        <Enum name="MATCFG_3" start="0x3" description="Enables RWU on Data Match and Match On/Off for transmitter CTS input" />
      </BitField>
      <BitField start="20" size="1" name="RIDMAE" description="Receiver Idle DMA Enable">
        <Enum name="RIDMAE_0" start="0" description="DMA request disabled." />
        <Enum name="RIDMAE_1" start="0x1" description="DMA request enabled." />
      </BitField>
      <BitField start="21" size="1" name="RDMAE" description="Receiver Full DMA Enable">
        <Enum name="RDMAE_0" start="0" description="DMA request disabled." />
        <Enum name="RDMAE_1" start="0x1" description="DMA request enabled." />
      </BitField>
      <BitField start="23" size="1" name="TDMAE" description="Transmitter DMA Enable">
        <Enum name="TDMAE_0" start="0" description="DMA request disabled." />
        <Enum name="TDMAE_1" start="0x1" description="DMA request enabled." />
      </BitField>
      <BitField start="24" size="5" name="OSR" description="Oversampling Ratio">
        <Enum name="OSR_0" start="0" description="Writing 0 to this field will result in an oversampling ratio of 16" />
        <Enum name="OSR_3" start="0x3" description="Oversampling ratio of 4, requires BOTHEDGE to be set." />
        <Enum name="OSR_4" start="0x4" description="Oversampling ratio of 5, requires BOTHEDGE to be set." />
        <Enum name="OSR_5" start="0x5" description="Oversampling ratio of 6, requires BOTHEDGE to be set." />
        <Enum name="OSR_6" start="0x6" description="Oversampling ratio of 7, requires BOTHEDGE to be set." />
        <Enum name="OSR_7" start="0x7" description="Oversampling ratio of 8." />
        <Enum name="OSR_8" start="0x8" description="Oversampling ratio of 9." />
        <Enum name="OSR_9" start="0x9" description="Oversampling ratio of 10." />
        <Enum name="OSR_10" start="0xA" description="Oversampling ratio of 11." />
        <Enum name="OSR_11" start="0xB" description="Oversampling ratio of 12." />
        <Enum name="OSR_12" start="0xC" description="Oversampling ratio of 13." />
        <Enum name="OSR_13" start="0xD" description="Oversampling ratio of 14." />
        <Enum name="OSR_14" start="0xE" description="Oversampling ratio of 15." />
        <Enum name="OSR_15" start="0xF" description="Oversampling ratio of 16." />
        <Enum name="OSR_16" start="0x10" description="Oversampling ratio of 17." />
        <Enum name="OSR_17" start="0x11" description="Oversampling ratio of 18." />
        <Enum name="OSR_18" start="0x12" description="Oversampling ratio of 19." />
        <Enum name="OSR_19" start="0x13" description="Oversampling ratio of 20." />
        <Enum name="OSR_20" start="0x14" description="Oversampling ratio of 21." />
        <Enum name="OSR_21" start="0x15" description="Oversampling ratio of 22." />
        <Enum name="OSR_22" start="0x16" description="Oversampling ratio of 23." />
        <Enum name="OSR_23" start="0x17" description="Oversampling ratio of 24." />
        <Enum name="OSR_24" start="0x18" description="Oversampling ratio of 25." />
        <Enum name="OSR_25" start="0x19" description="Oversampling ratio of 26." />
        <Enum name="OSR_26" start="0x1A" description="Oversampling ratio of 27." />
        <Enum name="OSR_27" start="0x1B" description="Oversampling ratio of 28." />
        <Enum name="OSR_28" start="0x1C" description="Oversampling ratio of 29." />
        <Enum name="OSR_29" start="0x1D" description="Oversampling ratio of 30." />
        <Enum name="OSR_30" start="0x1E" description="Oversampling ratio of 31." />
        <Enum name="OSR_31" start="0x1F" description="Oversampling ratio of 32." />
      </BitField>
      <BitField start="29" size="1" name="M10" description="10-bit Mode select">
        <Enum name="M10_0" start="0" description="Receiver and transmitter use 7-bit to 9-bit data characters." />
        <Enum name="M10_1" start="0x1" description="Receiver and transmitter use 10-bit data characters." />
      </BitField>
      <BitField start="30" size="1" name="MAEN2" description="Match Address Mode Enable 2">
        <Enum name="MAEN2_0" start="0" description="Normal operation." />
        <Enum name="MAEN2_1" start="0x1" description="Enables automatic address matching or data matching mode for MATCH[MA2]." />
      </BitField>
      <BitField start="31" size="1" name="MAEN1" description="Match Address Mode Enable 1">
        <Enum name="MAEN1_0" start="0" description="Normal operation." />
        <Enum name="MAEN1_1" start="0x1" description="Enables automatic address matching or data matching mode for MATCH[MA1]." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="STAT" access="Read/Write" description="LPUART Status Register" reset_value="0xC00000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="MA2F" description="Match 2 Flag">
        <Enum name="MA2F_0" start="0" description="Received data is not equal to MA2" />
        <Enum name="MA2F_1" start="0x1" description="Received data is equal to MA2" />
      </BitField>
      <BitField start="15" size="1" name="MA1F" description="Match 1 Flag">
        <Enum name="MA1F_0" start="0" description="Received data is not equal to MA1" />
        <Enum name="MA1F_1" start="0x1" description="Received data is equal to MA1" />
      </BitField>
      <BitField start="16" size="1" name="PF" description="Parity Error Flag">
        <Enum name="PF_0" start="0" description="No parity error." />
        <Enum name="PF_1" start="0x1" description="Parity error." />
      </BitField>
      <BitField start="17" size="1" name="FE" description="Framing Error Flag">
        <Enum name="FE_0" start="0" description="No framing error detected. This does not guarantee the framing is correct." />
        <Enum name="FE_1" start="0x1" description="Framing error." />
      </BitField>
      <BitField start="18" size="1" name="NF" description="Noise Flag">
        <Enum name="NF_0" start="0" description="No noise detected." />
        <Enum name="NF_1" start="0x1" description="Noise detected in the received character in LPUART_DATA." />
      </BitField>
      <BitField start="19" size="1" name="OR" description="Receiver Overrun Flag">
        <Enum name="OR_0" start="0" description="No overrun." />
        <Enum name="OR_1" start="0x1" description="Receive overrun (new LPUART data lost)." />
      </BitField>
      <BitField start="20" size="1" name="IDLE" description="Idle Line Flag">
        <Enum name="IDLE_0" start="0" description="No idle line detected." />
        <Enum name="IDLE_1" start="0x1" description="Idle line was detected." />
      </BitField>
      <BitField start="21" size="1" name="RDRF" description="Receive Data Register Full Flag">
        <Enum name="RDRF_0" start="0" description="Receive data buffer empty." />
        <Enum name="RDRF_1" start="0x1" description="Receive data buffer full." />
      </BitField>
      <BitField start="22" size="1" name="TC" description="Transmission Complete Flag">
        <Enum name="TC_0" start="0" description="Transmitter active (sending data, a preamble, or a break)." />
        <Enum name="TC_1" start="0x1" description="Transmitter idle (transmission activity complete)." />
      </BitField>
      <BitField start="23" size="1" name="TDRE" description="Transmit Data Register Empty Flag">
        <Enum name="TDRE_0" start="0" description="Transmit data buffer full." />
        <Enum name="TDRE_1" start="0x1" description="Transmit data buffer empty." />
      </BitField>
      <BitField start="24" size="1" name="RAF" description="Receiver Active Flag">
        <Enum name="RAF_0" start="0" description="LPUART receiver idle waiting for a start bit." />
        <Enum name="RAF_1" start="0x1" description="LPUART receiver active (RXD input not idle)." />
      </BitField>
      <BitField start="25" size="1" name="LBKDE" description="LIN Break Detection Enable">
        <Enum name="LBKDE_0" start="0" description="LIN break detect is disabled, normal break character can be detected." />
        <Enum name="LBKDE_1" start="0x1" description="LIN break detect is enabled. LIN break character is detected at length of 11 bit times (if M = 0) or 12 (if M = 1) or 13 (M10 = 1)." />
      </BitField>
      <BitField start="26" size="1" name="BRK13" description="Break Character Generation Length">
        <Enum name="BRK13_0" start="0" description="Break character is transmitted with length of 9 to 13 bit times." />
        <Enum name="BRK13_1" start="0x1" description="Break character is transmitted with length of 12 to 15 bit times." />
      </BitField>
      <BitField start="27" size="1" name="RWUID" description="Receive Wake Up Idle Detect">
        <Enum name="RWUID_0" start="0" description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character. During address match wakeup, the IDLE bit does not set when an address does not match." />
        <Enum name="RWUID_1" start="0x1" description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character. During address match wakeup, the IDLE bit does set when an address does not match." />
      </BitField>
      <BitField start="28" size="1" name="RXINV" description="Receive Data Inversion">
        <Enum name="RXINV_0" start="0" description="Receive data not inverted." />
        <Enum name="RXINV_1" start="0x1" description="Receive data inverted." />
      </BitField>
      <BitField start="29" size="1" name="MSBF" description="MSB First">
        <Enum name="MSBF_0" start="0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." />
        <Enum name="MSBF_1" start="0x1" description="MSB (bit9, bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of CTRL[M], CTRL[PE] and BAUD[M10]. Further, the first bit received after the start bit is identified as bit9, bit8, bit7 or bit6 depending on the setting of CTRL[M] and CTRL[PE]." />
      </BitField>
      <BitField start="30" size="1" name="RXEDGIF" description="RXD Pin Active Edge Interrupt Flag">
        <Enum name="RXEDGIF_0" start="0" description="No active edge on the receive pin has occurred." />
        <Enum name="RXEDGIF_1" start="0x1" description="An active edge on the receive pin has occurred." />
      </BitField>
      <BitField start="31" size="1" name="LBKDIF" description="LIN Break Detect Interrupt Flag">
        <Enum name="LBKDIF_0" start="0" description="No LIN break character has been detected." />
        <Enum name="LBKDIF_1" start="0x1" description="LIN break character has been detected." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="CTRL" access="Read/Write" description="LPUART Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PT" description="Parity Type">
        <Enum name="PT_0" start="0" description="Even parity." />
        <Enum name="PT_1" start="0x1" description="Odd parity." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Parity Enable">
        <Enum name="PE_0" start="0" description="No hardware parity generation or checking." />
        <Enum name="PE_1" start="0x1" description="Parity enabled." />
      </BitField>
      <BitField start="2" size="1" name="ILT" description="Idle Line Type Select">
        <Enum name="ILT_0" start="0" description="Idle character bit count starts after start bit." />
        <Enum name="ILT_1" start="0x1" description="Idle character bit count starts after stop bit." />
      </BitField>
      <BitField start="3" size="1" name="WAKE" description="Receiver Wakeup Method Select">
        <Enum name="WAKE_0" start="0" description="Configures RWU for idle-line wakeup." />
        <Enum name="WAKE_1" start="0x1" description="Configures RWU with address-mark wakeup." />
      </BitField>
      <BitField start="4" size="1" name="M" description="9-Bit or 8-Bit Mode Select">
        <Enum name="M_0" start="0" description="Receiver and transmitter use 8-bit data characters." />
        <Enum name="M_1" start="0x1" description="Receiver and transmitter use 9-bit data characters." />
      </BitField>
      <BitField start="5" size="1" name="RSRC" description="Receiver Source Select">
        <Enum name="RSRC_0" start="0" description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the LPUART does not use the RXD pin." />
        <Enum name="RSRC_1" start="0x1" description="Single-wire LPUART mode where the TXD pin is connected to the transmitter output and receiver input." />
      </BitField>
      <BitField start="6" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="DOZEEN_0" start="0" description="LPUART is enabled in Doze mode." />
        <Enum name="DOZEEN_1" start="0x1" description="LPUART is disabled in Doze mode." />
      </BitField>
      <BitField start="7" size="1" name="LOOPS" description="Loop Mode Select">
        <Enum name="LOOPS_0" start="0" description="Normal operation - RXD and TXD use separate pins." />
        <Enum name="LOOPS_1" start="0x1" description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input (see RSRC bit)." />
      </BitField>
      <BitField start="8" size="3" name="IDLECFG" description="Idle Configuration">
        <Enum name="IDLECFG_0" start="0" description="1 idle character" />
        <Enum name="IDLECFG_1" start="0x1" description="2 idle characters" />
        <Enum name="IDLECFG_2" start="0x2" description="4 idle characters" />
        <Enum name="IDLECFG_3" start="0x3" description="8 idle characters" />
        <Enum name="IDLECFG_4" start="0x4" description="16 idle characters" />
        <Enum name="IDLECFG_5" start="0x5" description="32 idle characters" />
        <Enum name="IDLECFG_6" start="0x6" description="64 idle characters" />
        <Enum name="IDLECFG_7" start="0x7" description="128 idle characters" />
      </BitField>
      <BitField start="11" size="1" name="M7" description="7-Bit Mode Select">
        <Enum name="M7_0" start="0" description="Receiver and transmitter use 8-bit to 10-bit data characters." />
        <Enum name="M7_1" start="0x1" description="Receiver and transmitter use 7-bit data characters." />
      </BitField>
      <BitField start="14" size="1" name="MA2IE" description="Match 2 Interrupt Enable">
        <Enum name="MA2IE_0" start="0" description="MA2F interrupt disabled" />
        <Enum name="MA2IE_1" start="0x1" description="MA2F interrupt enabled" />
      </BitField>
      <BitField start="15" size="1" name="MA1IE" description="Match 1 Interrupt Enable">
        <Enum name="MA1IE_0" start="0" description="MA1F interrupt disabled" />
        <Enum name="MA1IE_1" start="0x1" description="MA1F interrupt enabled" />
      </BitField>
      <BitField start="16" size="1" name="SBK" description="Send Break">
        <Enum name="SBK_0" start="0" description="Normal transmitter operation." />
        <Enum name="SBK_1" start="0x1" description="Queue break character(s) to be sent." />
      </BitField>
      <BitField start="17" size="1" name="RWU" description="Receiver Wakeup Control">
        <Enum name="RWU_0" start="0" description="Normal receiver operation." />
        <Enum name="RWU_1" start="0x1" description="LPUART receiver in standby waiting for wakeup condition." />
      </BitField>
      <BitField start="18" size="1" name="RE" description="Receiver Enable">
        <Enum name="RE_0" start="0" description="Receiver disabled." />
        <Enum name="RE_1" start="0x1" description="Receiver enabled." />
      </BitField>
      <BitField start="19" size="1" name="TE" description="Transmitter Enable">
        <Enum name="TE_0" start="0" description="Transmitter disabled." />
        <Enum name="TE_1" start="0x1" description="Transmitter enabled." />
      </BitField>
      <BitField start="20" size="1" name="ILIE" description="Idle Line Interrupt Enable">
        <Enum name="ILIE_0" start="0" description="Hardware interrupts from IDLE disabled; use polling." />
        <Enum name="ILIE_1" start="0x1" description="Hardware interrupt requested when IDLE flag is 1." />
      </BitField>
      <BitField start="21" size="1" name="RIE" description="Receiver Interrupt Enable">
        <Enum name="RIE_0" start="0" description="Hardware interrupts from RDRF disabled; use polling." />
        <Enum name="RIE_1" start="0x1" description="Hardware interrupt requested when RDRF flag is 1." />
      </BitField>
      <BitField start="22" size="1" name="TCIE" description="Transmission Complete Interrupt Enable for">
        <Enum name="TCIE_0" start="0" description="Hardware interrupts from TC disabled; use polling." />
        <Enum name="TCIE_1" start="0x1" description="Hardware interrupt requested when TC flag is 1." />
      </BitField>
      <BitField start="23" size="1" name="TIE" description="Transmit Interrupt Enable">
        <Enum name="TIE_0" start="0" description="Hardware interrupts from TDRE disabled; use polling." />
        <Enum name="TIE_1" start="0x1" description="Hardware interrupt requested when TDRE flag is 1." />
      </BitField>
      <BitField start="24" size="1" name="PEIE" description="Parity Error Interrupt Enable">
        <Enum name="PEIE_0" start="0" description="PF interrupts disabled; use polling)." />
        <Enum name="PEIE_1" start="0x1" description="Hardware interrupt requested when PF is set." />
      </BitField>
      <BitField start="25" size="1" name="FEIE" description="Framing Error Interrupt Enable">
        <Enum name="FEIE_0" start="0" description="FE interrupts disabled; use polling." />
        <Enum name="FEIE_1" start="0x1" description="Hardware interrupt requested when FE is set." />
      </BitField>
      <BitField start="26" size="1" name="NEIE" description="Noise Error Interrupt Enable">
        <Enum name="NEIE_0" start="0" description="NF interrupts disabled; use polling." />
        <Enum name="NEIE_1" start="0x1" description="Hardware interrupt requested when NF is set." />
      </BitField>
      <BitField start="27" size="1" name="ORIE" description="Overrun Interrupt Enable">
        <Enum name="ORIE_0" start="0" description="OR interrupts disabled; use polling." />
        <Enum name="ORIE_1" start="0x1" description="Hardware interrupt requested when OR is set." />
      </BitField>
      <BitField start="28" size="1" name="TXINV" description="Transmit Data Inversion">
        <Enum name="TXINV_0" start="0" description="Transmit data not inverted." />
        <Enum name="TXINV_1" start="0x1" description="Transmit data inverted." />
      </BitField>
      <BitField start="29" size="1" name="TXDIR" description="TXD Pin Direction in Single-Wire Mode">
        <Enum name="TXDIR_0" start="0" description="TXD pin is an input in single-wire mode." />
        <Enum name="TXDIR_1" start="0x1" description="TXD pin is an output in single-wire mode." />
      </BitField>
      <BitField start="30" size="1" name="R9T8" description="Receive Bit 9 / Transmit Bit 8" />
      <BitField start="31" size="1" name="R8T9" description="Receive Bit 8 / Transmit Bit 9" />
    </Register>
    <Register start="+0x1C" size="4" name="DATA" access="Read/Write" description="LPUART Data Register" reset_value="0x1000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="R0T0" description="R0T0" />
      <BitField start="1" size="1" name="R1T1" description="R1T1" />
      <BitField start="2" size="1" name="R2T2" description="R2T2" />
      <BitField start="3" size="1" name="R3T3" description="R3T3" />
      <BitField start="4" size="1" name="R4T4" description="R4T4" />
      <BitField start="5" size="1" name="R5T5" description="R5T5" />
      <BitField start="6" size="1" name="R6T6" description="R6T6" />
      <BitField start="7" size="1" name="R7T7" description="R7T7" />
      <BitField start="8" size="1" name="R8T8" description="R8T8" />
      <BitField start="9" size="1" name="R9T9" description="R9T9" />
      <BitField start="11" size="1" name="IDLINE" description="Idle Line">
        <Enum name="IDLINE_0" start="0" description="Receiver was not idle before receiving this character." />
        <Enum name="IDLINE_1" start="0x1" description="Receiver was idle before receiving this character." />
      </BitField>
      <BitField start="12" size="1" name="RXEMPT" description="Receive Buffer Empty">
        <Enum name="RXEMPT_0" start="0" description="Receive buffer contains valid data." />
        <Enum name="RXEMPT_1" start="0x1" description="Receive buffer is empty, data returned on read is not valid." />
      </BitField>
      <BitField start="13" size="1" name="FRETSC" description="Frame Error / Transmit Special Character">
        <Enum name="FRETSC_0" start="0" description="The dataword was received without a frame error on read, or transmit a normal character on write." />
        <Enum name="FRETSC_1" start="0x1" description="The dataword was received with a frame error, or transmit an idle or break character on transmit." />
      </BitField>
      <BitField start="14" size="1" name="PARITYE" description="PARITYE">
        <Enum name="PARITYE_0" start="0" description="The dataword was received without a parity error." />
        <Enum name="PARITYE_1" start="0x1" description="The dataword was received with a parity error." />
      </BitField>
      <BitField start="15" size="1" name="NOISY" description="NOISY">
        <Enum name="NOISY_0" start="0" description="The dataword was received without noise." />
        <Enum name="NOISY_1" start="0x1" description="The data was received with noise." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="MATCH" access="Read/Write" description="LPUART Match Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="MA1" description="Match Address 1" />
      <BitField start="16" size="10" name="MA2" description="Match Address 2" />
    </Register>
    <Register start="+0x24" size="4" name="MODIR" access="Read/Write" description="LPUART Modem IrDA Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXCTSE" description="Transmitter clear-to-send enable">
        <Enum name="TXCTSE_0" start="0" description="CTS has no effect on the transmitter." />
        <Enum name="TXCTSE_1" start="0x1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." />
      </BitField>
      <BitField start="1" size="1" name="TXRTSE" description="Transmitter request-to-send enable">
        <Enum name="TXRTSE_0" start="0" description="The transmitter has no effect on RTS." />
        <Enum name="TXRTSE_1" start="0x1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit." />
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL" description="Transmitter request-to-send polarity">
        <Enum name="TXRTSPOL_0" start="0" description="Transmitter RTS is active low." />
        <Enum name="TXRTSPOL_1" start="0x1" description="Transmitter RTS is active high." />
      </BitField>
      <BitField start="3" size="1" name="RXRTSE" description="Receiver request-to-send enable">
        <Enum name="RXRTSE_0" start="0" description="The receiver has no effect on RTS." />
        <Enum name="RXRTSE_1" start="0x1" description="RTS is deasserted if the receiver data register is full or a start bit has been detected that would cause the receiver data register to become full. RTS is asserted if the receiver data register is not full and has not detected a start bit that would cause the receiver data register to become full." />
      </BitField>
      <BitField start="4" size="1" name="TXCTSC" description="Transmit CTS Configuration">
        <Enum name="TXCTSC_0" start="0" description="CTS input is sampled at the start of each character." />
        <Enum name="TXCTSC_1" start="0x1" description="CTS input is sampled when the transmitter is idle." />
      </BitField>
      <BitField start="5" size="1" name="TXCTSSRC" description="Transmit CTS Source">
        <Enum name="TXCTSSRC_0" start="0" description="CTS input is the CTS_B pin." />
        <Enum name="TXCTSSRC_1" start="0x1" description="CTS input is the inverted Receiver Match result." />
      </BitField>
      <BitField start="8" size="3" name="RTSWATER" description="Receive RTS Configuration" />
      <BitField start="16" size="2" name="TNP" description="Transmitter narrow pulse">
        <Enum name="TNP_0" start="0" description="1/OSR." />
        <Enum name="TNP_1" start="0x1" description="2/OSR." />
        <Enum name="TNP_2" start="0x2" description="3/OSR." />
        <Enum name="TNP_3" start="0x3" description="4/OSR." />
      </BitField>
      <BitField start="18" size="1" name="IREN" description="Infrared enable">
        <Enum name="IREN_0" start="0" description="IR disabled." />
        <Enum name="IREN_1" start="0x1" description="IR enabled." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="FIFO" access="Read/Write" description="LPUART FIFO Register" reset_value="0xC00022" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RXFIFOSIZE" description="Receive FIFO. Buffer Depth">
        <Enum name="RXFIFOSIZE_0" start="0" description="Receive FIFO/Buffer depth = 1 dataword." />
        <Enum name="RXFIFOSIZE_1" start="0x1" description="Receive FIFO/Buffer depth = 4 datawords." />
        <Enum name="RXFIFOSIZE_2" start="0x2" description="Receive FIFO/Buffer depth = 8 datawords." />
        <Enum name="RXFIFOSIZE_3" start="0x3" description="Receive FIFO/Buffer depth = 16 datawords." />
        <Enum name="RXFIFOSIZE_4" start="0x4" description="Receive FIFO/Buffer depth = 32 datawords." />
        <Enum name="RXFIFOSIZE_5" start="0x5" description="Receive FIFO/Buffer depth = 64 datawords." />
        <Enum name="RXFIFOSIZE_6" start="0x6" description="Receive FIFO/Buffer depth = 128 datawords." />
        <Enum name="RXFIFOSIZE_7" start="0x7" description="Receive FIFO/Buffer depth = 256 datawords." />
      </BitField>
      <BitField start="3" size="1" name="RXFE" description="Receive FIFO Enable">
        <Enum name="RXFE_0" start="0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)" />
        <Enum name="RXFE_1" start="0x1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE." />
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE" description="Transmit FIFO. Buffer Depth">
        <Enum name="TXFIFOSIZE_0" start="0" description="Transmit FIFO/Buffer depth = 1 dataword." />
        <Enum name="TXFIFOSIZE_1" start="0x1" description="Transmit FIFO/Buffer depth = 4 datawords." />
        <Enum name="TXFIFOSIZE_2" start="0x2" description="Transmit FIFO/Buffer depth = 8 datawords." />
        <Enum name="TXFIFOSIZE_3" start="0x3" description="Transmit FIFO/Buffer depth = 16 datawords." />
        <Enum name="TXFIFOSIZE_4" start="0x4" description="Transmit FIFO/Buffer depth = 32 datawords." />
        <Enum name="TXFIFOSIZE_5" start="0x5" description="Transmit FIFO/Buffer depth = 64 datawords." />
        <Enum name="TXFIFOSIZE_6" start="0x6" description="Transmit FIFO/Buffer depth = 128 datawords." />
        <Enum name="TXFIFOSIZE_7" start="0x7" description="Transmit FIFO/Buffer depth = 256 datawords" />
      </BitField>
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO Enable">
        <Enum name="TXFE_0" start="0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)." />
        <Enum name="TXFE_1" start="0x1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE." />
      </BitField>
      <BitField start="8" size="1" name="RXUFE" description="Receive FIFO Underflow Interrupt Enable">
        <Enum name="RXUFE_0" start="0" description="RXUF flag does not generate an interrupt to the host." />
        <Enum name="RXUFE_1" start="0x1" description="RXUF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="9" size="1" name="TXOFE" description="Transmit FIFO Overflow Interrupt Enable">
        <Enum name="TXOFE_0" start="0" description="TXOF flag does not generate an interrupt to the host." />
        <Enum name="TXOFE_1" start="0x1" description="TXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="10" size="3" name="RXIDEN" description="Receiver Idle Empty Enable">
        <Enum name="RXIDEN_0" start="0" description="Disable RDRF assertion due to partially filled FIFO when receiver is idle." />
        <Enum name="RXIDEN_1" start="0x1" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 1 character." />
        <Enum name="RXIDEN_2" start="0x2" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 2 characters." />
        <Enum name="RXIDEN_3" start="0x3" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 4 characters." />
        <Enum name="RXIDEN_4" start="0x4" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 8 characters." />
        <Enum name="RXIDEN_5" start="0x5" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 16 characters." />
        <Enum name="RXIDEN_6" start="0x6" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 32 characters." />
        <Enum name="RXIDEN_7" start="0x7" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 64 characters." />
      </BitField>
      <BitField start="14" size="1" name="RXFLUSH" description="Receive FIFO/Buffer Flush">
        <Enum name="RXFLUSH_0" start="0" description="No flush operation occurs." />
        <Enum name="RXFLUSH_1" start="0x1" description="All data in the receive FIFO/buffer is cleared out." />
      </BitField>
      <BitField start="15" size="1" name="TXFLUSH" description="Transmit FIFO/Buffer Flush">
        <Enum name="TXFLUSH_0" start="0" description="No flush operation occurs." />
        <Enum name="TXFLUSH_1" start="0x1" description="All data in the transmit FIFO/Buffer is cleared out." />
      </BitField>
      <BitField start="16" size="1" name="RXUF" description="Receiver Buffer Underflow Flag">
        <Enum name="RXUF_0" start="0" description="No receive buffer underflow has occurred since the last time the flag was cleared." />
        <Enum name="RXUF_1" start="0x1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="17" size="1" name="TXOF" description="Transmitter Buffer Overflow Flag">
        <Enum name="TXOF_0" start="0" description="No transmit buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="TXOF_1" start="0x1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="22" size="1" name="RXEMPT" description="Receive Buffer/FIFO Empty">
        <Enum name="RXEMPT_0" start="0" description="Receive buffer is not empty." />
        <Enum name="RXEMPT_1" start="0x1" description="Receive buffer is empty." />
      </BitField>
      <BitField start="23" size="1" name="TXEMPT" description="Transmit Buffer/FIFO Empty">
        <Enum name="TXEMPT_0" start="0" description="Transmit buffer is not empty." />
        <Enum name="TXEMPT_1" start="0x1" description="Transmit buffer is empty." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="WATER" access="Read/Write" description="LPUART Watermark Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TXWATER" description="Transmit Watermark" />
      <BitField start="8" size="4" name="TXCOUNT" description="Transmit Counter" />
      <BitField start="16" size="3" name="RXWATER" description="Receive Watermark" />
      <BitField start="24" size="4" name="RXCOUNT" description="Receive Counter" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPUART2" start="0x40044000" description="LPUART">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x4010003" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Identification Number">
        <Enum name="FEATURE_1" start="0x1" description="Standard feature set." />
        <Enum name="FEATURE_3" start="0x3" description="Standard feature set with MODEM/IrDA support." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x303" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXFIFO" description="Transmit FIFO Size" />
      <BitField start="8" size="8" name="RXFIFO" description="Receive FIFO Size" />
    </Register>
    <Register start="+0x8" size="4" name="GLOBAL" access="Read/Write" description="LPUART Global Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Module is not reset." />
        <Enum name="RST_1" start="0x1" description="Module is reset." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PINCFG" access="Read/Write" description="LPUART Pin Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TRGSEL" description="Trigger Select">
        <Enum name="TRGSEL_0" start="0" description="Input trigger is disabled." />
        <Enum name="TRGSEL_1" start="0x1" description="Input trigger is used instead of RXD pin input." />
        <Enum name="TRGSEL_2" start="0x2" description="Input trigger is used instead of CTS_B pin input." />
        <Enum name="TRGSEL_3" start="0x3" description="Input trigger is used to modulate the TXD pin output. The TXD pin output (after TXINV configuration) is ANDed with the input trigger." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="BAUD" access="Read/Write" description="LPUART Baud Rate Register" reset_value="0xF000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="SBR" description="Baud Rate Modulo Divisor." />
      <BitField start="13" size="1" name="SBNS" description="Stop Bit Number Select">
        <Enum name="SBNS_0" start="0" description="One stop bit." />
        <Enum name="SBNS_1" start="0x1" description="Two stop bits." />
      </BitField>
      <BitField start="14" size="1" name="RXEDGIE" description="RX Input Active Edge Interrupt Enable">
        <Enum name="RXEDGIE_0" start="0" description="Hardware interrupts from LPUART_STAT[RXEDGIF] disabled." />
        <Enum name="RXEDGIE_1" start="0x1" description="Hardware interrupt requested when LPUART_STAT[RXEDGIF] flag is 1." />
      </BitField>
      <BitField start="15" size="1" name="LBKDIE" description="LIN Break Detect Interrupt Enable">
        <Enum name="LBKDIE_0" start="0" description="Hardware interrupts from LPUART_STAT[LBKDIF] disabled (use polling)." />
        <Enum name="LBKDIE_1" start="0x1" description="Hardware interrupt requested when LPUART_STAT[LBKDIF] flag is 1." />
      </BitField>
      <BitField start="16" size="1" name="RESYNCDIS" description="Resynchronization Disable">
        <Enum name="RESYNCDIS_0" start="0" description="Resynchronization during received data word is supported" />
        <Enum name="RESYNCDIS_1" start="0x1" description="Resynchronization during received data word is disabled" />
      </BitField>
      <BitField start="17" size="1" name="BOTHEDGE" description="Both Edge Sampling">
        <Enum name="BOTHEDGE_0" start="0" description="Receiver samples input data using the rising edge of the baud rate clock." />
        <Enum name="BOTHEDGE_1" start="0x1" description="Receiver samples input data using the rising and falling edge of the baud rate clock." />
      </BitField>
      <BitField start="18" size="2" name="MATCFG" description="Match Configuration">
        <Enum name="MATCFG_0" start="0" description="Address Match Wakeup" />
        <Enum name="MATCFG_1" start="0x1" description="Idle Match Wakeup" />
        <Enum name="MATCFG_2" start="0x2" description="Match On and Match Off" />
        <Enum name="MATCFG_3" start="0x3" description="Enables RWU on Data Match and Match On/Off for transmitter CTS input" />
      </BitField>
      <BitField start="20" size="1" name="RIDMAE" description="Receiver Idle DMA Enable">
        <Enum name="RIDMAE_0" start="0" description="DMA request disabled." />
        <Enum name="RIDMAE_1" start="0x1" description="DMA request enabled." />
      </BitField>
      <BitField start="21" size="1" name="RDMAE" description="Receiver Full DMA Enable">
        <Enum name="RDMAE_0" start="0" description="DMA request disabled." />
        <Enum name="RDMAE_1" start="0x1" description="DMA request enabled." />
      </BitField>
      <BitField start="23" size="1" name="TDMAE" description="Transmitter DMA Enable">
        <Enum name="TDMAE_0" start="0" description="DMA request disabled." />
        <Enum name="TDMAE_1" start="0x1" description="DMA request enabled." />
      </BitField>
      <BitField start="24" size="5" name="OSR" description="Oversampling Ratio">
        <Enum name="OSR_0" start="0" description="Writing 0 to this field will result in an oversampling ratio of 16" />
        <Enum name="OSR_3" start="0x3" description="Oversampling ratio of 4, requires BOTHEDGE to be set." />
        <Enum name="OSR_4" start="0x4" description="Oversampling ratio of 5, requires BOTHEDGE to be set." />
        <Enum name="OSR_5" start="0x5" description="Oversampling ratio of 6, requires BOTHEDGE to be set." />
        <Enum name="OSR_6" start="0x6" description="Oversampling ratio of 7, requires BOTHEDGE to be set." />
        <Enum name="OSR_7" start="0x7" description="Oversampling ratio of 8." />
        <Enum name="OSR_8" start="0x8" description="Oversampling ratio of 9." />
        <Enum name="OSR_9" start="0x9" description="Oversampling ratio of 10." />
        <Enum name="OSR_10" start="0xA" description="Oversampling ratio of 11." />
        <Enum name="OSR_11" start="0xB" description="Oversampling ratio of 12." />
        <Enum name="OSR_12" start="0xC" description="Oversampling ratio of 13." />
        <Enum name="OSR_13" start="0xD" description="Oversampling ratio of 14." />
        <Enum name="OSR_14" start="0xE" description="Oversampling ratio of 15." />
        <Enum name="OSR_15" start="0xF" description="Oversampling ratio of 16." />
        <Enum name="OSR_16" start="0x10" description="Oversampling ratio of 17." />
        <Enum name="OSR_17" start="0x11" description="Oversampling ratio of 18." />
        <Enum name="OSR_18" start="0x12" description="Oversampling ratio of 19." />
        <Enum name="OSR_19" start="0x13" description="Oversampling ratio of 20." />
        <Enum name="OSR_20" start="0x14" description="Oversampling ratio of 21." />
        <Enum name="OSR_21" start="0x15" description="Oversampling ratio of 22." />
        <Enum name="OSR_22" start="0x16" description="Oversampling ratio of 23." />
        <Enum name="OSR_23" start="0x17" description="Oversampling ratio of 24." />
        <Enum name="OSR_24" start="0x18" description="Oversampling ratio of 25." />
        <Enum name="OSR_25" start="0x19" description="Oversampling ratio of 26." />
        <Enum name="OSR_26" start="0x1A" description="Oversampling ratio of 27." />
        <Enum name="OSR_27" start="0x1B" description="Oversampling ratio of 28." />
        <Enum name="OSR_28" start="0x1C" description="Oversampling ratio of 29." />
        <Enum name="OSR_29" start="0x1D" description="Oversampling ratio of 30." />
        <Enum name="OSR_30" start="0x1E" description="Oversampling ratio of 31." />
        <Enum name="OSR_31" start="0x1F" description="Oversampling ratio of 32." />
      </BitField>
      <BitField start="29" size="1" name="M10" description="10-bit Mode select">
        <Enum name="M10_0" start="0" description="Receiver and transmitter use 7-bit to 9-bit data characters." />
        <Enum name="M10_1" start="0x1" description="Receiver and transmitter use 10-bit data characters." />
      </BitField>
      <BitField start="30" size="1" name="MAEN2" description="Match Address Mode Enable 2">
        <Enum name="MAEN2_0" start="0" description="Normal operation." />
        <Enum name="MAEN2_1" start="0x1" description="Enables automatic address matching or data matching mode for MATCH[MA2]." />
      </BitField>
      <BitField start="31" size="1" name="MAEN1" description="Match Address Mode Enable 1">
        <Enum name="MAEN1_0" start="0" description="Normal operation." />
        <Enum name="MAEN1_1" start="0x1" description="Enables automatic address matching or data matching mode for MATCH[MA1]." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="STAT" access="Read/Write" description="LPUART Status Register" reset_value="0xC00000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="MA2F" description="Match 2 Flag">
        <Enum name="MA2F_0" start="0" description="Received data is not equal to MA2" />
        <Enum name="MA2F_1" start="0x1" description="Received data is equal to MA2" />
      </BitField>
      <BitField start="15" size="1" name="MA1F" description="Match 1 Flag">
        <Enum name="MA1F_0" start="0" description="Received data is not equal to MA1" />
        <Enum name="MA1F_1" start="0x1" description="Received data is equal to MA1" />
      </BitField>
      <BitField start="16" size="1" name="PF" description="Parity Error Flag">
        <Enum name="PF_0" start="0" description="No parity error." />
        <Enum name="PF_1" start="0x1" description="Parity error." />
      </BitField>
      <BitField start="17" size="1" name="FE" description="Framing Error Flag">
        <Enum name="FE_0" start="0" description="No framing error detected. This does not guarantee the framing is correct." />
        <Enum name="FE_1" start="0x1" description="Framing error." />
      </BitField>
      <BitField start="18" size="1" name="NF" description="Noise Flag">
        <Enum name="NF_0" start="0" description="No noise detected." />
        <Enum name="NF_1" start="0x1" description="Noise detected in the received character in LPUART_DATA." />
      </BitField>
      <BitField start="19" size="1" name="OR" description="Receiver Overrun Flag">
        <Enum name="OR_0" start="0" description="No overrun." />
        <Enum name="OR_1" start="0x1" description="Receive overrun (new LPUART data lost)." />
      </BitField>
      <BitField start="20" size="1" name="IDLE" description="Idle Line Flag">
        <Enum name="IDLE_0" start="0" description="No idle line detected." />
        <Enum name="IDLE_1" start="0x1" description="Idle line was detected." />
      </BitField>
      <BitField start="21" size="1" name="RDRF" description="Receive Data Register Full Flag">
        <Enum name="RDRF_0" start="0" description="Receive data buffer empty." />
        <Enum name="RDRF_1" start="0x1" description="Receive data buffer full." />
      </BitField>
      <BitField start="22" size="1" name="TC" description="Transmission Complete Flag">
        <Enum name="TC_0" start="0" description="Transmitter active (sending data, a preamble, or a break)." />
        <Enum name="TC_1" start="0x1" description="Transmitter idle (transmission activity complete)." />
      </BitField>
      <BitField start="23" size="1" name="TDRE" description="Transmit Data Register Empty Flag">
        <Enum name="TDRE_0" start="0" description="Transmit data buffer full." />
        <Enum name="TDRE_1" start="0x1" description="Transmit data buffer empty." />
      </BitField>
      <BitField start="24" size="1" name="RAF" description="Receiver Active Flag">
        <Enum name="RAF_0" start="0" description="LPUART receiver idle waiting for a start bit." />
        <Enum name="RAF_1" start="0x1" description="LPUART receiver active (RXD input not idle)." />
      </BitField>
      <BitField start="25" size="1" name="LBKDE" description="LIN Break Detection Enable">
        <Enum name="LBKDE_0" start="0" description="LIN break detect is disabled, normal break character can be detected." />
        <Enum name="LBKDE_1" start="0x1" description="LIN break detect is enabled. LIN break character is detected at length of 11 bit times (if M = 0) or 12 (if M = 1) or 13 (M10 = 1)." />
      </BitField>
      <BitField start="26" size="1" name="BRK13" description="Break Character Generation Length">
        <Enum name="BRK13_0" start="0" description="Break character is transmitted with length of 9 to 13 bit times." />
        <Enum name="BRK13_1" start="0x1" description="Break character is transmitted with length of 12 to 15 bit times." />
      </BitField>
      <BitField start="27" size="1" name="RWUID" description="Receive Wake Up Idle Detect">
        <Enum name="RWUID_0" start="0" description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character. During address match wakeup, the IDLE bit does not set when an address does not match." />
        <Enum name="RWUID_1" start="0x1" description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character. During address match wakeup, the IDLE bit does set when an address does not match." />
      </BitField>
      <BitField start="28" size="1" name="RXINV" description="Receive Data Inversion">
        <Enum name="RXINV_0" start="0" description="Receive data not inverted." />
        <Enum name="RXINV_1" start="0x1" description="Receive data inverted." />
      </BitField>
      <BitField start="29" size="1" name="MSBF" description="MSB First">
        <Enum name="MSBF_0" start="0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." />
        <Enum name="MSBF_1" start="0x1" description="MSB (bit9, bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of CTRL[M], CTRL[PE] and BAUD[M10]. Further, the first bit received after the start bit is identified as bit9, bit8, bit7 or bit6 depending on the setting of CTRL[M] and CTRL[PE]." />
      </BitField>
      <BitField start="30" size="1" name="RXEDGIF" description="RXD Pin Active Edge Interrupt Flag">
        <Enum name="RXEDGIF_0" start="0" description="No active edge on the receive pin has occurred." />
        <Enum name="RXEDGIF_1" start="0x1" description="An active edge on the receive pin has occurred." />
      </BitField>
      <BitField start="31" size="1" name="LBKDIF" description="LIN Break Detect Interrupt Flag">
        <Enum name="LBKDIF_0" start="0" description="No LIN break character has been detected." />
        <Enum name="LBKDIF_1" start="0x1" description="LIN break character has been detected." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="CTRL" access="Read/Write" description="LPUART Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PT" description="Parity Type">
        <Enum name="PT_0" start="0" description="Even parity." />
        <Enum name="PT_1" start="0x1" description="Odd parity." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Parity Enable">
        <Enum name="PE_0" start="0" description="No hardware parity generation or checking." />
        <Enum name="PE_1" start="0x1" description="Parity enabled." />
      </BitField>
      <BitField start="2" size="1" name="ILT" description="Idle Line Type Select">
        <Enum name="ILT_0" start="0" description="Idle character bit count starts after start bit." />
        <Enum name="ILT_1" start="0x1" description="Idle character bit count starts after stop bit." />
      </BitField>
      <BitField start="3" size="1" name="WAKE" description="Receiver Wakeup Method Select">
        <Enum name="WAKE_0" start="0" description="Configures RWU for idle-line wakeup." />
        <Enum name="WAKE_1" start="0x1" description="Configures RWU with address-mark wakeup." />
      </BitField>
      <BitField start="4" size="1" name="M" description="9-Bit or 8-Bit Mode Select">
        <Enum name="M_0" start="0" description="Receiver and transmitter use 8-bit data characters." />
        <Enum name="M_1" start="0x1" description="Receiver and transmitter use 9-bit data characters." />
      </BitField>
      <BitField start="5" size="1" name="RSRC" description="Receiver Source Select">
        <Enum name="RSRC_0" start="0" description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the LPUART does not use the RXD pin." />
        <Enum name="RSRC_1" start="0x1" description="Single-wire LPUART mode where the TXD pin is connected to the transmitter output and receiver input." />
      </BitField>
      <BitField start="6" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="DOZEEN_0" start="0" description="LPUART is enabled in Doze mode." />
        <Enum name="DOZEEN_1" start="0x1" description="LPUART is disabled in Doze mode." />
      </BitField>
      <BitField start="7" size="1" name="LOOPS" description="Loop Mode Select">
        <Enum name="LOOPS_0" start="0" description="Normal operation - RXD and TXD use separate pins." />
        <Enum name="LOOPS_1" start="0x1" description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input (see RSRC bit)." />
      </BitField>
      <BitField start="8" size="3" name="IDLECFG" description="Idle Configuration">
        <Enum name="IDLECFG_0" start="0" description="1 idle character" />
        <Enum name="IDLECFG_1" start="0x1" description="2 idle characters" />
        <Enum name="IDLECFG_2" start="0x2" description="4 idle characters" />
        <Enum name="IDLECFG_3" start="0x3" description="8 idle characters" />
        <Enum name="IDLECFG_4" start="0x4" description="16 idle characters" />
        <Enum name="IDLECFG_5" start="0x5" description="32 idle characters" />
        <Enum name="IDLECFG_6" start="0x6" description="64 idle characters" />
        <Enum name="IDLECFG_7" start="0x7" description="128 idle characters" />
      </BitField>
      <BitField start="11" size="1" name="M7" description="7-Bit Mode Select">
        <Enum name="M7_0" start="0" description="Receiver and transmitter use 8-bit to 10-bit data characters." />
        <Enum name="M7_1" start="0x1" description="Receiver and transmitter use 7-bit data characters." />
      </BitField>
      <BitField start="14" size="1" name="MA2IE" description="Match 2 Interrupt Enable">
        <Enum name="MA2IE_0" start="0" description="MA2F interrupt disabled" />
        <Enum name="MA2IE_1" start="0x1" description="MA2F interrupt enabled" />
      </BitField>
      <BitField start="15" size="1" name="MA1IE" description="Match 1 Interrupt Enable">
        <Enum name="MA1IE_0" start="0" description="MA1F interrupt disabled" />
        <Enum name="MA1IE_1" start="0x1" description="MA1F interrupt enabled" />
      </BitField>
      <BitField start="16" size="1" name="SBK" description="Send Break">
        <Enum name="SBK_0" start="0" description="Normal transmitter operation." />
        <Enum name="SBK_1" start="0x1" description="Queue break character(s) to be sent." />
      </BitField>
      <BitField start="17" size="1" name="RWU" description="Receiver Wakeup Control">
        <Enum name="RWU_0" start="0" description="Normal receiver operation." />
        <Enum name="RWU_1" start="0x1" description="LPUART receiver in standby waiting for wakeup condition." />
      </BitField>
      <BitField start="18" size="1" name="RE" description="Receiver Enable">
        <Enum name="RE_0" start="0" description="Receiver disabled." />
        <Enum name="RE_1" start="0x1" description="Receiver enabled." />
      </BitField>
      <BitField start="19" size="1" name="TE" description="Transmitter Enable">
        <Enum name="TE_0" start="0" description="Transmitter disabled." />
        <Enum name="TE_1" start="0x1" description="Transmitter enabled." />
      </BitField>
      <BitField start="20" size="1" name="ILIE" description="Idle Line Interrupt Enable">
        <Enum name="ILIE_0" start="0" description="Hardware interrupts from IDLE disabled; use polling." />
        <Enum name="ILIE_1" start="0x1" description="Hardware interrupt requested when IDLE flag is 1." />
      </BitField>
      <BitField start="21" size="1" name="RIE" description="Receiver Interrupt Enable">
        <Enum name="RIE_0" start="0" description="Hardware interrupts from RDRF disabled; use polling." />
        <Enum name="RIE_1" start="0x1" description="Hardware interrupt requested when RDRF flag is 1." />
      </BitField>
      <BitField start="22" size="1" name="TCIE" description="Transmission Complete Interrupt Enable for">
        <Enum name="TCIE_0" start="0" description="Hardware interrupts from TC disabled; use polling." />
        <Enum name="TCIE_1" start="0x1" description="Hardware interrupt requested when TC flag is 1." />
      </BitField>
      <BitField start="23" size="1" name="TIE" description="Transmit Interrupt Enable">
        <Enum name="TIE_0" start="0" description="Hardware interrupts from TDRE disabled; use polling." />
        <Enum name="TIE_1" start="0x1" description="Hardware interrupt requested when TDRE flag is 1." />
      </BitField>
      <BitField start="24" size="1" name="PEIE" description="Parity Error Interrupt Enable">
        <Enum name="PEIE_0" start="0" description="PF interrupts disabled; use polling)." />
        <Enum name="PEIE_1" start="0x1" description="Hardware interrupt requested when PF is set." />
      </BitField>
      <BitField start="25" size="1" name="FEIE" description="Framing Error Interrupt Enable">
        <Enum name="FEIE_0" start="0" description="FE interrupts disabled; use polling." />
        <Enum name="FEIE_1" start="0x1" description="Hardware interrupt requested when FE is set." />
      </BitField>
      <BitField start="26" size="1" name="NEIE" description="Noise Error Interrupt Enable">
        <Enum name="NEIE_0" start="0" description="NF interrupts disabled; use polling." />
        <Enum name="NEIE_1" start="0x1" description="Hardware interrupt requested when NF is set." />
      </BitField>
      <BitField start="27" size="1" name="ORIE" description="Overrun Interrupt Enable">
        <Enum name="ORIE_0" start="0" description="OR interrupts disabled; use polling." />
        <Enum name="ORIE_1" start="0x1" description="Hardware interrupt requested when OR is set." />
      </BitField>
      <BitField start="28" size="1" name="TXINV" description="Transmit Data Inversion">
        <Enum name="TXINV_0" start="0" description="Transmit data not inverted." />
        <Enum name="TXINV_1" start="0x1" description="Transmit data inverted." />
      </BitField>
      <BitField start="29" size="1" name="TXDIR" description="TXD Pin Direction in Single-Wire Mode">
        <Enum name="TXDIR_0" start="0" description="TXD pin is an input in single-wire mode." />
        <Enum name="TXDIR_1" start="0x1" description="TXD pin is an output in single-wire mode." />
      </BitField>
      <BitField start="30" size="1" name="R9T8" description="Receive Bit 9 / Transmit Bit 8" />
      <BitField start="31" size="1" name="R8T9" description="Receive Bit 8 / Transmit Bit 9" />
    </Register>
    <Register start="+0x1C" size="4" name="DATA" access="Read/Write" description="LPUART Data Register" reset_value="0x1000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="R0T0" description="R0T0" />
      <BitField start="1" size="1" name="R1T1" description="R1T1" />
      <BitField start="2" size="1" name="R2T2" description="R2T2" />
      <BitField start="3" size="1" name="R3T3" description="R3T3" />
      <BitField start="4" size="1" name="R4T4" description="R4T4" />
      <BitField start="5" size="1" name="R5T5" description="R5T5" />
      <BitField start="6" size="1" name="R6T6" description="R6T6" />
      <BitField start="7" size="1" name="R7T7" description="R7T7" />
      <BitField start="8" size="1" name="R8T8" description="R8T8" />
      <BitField start="9" size="1" name="R9T9" description="R9T9" />
      <BitField start="11" size="1" name="IDLINE" description="Idle Line">
        <Enum name="IDLINE_0" start="0" description="Receiver was not idle before receiving this character." />
        <Enum name="IDLINE_1" start="0x1" description="Receiver was idle before receiving this character." />
      </BitField>
      <BitField start="12" size="1" name="RXEMPT" description="Receive Buffer Empty">
        <Enum name="RXEMPT_0" start="0" description="Receive buffer contains valid data." />
        <Enum name="RXEMPT_1" start="0x1" description="Receive buffer is empty, data returned on read is not valid." />
      </BitField>
      <BitField start="13" size="1" name="FRETSC" description="Frame Error / Transmit Special Character">
        <Enum name="FRETSC_0" start="0" description="The dataword was received without a frame error on read, or transmit a normal character on write." />
        <Enum name="FRETSC_1" start="0x1" description="The dataword was received with a frame error, or transmit an idle or break character on transmit." />
      </BitField>
      <BitField start="14" size="1" name="PARITYE" description="PARITYE">
        <Enum name="PARITYE_0" start="0" description="The dataword was received without a parity error." />
        <Enum name="PARITYE_1" start="0x1" description="The dataword was received with a parity error." />
      </BitField>
      <BitField start="15" size="1" name="NOISY" description="NOISY">
        <Enum name="NOISY_0" start="0" description="The dataword was received without noise." />
        <Enum name="NOISY_1" start="0x1" description="The data was received with noise." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="MATCH" access="Read/Write" description="LPUART Match Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="MA1" description="Match Address 1" />
      <BitField start="16" size="10" name="MA2" description="Match Address 2" />
    </Register>
    <Register start="+0x24" size="4" name="MODIR" access="Read/Write" description="LPUART Modem IrDA Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXCTSE" description="Transmitter clear-to-send enable">
        <Enum name="TXCTSE_0" start="0" description="CTS has no effect on the transmitter." />
        <Enum name="TXCTSE_1" start="0x1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." />
      </BitField>
      <BitField start="1" size="1" name="TXRTSE" description="Transmitter request-to-send enable">
        <Enum name="TXRTSE_0" start="0" description="The transmitter has no effect on RTS." />
        <Enum name="TXRTSE_1" start="0x1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit." />
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL" description="Transmitter request-to-send polarity">
        <Enum name="TXRTSPOL_0" start="0" description="Transmitter RTS is active low." />
        <Enum name="TXRTSPOL_1" start="0x1" description="Transmitter RTS is active high." />
      </BitField>
      <BitField start="3" size="1" name="RXRTSE" description="Receiver request-to-send enable">
        <Enum name="RXRTSE_0" start="0" description="The receiver has no effect on RTS." />
        <Enum name="RXRTSE_1" start="0x1" description="RTS is deasserted if the receiver data register is full or a start bit has been detected that would cause the receiver data register to become full. RTS is asserted if the receiver data register is not full and has not detected a start bit that would cause the receiver data register to become full." />
      </BitField>
      <BitField start="4" size="1" name="TXCTSC" description="Transmit CTS Configuration">
        <Enum name="TXCTSC_0" start="0" description="CTS input is sampled at the start of each character." />
        <Enum name="TXCTSC_1" start="0x1" description="CTS input is sampled when the transmitter is idle." />
      </BitField>
      <BitField start="5" size="1" name="TXCTSSRC" description="Transmit CTS Source">
        <Enum name="TXCTSSRC_0" start="0" description="CTS input is the CTS_B pin." />
        <Enum name="TXCTSSRC_1" start="0x1" description="CTS input is the inverted Receiver Match result." />
      </BitField>
      <BitField start="8" size="3" name="RTSWATER" description="Receive RTS Configuration" />
      <BitField start="16" size="2" name="TNP" description="Transmitter narrow pulse">
        <Enum name="TNP_0" start="0" description="1/OSR." />
        <Enum name="TNP_1" start="0x1" description="2/OSR." />
        <Enum name="TNP_2" start="0x2" description="3/OSR." />
        <Enum name="TNP_3" start="0x3" description="4/OSR." />
      </BitField>
      <BitField start="18" size="1" name="IREN" description="Infrared enable">
        <Enum name="IREN_0" start="0" description="IR disabled." />
        <Enum name="IREN_1" start="0x1" description="IR enabled." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="FIFO" access="Read/Write" description="LPUART FIFO Register" reset_value="0xC00022" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RXFIFOSIZE" description="Receive FIFO. Buffer Depth">
        <Enum name="RXFIFOSIZE_0" start="0" description="Receive FIFO/Buffer depth = 1 dataword." />
        <Enum name="RXFIFOSIZE_1" start="0x1" description="Receive FIFO/Buffer depth = 4 datawords." />
        <Enum name="RXFIFOSIZE_2" start="0x2" description="Receive FIFO/Buffer depth = 8 datawords." />
        <Enum name="RXFIFOSIZE_3" start="0x3" description="Receive FIFO/Buffer depth = 16 datawords." />
        <Enum name="RXFIFOSIZE_4" start="0x4" description="Receive FIFO/Buffer depth = 32 datawords." />
        <Enum name="RXFIFOSIZE_5" start="0x5" description="Receive FIFO/Buffer depth = 64 datawords." />
        <Enum name="RXFIFOSIZE_6" start="0x6" description="Receive FIFO/Buffer depth = 128 datawords." />
        <Enum name="RXFIFOSIZE_7" start="0x7" description="Receive FIFO/Buffer depth = 256 datawords." />
      </BitField>
      <BitField start="3" size="1" name="RXFE" description="Receive FIFO Enable">
        <Enum name="RXFE_0" start="0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)" />
        <Enum name="RXFE_1" start="0x1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE." />
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE" description="Transmit FIFO. Buffer Depth">
        <Enum name="TXFIFOSIZE_0" start="0" description="Transmit FIFO/Buffer depth = 1 dataword." />
        <Enum name="TXFIFOSIZE_1" start="0x1" description="Transmit FIFO/Buffer depth = 4 datawords." />
        <Enum name="TXFIFOSIZE_2" start="0x2" description="Transmit FIFO/Buffer depth = 8 datawords." />
        <Enum name="TXFIFOSIZE_3" start="0x3" description="Transmit FIFO/Buffer depth = 16 datawords." />
        <Enum name="TXFIFOSIZE_4" start="0x4" description="Transmit FIFO/Buffer depth = 32 datawords." />
        <Enum name="TXFIFOSIZE_5" start="0x5" description="Transmit FIFO/Buffer depth = 64 datawords." />
        <Enum name="TXFIFOSIZE_6" start="0x6" description="Transmit FIFO/Buffer depth = 128 datawords." />
        <Enum name="TXFIFOSIZE_7" start="0x7" description="Transmit FIFO/Buffer depth = 256 datawords" />
      </BitField>
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO Enable">
        <Enum name="TXFE_0" start="0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)." />
        <Enum name="TXFE_1" start="0x1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE." />
      </BitField>
      <BitField start="8" size="1" name="RXUFE" description="Receive FIFO Underflow Interrupt Enable">
        <Enum name="RXUFE_0" start="0" description="RXUF flag does not generate an interrupt to the host." />
        <Enum name="RXUFE_1" start="0x1" description="RXUF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="9" size="1" name="TXOFE" description="Transmit FIFO Overflow Interrupt Enable">
        <Enum name="TXOFE_0" start="0" description="TXOF flag does not generate an interrupt to the host." />
        <Enum name="TXOFE_1" start="0x1" description="TXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="10" size="3" name="RXIDEN" description="Receiver Idle Empty Enable">
        <Enum name="RXIDEN_0" start="0" description="Disable RDRF assertion due to partially filled FIFO when receiver is idle." />
        <Enum name="RXIDEN_1" start="0x1" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 1 character." />
        <Enum name="RXIDEN_2" start="0x2" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 2 characters." />
        <Enum name="RXIDEN_3" start="0x3" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 4 characters." />
        <Enum name="RXIDEN_4" start="0x4" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 8 characters." />
        <Enum name="RXIDEN_5" start="0x5" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 16 characters." />
        <Enum name="RXIDEN_6" start="0x6" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 32 characters." />
        <Enum name="RXIDEN_7" start="0x7" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 64 characters." />
      </BitField>
      <BitField start="14" size="1" name="RXFLUSH" description="Receive FIFO/Buffer Flush">
        <Enum name="RXFLUSH_0" start="0" description="No flush operation occurs." />
        <Enum name="RXFLUSH_1" start="0x1" description="All data in the receive FIFO/buffer is cleared out." />
      </BitField>
      <BitField start="15" size="1" name="TXFLUSH" description="Transmit FIFO/Buffer Flush">
        <Enum name="TXFLUSH_0" start="0" description="No flush operation occurs." />
        <Enum name="TXFLUSH_1" start="0x1" description="All data in the transmit FIFO/Buffer is cleared out." />
      </BitField>
      <BitField start="16" size="1" name="RXUF" description="Receiver Buffer Underflow Flag">
        <Enum name="RXUF_0" start="0" description="No receive buffer underflow has occurred since the last time the flag was cleared." />
        <Enum name="RXUF_1" start="0x1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="17" size="1" name="TXOF" description="Transmitter Buffer Overflow Flag">
        <Enum name="TXOF_0" start="0" description="No transmit buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="TXOF_1" start="0x1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="22" size="1" name="RXEMPT" description="Receive Buffer/FIFO Empty">
        <Enum name="RXEMPT_0" start="0" description="Receive buffer is not empty." />
        <Enum name="RXEMPT_1" start="0x1" description="Receive buffer is empty." />
      </BitField>
      <BitField start="23" size="1" name="TXEMPT" description="Transmit Buffer/FIFO Empty">
        <Enum name="TXEMPT_0" start="0" description="Transmit buffer is not empty." />
        <Enum name="TXEMPT_1" start="0x1" description="Transmit buffer is empty." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="WATER" access="Read/Write" description="LPUART Watermark Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TXWATER" description="Transmit Watermark" />
      <BitField start="8" size="4" name="TXCOUNT" description="Transmit Counter" />
      <BitField start="16" size="3" name="RXWATER" description="Receive Watermark" />
      <BitField start="24" size="4" name="RXCOUNT" description="Receive Counter" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPUART3" start="0x41036000" description="LPUART">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x4010003" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Identification Number">
        <Enum name="FEATURE_1" start="0x1" description="Standard feature set." />
        <Enum name="FEATURE_3" start="0x3" description="Standard feature set with MODEM/IrDA support." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x303" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXFIFO" description="Transmit FIFO Size" />
      <BitField start="8" size="8" name="RXFIFO" description="Receive FIFO Size" />
    </Register>
    <Register start="+0x8" size="4" name="GLOBAL" access="Read/Write" description="LPUART Global Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Module is not reset." />
        <Enum name="RST_1" start="0x1" description="Module is reset." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PINCFG" access="Read/Write" description="LPUART Pin Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TRGSEL" description="Trigger Select">
        <Enum name="TRGSEL_0" start="0" description="Input trigger is disabled." />
        <Enum name="TRGSEL_1" start="0x1" description="Input trigger is used instead of RXD pin input." />
        <Enum name="TRGSEL_2" start="0x2" description="Input trigger is used instead of CTS_B pin input." />
        <Enum name="TRGSEL_3" start="0x3" description="Input trigger is used to modulate the TXD pin output. The TXD pin output (after TXINV configuration) is ANDed with the input trigger." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="BAUD" access="Read/Write" description="LPUART Baud Rate Register" reset_value="0xF000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="SBR" description="Baud Rate Modulo Divisor." />
      <BitField start="13" size="1" name="SBNS" description="Stop Bit Number Select">
        <Enum name="SBNS_0" start="0" description="One stop bit." />
        <Enum name="SBNS_1" start="0x1" description="Two stop bits." />
      </BitField>
      <BitField start="14" size="1" name="RXEDGIE" description="RX Input Active Edge Interrupt Enable">
        <Enum name="RXEDGIE_0" start="0" description="Hardware interrupts from LPUART_STAT[RXEDGIF] disabled." />
        <Enum name="RXEDGIE_1" start="0x1" description="Hardware interrupt requested when LPUART_STAT[RXEDGIF] flag is 1." />
      </BitField>
      <BitField start="15" size="1" name="LBKDIE" description="LIN Break Detect Interrupt Enable">
        <Enum name="LBKDIE_0" start="0" description="Hardware interrupts from LPUART_STAT[LBKDIF] disabled (use polling)." />
        <Enum name="LBKDIE_1" start="0x1" description="Hardware interrupt requested when LPUART_STAT[LBKDIF] flag is 1." />
      </BitField>
      <BitField start="16" size="1" name="RESYNCDIS" description="Resynchronization Disable">
        <Enum name="RESYNCDIS_0" start="0" description="Resynchronization during received data word is supported" />
        <Enum name="RESYNCDIS_1" start="0x1" description="Resynchronization during received data word is disabled" />
      </BitField>
      <BitField start="17" size="1" name="BOTHEDGE" description="Both Edge Sampling">
        <Enum name="BOTHEDGE_0" start="0" description="Receiver samples input data using the rising edge of the baud rate clock." />
        <Enum name="BOTHEDGE_1" start="0x1" description="Receiver samples input data using the rising and falling edge of the baud rate clock." />
      </BitField>
      <BitField start="18" size="2" name="MATCFG" description="Match Configuration">
        <Enum name="MATCFG_0" start="0" description="Address Match Wakeup" />
        <Enum name="MATCFG_1" start="0x1" description="Idle Match Wakeup" />
        <Enum name="MATCFG_2" start="0x2" description="Match On and Match Off" />
        <Enum name="MATCFG_3" start="0x3" description="Enables RWU on Data Match and Match On/Off for transmitter CTS input" />
      </BitField>
      <BitField start="20" size="1" name="RIDMAE" description="Receiver Idle DMA Enable">
        <Enum name="RIDMAE_0" start="0" description="DMA request disabled." />
        <Enum name="RIDMAE_1" start="0x1" description="DMA request enabled." />
      </BitField>
      <BitField start="21" size="1" name="RDMAE" description="Receiver Full DMA Enable">
        <Enum name="RDMAE_0" start="0" description="DMA request disabled." />
        <Enum name="RDMAE_1" start="0x1" description="DMA request enabled." />
      </BitField>
      <BitField start="23" size="1" name="TDMAE" description="Transmitter DMA Enable">
        <Enum name="TDMAE_0" start="0" description="DMA request disabled." />
        <Enum name="TDMAE_1" start="0x1" description="DMA request enabled." />
      </BitField>
      <BitField start="24" size="5" name="OSR" description="Oversampling Ratio">
        <Enum name="OSR_0" start="0" description="Writing 0 to this field will result in an oversampling ratio of 16" />
        <Enum name="OSR_3" start="0x3" description="Oversampling ratio of 4, requires BOTHEDGE to be set." />
        <Enum name="OSR_4" start="0x4" description="Oversampling ratio of 5, requires BOTHEDGE to be set." />
        <Enum name="OSR_5" start="0x5" description="Oversampling ratio of 6, requires BOTHEDGE to be set." />
        <Enum name="OSR_6" start="0x6" description="Oversampling ratio of 7, requires BOTHEDGE to be set." />
        <Enum name="OSR_7" start="0x7" description="Oversampling ratio of 8." />
        <Enum name="OSR_8" start="0x8" description="Oversampling ratio of 9." />
        <Enum name="OSR_9" start="0x9" description="Oversampling ratio of 10." />
        <Enum name="OSR_10" start="0xA" description="Oversampling ratio of 11." />
        <Enum name="OSR_11" start="0xB" description="Oversampling ratio of 12." />
        <Enum name="OSR_12" start="0xC" description="Oversampling ratio of 13." />
        <Enum name="OSR_13" start="0xD" description="Oversampling ratio of 14." />
        <Enum name="OSR_14" start="0xE" description="Oversampling ratio of 15." />
        <Enum name="OSR_15" start="0xF" description="Oversampling ratio of 16." />
        <Enum name="OSR_16" start="0x10" description="Oversampling ratio of 17." />
        <Enum name="OSR_17" start="0x11" description="Oversampling ratio of 18." />
        <Enum name="OSR_18" start="0x12" description="Oversampling ratio of 19." />
        <Enum name="OSR_19" start="0x13" description="Oversampling ratio of 20." />
        <Enum name="OSR_20" start="0x14" description="Oversampling ratio of 21." />
        <Enum name="OSR_21" start="0x15" description="Oversampling ratio of 22." />
        <Enum name="OSR_22" start="0x16" description="Oversampling ratio of 23." />
        <Enum name="OSR_23" start="0x17" description="Oversampling ratio of 24." />
        <Enum name="OSR_24" start="0x18" description="Oversampling ratio of 25." />
        <Enum name="OSR_25" start="0x19" description="Oversampling ratio of 26." />
        <Enum name="OSR_26" start="0x1A" description="Oversampling ratio of 27." />
        <Enum name="OSR_27" start="0x1B" description="Oversampling ratio of 28." />
        <Enum name="OSR_28" start="0x1C" description="Oversampling ratio of 29." />
        <Enum name="OSR_29" start="0x1D" description="Oversampling ratio of 30." />
        <Enum name="OSR_30" start="0x1E" description="Oversampling ratio of 31." />
        <Enum name="OSR_31" start="0x1F" description="Oversampling ratio of 32." />
      </BitField>
      <BitField start="29" size="1" name="M10" description="10-bit Mode select">
        <Enum name="M10_0" start="0" description="Receiver and transmitter use 7-bit to 9-bit data characters." />
        <Enum name="M10_1" start="0x1" description="Receiver and transmitter use 10-bit data characters." />
      </BitField>
      <BitField start="30" size="1" name="MAEN2" description="Match Address Mode Enable 2">
        <Enum name="MAEN2_0" start="0" description="Normal operation." />
        <Enum name="MAEN2_1" start="0x1" description="Enables automatic address matching or data matching mode for MATCH[MA2]." />
      </BitField>
      <BitField start="31" size="1" name="MAEN1" description="Match Address Mode Enable 1">
        <Enum name="MAEN1_0" start="0" description="Normal operation." />
        <Enum name="MAEN1_1" start="0x1" description="Enables automatic address matching or data matching mode for MATCH[MA1]." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="STAT" access="Read/Write" description="LPUART Status Register" reset_value="0xC00000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="MA2F" description="Match 2 Flag">
        <Enum name="MA2F_0" start="0" description="Received data is not equal to MA2" />
        <Enum name="MA2F_1" start="0x1" description="Received data is equal to MA2" />
      </BitField>
      <BitField start="15" size="1" name="MA1F" description="Match 1 Flag">
        <Enum name="MA1F_0" start="0" description="Received data is not equal to MA1" />
        <Enum name="MA1F_1" start="0x1" description="Received data is equal to MA1" />
      </BitField>
      <BitField start="16" size="1" name="PF" description="Parity Error Flag">
        <Enum name="PF_0" start="0" description="No parity error." />
        <Enum name="PF_1" start="0x1" description="Parity error." />
      </BitField>
      <BitField start="17" size="1" name="FE" description="Framing Error Flag">
        <Enum name="FE_0" start="0" description="No framing error detected. This does not guarantee the framing is correct." />
        <Enum name="FE_1" start="0x1" description="Framing error." />
      </BitField>
      <BitField start="18" size="1" name="NF" description="Noise Flag">
        <Enum name="NF_0" start="0" description="No noise detected." />
        <Enum name="NF_1" start="0x1" description="Noise detected in the received character in LPUART_DATA." />
      </BitField>
      <BitField start="19" size="1" name="OR" description="Receiver Overrun Flag">
        <Enum name="OR_0" start="0" description="No overrun." />
        <Enum name="OR_1" start="0x1" description="Receive overrun (new LPUART data lost)." />
      </BitField>
      <BitField start="20" size="1" name="IDLE" description="Idle Line Flag">
        <Enum name="IDLE_0" start="0" description="No idle line detected." />
        <Enum name="IDLE_1" start="0x1" description="Idle line was detected." />
      </BitField>
      <BitField start="21" size="1" name="RDRF" description="Receive Data Register Full Flag">
        <Enum name="RDRF_0" start="0" description="Receive data buffer empty." />
        <Enum name="RDRF_1" start="0x1" description="Receive data buffer full." />
      </BitField>
      <BitField start="22" size="1" name="TC" description="Transmission Complete Flag">
        <Enum name="TC_0" start="0" description="Transmitter active (sending data, a preamble, or a break)." />
        <Enum name="TC_1" start="0x1" description="Transmitter idle (transmission activity complete)." />
      </BitField>
      <BitField start="23" size="1" name="TDRE" description="Transmit Data Register Empty Flag">
        <Enum name="TDRE_0" start="0" description="Transmit data buffer full." />
        <Enum name="TDRE_1" start="0x1" description="Transmit data buffer empty." />
      </BitField>
      <BitField start="24" size="1" name="RAF" description="Receiver Active Flag">
        <Enum name="RAF_0" start="0" description="LPUART receiver idle waiting for a start bit." />
        <Enum name="RAF_1" start="0x1" description="LPUART receiver active (RXD input not idle)." />
      </BitField>
      <BitField start="25" size="1" name="LBKDE" description="LIN Break Detection Enable">
        <Enum name="LBKDE_0" start="0" description="LIN break detect is disabled, normal break character can be detected." />
        <Enum name="LBKDE_1" start="0x1" description="LIN break detect is enabled. LIN break character is detected at length of 11 bit times (if M = 0) or 12 (if M = 1) or 13 (M10 = 1)." />
      </BitField>
      <BitField start="26" size="1" name="BRK13" description="Break Character Generation Length">
        <Enum name="BRK13_0" start="0" description="Break character is transmitted with length of 9 to 13 bit times." />
        <Enum name="BRK13_1" start="0x1" description="Break character is transmitted with length of 12 to 15 bit times." />
      </BitField>
      <BitField start="27" size="1" name="RWUID" description="Receive Wake Up Idle Detect">
        <Enum name="RWUID_0" start="0" description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character. During address match wakeup, the IDLE bit does not set when an address does not match." />
        <Enum name="RWUID_1" start="0x1" description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character. During address match wakeup, the IDLE bit does set when an address does not match." />
      </BitField>
      <BitField start="28" size="1" name="RXINV" description="Receive Data Inversion">
        <Enum name="RXINV_0" start="0" description="Receive data not inverted." />
        <Enum name="RXINV_1" start="0x1" description="Receive data inverted." />
      </BitField>
      <BitField start="29" size="1" name="MSBF" description="MSB First">
        <Enum name="MSBF_0" start="0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." />
        <Enum name="MSBF_1" start="0x1" description="MSB (bit9, bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of CTRL[M], CTRL[PE] and BAUD[M10]. Further, the first bit received after the start bit is identified as bit9, bit8, bit7 or bit6 depending on the setting of CTRL[M] and CTRL[PE]." />
      </BitField>
      <BitField start="30" size="1" name="RXEDGIF" description="RXD Pin Active Edge Interrupt Flag">
        <Enum name="RXEDGIF_0" start="0" description="No active edge on the receive pin has occurred." />
        <Enum name="RXEDGIF_1" start="0x1" description="An active edge on the receive pin has occurred." />
      </BitField>
      <BitField start="31" size="1" name="LBKDIF" description="LIN Break Detect Interrupt Flag">
        <Enum name="LBKDIF_0" start="0" description="No LIN break character has been detected." />
        <Enum name="LBKDIF_1" start="0x1" description="LIN break character has been detected." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="CTRL" access="Read/Write" description="LPUART Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PT" description="Parity Type">
        <Enum name="PT_0" start="0" description="Even parity." />
        <Enum name="PT_1" start="0x1" description="Odd parity." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Parity Enable">
        <Enum name="PE_0" start="0" description="No hardware parity generation or checking." />
        <Enum name="PE_1" start="0x1" description="Parity enabled." />
      </BitField>
      <BitField start="2" size="1" name="ILT" description="Idle Line Type Select">
        <Enum name="ILT_0" start="0" description="Idle character bit count starts after start bit." />
        <Enum name="ILT_1" start="0x1" description="Idle character bit count starts after stop bit." />
      </BitField>
      <BitField start="3" size="1" name="WAKE" description="Receiver Wakeup Method Select">
        <Enum name="WAKE_0" start="0" description="Configures RWU for idle-line wakeup." />
        <Enum name="WAKE_1" start="0x1" description="Configures RWU with address-mark wakeup." />
      </BitField>
      <BitField start="4" size="1" name="M" description="9-Bit or 8-Bit Mode Select">
        <Enum name="M_0" start="0" description="Receiver and transmitter use 8-bit data characters." />
        <Enum name="M_1" start="0x1" description="Receiver and transmitter use 9-bit data characters." />
      </BitField>
      <BitField start="5" size="1" name="RSRC" description="Receiver Source Select">
        <Enum name="RSRC_0" start="0" description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the LPUART does not use the RXD pin." />
        <Enum name="RSRC_1" start="0x1" description="Single-wire LPUART mode where the TXD pin is connected to the transmitter output and receiver input." />
      </BitField>
      <BitField start="6" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="DOZEEN_0" start="0" description="LPUART is enabled in Doze mode." />
        <Enum name="DOZEEN_1" start="0x1" description="LPUART is disabled in Doze mode." />
      </BitField>
      <BitField start="7" size="1" name="LOOPS" description="Loop Mode Select">
        <Enum name="LOOPS_0" start="0" description="Normal operation - RXD and TXD use separate pins." />
        <Enum name="LOOPS_1" start="0x1" description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input (see RSRC bit)." />
      </BitField>
      <BitField start="8" size="3" name="IDLECFG" description="Idle Configuration">
        <Enum name="IDLECFG_0" start="0" description="1 idle character" />
        <Enum name="IDLECFG_1" start="0x1" description="2 idle characters" />
        <Enum name="IDLECFG_2" start="0x2" description="4 idle characters" />
        <Enum name="IDLECFG_3" start="0x3" description="8 idle characters" />
        <Enum name="IDLECFG_4" start="0x4" description="16 idle characters" />
        <Enum name="IDLECFG_5" start="0x5" description="32 idle characters" />
        <Enum name="IDLECFG_6" start="0x6" description="64 idle characters" />
        <Enum name="IDLECFG_7" start="0x7" description="128 idle characters" />
      </BitField>
      <BitField start="11" size="1" name="M7" description="7-Bit Mode Select">
        <Enum name="M7_0" start="0" description="Receiver and transmitter use 8-bit to 10-bit data characters." />
        <Enum name="M7_1" start="0x1" description="Receiver and transmitter use 7-bit data characters." />
      </BitField>
      <BitField start="14" size="1" name="MA2IE" description="Match 2 Interrupt Enable">
        <Enum name="MA2IE_0" start="0" description="MA2F interrupt disabled" />
        <Enum name="MA2IE_1" start="0x1" description="MA2F interrupt enabled" />
      </BitField>
      <BitField start="15" size="1" name="MA1IE" description="Match 1 Interrupt Enable">
        <Enum name="MA1IE_0" start="0" description="MA1F interrupt disabled" />
        <Enum name="MA1IE_1" start="0x1" description="MA1F interrupt enabled" />
      </BitField>
      <BitField start="16" size="1" name="SBK" description="Send Break">
        <Enum name="SBK_0" start="0" description="Normal transmitter operation." />
        <Enum name="SBK_1" start="0x1" description="Queue break character(s) to be sent." />
      </BitField>
      <BitField start="17" size="1" name="RWU" description="Receiver Wakeup Control">
        <Enum name="RWU_0" start="0" description="Normal receiver operation." />
        <Enum name="RWU_1" start="0x1" description="LPUART receiver in standby waiting for wakeup condition." />
      </BitField>
      <BitField start="18" size="1" name="RE" description="Receiver Enable">
        <Enum name="RE_0" start="0" description="Receiver disabled." />
        <Enum name="RE_1" start="0x1" description="Receiver enabled." />
      </BitField>
      <BitField start="19" size="1" name="TE" description="Transmitter Enable">
        <Enum name="TE_0" start="0" description="Transmitter disabled." />
        <Enum name="TE_1" start="0x1" description="Transmitter enabled." />
      </BitField>
      <BitField start="20" size="1" name="ILIE" description="Idle Line Interrupt Enable">
        <Enum name="ILIE_0" start="0" description="Hardware interrupts from IDLE disabled; use polling." />
        <Enum name="ILIE_1" start="0x1" description="Hardware interrupt requested when IDLE flag is 1." />
      </BitField>
      <BitField start="21" size="1" name="RIE" description="Receiver Interrupt Enable">
        <Enum name="RIE_0" start="0" description="Hardware interrupts from RDRF disabled; use polling." />
        <Enum name="RIE_1" start="0x1" description="Hardware interrupt requested when RDRF flag is 1." />
      </BitField>
      <BitField start="22" size="1" name="TCIE" description="Transmission Complete Interrupt Enable for">
        <Enum name="TCIE_0" start="0" description="Hardware interrupts from TC disabled; use polling." />
        <Enum name="TCIE_1" start="0x1" description="Hardware interrupt requested when TC flag is 1." />
      </BitField>
      <BitField start="23" size="1" name="TIE" description="Transmit Interrupt Enable">
        <Enum name="TIE_0" start="0" description="Hardware interrupts from TDRE disabled; use polling." />
        <Enum name="TIE_1" start="0x1" description="Hardware interrupt requested when TDRE flag is 1." />
      </BitField>
      <BitField start="24" size="1" name="PEIE" description="Parity Error Interrupt Enable">
        <Enum name="PEIE_0" start="0" description="PF interrupts disabled; use polling)." />
        <Enum name="PEIE_1" start="0x1" description="Hardware interrupt requested when PF is set." />
      </BitField>
      <BitField start="25" size="1" name="FEIE" description="Framing Error Interrupt Enable">
        <Enum name="FEIE_0" start="0" description="FE interrupts disabled; use polling." />
        <Enum name="FEIE_1" start="0x1" description="Hardware interrupt requested when FE is set." />
      </BitField>
      <BitField start="26" size="1" name="NEIE" description="Noise Error Interrupt Enable">
        <Enum name="NEIE_0" start="0" description="NF interrupts disabled; use polling." />
        <Enum name="NEIE_1" start="0x1" description="Hardware interrupt requested when NF is set." />
      </BitField>
      <BitField start="27" size="1" name="ORIE" description="Overrun Interrupt Enable">
        <Enum name="ORIE_0" start="0" description="OR interrupts disabled; use polling." />
        <Enum name="ORIE_1" start="0x1" description="Hardware interrupt requested when OR is set." />
      </BitField>
      <BitField start="28" size="1" name="TXINV" description="Transmit Data Inversion">
        <Enum name="TXINV_0" start="0" description="Transmit data not inverted." />
        <Enum name="TXINV_1" start="0x1" description="Transmit data inverted." />
      </BitField>
      <BitField start="29" size="1" name="TXDIR" description="TXD Pin Direction in Single-Wire Mode">
        <Enum name="TXDIR_0" start="0" description="TXD pin is an input in single-wire mode." />
        <Enum name="TXDIR_1" start="0x1" description="TXD pin is an output in single-wire mode." />
      </BitField>
      <BitField start="30" size="1" name="R9T8" description="Receive Bit 9 / Transmit Bit 8" />
      <BitField start="31" size="1" name="R8T9" description="Receive Bit 8 / Transmit Bit 9" />
    </Register>
    <Register start="+0x1C" size="4" name="DATA" access="Read/Write" description="LPUART Data Register" reset_value="0x1000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="R0T0" description="R0T0" />
      <BitField start="1" size="1" name="R1T1" description="R1T1" />
      <BitField start="2" size="1" name="R2T2" description="R2T2" />
      <BitField start="3" size="1" name="R3T3" description="R3T3" />
      <BitField start="4" size="1" name="R4T4" description="R4T4" />
      <BitField start="5" size="1" name="R5T5" description="R5T5" />
      <BitField start="6" size="1" name="R6T6" description="R6T6" />
      <BitField start="7" size="1" name="R7T7" description="R7T7" />
      <BitField start="8" size="1" name="R8T8" description="R8T8" />
      <BitField start="9" size="1" name="R9T9" description="R9T9" />
      <BitField start="11" size="1" name="IDLINE" description="Idle Line">
        <Enum name="IDLINE_0" start="0" description="Receiver was not idle before receiving this character." />
        <Enum name="IDLINE_1" start="0x1" description="Receiver was idle before receiving this character." />
      </BitField>
      <BitField start="12" size="1" name="RXEMPT" description="Receive Buffer Empty">
        <Enum name="RXEMPT_0" start="0" description="Receive buffer contains valid data." />
        <Enum name="RXEMPT_1" start="0x1" description="Receive buffer is empty, data returned on read is not valid." />
      </BitField>
      <BitField start="13" size="1" name="FRETSC" description="Frame Error / Transmit Special Character">
        <Enum name="FRETSC_0" start="0" description="The dataword was received without a frame error on read, or transmit a normal character on write." />
        <Enum name="FRETSC_1" start="0x1" description="The dataword was received with a frame error, or transmit an idle or break character on transmit." />
      </BitField>
      <BitField start="14" size="1" name="PARITYE" description="PARITYE">
        <Enum name="PARITYE_0" start="0" description="The dataword was received without a parity error." />
        <Enum name="PARITYE_1" start="0x1" description="The dataword was received with a parity error." />
      </BitField>
      <BitField start="15" size="1" name="NOISY" description="NOISY">
        <Enum name="NOISY_0" start="0" description="The dataword was received without noise." />
        <Enum name="NOISY_1" start="0x1" description="The data was received with noise." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="MATCH" access="Read/Write" description="LPUART Match Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="MA1" description="Match Address 1" />
      <BitField start="16" size="10" name="MA2" description="Match Address 2" />
    </Register>
    <Register start="+0x24" size="4" name="MODIR" access="Read/Write" description="LPUART Modem IrDA Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXCTSE" description="Transmitter clear-to-send enable">
        <Enum name="TXCTSE_0" start="0" description="CTS has no effect on the transmitter." />
        <Enum name="TXCTSE_1" start="0x1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." />
      </BitField>
      <BitField start="1" size="1" name="TXRTSE" description="Transmitter request-to-send enable">
        <Enum name="TXRTSE_0" start="0" description="The transmitter has no effect on RTS." />
        <Enum name="TXRTSE_1" start="0x1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit." />
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL" description="Transmitter request-to-send polarity">
        <Enum name="TXRTSPOL_0" start="0" description="Transmitter RTS is active low." />
        <Enum name="TXRTSPOL_1" start="0x1" description="Transmitter RTS is active high." />
      </BitField>
      <BitField start="3" size="1" name="RXRTSE" description="Receiver request-to-send enable">
        <Enum name="RXRTSE_0" start="0" description="The receiver has no effect on RTS." />
        <Enum name="RXRTSE_1" start="0x1" description="RTS is deasserted if the receiver data register is full or a start bit has been detected that would cause the receiver data register to become full. RTS is asserted if the receiver data register is not full and has not detected a start bit that would cause the receiver data register to become full." />
      </BitField>
      <BitField start="4" size="1" name="TXCTSC" description="Transmit CTS Configuration">
        <Enum name="TXCTSC_0" start="0" description="CTS input is sampled at the start of each character." />
        <Enum name="TXCTSC_1" start="0x1" description="CTS input is sampled when the transmitter is idle." />
      </BitField>
      <BitField start="5" size="1" name="TXCTSSRC" description="Transmit CTS Source">
        <Enum name="TXCTSSRC_0" start="0" description="CTS input is the CTS_B pin." />
        <Enum name="TXCTSSRC_1" start="0x1" description="CTS input is the inverted Receiver Match result." />
      </BitField>
      <BitField start="8" size="3" name="RTSWATER" description="Receive RTS Configuration" />
      <BitField start="16" size="2" name="TNP" description="Transmitter narrow pulse">
        <Enum name="TNP_0" start="0" description="1/OSR." />
        <Enum name="TNP_1" start="0x1" description="2/OSR." />
        <Enum name="TNP_2" start="0x2" description="3/OSR." />
        <Enum name="TNP_3" start="0x3" description="4/OSR." />
      </BitField>
      <BitField start="18" size="1" name="IREN" description="Infrared enable">
        <Enum name="IREN_0" start="0" description="IR disabled." />
        <Enum name="IREN_1" start="0x1" description="IR enabled." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="FIFO" access="Read/Write" description="LPUART FIFO Register" reset_value="0xC00022" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RXFIFOSIZE" description="Receive FIFO. Buffer Depth">
        <Enum name="RXFIFOSIZE_0" start="0" description="Receive FIFO/Buffer depth = 1 dataword." />
        <Enum name="RXFIFOSIZE_1" start="0x1" description="Receive FIFO/Buffer depth = 4 datawords." />
        <Enum name="RXFIFOSIZE_2" start="0x2" description="Receive FIFO/Buffer depth = 8 datawords." />
        <Enum name="RXFIFOSIZE_3" start="0x3" description="Receive FIFO/Buffer depth = 16 datawords." />
        <Enum name="RXFIFOSIZE_4" start="0x4" description="Receive FIFO/Buffer depth = 32 datawords." />
        <Enum name="RXFIFOSIZE_5" start="0x5" description="Receive FIFO/Buffer depth = 64 datawords." />
        <Enum name="RXFIFOSIZE_6" start="0x6" description="Receive FIFO/Buffer depth = 128 datawords." />
        <Enum name="RXFIFOSIZE_7" start="0x7" description="Receive FIFO/Buffer depth = 256 datawords." />
      </BitField>
      <BitField start="3" size="1" name="RXFE" description="Receive FIFO Enable">
        <Enum name="RXFE_0" start="0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)" />
        <Enum name="RXFE_1" start="0x1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE." />
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE" description="Transmit FIFO. Buffer Depth">
        <Enum name="TXFIFOSIZE_0" start="0" description="Transmit FIFO/Buffer depth = 1 dataword." />
        <Enum name="TXFIFOSIZE_1" start="0x1" description="Transmit FIFO/Buffer depth = 4 datawords." />
        <Enum name="TXFIFOSIZE_2" start="0x2" description="Transmit FIFO/Buffer depth = 8 datawords." />
        <Enum name="TXFIFOSIZE_3" start="0x3" description="Transmit FIFO/Buffer depth = 16 datawords." />
        <Enum name="TXFIFOSIZE_4" start="0x4" description="Transmit FIFO/Buffer depth = 32 datawords." />
        <Enum name="TXFIFOSIZE_5" start="0x5" description="Transmit FIFO/Buffer depth = 64 datawords." />
        <Enum name="TXFIFOSIZE_6" start="0x6" description="Transmit FIFO/Buffer depth = 128 datawords." />
        <Enum name="TXFIFOSIZE_7" start="0x7" description="Transmit FIFO/Buffer depth = 256 datawords" />
      </BitField>
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO Enable">
        <Enum name="TXFE_0" start="0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)." />
        <Enum name="TXFE_1" start="0x1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE." />
      </BitField>
      <BitField start="8" size="1" name="RXUFE" description="Receive FIFO Underflow Interrupt Enable">
        <Enum name="RXUFE_0" start="0" description="RXUF flag does not generate an interrupt to the host." />
        <Enum name="RXUFE_1" start="0x1" description="RXUF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="9" size="1" name="TXOFE" description="Transmit FIFO Overflow Interrupt Enable">
        <Enum name="TXOFE_0" start="0" description="TXOF flag does not generate an interrupt to the host." />
        <Enum name="TXOFE_1" start="0x1" description="TXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="10" size="3" name="RXIDEN" description="Receiver Idle Empty Enable">
        <Enum name="RXIDEN_0" start="0" description="Disable RDRF assertion due to partially filled FIFO when receiver is idle." />
        <Enum name="RXIDEN_1" start="0x1" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 1 character." />
        <Enum name="RXIDEN_2" start="0x2" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 2 characters." />
        <Enum name="RXIDEN_3" start="0x3" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 4 characters." />
        <Enum name="RXIDEN_4" start="0x4" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 8 characters." />
        <Enum name="RXIDEN_5" start="0x5" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 16 characters." />
        <Enum name="RXIDEN_6" start="0x6" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 32 characters." />
        <Enum name="RXIDEN_7" start="0x7" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 64 characters." />
      </BitField>
      <BitField start="14" size="1" name="RXFLUSH" description="Receive FIFO/Buffer Flush">
        <Enum name="RXFLUSH_0" start="0" description="No flush operation occurs." />
        <Enum name="RXFLUSH_1" start="0x1" description="All data in the receive FIFO/buffer is cleared out." />
      </BitField>
      <BitField start="15" size="1" name="TXFLUSH" description="Transmit FIFO/Buffer Flush">
        <Enum name="TXFLUSH_0" start="0" description="No flush operation occurs." />
        <Enum name="TXFLUSH_1" start="0x1" description="All data in the transmit FIFO/Buffer is cleared out." />
      </BitField>
      <BitField start="16" size="1" name="RXUF" description="Receiver Buffer Underflow Flag">
        <Enum name="RXUF_0" start="0" description="No receive buffer underflow has occurred since the last time the flag was cleared." />
        <Enum name="RXUF_1" start="0x1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="17" size="1" name="TXOF" description="Transmitter Buffer Overflow Flag">
        <Enum name="TXOF_0" start="0" description="No transmit buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="TXOF_1" start="0x1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="22" size="1" name="RXEMPT" description="Receive Buffer/FIFO Empty">
        <Enum name="RXEMPT_0" start="0" description="Receive buffer is not empty." />
        <Enum name="RXEMPT_1" start="0x1" description="Receive buffer is empty." />
      </BitField>
      <BitField start="23" size="1" name="TXEMPT" description="Transmit Buffer/FIFO Empty">
        <Enum name="TXEMPT_0" start="0" description="Transmit buffer is not empty." />
        <Enum name="TXEMPT_1" start="0x1" description="Transmit buffer is empty." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="WATER" access="Read/Write" description="LPUART Watermark Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TXWATER" description="Transmit Watermark" />
      <BitField start="8" size="4" name="TXCOUNT" description="Transmit Counter" />
      <BitField start="16" size="3" name="RXWATER" description="Receive Watermark" />
      <BitField start="24" size="4" name="RXCOUNT" description="Receive Counter" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="USB0" start="0x40045000" description="USB">
    <Register start="+0" size="1" name="PERID" access="ReadOnly" description="Peripheral ID register" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="6" name="ID" description="Peripheral Identification" />
    </Register>
    <Register start="+0x4" size="1" name="IDCOMP" access="ReadOnly" description="Peripheral ID Complement register" reset_value="0xFB" reset_mask="0xFF">
      <BitField start="0" size="6" name="NID" description="NID" />
    </Register>
    <Register start="+0x8" size="1" name="REV" access="ReadOnly" description="Peripheral Revision register" reset_value="0x33" reset_mask="0xFF">
      <BitField start="0" size="8" name="REV" description="Revision" />
    </Register>
    <Register start="+0xC" size="1" name="ADDINFO" access="ReadOnly" description="Peripheral Additional Info register" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="1" name="IEHOST" description="Host mode enable bit" />
    </Register>
    <Register start="+0x1C" size="1" name="OTGCTL" access="Read/Write" description="OTG Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="7" size="1" name="DPHIGH" description="D+ Data Line pullup resistor enable">
        <Enum name="DPHIGH_0" start="0" description="D+ pullup resistor is not enabled" />
        <Enum name="DPHIGH_1" start="0x1" description="D+ pullup resistor is enabled" />
      </BitField>
    </Register>
    <Register start="+0x80" size="1" name="ISTAT" access="Read/Write" description="Interrupt Status register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="USBRST" description="USB Reset" />
      <BitField start="1" size="1" name="ERROR" description="Error" />
      <BitField start="2" size="1" name="SOFTOK" description="Start Of Frame (SOF) token" />
      <BitField start="3" size="1" name="TOKDNE" description="Current token processing" />
      <BitField start="4" size="1" name="SLEEP" description="Sleep" />
      <BitField start="5" size="1" name="RESUME" description="RESUME" />
      <BitField start="7" size="1" name="STALL" description="Stall Interrupt" />
    </Register>
    <Register start="+0x84" size="1" name="INTEN" access="Read/Write" description="Interrupt Enable register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="USBRSTEN" description="USBRST Interrupt Enable">
        <Enum name="USBRSTEN_0" start="0" description="Disables the USBRST interrupt." />
        <Enum name="USBRSTEN_1" start="0x1" description="Enables the USBRST interrupt." />
      </BitField>
      <BitField start="1" size="1" name="ERROREN" description="ERROR Interrupt Enable">
        <Enum name="ERROREN_0" start="0" description="Disables the ERROR interrupt." />
        <Enum name="ERROREN_1" start="0x1" description="Enables the ERROR interrupt." />
      </BitField>
      <BitField start="2" size="1" name="SOFTOKEN" description="SOFTOK Interrupt Enable">
        <Enum name="SOFTOKEN_0" start="0" description="Disbles the SOFTOK interrupt." />
        <Enum name="SOFTOKEN_1" start="0x1" description="Enables the SOFTOK interrupt." />
      </BitField>
      <BitField start="3" size="1" name="TOKDNEEN" description="TOKDNE Interrupt Enable">
        <Enum name="TOKDNEEN_0" start="0" description="Disables the TOKDNE interrupt." />
        <Enum name="TOKDNEEN_1" start="0x1" description="Enables the TOKDNE interrupt." />
      </BitField>
      <BitField start="4" size="1" name="SLEEPEN" description="SLEEP Interrupt Enable">
        <Enum name="SLEEPEN_0" start="0" description="Disables the SLEEP interrupt." />
        <Enum name="SLEEPEN_1" start="0x1" description="Enables the SLEEP interrupt." />
      </BitField>
      <BitField start="5" size="1" name="RESUMEEN" description="RESUME Interrupt Enable">
        <Enum name="RESUMEEN_0" start="0" description="Disables the RESUME interrupt." />
        <Enum name="RESUMEEN_1" start="0x1" description="Enables the RESUME interrupt." />
      </BitField>
      <BitField start="7" size="1" name="STALLEN" description="STALL Interrupt Enable">
        <Enum name="STALLEN_0" start="0" description="Diasbles the STALL interrupt." />
        <Enum name="STALLEN_1" start="0x1" description="Enables the STALL interrupt." />
      </BitField>
    </Register>
    <Register start="+0x88" size="1" name="ERRSTAT" access="Read/Write" description="Error Interrupt Status register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PIDERR" description="PID error" />
      <BitField start="1" size="1" name="CRC5EOF" description="CRC5 error or end of frame error" />
      <BitField start="2" size="1" name="CRC16" description="CRC16 error" />
      <BitField start="3" size="1" name="DFN8" description="Data field not 8 bits (in length)" />
      <BitField start="4" size="1" name="BTOERR" description="Bus turnaround timeout error" />
      <BitField start="5" size="1" name="DMAERR" description="DMAERR" />
      <BitField start="6" size="1" name="OWNERR" description="OWNERR" />
      <BitField start="7" size="1" name="BTSERR" description="Bit stuff error" />
    </Register>
    <Register start="+0x8C" size="1" name="ERREN" access="Read/Write" description="Error Interrupt Enable register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PIDERREN" description="PIDERR Interrupt Enable">
        <Enum name="PIDERREN_0" start="0" description="Disables the PIDERR interrupt." />
        <Enum name="PIDERREN_1" start="0x1" description="Enters the PIDERR interrupt." />
      </BitField>
      <BitField start="1" size="1" name="CRC5EOFEN" description="CRC5/EOF Interrupt Enable">
        <Enum name="CRC5EOFEN_0" start="0" description="Disables the CRC5/EOF interrupt." />
        <Enum name="CRC5EOFEN_1" start="0x1" description="Enables the CRC5/EOF interrupt." />
      </BitField>
      <BitField start="2" size="1" name="CRC16EN" description="CRC16 Interrupt Enable">
        <Enum name="CRC16EN_0" start="0" description="Disables the CRC16 interrupt." />
        <Enum name="CRC16EN_1" start="0x1" description="Enables the CRC16 interrupt." />
      </BitField>
      <BitField start="3" size="1" name="DFN8EN" description="DFN8 Interrupt Enable">
        <Enum name="DFN8EN_0" start="0" description="Disables the DFN8 interrupt." />
        <Enum name="DFN8EN_1" start="0x1" description="Enables the DFN8 interrupt." />
      </BitField>
      <BitField start="4" size="1" name="BTOERREN" description="BTOERR Interrupt Enable">
        <Enum name="BTOERREN_0" start="0" description="Disables the BTOERR interrupt." />
        <Enum name="BTOERREN_1" start="0x1" description="Enables the BTOERR interrupt." />
      </BitField>
      <BitField start="5" size="1" name="DMAERREN" description="DMAERR Interrupt Enable">
        <Enum name="DMAERREN_0" start="0" description="Disables the DMAERR interrupt." />
        <Enum name="DMAERREN_1" start="0x1" description="Enables the DMAERR interrupt." />
      </BitField>
      <BitField start="6" size="1" name="OWNERREN" description="OWNERR Interrupt Enable">
        <Enum name="OWNERREN_0" start="0" description="Disables the OWNERR interrupt." />
        <Enum name="OWNERREN_1" start="0x1" description="Enables the OWNERR interrupt." />
      </BitField>
      <BitField start="7" size="1" name="BTSERREN" description="BTSERR Interrupt Enable">
        <Enum name="BTSERREN_0" start="0" description="Disables the BTSERR interrupt." />
        <Enum name="BTSERREN_1" start="0x1" description="Enables the BTSERR interrupt." />
      </BitField>
    </Register>
    <Register start="+0x90" size="1" name="STAT" access="ReadOnly" description="Status register" reset_value="0" reset_mask="0xFF">
      <BitField start="2" size="1" name="ODD" description="Odd bank" />
      <BitField start="3" size="1" name="TX" description="Transmit Indicator">
        <Enum name="TX_0" start="0" description="The most recent transaction was a receive operation." />
        <Enum name="TX_1" start="0x1" description="The most recent transaction was a transmit operation." />
      </BitField>
      <BitField start="4" size="4" name="ENDP" description="ENDP" />
    </Register>
    <Register start="+0x94" size="1" name="CTL" access="Read/Write" description="Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="USBENSOFEN" description="USB Enable">
        <Enum name="USBENSOFEN_0" start="0" description="Disables the USB Module." />
        <Enum name="USBENSOFEN_1" start="0x1" description="Enables the USB Module." />
      </BitField>
      <BitField start="1" size="1" name="ODDRST" description="ODDRST" />
      <BitField start="2" size="1" name="RESUME" description="Resume" />
      <BitField start="3" size="1" name="HOSTMODEEN" description="Host mode enable">
        <Enum name="HOSTMODEEN_0" start="0" description="USB Module operates in Device mode." />
        <Enum name="HOSTMODEEN_1" start="0x1" description="USB Module operates in Host mode. In Host mode, the USB module performs USB transactions under the programmed control of the host processor." />
      </BitField>
      <BitField start="5" size="1" name="TXSUSPENDTOKENBUSY" description="TXSUSPEND or TOKENBUSY" />
      <BitField start="6" size="1" name="SE0" description="Live USB Single-Ended Zero signal" />
      <BitField start="7" size="1" name="JSTATE" description="Live USB differential receiver JSTATE signal" />
    </Register>
    <Register start="+0x98" size="1" name="ADDR" access="Read/Write" description="Address register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="7" name="ADDR" description="USB Address" />
    </Register>
    <Register start="+0x9C" size="1" name="BDTPAGE1" access="Read/Write" description="BDT Page register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="BDTBA" description="BDTBA" />
    </Register>
    <Register start="+0xA0" size="1" name="FRMNUML" access="Read/Write" description="Frame Number register Low" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="FRM" description="FRM" />
    </Register>
    <Register start="+0xA4" size="1" name="FRMNUMH" access="Read/Write" description="Frame Number register High" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="FRM" description="FRM" />
    </Register>
    <Register start="+0xB0" size="1" name="BDTPAGE2" access="Read/Write" description="BDT Page Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="BDTBA" description="BDTBA" />
    </Register>
    <Register start="+0xB4" size="1" name="BDTPAGE3" access="Read/Write" description="BDT Page Register 3" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="BDTBA" description="BDTBA" />
    </Register>
    <Register start="+0x100" size="1" name="USBCTRL" access="Read/Write" description="USB Control register" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="4" size="1" name="UARTSEL" description="UART Select">
        <Enum name="UARTSEL_0" start="0" description="USB signals are not used as UART signals." />
        <Enum name="UARTSEL_1" start="0x1" description="USB signals are used as UART signals." />
      </BitField>
      <BitField start="5" size="1" name="UARTCHLS" description="UART Signal Channel Select">
        <Enum name="UARTCHLS_0" start="0" description="USB DP/DM signals are used as UART TX/RX." />
        <Enum name="UARTCHLS_1" start="0x1" description="USB DP/DM signals are used as UART RX/TX." />
      </BitField>
      <BitField start="6" size="1" name="PDE" description="Pulldown enable">
        <Enum name="PDE_0" start="0" description="Weak pulldowns are disabled on D+ and D-." />
        <Enum name="PDE_1" start="0x1" description="Weak pulldowns are enabled on D+ and D-." />
      </BitField>
      <BitField start="7" size="1" name="SUSP" description="Suspend">
        <Enum name="SUSP_0" start="0" description="USB transceiver is not in the Suspend state." />
        <Enum name="SUSP_1" start="0x1" description="USB transceiver is in the Suspend state." />
      </BitField>
    </Register>
    <Register start="+0x104" size="1" name="OBSERVE" access="ReadOnly" description="USB OTG Observe register" reset_value="0x50" reset_mask="0xFF">
      <BitField start="4" size="1" name="DMPD" description="DMPD">
        <Enum name="DMPD_0" start="0" description="D- pulldown is disabled." />
        <Enum name="DMPD_1" start="0x1" description="D- pulldown is enabled." />
      </BitField>
      <BitField start="6" size="1" name="DPPD" description="DPPD">
        <Enum name="DPPD_0" start="0" description="D+ pulldown is disabled." />
        <Enum name="DPPD_1" start="0x1" description="D+ pulldown is enabled." />
      </BitField>
      <BitField start="7" size="1" name="DPPU" description="DPPU">
        <Enum name="DPPU_0" start="0" description="D+ pullup disabled." />
        <Enum name="DPPU_1" start="0x1" description="D+ pullup enabled." />
      </BitField>
    </Register>
    <Register start="+0x108" size="1" name="CONTROL" access="Read/Write" description="USB OTG Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="4" size="1" name="DPPULLUPNONOTG" description="DPPULLUPNONOTG">
        <Enum name="DPPULLUPNONOTG_0" start="0" description="DP Pullup in non-OTG Device mode is not enabled." />
        <Enum name="DPPULLUPNONOTG_1" start="0x1" description="DP Pullup in non-OTG Device mode is enabled." />
      </BitField>
    </Register>
    <Register start="+0x10C" size="1" name="USBTRC0" access="Read/Write" description="USB Transceiver Control register 0" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="USB_RESUME_INT" description="USB Asynchronous Interrupt">
        <Enum name="USB_RESUME_INT_0" start="0" description="No interrupt was generated." />
        <Enum name="USB_RESUME_INT_1" start="0x1" description="Interrupt was generated because of the USB asynchronous interrupt." />
      </BitField>
      <BitField start="1" size="1" name="SYNC_DET" description="Synchronous USB Interrupt Detect">
        <Enum name="SYNC_DET_0" start="0" description="Synchronous interrupt has not been detected." />
        <Enum name="SYNC_DET_1" start="0x1" description="Synchronous interrupt has been detected." />
      </BitField>
      <BitField start="2" size="1" name="USB_CLK_RECOVERY_INT" description="Combined USB Clock Recovery interrupt status" />
      <BitField start="3" size="1" name="VREDG_DET" description="VREGIN Rising Edge Interrupt Detect">
        <Enum name="VREDG_DET_0" start="0" description="VREGIN rising edge interrupt has not been detected." />
        <Enum name="VREDG_DET_1" start="0x1" description="VREGIN rising edge interrupt has been detected." />
      </BitField>
      <BitField start="4" size="1" name="VFEDG_DET" description="VREGIN Falling Edge Interrupt Detect">
        <Enum name="VFEDG_DET_0" start="0" description="VREGIN falling edge interrupt has not been detected." />
        <Enum name="VFEDG_DET_1" start="0x1" description="VREGIN falling edge interrupt has been detected." />
      </BitField>
      <BitField start="5" size="1" name="USBRESMEN" description="Asynchronous Resume Interrupt Enable">
        <Enum name="USBRESMEN_0" start="0" description="USB asynchronous wakeup from Suspend mode is disabled." />
        <Enum name="USBRESMEN_1" start="0x1" description="USB asynchronous wakeup from Suspend mode is enabled." />
      </BitField>
      <BitField start="6" size="1" name="VREGIN_STS" description="VREGIN_STS" />
      <BitField start="7" size="1" name="USBRESET" description="USB Reset">
        <Enum name="USBRESET_0" start="0" description="Normal USB module operation." />
        <Enum name="USBRESET_1" start="0x1" description="Returns the USB module to its reset state." />
      </BitField>
    </Register>
    <Register start="+0x124" size="1" name="KEEP_ALIVE_CTRL" access="Read/Write" description="Keep Alive mode control" reset_value="0x8" reset_mask="0xFF">
      <BitField start="0" size="1" name="KEEP_ALIVE_EN" description="Keep Alive mode enable" />
      <BitField start="1" size="1" name="OWN_OVERRD_EN" description="OWN bit override enable" />
      <BitField start="2" size="1" name="STOP_ACK_DLY_EN" description="STOP_ACK_DLY_EN">
        <Enum name="STOP_ACK_DLY_EN_0" start="0" description="Enter KEEP_ALIVE mode until the USB core is idle and there is no USB AHB transfer." />
        <Enum name="STOP_ACK_DLY_EN_1" start="0x1" description="Enter KEEP_ALIVE mode immediately when there is no USB AHB transfer." />
      </BitField>
      <BitField start="3" size="1" name="WAKE_REQ_EN" description="WAKE_REQ_EN">
        <Enum name="WAKE_REQ_EN_0" start="0" description="USB bus wakeup request is disabled" />
        <Enum name="WAKE_REQ_EN_1" start="0x1" description="USB bus wakeup request is enabled" />
      </BitField>
      <BitField start="4" size="1" name="WAKE_INT_EN" description="Wakeup Interrupt Enable" />
      <BitField start="6" size="1" name="KEEP_ALIVE_STS" description="Keep Alive Status">
        <Enum name="KEEP_ALIVE_STS_0" start="0" description="USB is not in Keep Alive mode." />
        <Enum name="KEEP_ALIVE_STS_1" start="0x1" description="USB is in Keep Alive mode." />
      </BitField>
      <BitField start="7" size="1" name="WAKE_INT_STS" description="Wakeup Interrupt Status" />
    </Register>
    <Register start="+0x128" size="1" name="KEEP_ALIVE_WKCTRL" access="Read/Write" description="Keep Alive mode wakeup control" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="4" name="WAKE_ON_THIS" description="WAKE_ON_THIS">
        <Enum name="WAKE_ON_THIS_1" start="0x1" description="Wake up after receiving OUT/SETUP token packet." />
        <Enum name="WAKE_ON_THIS_13" start="0xD" description="Wake up after receiving SETUP token packet. All other values are reserved." />
      </BitField>
      <BitField start="4" size="4" name="WAKE_ENDPT" description="WAKE_ENDPT" />
    </Register>
    <Register start="+0x12C" size="1" name="MISCCTRL" access="Read/Write" description="Miscellaneous Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SOFDYNTHLD" description="Dynamic SOF Threshold Compare mode">
        <Enum name="SOFDYNTHLD_0" start="0" description="SOF_TOK interrupt is set when byte times SOF threshold is reached." />
        <Enum name="SOFDYNTHLD_1" start="0x1" description="SOF_TOK interrupt is set when 8 byte times SOF threshold is reached or overstepped." />
      </BitField>
      <BitField start="1" size="1" name="SOFBUSSET" description="SOF_TOK Interrupt Generation Mode Select">
        <Enum name="SOFBUSSET_0" start="0" description="SOF_TOK interrupt is set according to SOF threshold value." />
        <Enum name="SOFBUSSET_1" start="0x1" description="SOF_TOK interrupt is set when SOF counter reaches 0." />
      </BitField>
      <BitField start="2" size="1" name="OWNERRISODIS" description="OWN Error Detect for ISO IN / ISO OUT Disable">
        <Enum name="OWNERRISODIS_0" start="0" description="OWN error detect for ISO IN / ISO OUT is not disabled." />
        <Enum name="OWNERRISODIS_1" start="0x1" description="OWN error detect for ISO IN / ISO OUT is disabled." />
      </BitField>
      <BitField start="3" size="1" name="VREDG_EN" description="VREGIN Rising Edge Interrupt Enable">
        <Enum name="VREDG_EN_0" start="0" description="VREGIN rising edge interrupt disabled." />
        <Enum name="VREDG_EN_1" start="0x1" description="VREGIN rising edge interrupt enabled." />
      </BitField>
      <BitField start="4" size="1" name="VFEDG_EN" description="VREGIN Falling Edge Interrupt Enable">
        <Enum name="VFEDG_EN_0" start="0" description="VREGIN falling edge interrupt disabled." />
        <Enum name="VFEDG_EN_1" start="0x1" description="VREGIN falling edge interrupt enabled." />
      </BitField>
      <BitField start="7" size="1" name="STL_ADJ_EN" description="USB Peripheral mode Stall Adjust Enable">
        <Enum name="STL_ADJ_EN_0" start="0" description="If USB_ENDPTn[END_STALL] = 1, both IN and OUT directions for the associated endpoint will be stalled" />
        <Enum name="STL_ADJ_EN_1" start="0x1" description="If USB_ENDPTn[END_STALL] = 1, the USB_STALL_xx_DIS registers control which directions for the associated endpoint will be stalled." />
      </BitField>
    </Register>
    <Register start="+0x130" size="1" name="STALL_IL_DIS" access="Read/Write" description="Peripheral mode stall disable for endpoints 7 to 0 in IN direction" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="STALL_I_DIS0" description="STALL_I_DIS0">
        <Enum name="STALL_I_DIS0_0" start="0" description="Endpoint 0 IN direction stall is enabled." />
        <Enum name="STALL_I_DIS0_1" start="0x1" description="Endpoint 0 IN direction stall is disabled." />
      </BitField>
      <BitField start="1" size="1" name="STALL_I_DIS1" description="STALL_I_DIS1">
        <Enum name="STALL_I_DIS1_0" start="0" description="Endpoint 1 IN direction stall is enabled." />
        <Enum name="STALL_I_DIS1_1" start="0x1" description="Endpoint 1 IN direction stall is disabled." />
      </BitField>
      <BitField start="2" size="1" name="STALL_I_DIS2" description="STALL_I_DIS2">
        <Enum name="STALL_I_DIS2_0" start="0" description="Endpoint 2 IN direction stall is enabled." />
        <Enum name="STALL_I_DIS2_1" start="0x1" description="Endpoint 2 IN direction stall is disabled." />
      </BitField>
      <BitField start="3" size="1" name="STALL_I_DIS3" description="STALL_I_DIS3">
        <Enum name="STALL_I_DIS3_0" start="0" description="Endpoint 3 IN direction stall is enabled." />
        <Enum name="STALL_I_DIS3_1" start="0x1" description="Endpoint 3 IN direction stall is disabled." />
      </BitField>
      <BitField start="4" size="1" name="STALL_I_DIS4" description="STALL_I_DIS4">
        <Enum name="STALL_I_DIS4_0" start="0" description="Endpoint 4 IN direction stall is enabled." />
        <Enum name="STALL_I_DIS4_1" start="0x1" description="Endpoint 4 IN direction stall is disabled." />
      </BitField>
      <BitField start="5" size="1" name="STALL_I_DIS5" description="STALL_I_DIS5">
        <Enum name="STALL_I_DIS5_0" start="0" description="Endpoint 5 IN direction stall is enabled." />
        <Enum name="STALL_I_DIS5_1" start="0x1" description="Endpoint 5 IN direction stall is disabled." />
      </BitField>
      <BitField start="6" size="1" name="STALL_I_DIS6" description="STALL_I_DIS6">
        <Enum name="STALL_I_DIS6_0" start="0" description="Endpoint 6 IN direction stall is enabled." />
        <Enum name="STALL_I_DIS6_1" start="0x1" description="Endpoint 6 IN direction stall is disabled." />
      </BitField>
      <BitField start="7" size="1" name="STALL_I_DIS7" description="STALL_I_DIS7">
        <Enum name="STALL_I_DIS7_0" start="0" description="Endpoint 7 IN direction stall is enabled." />
        <Enum name="STALL_I_DIS7_1" start="0x1" description="Endpoint 7 IN direction stall is disabled." />
      </BitField>
    </Register>
    <Register start="+0x134" size="1" name="STALL_IH_DIS" access="Read/Write" description="Peripheral mode stall disable for endpoints 15 to 8 in IN direction" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="STALL_I_DIS8" description="STALL_I_DIS8">
        <Enum name="STALL_I_DIS8_0" start="0" description="Endpoint 8 IN direction stall is enabled." />
        <Enum name="STALL_I_DIS8_1" start="0x1" description="Endpoint 8 IN direction stall is disabled." />
      </BitField>
      <BitField start="1" size="1" name="STALL_I_DIS9" description="STALL_I_DIS9">
        <Enum name="STALL_I_DIS9_0" start="0" description="Endpoint 9 IN direction stall is enabled." />
        <Enum name="STALL_I_DIS9_1" start="0x1" description="Endpoint 9 IN direction stall is disabled." />
      </BitField>
      <BitField start="2" size="1" name="STALL_I_DIS10" description="STALL_I_DIS10">
        <Enum name="STALL_I_DIS10_0" start="0" description="Endpoint 10 IN direction stall is enabled." />
        <Enum name="STALL_I_DIS10_1" start="0x1" description="Endpoint 10 IN direction stall is disabled." />
      </BitField>
      <BitField start="3" size="1" name="STALL_I_DIS11" description="STALL_I_DIS11">
        <Enum name="STALL_I_DIS11_0" start="0" description="Endpoint 11 IN direction stall is enabled." />
        <Enum name="STALL_I_DIS11_1" start="0x1" description="Endpoint 11 IN direction stall is disabled." />
      </BitField>
      <BitField start="4" size="1" name="STALL_I_DIS12" description="STALL_I_DIS12">
        <Enum name="STALL_I_DIS12_0" start="0" description="Endpoint 12 IN direction stall is enabled." />
        <Enum name="STALL_I_DIS12_1" start="0x1" description="Endpoint 12 IN direction stall is disabled." />
      </BitField>
      <BitField start="5" size="1" name="STALL_I_DIS13" description="STALL_I_DIS13">
        <Enum name="STALL_I_DIS13_0" start="0" description="Endpoint 13 IN direction stall is enabled." />
        <Enum name="STALL_I_DIS13_1" start="0x1" description="Endpoint 13 IN direction stall is disabled." />
      </BitField>
      <BitField start="6" size="1" name="STALL_I_DIS14" description="STALL_I_DIS14">
        <Enum name="STALL_I_DIS14_0" start="0" description="Endpoint 14 IN direction stall is enabled." />
        <Enum name="STALL_I_DIS14_1" start="0x1" description="Endpoint 14 IN direction stall is disabled." />
      </BitField>
      <BitField start="7" size="1" name="STALL_I_DIS15" description="STALL_I_DIS15">
        <Enum name="STALL_I_DIS15_0" start="0" description="Endpoint 15 IN direction stall is enabled." />
        <Enum name="STALL_I_DIS15_1" start="0x1" description="Endpoint 15 IN direction stall is disabled." />
      </BitField>
    </Register>
    <Register start="+0x138" size="1" name="STALL_OL_DIS" access="Read/Write" description="Peripheral mode stall disable for endpoints 7 to 0 in OUT direction" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="STALL_O_DIS0" description="STALL_O_DIS0">
        <Enum name="STALL_O_DIS0_0" start="0" description="Endpoint 0 OUT direction stall is enabled." />
        <Enum name="STALL_O_DIS0_1" start="0x1" description="Endpoint 0 OUT direction stall is disabled." />
      </BitField>
      <BitField start="1" size="1" name="STALL_O_DIS1" description="STALL_O_DIS1">
        <Enum name="STALL_O_DIS1_0" start="0" description="Endpoint 1 OUT direction stall is enabled." />
        <Enum name="STALL_O_DIS1_1" start="0x1" description="Endpoint 1 OUT direction stall is disabled." />
      </BitField>
      <BitField start="2" size="1" name="STALL_O_DIS2" description="STALL_O_DIS2">
        <Enum name="STALL_O_DIS2_0" start="0" description="Endpoint 2 OUT direction stall is enabled." />
        <Enum name="STALL_O_DIS2_1" start="0x1" description="Endpoint 2 OUT direction stall is disabled." />
      </BitField>
      <BitField start="3" size="1" name="STALL_O_DIS3" description="STALL_O_DIS3">
        <Enum name="STALL_O_DIS3_0" start="0" description="Endpoint 3 OUT direction stall is enabled." />
        <Enum name="STALL_O_DIS3_1" start="0x1" description="Endpoint 3 OUT direction stall is disabled." />
      </BitField>
      <BitField start="4" size="1" name="STALL_O_DIS4" description="STALL_O_DIS4">
        <Enum name="STALL_O_DIS4_0" start="0" description="Endpoint 4 OUT direction stall is enabled." />
        <Enum name="STALL_O_DIS4_1" start="0x1" description="Endpoint 4 OUT direction stall is disabled." />
      </BitField>
      <BitField start="5" size="1" name="STALL_O_DIS5" description="STALL_O_DIS5">
        <Enum name="STALL_O_DIS5_0" start="0" description="Endpoint 5 OUT direction stall is enabled." />
        <Enum name="STALL_O_DIS5_1" start="0x1" description="Endpoint 5 OUT direction stall is disabled." />
      </BitField>
      <BitField start="6" size="1" name="STALL_O_DIS6" description="STALL_O_DIS6">
        <Enum name="STALL_O_DIS6_0" start="0" description="Endpoint 6 OUT direction stall is enabled." />
        <Enum name="STALL_O_DIS6_1" start="0x1" description="Endpoint 6 OUT direction stall is disabled." />
      </BitField>
      <BitField start="7" size="1" name="STALL_O_DIS7" description="STALL_O_DIS7">
        <Enum name="STALL_O_DIS7_0" start="0" description="Endpoint 7 OUT direction stall is enabled." />
        <Enum name="STALL_O_DIS7_1" start="0x1" description="Endpoint 7 OUT direction stall is disabled." />
      </BitField>
    </Register>
    <Register start="+0x13C" size="1" name="STALL_OH_DIS" access="Read/Write" description="Peripheral mode stall disable for endpoints 15 to 8 in OUT direction" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="STALL_O_DIS8" description="STALL_O_DIS8">
        <Enum name="STALL_O_DIS8_0" start="0" description="Endpoint 8 OUT direction stall is enabled." />
        <Enum name="STALL_O_DIS8_1" start="0x1" description="Endpoint 8 OUT direction stall is disabled." />
      </BitField>
      <BitField start="1" size="1" name="STALL_O_DIS9" description="STALL_O_DIS9">
        <Enum name="STALL_O_DIS9_0" start="0" description="Endpoint 9 OUT direction stall is enabled." />
        <Enum name="STALL_O_DIS9_1" start="0x1" description="Endpoint 9 OUT direction stall is disabled." />
      </BitField>
      <BitField start="2" size="1" name="STALL_O_DIS10" description="STALL_O_DIS10">
        <Enum name="STALL_O_DIS10_0" start="0" description="Endpoint 10 OUT direction stall is enabled." />
        <Enum name="STALL_O_DIS10_1" start="0x1" description="Endpoint 10 OUT direction stall is disabled." />
      </BitField>
      <BitField start="3" size="1" name="STALL_O_DIS11" description="STALL_O_DIS11">
        <Enum name="STALL_O_DIS11_0" start="0" description="Endpoint 11 OUT direction stall is enabled." />
        <Enum name="STALL_O_DIS11_1" start="0x1" description="Endpoint 11 OUT direction stall is disabled." />
      </BitField>
      <BitField start="4" size="1" name="STALL_O_DIS12" description="STALL_O_DIS12">
        <Enum name="STALL_O_DIS12_0" start="0" description="Endpoint 12 OUT direction stall is enabled." />
        <Enum name="STALL_O_DIS12_1" start="0x1" description="Endpoint 12 OUT direction stall is disabled." />
      </BitField>
      <BitField start="5" size="1" name="STALL_O_DIS13" description="STALL_O_DIS13">
        <Enum name="STALL_O_DIS13_0" start="0" description="Endpoint 13 OUT direction stall is enabled." />
        <Enum name="STALL_O_DIS13_1" start="0x1" description="Endpoint 13 OUT direction stall is disabled." />
      </BitField>
      <BitField start="6" size="1" name="STALL_O_DIS14" description="STALL_O_DIS14">
        <Enum name="STALL_O_DIS14_0" start="0" description="Endpoint 14 OUT direction stall is enabled." />
        <Enum name="STALL_O_DIS14_1" start="0x1" description="Endpoint 14 OUT direction stall is disabled." />
      </BitField>
      <BitField start="7" size="1" name="STALL_O_DIS15" description="STALL_O_DIS15">
        <Enum name="STALL_O_DIS15_0" start="0" description="Endpoint 15 OUT direction stall is enabled." />
        <Enum name="STALL_O_DIS15_1" start="0x1" description="Endpoint 15 OUT direction stall is disabled." />
      </BitField>
    </Register>
    <Register start="+0x140" size="1" name="CLK_RECOVER_CTRL" access="Read/Write" description="USB Clock recovery control" reset_value="0" reset_mask="0xFF">
      <BitField start="5" size="1" name="RESTART_IFRTRIM_EN" description="Restart from IFR trim value">
        <Enum name="RESTART_IFRTRIM_EN_0" start="0" description="Trim fine adjustment always works based on the previous updated trim fine value (default)." />
        <Enum name="RESTART_IFRTRIM_EN_1" start="0x1" description="Trim fine restarts from the IFR trim value, whenever bus_reset/bus_resume is detected or module enable is desasserted." />
      </BitField>
      <BitField start="6" size="1" name="RESET_RESUME_ROUGH_EN" description="Reset/resume to rough phase enable">
        <Enum name="RESET_RESUME_ROUGH_EN_0" start="0" description="Always works in tracking phase after the first time rough phase, to track transition (default)." />
        <Enum name="RESET_RESUME_ROUGH_EN_1" start="0x1" description="Go back to rough stage whenever a bus reset or bus resume occurs." />
      </BitField>
      <BitField start="7" size="1" name="CLOCK_RECOVER_EN" description="Crystal-less USB enable">
        <Enum name="CLOCK_RECOVER_EN_0" start="0" description="Disable clock recovery block (default)" />
        <Enum name="CLOCK_RECOVER_EN_1" start="0x1" description="Enable clock recovery block" />
      </BitField>
    </Register>
    <Register start="+0x144" size="1" name="CLK_RECOVER_IRC_EN" access="Read/Write" description="IRC48MFIRC oscillator enable register" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="1" name="REG_EN" description="Regulator enable">
        <Enum name="REG_EN_0" start="0" description="IRC48M local regulator is disabled" />
        <Enum name="REG_EN_1" start="0x1" description="IRC48M local regulator is enabled (default)" />
      </BitField>
      <BitField start="1" size="1" name="IRC_EN" description="IRC_EN">
        <Enum name="IRC_EN_0" start="0" description="Disable the IRC48M module (default)" />
        <Enum name="IRC_EN_1" start="0x1" description="Enable the IRC48M module" />
      </BitField>
    </Register>
    <Register start="+0x154" size="1" name="CLK_RECOVER_INT_EN" access="Read/Write" description="Clock recovery combined interrupt enable" reset_value="0x10" reset_mask="0xFF">
      <BitField start="4" size="1" name="OVF_ERROR_EN" description="OVF_ERROR_EN">
        <Enum name="OVF_ERROR_EN_0" start="0" description="The interrupt will be masked" />
        <Enum name="OVF_ERROR_EN_1" start="0x1" description="The interrupt will be enabled (default)" />
      </BitField>
    </Register>
    <Register start="+0x15C" size="1" name="CLK_RECOVER_INT_STATUS" access="Read/Write" description="Clock recovery separated interrupt status" reset_value="0" reset_mask="0xFF">
      <BitField start="4" size="1" name="OVF_ERROR" description="OVF_ERROR">
        <Enum name="OVF_ERROR_0" start="0" description="No interrupt is reported" />
        <Enum name="OVF_ERROR_1" start="0x1" description="Unmasked interrupt has been generated" />
      </BitField>
    </Register>
    <Register start="+0xC0+0*0x4+0" size="1" name="ENDPOINT[0].ENDPT" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="Endpoint handshaking enable" />
      <BitField start="1" size="1" name="EPSTALL" description="Endpoint stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="Endpoint for TX transfers enable" />
      <BitField start="3" size="1" name="EPRXEN" description="Endpoint for RX transfers enable" />
      <BitField start="4" size="1" name="EPCTLDIS" description="Control (SETUP) transfer disable" />
    </Register>
    <Register start="+0xC0+1*0x4+0" size="1" name="ENDPOINT[1].ENDPT" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="Endpoint handshaking enable" />
      <BitField start="1" size="1" name="EPSTALL" description="Endpoint stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="Endpoint for TX transfers enable" />
      <BitField start="3" size="1" name="EPRXEN" description="Endpoint for RX transfers enable" />
      <BitField start="4" size="1" name="EPCTLDIS" description="Control (SETUP) transfer disable" />
    </Register>
    <Register start="+0xC0+2*0x4+0" size="1" name="ENDPOINT[2].ENDPT" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="Endpoint handshaking enable" />
      <BitField start="1" size="1" name="EPSTALL" description="Endpoint stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="Endpoint for TX transfers enable" />
      <BitField start="3" size="1" name="EPRXEN" description="Endpoint for RX transfers enable" />
      <BitField start="4" size="1" name="EPCTLDIS" description="Control (SETUP) transfer disable" />
    </Register>
    <Register start="+0xC0+3*0x4+0" size="1" name="ENDPOINT[3].ENDPT" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="Endpoint handshaking enable" />
      <BitField start="1" size="1" name="EPSTALL" description="Endpoint stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="Endpoint for TX transfers enable" />
      <BitField start="3" size="1" name="EPRXEN" description="Endpoint for RX transfers enable" />
      <BitField start="4" size="1" name="EPCTLDIS" description="Control (SETUP) transfer disable" />
    </Register>
    <Register start="+0xC0+4*0x4+0" size="1" name="ENDPOINT[4].ENDPT" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="Endpoint handshaking enable" />
      <BitField start="1" size="1" name="EPSTALL" description="Endpoint stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="Endpoint for TX transfers enable" />
      <BitField start="3" size="1" name="EPRXEN" description="Endpoint for RX transfers enable" />
      <BitField start="4" size="1" name="EPCTLDIS" description="Control (SETUP) transfer disable" />
    </Register>
    <Register start="+0xC0+5*0x4+0" size="1" name="ENDPOINT[5].ENDPT" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="Endpoint handshaking enable" />
      <BitField start="1" size="1" name="EPSTALL" description="Endpoint stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="Endpoint for TX transfers enable" />
      <BitField start="3" size="1" name="EPRXEN" description="Endpoint for RX transfers enable" />
      <BitField start="4" size="1" name="EPCTLDIS" description="Control (SETUP) transfer disable" />
    </Register>
    <Register start="+0xC0+6*0x4+0" size="1" name="ENDPOINT[6].ENDPT" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="Endpoint handshaking enable" />
      <BitField start="1" size="1" name="EPSTALL" description="Endpoint stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="Endpoint for TX transfers enable" />
      <BitField start="3" size="1" name="EPRXEN" description="Endpoint for RX transfers enable" />
      <BitField start="4" size="1" name="EPCTLDIS" description="Control (SETUP) transfer disable" />
    </Register>
    <Register start="+0xC0+7*0x4+0" size="1" name="ENDPOINT[7].ENDPT" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="Endpoint handshaking enable" />
      <BitField start="1" size="1" name="EPSTALL" description="Endpoint stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="Endpoint for TX transfers enable" />
      <BitField start="3" size="1" name="EPRXEN" description="Endpoint for RX transfers enable" />
      <BitField start="4" size="1" name="EPCTLDIS" description="Control (SETUP) transfer disable" />
    </Register>
    <Register start="+0xC0+8*0x4+0" size="1" name="ENDPOINT[8].ENDPT" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="Endpoint handshaking enable" />
      <BitField start="1" size="1" name="EPSTALL" description="Endpoint stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="Endpoint for TX transfers enable" />
      <BitField start="3" size="1" name="EPRXEN" description="Endpoint for RX transfers enable" />
      <BitField start="4" size="1" name="EPCTLDIS" description="Control (SETUP) transfer disable" />
    </Register>
    <Register start="+0xC0+9*0x4+0" size="1" name="ENDPOINT[9].ENDPT" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="Endpoint handshaking enable" />
      <BitField start="1" size="1" name="EPSTALL" description="Endpoint stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="Endpoint for TX transfers enable" />
      <BitField start="3" size="1" name="EPRXEN" description="Endpoint for RX transfers enable" />
      <BitField start="4" size="1" name="EPCTLDIS" description="Control (SETUP) transfer disable" />
    </Register>
    <Register start="+0xC0+10*0x4+0" size="1" name="ENDPOINT[10].ENDPT" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="Endpoint handshaking enable" />
      <BitField start="1" size="1" name="EPSTALL" description="Endpoint stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="Endpoint for TX transfers enable" />
      <BitField start="3" size="1" name="EPRXEN" description="Endpoint for RX transfers enable" />
      <BitField start="4" size="1" name="EPCTLDIS" description="Control (SETUP) transfer disable" />
    </Register>
    <Register start="+0xC0+11*0x4+0" size="1" name="ENDPOINT[11].ENDPT" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="Endpoint handshaking enable" />
      <BitField start="1" size="1" name="EPSTALL" description="Endpoint stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="Endpoint for TX transfers enable" />
      <BitField start="3" size="1" name="EPRXEN" description="Endpoint for RX transfers enable" />
      <BitField start="4" size="1" name="EPCTLDIS" description="Control (SETUP) transfer disable" />
    </Register>
    <Register start="+0xC0+12*0x4+0" size="1" name="ENDPOINT[12].ENDPT" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="Endpoint handshaking enable" />
      <BitField start="1" size="1" name="EPSTALL" description="Endpoint stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="Endpoint for TX transfers enable" />
      <BitField start="3" size="1" name="EPRXEN" description="Endpoint for RX transfers enable" />
      <BitField start="4" size="1" name="EPCTLDIS" description="Control (SETUP) transfer disable" />
    </Register>
    <Register start="+0xC0+13*0x4+0" size="1" name="ENDPOINT[13].ENDPT" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="Endpoint handshaking enable" />
      <BitField start="1" size="1" name="EPSTALL" description="Endpoint stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="Endpoint for TX transfers enable" />
      <BitField start="3" size="1" name="EPRXEN" description="Endpoint for RX transfers enable" />
      <BitField start="4" size="1" name="EPCTLDIS" description="Control (SETUP) transfer disable" />
    </Register>
    <Register start="+0xC0+14*0x4+0" size="1" name="ENDPOINT[14].ENDPT" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="Endpoint handshaking enable" />
      <BitField start="1" size="1" name="EPSTALL" description="Endpoint stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="Endpoint for TX transfers enable" />
      <BitField start="3" size="1" name="EPRXEN" description="Endpoint for RX transfers enable" />
      <BitField start="4" size="1" name="EPCTLDIS" description="Control (SETUP) transfer disable" />
    </Register>
    <Register start="+0xC0+15*0x4+0" size="1" name="ENDPOINT[15].ENDPT" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="Endpoint handshaking enable" />
      <BitField start="1" size="1" name="EPSTALL" description="Endpoint stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="Endpoint for TX transfers enable" />
      <BitField start="3" size="1" name="EPRXEN" description="Endpoint for RX transfers enable" />
      <BitField start="4" size="1" name="EPCTLDIS" description="Control (SETUP) transfer disable" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTA" start="0x40046000" description="PORT">
    <Register start="+0" size="4" name="PCR0" access="Read/Write" description="Pin Control Register 0" reset_value="0x703" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="PFE_0" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="PFE_1" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PCR1" access="Read/Write" description="Pin Control Register 1" reset_value="0x702" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PCR2" access="Read/Write" description="Pin Control Register 2" reset_value="0x703" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PCR3" access="Read/Write" description="Pin Control Register 3" reset_value="0x703" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PCR4" access="Read/Write" description="Pin Control Register 4" reset_value="0x703" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="PCR9" access="Read/Write" description="Pin Control Register 9" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="PCR10" access="Read/Write" description="Pin Control Register 10" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="PCR14" access="Read/Write" description="Pin Control Register 14" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="PCR15" access="Read/Write" description="Pin Control Register 15" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="PCR17" access="Read/Write" description="Pin Control Register 17" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="PCR18" access="Read/Write" description="Pin Control Register 18" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="PCR19" access="Read/Write" description="Pin Control Register 19" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="PCR20" access="Read/Write" description="Pin Control Register 20" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="PCR21" access="Read/Write" description="Pin Control Register 21" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="PCR22" access="Read/Write" description="Pin Control Register 22" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="PCR23" access="Read/Write" description="Pin Control Register 23" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="PCR24" access="Read/Write" description="Pin Control Register 24" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="PCR25" access="Read/Write" description="Pin Control Register 25" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="PCR26" access="Read/Write" description="Pin Control Register 26" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="PCR27" access="Read/Write" description="Pin Control Register 27" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="PCR28" access="Read/Write" description="Pin Control Register 28" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="PCR30" access="Read/Write" description="Pin Control Register 30" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x7C" size="4" name="PCR31" access="Read/Write" description="Pin Control Register 31" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="GPCLR" access="Read/Write" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="16" name="GPWE" description="Global Pin Write Enable" />
    </Register>
    <Register start="+0x84" size="4" name="GPCHR" access="Read/Write" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="16" name="GPWE" description="Global Pin Write Enable" />
    </Register>
    <Register start="+0x88" size="4" name="GICLR" access="Read/Write" description="Global Interrupt Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GIWE" description="Global Interrupt Write Enable" />
      <BitField start="16" size="16" name="GIWD" description="Global Interrupt Write Data" />
    </Register>
    <Register start="+0x8C" size="4" name="GICHR" access="Read/Write" description="Global Interrupt Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GIWE" description="Global Interrupt Write Enable" />
      <BitField start="16" size="16" name="GIWD" description="Global Interrupt Write Data" />
    </Register>
    <Register start="+0xA0" size="4" name="ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISF" description="Interrupt Status Flag" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTB" start="0x40047000" description="PORT">
    <Register start="+0" size="4" name="PCR0" access="Read/Write" description="Pin Control Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PCR1" access="Read/Write" description="Pin Control Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PCR2" access="Read/Write" description="Pin Control Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PCR3" access="Read/Write" description="Pin Control Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PCR4" access="Read/Write" description="Pin Control Register 4" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PCR5" access="Read/Write" description="Pin Control Register 5" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PCR6" access="Read/Write" description="Pin Control Register 6" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PCR7" access="Read/Write" description="Pin Control Register 7" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="PCR8" access="Read/Write" description="Pin Control Register 8" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="PCR9" access="Read/Write" description="Pin Control Register 9" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="PCR11" access="Read/Write" description="Pin Control Register 11" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="PCR12" access="Read/Write" description="Pin Control Register 12" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="PCR13" access="Read/Write" description="Pin Control Register 13" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="PCR14" access="Read/Write" description="Pin Control Register 14" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="PCR15" access="Read/Write" description="Pin Control Register 15" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="PCR16" access="Read/Write" description="Pin Control Register 16" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="PCR17" access="Read/Write" description="Pin Control Register 17" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="PCR18" access="Read/Write" description="Pin Control Register 18" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="PCR19" access="Read/Write" description="Pin Control Register 19" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="PCR20" access="Read/Write" description="Pin Control Register 20" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="PCR21" access="Read/Write" description="Pin Control Register 21" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="PCR22" access="Read/Write" description="Pin Control Register 22" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="PCR24" access="Read/Write" description="Pin Control Register 24" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="PCR25" access="Read/Write" description="Pin Control Register 25" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="PCR26" access="Read/Write" description="Pin Control Register 26" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="PCR28" access="Read/Write" description="Pin Control Register 28" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="PCR29" access="Read/Write" description="Pin Control Register 29" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="PCR30" access="Read/Write" description="Pin Control Register 30" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x7C" size="4" name="PCR31" access="Read/Write" description="Pin Control Register 31" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="GPCLR" access="Read/Write" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="16" name="GPWE" description="Global Pin Write Enable" />
    </Register>
    <Register start="+0x84" size="4" name="GPCHR" access="Read/Write" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="16" name="GPWE" description="Global Pin Write Enable" />
    </Register>
    <Register start="+0x88" size="4" name="GICLR" access="Read/Write" description="Global Interrupt Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GIWE" description="Global Interrupt Write Enable" />
      <BitField start="16" size="16" name="GIWD" description="Global Interrupt Write Data" />
    </Register>
    <Register start="+0x8C" size="4" name="GICHR" access="Read/Write" description="Global Interrupt Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GIWE" description="Global Interrupt Write Enable" />
      <BitField start="16" size="16" name="GIWD" description="Global Interrupt Write Data" />
    </Register>
    <Register start="+0xA0" size="4" name="ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISF" description="Interrupt Status Flag" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTC" start="0x40048000" description="PORT">
    <Register start="+0" size="4" name="PCR0" access="Read/Write" description="Pin Control Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PCR1" access="Read/Write" description="Pin Control Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PCR7" access="Read/Write" description="Pin Control Register 7" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="DSE_0" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="DSE_1" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="PCR8" access="Read/Write" description="Pin Control Register 8" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="DSE_0" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="DSE_1" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="PCR9" access="Read/Write" description="Pin Control Register 9" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="DSE_0" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="DSE_1" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="PCR10" access="Read/Write" description="Pin Control Register 10" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="DSE_0" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="DSE_1" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="PCR11" access="Read/Write" description="Pin Control Register 11" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="DSE_0" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="DSE_1" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="PCR12" access="Read/Write" description="Pin Control Register 12" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="DSE_0" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="DSE_1" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="PCR26" access="Read/Write" description="Pin Control Register 26" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="PCR27" access="Read/Write" description="Pin Control Register 27" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="PCR28" access="Read/Write" description="Pin Control Register 28" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="PCR29" access="Read/Write" description="Pin Control Register 29" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="PCR30" access="Read/Write" description="Pin Control Register 30" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="GPCLR" access="Read/Write" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="16" name="GPWE" description="Global Pin Write Enable" />
    </Register>
    <Register start="+0x84" size="4" name="GPCHR" access="Read/Write" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="16" name="GPWE" description="Global Pin Write Enable" />
    </Register>
    <Register start="+0x88" size="4" name="GICLR" access="Read/Write" description="Global Interrupt Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GIWE" description="Global Interrupt Write Enable" />
      <BitField start="16" size="16" name="GIWD" description="Global Interrupt Write Data" />
    </Register>
    <Register start="+0x8C" size="4" name="GICHR" access="Read/Write" description="Global Interrupt Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GIWE" description="Global Interrupt Write Enable" />
      <BitField start="16" size="16" name="GIWD" description="Global Interrupt Write Data" />
    </Register>
    <Register start="+0xA0" size="4" name="ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISF" description="Interrupt Status Flag" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTD" start="0x40049000" description="PORT">
    <Register start="+0" size="4" name="PCR0" access="Read/Write" description="Pin Control Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PCR1" access="Read/Write" description="Pin Control Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PCR2" access="Read/Write" description="Pin Control Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PCR3" access="Read/Write" description="Pin Control Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PCR4" access="Read/Write" description="Pin Control Register 4" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PCR5" access="Read/Write" description="Pin Control Register 5" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PCR6" access="Read/Write" description="Pin Control Register 6" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PCR7" access="Read/Write" description="Pin Control Register 7" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="PCR8" access="Read/Write" description="Pin Control Register 8" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="DSE_0" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="DSE_1" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="PCR9" access="Read/Write" description="Pin Control Register 9" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="DSE_0" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="DSE_1" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="PCR10" access="Read/Write" description="Pin Control Register 10" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="DSE_0" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="DSE_1" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="PCR11" access="Read/Write" description="Pin Control Register 11" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="DSE_0" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="DSE_1" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="GPCLR" access="Read/Write" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="16" name="GPWE" description="Global Pin Write Enable" />
    </Register>
    <Register start="+0x84" size="4" name="GPCHR" access="Read/Write" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="16" name="GPWE" description="Global Pin Write Enable" />
    </Register>
    <Register start="+0x88" size="4" name="GICLR" access="Read/Write" description="Global Interrupt Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GIWE" description="Global Interrupt Write Enable" />
      <BitField start="16" size="16" name="GIWD" description="Global Interrupt Write Data" />
    </Register>
    <Register start="+0x8C" size="4" name="GICHR" access="Read/Write" description="Global Interrupt Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GIWE" description="Global Interrupt Write Enable" />
      <BitField start="16" size="16" name="GIWD" description="Global Interrupt Write Data" />
    </Register>
    <Register start="+0xA0" size="4" name="ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISF" description="Interrupt Status Flag" />
    </Register>
    <Register start="+0xC0" size="4" name="DFER" access="Read/Write" description="Digital Filter Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DFE" description="Digital Filter Enable" />
    </Register>
    <Register start="+0xC4" size="4" name="DFCR" access="Read/Write" description="Digital Filter Clock Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CS" description="Clock Source">
        <Enum name="CS_0" start="0" description="Digital filters are clocked by the bus clock." />
        <Enum name="CS_1" start="0x1" description="Digital filters are clocked by the 8 clock." />
      </BitField>
    </Register>
    <Register start="+0xC8" size="4" name="DFWR" access="Read/Write" description="Digital Filter Width Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FILT" description="Filter Length" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPADC0" start="0x4004A000" description="LPADC">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1000708" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RES" description="Resolution">
        <Enum name="RES_0" start="0" description="Up to 13-bit differential/12-bit single ended resolution supported." />
        <Enum name="RES_1" start="0x1" description="Up to 16-bit differential/15-bit single ended resolution supported." />
      </BitField>
      <BitField start="1" size="1" name="DIFFEN" description="Differential Supported">
        <Enum name="DIFFEN_0" start="0" description="Differential operation not supported." />
        <Enum name="DIFFEN_1" start="0x1" description="Differential operation supported. CMDLa[DIFF] and CMDLa[ABSEL] control fields implemented." />
      </BitField>
      <BitField start="3" size="1" name="MVI" description="Multi Vref Implemented">
        <Enum name="MVI_0" start="0" description="Single voltage reference high (VREFH) input supported." />
        <Enum name="MVI_1" start="0x1" description="Multiple voltage reference high (VREFH) inputs supported." />
      </BitField>
      <BitField start="4" size="3" name="CSW" description="Channel Scale Width">
        <Enum name="CSW_0" start="0" description="Channel scaling not supported." />
        <Enum name="CSW_1" start="0x1" description="Channel scaling supported. 1-bit CSCALE control field." />
        <Enum name="CSW_6" start="0x6" description="Channel scaling supported. 6-bit CSCALE control field." />
      </BitField>
      <BitField start="8" size="1" name="VR1RNGI" description="Voltage Reference 1 Range Control Bit Implemented">
        <Enum name="VR1RNGI_0" start="0" description="Range control not required. CFG[VREF1RNG] is not implemented." />
        <Enum name="VR1RNGI_1" start="0x1" description="Range control required. CFG[VREF1RNG] is implemented." />
      </BitField>
      <BitField start="9" size="1" name="IADCKI" description="Internal LPADC Clock implemented">
        <Enum name="IADCKI_0" start="0" description="Internal clock source not implemented." />
        <Enum name="IADCKI_1" start="0x1" description="Internal clock source (and CFG[ADCKEN]) implemented." />
      </BitField>
      <BitField start="10" size="1" name="CALOFSI" description="Calibration Offset Function Implemented">
        <Enum name="CALOFSI_0" start="0" description="Offset calibration and offset trimming not implemented." />
        <Enum name="CALOFSI_1" start="0x1" description="Offset calibration and offset trimming implemented." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0xF041004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TRIG_NUM" description="Trigger Number" />
      <BitField start="8" size="8" name="FIFOSIZE" description="Result FIFO Depth">
        <Enum name="FIFOSIZE_1" start="0x1" description="Result FIFO depth = 1 dataword." />
        <Enum name="FIFOSIZE_4" start="0x4" description="Result FIFO depth = 4 datawords." />
        <Enum name="FIFOSIZE_8" start="0x8" description="Result FIFO depth = 8 datawords." />
        <Enum name="FIFOSIZE_16" start="0x10" description="Result FIFO depth = 16 datawords." />
        <Enum name="FIFOSIZE_32" start="0x20" description="Result FIFO depth = 32 datawords." />
        <Enum name="FIFOSIZE_64" start="0x40" description="Result FIFO depth = 64 datawords." />
      </BitField>
      <BitField start="16" size="8" name="CV_NUM" description="Compare Value Number" />
      <BitField start="24" size="8" name="CMD_NUM" description="Command Buffer Number" />
    </Register>
    <Register start="+0x10" size="4" name="CTRL" access="Read/Write" description="LPADC Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADCEN" description="LPADC Enable">
        <Enum name="ADCEN_0" start="0" description="LPADC is disabled." />
        <Enum name="ADCEN_1" start="0x1" description="LPADC is enabled." />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="LPADC logic is not reset." />
        <Enum name="RST_1" start="0x1" description="LPADC logic is reset." />
      </BitField>
      <BitField start="2" size="1" name="DOZEN" description="Doze Enable">
        <Enum name="DOZEN_0" start="0" description="LPADC is enabled in Doze mode." />
        <Enum name="DOZEN_1" start="0x1" description="LPADC is disabled in Doze mode." />
      </BitField>
      <BitField start="8" size="1" name="RSTFIFO" description="Reset FIFO">
        <Enum name="RSTFIFO_0" start="0" description="No effect." />
        <Enum name="RSTFIFO_1" start="0x1" description="FIFO is reset." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="STAT" access="Read/Write" description="LPADC Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RDY" description="Result FIFO Ready Flag">
        <Enum name="RDY_0" start="0" description="Result FIFO data level not above watermark level." />
        <Enum name="RDY_1" start="0x1" description="Result FIFO holding data above watermark level." />
      </BitField>
      <BitField start="1" size="1" name="FOF" description="Result FIFO Overflow Flag">
        <Enum name="FOF_0" start="0" description="No result FIFO overflow has occurred since the last time the flag was cleared." />
        <Enum name="FOF_1" start="0x1" description="At least one result FIFO overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="16" size="2" name="TRGACT" description="Trigger Active">
        <Enum name="TRGACT_0" start="0" description="Command (sequence) associated with Trigger 0 currently being executed." />
        <Enum name="TRGACT_1" start="0x1" description="Command (sequence) associated with Trigger 1 currently being executed." />
        <Enum name="TRGACT_2" start="0x2" description="Command (sequence) associated with Trigger 2 currently being executed." />
        <Enum name="TRGACT_3" start="0x3" description="Command (sequence) associated with Trigger 3 currently being executed." />
      </BitField>
      <BitField start="24" size="4" name="CMDACT" description="Command Active">
        <Enum name="CMDACT_0" start="0" description="No command is currently in progress." />
        <Enum name="CMDACT_1" start="0x1" description="Command 1 currently being executed." />
        <Enum name="CMDACT_2" start="0x2" description="Command 2 currently being executed." />
        <Enum name="CMDACT_3" start="0x3" description="Associated command number is currently being executed." />
        <Enum name="CMDACT_4" start="0x4" description="Associated command number is currently being executed." />
        <Enum name="CMDACT_5" start="0x5" description="Associated command number is currently being executed." />
        <Enum name="CMDACT_6" start="0x6" description="Associated command number is currently being executed." />
        <Enum name="CMDACT_7" start="0x7" description="Associated command number is currently being executed." />
        <Enum name="CMDACT_8" start="0x8" description="Associated command number is currently being executed." />
        <Enum name="CMDACT_9" start="0x9" description="Associated command number is currently being executed." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="IE" access="Read/Write" description="Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FWMIE" description="FIFO Watermark Interrupt Enable">
        <Enum name="FWMIE_0" start="0" description="FIFO watermark interrupts are not enabled." />
        <Enum name="FWMIE_1" start="0x1" description="FIFO watermark interrupts are enabled." />
      </BitField>
      <BitField start="1" size="1" name="FOFIE" description="Result FIFO Overflow Interrupt Enable">
        <Enum name="FOFIE_0" start="0" description="FIFO overflow interrupts are not enabled." />
        <Enum name="FOFIE_1" start="0x1" description="FIFO overflow interrupts are enabled." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="DE" access="Read/Write" description="DMA Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FWMDE" description="FIFO Watermark DMA Enable">
        <Enum name="FWMDE_0" start="0" description="DMA request disabled." />
        <Enum name="FWMDE_1" start="0x1" description="DMA request enabled." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="CFG" access="Read/Write" description="LPADC Configuration Register" reset_value="0x800000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TPRICTRL" description="LPADC trigger priority control">
        <Enum name="TPRICTRL_0" start="0" description="If a higher priority trigger is detected during command processing, the current conversion is aborted and the new command specified by the trigger is started." />
        <Enum name="TPRICTRL_1" start="0x1" description="If a higher priority trigger is received during command processing, the current conversion is completed (including averaging iterations if enabled) and stored to the RESFIFO before the higher priority trigger/command is initiated. Note that compare until true commands can be interrupted prior to resulting in a true conversion." />
      </BitField>
      <BitField start="4" size="2" name="PWRSEL" description="Power Configuration Select">
        <Enum name="PWRSEL_0" start="0" description="Level 1 (Lowest power setting)" />
        <Enum name="PWRSEL_1" start="0x1" description="Level 2" />
        <Enum name="PWRSEL_2" start="0x2" description="Level 3" />
        <Enum name="PWRSEL_3" start="0x3" description="Level 4 (Highest power setting)" />
      </BitField>
      <BitField start="6" size="2" name="REFSEL" description="Voltage Reference Selection">
        <Enum name="REFSEL_0" start="0" description="(Default) Option 1 setting." />
        <Enum name="REFSEL_1" start="0x1" description="Option 2 setting." />
        <Enum name="REFSEL_2" start="0x2" description="Option 3 setting." />
      </BitField>
      <BitField start="15" size="1" name="CALOFS" description="Configure for offset calibration function">
        <Enum name="CALOFS_0" start="0" description="Calibration function disabled" />
        <Enum name="CALOFS_1" start="0x1" description="Configure for offset calibration function" />
      </BitField>
      <BitField start="16" size="8" name="PUDLY" description="Power Up Delay" />
      <BitField start="28" size="1" name="PWREN" description="LPADC Analog Pre-Enable">
        <Enum name="PWREN_0" start="0" description="LPADC analog circuits are only enabled while conversions are active. Performance is affected due to analog startup delays." />
        <Enum name="PWREN_1" start="0x1" description="LPADC analog circuits are pre-enabled and ready to execute conversions without startup delays (at the cost of higher DC current consumption). When PWREN is set, the power up delay is enforced such that any detected trigger does not begin ADC operation until the power up delay time has passed." />
      </BitField>
      <BitField start="29" size="1" name="VREF1RNG" description="Enable support for low voltage reference on Option 1 Reference">
        <Enum name="VREF1RNG_0" start="0" description="Configuration required when Voltage Reference Option 1 input is in high voltage range" />
        <Enum name="VREF1RNG_1" start="0x1" description="Configuration required when Voltage Reference Option 1 input is in low voltage range" />
      </BitField>
      <BitField start="31" size="1" name="ADCKEN" description="LPADC asynchronous clock enable">
        <Enum name="ADCKEN_0" start="0" description="LPADC internal clock is disabled" />
        <Enum name="ADCKEN_1" start="0x1" description="LPADC internal clock is enabled" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="PAUSE" access="Read/Write" description="LPADC Pause Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="PAUSEDLY" description="Pause Delay" />
      <BitField start="31" size="1" name="PAUSEEN" description="PAUSE Option Enable">
        <Enum name="PAUSEEN_0" start="0" description="Pause operation disabled" />
        <Enum name="PAUSEEN_1" start="0x1" description="Pause operation enabled" />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="FCTRL" access="Read/Write" description="LPADC FIFO Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FCOUNT" description="Result FIFO counter" />
      <BitField start="16" size="4" name="FWMARK" description="Watermark level selection" />
    </Register>
    <Register start="+0x34" size="4" name="SWTRIG" access="Read/Write" description="Software Trigger Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWT0" description="Software trigger 0 event">
        <Enum name="SWT0_0" start="0" description="No trigger 0 event generated." />
        <Enum name="SWT0_1" start="0x1" description="Trigger 0 event generated." />
      </BitField>
      <BitField start="1" size="1" name="SWT1" description="Software trigger 1 event">
        <Enum name="SWT1_0" start="0" description="No trigger 1 event generated." />
        <Enum name="SWT1_1" start="0x1" description="Trigger 1 event generated." />
      </BitField>
      <BitField start="2" size="1" name="SWT2" description="Software trigger 2 event">
        <Enum name="SWT2_0" start="0" description="No trigger 2 event generated." />
        <Enum name="SWT2_1" start="0x1" description="Trigger 2 event generated." />
      </BitField>
      <BitField start="3" size="1" name="SWT3" description="Software trigger 3 event">
        <Enum name="SWT3_0" start="0" description="No trigger 3 event generated." />
        <Enum name="SWT3_1" start="0x1" description="Trigger 3 event generated." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="OFSTRIM" access="Read/Write" description="LPADC Offset Trim Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="OFSTRIM" description="Trim for offset" />
    </Register>
    <Register start="+0xC0+0" size="4" name="TCTRL[0]" access="Read/Write" description="Trigger Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HTEN" description="Trigger enable">
        <Enum name="HTEN_0" start="0" description="Hardware trigger source disabled" />
        <Enum name="HTEN_1" start="0x1" description="Hardware trigger source enabled" />
      </BitField>
      <BitField start="8" size="2" name="TPRI" description="Trigger priority setting">
        <Enum name="TPRI_0" start="0" description="Set to highest priority, Level 1" />
        <Enum name="TPRI_1" start="0x1" description="Set to corresponding priority level" />
        <Enum name="TPRI_2" start="0x2" description="Set to corresponding priority level" />
        <Enum name="TPRI_3" start="0x3" description="Set to lowest priority, Level 4" />
      </BitField>
      <BitField start="16" size="4" name="TDLY" description="Trigger delay select" />
      <BitField start="24" size="4" name="TCMD" description="Trigger command select">
        <Enum name="TCMD_0" start="0" description="Not a valid selection from the command buffer. Trigger event is ignored." />
        <Enum name="TCMD_1" start="0x1" description="CMD1 is executed" />
        <Enum name="TCMD_2" start="0x2" description="Corresponding CMD is executed" />
        <Enum name="TCMD_3" start="0x3" description="Corresponding CMD is executed" />
        <Enum name="TCMD_4" start="0x4" description="Corresponding CMD is executed" />
        <Enum name="TCMD_5" start="0x5" description="Corresponding CMD is executed" />
        <Enum name="TCMD_6" start="0x6" description="Corresponding CMD is executed" />
        <Enum name="TCMD_7" start="0x7" description="Corresponding CMD is executed" />
        <Enum name="TCMD_8" start="0x8" description="Corresponding CMD is executed" />
        <Enum name="TCMD_9" start="0x9" description="Corresponding CMD is executed" />
        <Enum name="TCMD_15" start="0xF" description="CMD15 is executed" />
      </BitField>
    </Register>
    <Register start="+0xC0+4" size="4" name="TCTRL[1]" access="Read/Write" description="Trigger Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HTEN" description="Trigger enable">
        <Enum name="HTEN_0" start="0" description="Hardware trigger source disabled" />
        <Enum name="HTEN_1" start="0x1" description="Hardware trigger source enabled" />
      </BitField>
      <BitField start="8" size="2" name="TPRI" description="Trigger priority setting">
        <Enum name="TPRI_0" start="0" description="Set to highest priority, Level 1" />
        <Enum name="TPRI_1" start="0x1" description="Set to corresponding priority level" />
        <Enum name="TPRI_2" start="0x2" description="Set to corresponding priority level" />
        <Enum name="TPRI_3" start="0x3" description="Set to lowest priority, Level 4" />
      </BitField>
      <BitField start="16" size="4" name="TDLY" description="Trigger delay select" />
      <BitField start="24" size="4" name="TCMD" description="Trigger command select">
        <Enum name="TCMD_0" start="0" description="Not a valid selection from the command buffer. Trigger event is ignored." />
        <Enum name="TCMD_1" start="0x1" description="CMD1 is executed" />
        <Enum name="TCMD_2" start="0x2" description="Corresponding CMD is executed" />
        <Enum name="TCMD_3" start="0x3" description="Corresponding CMD is executed" />
        <Enum name="TCMD_4" start="0x4" description="Corresponding CMD is executed" />
        <Enum name="TCMD_5" start="0x5" description="Corresponding CMD is executed" />
        <Enum name="TCMD_6" start="0x6" description="Corresponding CMD is executed" />
        <Enum name="TCMD_7" start="0x7" description="Corresponding CMD is executed" />
        <Enum name="TCMD_8" start="0x8" description="Corresponding CMD is executed" />
        <Enum name="TCMD_9" start="0x9" description="Corresponding CMD is executed" />
        <Enum name="TCMD_15" start="0xF" description="CMD15 is executed" />
      </BitField>
    </Register>
    <Register start="+0xC0+8" size="4" name="TCTRL[2]" access="Read/Write" description="Trigger Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HTEN" description="Trigger enable">
        <Enum name="HTEN_0" start="0" description="Hardware trigger source disabled" />
        <Enum name="HTEN_1" start="0x1" description="Hardware trigger source enabled" />
      </BitField>
      <BitField start="8" size="2" name="TPRI" description="Trigger priority setting">
        <Enum name="TPRI_0" start="0" description="Set to highest priority, Level 1" />
        <Enum name="TPRI_1" start="0x1" description="Set to corresponding priority level" />
        <Enum name="TPRI_2" start="0x2" description="Set to corresponding priority level" />
        <Enum name="TPRI_3" start="0x3" description="Set to lowest priority, Level 4" />
      </BitField>
      <BitField start="16" size="4" name="TDLY" description="Trigger delay select" />
      <BitField start="24" size="4" name="TCMD" description="Trigger command select">
        <Enum name="TCMD_0" start="0" description="Not a valid selection from the command buffer. Trigger event is ignored." />
        <Enum name="TCMD_1" start="0x1" description="CMD1 is executed" />
        <Enum name="TCMD_2" start="0x2" description="Corresponding CMD is executed" />
        <Enum name="TCMD_3" start="0x3" description="Corresponding CMD is executed" />
        <Enum name="TCMD_4" start="0x4" description="Corresponding CMD is executed" />
        <Enum name="TCMD_5" start="0x5" description="Corresponding CMD is executed" />
        <Enum name="TCMD_6" start="0x6" description="Corresponding CMD is executed" />
        <Enum name="TCMD_7" start="0x7" description="Corresponding CMD is executed" />
        <Enum name="TCMD_8" start="0x8" description="Corresponding CMD is executed" />
        <Enum name="TCMD_9" start="0x9" description="Corresponding CMD is executed" />
        <Enum name="TCMD_15" start="0xF" description="CMD15 is executed" />
      </BitField>
    </Register>
    <Register start="+0xC0+12" size="4" name="TCTRL[3]" access="Read/Write" description="Trigger Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HTEN" description="Trigger enable">
        <Enum name="HTEN_0" start="0" description="Hardware trigger source disabled" />
        <Enum name="HTEN_1" start="0x1" description="Hardware trigger source enabled" />
      </BitField>
      <BitField start="8" size="2" name="TPRI" description="Trigger priority setting">
        <Enum name="TPRI_0" start="0" description="Set to highest priority, Level 1" />
        <Enum name="TPRI_1" start="0x1" description="Set to corresponding priority level" />
        <Enum name="TPRI_2" start="0x2" description="Set to corresponding priority level" />
        <Enum name="TPRI_3" start="0x3" description="Set to lowest priority, Level 4" />
      </BitField>
      <BitField start="16" size="4" name="TDLY" description="Trigger delay select" />
      <BitField start="24" size="4" name="TCMD" description="Trigger command select">
        <Enum name="TCMD_0" start="0" description="Not a valid selection from the command buffer. Trigger event is ignored." />
        <Enum name="TCMD_1" start="0x1" description="CMD1 is executed" />
        <Enum name="TCMD_2" start="0x2" description="Corresponding CMD is executed" />
        <Enum name="TCMD_3" start="0x3" description="Corresponding CMD is executed" />
        <Enum name="TCMD_4" start="0x4" description="Corresponding CMD is executed" />
        <Enum name="TCMD_5" start="0x5" description="Corresponding CMD is executed" />
        <Enum name="TCMD_6" start="0x6" description="Corresponding CMD is executed" />
        <Enum name="TCMD_7" start="0x7" description="Corresponding CMD is executed" />
        <Enum name="TCMD_8" start="0x8" description="Corresponding CMD is executed" />
        <Enum name="TCMD_9" start="0x9" description="Corresponding CMD is executed" />
        <Enum name="TCMD_15" start="0xF" description="CMD15 is executed" />
      </BitField>
    </Register>
    <Register start="+0x100" size="4" name="CMDL1" access="Read/Write" description="LPADC Command Low Buffer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input channel select">
        <Enum name="ADCH_0" start="0" description="Select CH0A or CH0B" />
        <Enum name="ADCH_1" start="0x1" description="Select CH1A or CH1B" />
        <Enum name="ADCH_2" start="0x2" description="Select CH2A or CH2B" />
        <Enum name="ADCH_3" start="0x3" description="Select CH3A or CH3B" />
        <Enum name="ADCH_4" start="0x4" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_5" start="0x5" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_6" start="0x6" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_7" start="0x7" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_8" start="0x8" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_9" start="0x9" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_30" start="0x1E" description="Select CH30A or CH30B" />
        <Enum name="ADCH_31" start="0x1F" description="Select CH31A or CH31B" />
      </BitField>
      <BitField start="5" size="1" name="ABSEL" description="A-side vs. B-side Select">
        <Enum name="ABSEL_0" start="0" description="The associated A-side channel is converted." />
        <Enum name="ABSEL_1" start="0x1" description="The associated B-side channel is converted." />
      </BitField>
    </Register>
    <Register start="+0x104" size="4" name="CMDH1" access="Read/Write" description="LPADC Command High Buffer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CMPEN" description="Compare Function Enable">
        <Enum name="CMPEN_0" start="0" description="Compare disabled." />
        <Enum name="CMPEN_2" start="0x2" description="Compare enabled. Store on true." />
        <Enum name="CMPEN_3" start="0x3" description="Compare enabled. Repeat channel acquisition (sample/convert/compare) until true." />
      </BitField>
      <BitField start="7" size="1" name="LWI" description="Loop with Increment">
        <Enum name="LWI_0" start="0" description="Auto channel increment disabled" />
        <Enum name="LWI_1" start="0x1" description="Auto channel increment enabled" />
      </BitField>
      <BitField start="8" size="3" name="STS" description="Sample Time Select">
        <Enum name="STS_0" start="0" description="Minimum sample time of 3 ADCK cycles." />
        <Enum name="STS_1" start="0x1" description="3 + 21 ADCK cycles; 5 ADCK cycles total sample time." />
        <Enum name="STS_2" start="0x2" description="3 + 22 ADCK cycles; 7 ADCK cycles total sample time." />
        <Enum name="STS_3" start="0x3" description="3 + 23 ADCK cycles; 11 ADCK cycles total sample time." />
        <Enum name="STS_4" start="0x4" description="3 + 24 ADCK cycles; 19 ADCK cycles total sample time." />
        <Enum name="STS_5" start="0x5" description="3 + 25 ADCK cycles; 35 ADCK cycles total sample time." />
        <Enum name="STS_6" start="0x6" description="3 + 26 ADCK cycles; 67 ADCK cycles total sample time." />
        <Enum name="STS_7" start="0x7" description="3 + 27 ADCK cycles; 131 ADCK cycles total sample time." />
      </BitField>
      <BitField start="12" size="3" name="AVGS" description="Hardware Average Select">
        <Enum name="AVGS_0" start="0" description="Single conversion." />
        <Enum name="AVGS_1" start="0x1" description="2 conversions averaged." />
        <Enum name="AVGS_2" start="0x2" description="4 conversions averaged." />
        <Enum name="AVGS_3" start="0x3" description="8 conversions averaged." />
        <Enum name="AVGS_4" start="0x4" description="16 conversions averaged." />
        <Enum name="AVGS_5" start="0x5" description="32 conversions averaged." />
        <Enum name="AVGS_6" start="0x6" description="64 conversions averaged." />
        <Enum name="AVGS_7" start="0x7" description="128 conversions averaged." />
      </BitField>
      <BitField start="16" size="4" name="LOOP" description="Loop Count Select">
        <Enum name="LOOP_0" start="0" description="Looping not enabled. Command executes 1 time." />
        <Enum name="LOOP_1" start="0x1" description="Loop 1 time. Command executes 2 times." />
        <Enum name="LOOP_2" start="0x2" description="Loop 2 times. Command executes 3 times." />
        <Enum name="LOOP_3" start="0x3" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_4" start="0x4" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_5" start="0x5" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_6" start="0x6" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_7" start="0x7" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_8" start="0x8" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_9" start="0x9" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_15" start="0xF" description="Loop 15 times. Command executes 16 times." />
      </BitField>
      <BitField start="24" size="4" name="NEXT" description="Next Command Select">
        <Enum name="NEXT_0" start="0" description="No next command defined. Terminate conversions at completion of current command. If lower priority trigger pending, begin command associated with lower priority trigger." />
        <Enum name="NEXT_1" start="0x1" description="Select CMD1 command buffer register as next command." />
        <Enum name="NEXT_2" start="0x2" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_3" start="0x3" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_4" start="0x4" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_5" start="0x5" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_6" start="0x6" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_7" start="0x7" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_8" start="0x8" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_9" start="0x9" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_15" start="0xF" description="Select CMD15 command buffer register as next command." />
      </BitField>
    </Register>
    <Register start="+0x108" size="4" name="CMDL2" access="Read/Write" description="LPADC Command Low Buffer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input channel select">
        <Enum name="ADCH_0" start="0" description="Select CH0A or CH0B" />
        <Enum name="ADCH_1" start="0x1" description="Select CH1A or CH1B" />
        <Enum name="ADCH_2" start="0x2" description="Select CH2A or CH2B" />
        <Enum name="ADCH_3" start="0x3" description="Select CH3A or CH3B" />
        <Enum name="ADCH_4" start="0x4" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_5" start="0x5" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_6" start="0x6" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_7" start="0x7" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_8" start="0x8" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_9" start="0x9" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_30" start="0x1E" description="Select CH30A or CH30B" />
        <Enum name="ADCH_31" start="0x1F" description="Select CH31A or CH31B" />
      </BitField>
      <BitField start="5" size="1" name="ABSEL" description="A-side vs. B-side Select">
        <Enum name="ABSEL_0" start="0" description="The associated A-side channel is converted." />
        <Enum name="ABSEL_1" start="0x1" description="The associated B-side channel is converted." />
      </BitField>
    </Register>
    <Register start="+0x10C" size="4" name="CMDH2" access="Read/Write" description="LPADC Command High Buffer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CMPEN" description="Compare Function Enable">
        <Enum name="CMPEN_0" start="0" description="Compare disabled." />
        <Enum name="CMPEN_2" start="0x2" description="Compare enabled. Store on true." />
        <Enum name="CMPEN_3" start="0x3" description="Compare enabled. Repeat channel acquisition (sample/convert/compare) until true." />
      </BitField>
      <BitField start="7" size="1" name="LWI" description="Loop with Increment">
        <Enum name="LWI_0" start="0" description="Auto channel increment disabled" />
        <Enum name="LWI_1" start="0x1" description="Auto channel increment enabled" />
      </BitField>
      <BitField start="8" size="3" name="STS" description="Sample Time Select">
        <Enum name="STS_0" start="0" description="Minimum sample time of 3 ADCK cycles." />
        <Enum name="STS_1" start="0x1" description="3 + 21 ADCK cycles; 5 ADCK cycles total sample time." />
        <Enum name="STS_2" start="0x2" description="3 + 22 ADCK cycles; 7 ADCK cycles total sample time." />
        <Enum name="STS_3" start="0x3" description="3 + 23 ADCK cycles; 11 ADCK cycles total sample time." />
        <Enum name="STS_4" start="0x4" description="3 + 24 ADCK cycles; 19 ADCK cycles total sample time." />
        <Enum name="STS_5" start="0x5" description="3 + 25 ADCK cycles; 35 ADCK cycles total sample time." />
        <Enum name="STS_6" start="0x6" description="3 + 26 ADCK cycles; 67 ADCK cycles total sample time." />
        <Enum name="STS_7" start="0x7" description="3 + 27 ADCK cycles; 131 ADCK cycles total sample time." />
      </BitField>
      <BitField start="12" size="3" name="AVGS" description="Hardware Average Select">
        <Enum name="AVGS_0" start="0" description="Single conversion." />
        <Enum name="AVGS_1" start="0x1" description="2 conversions averaged." />
        <Enum name="AVGS_2" start="0x2" description="4 conversions averaged." />
        <Enum name="AVGS_3" start="0x3" description="8 conversions averaged." />
        <Enum name="AVGS_4" start="0x4" description="16 conversions averaged." />
        <Enum name="AVGS_5" start="0x5" description="32 conversions averaged." />
        <Enum name="AVGS_6" start="0x6" description="64 conversions averaged." />
        <Enum name="AVGS_7" start="0x7" description="128 conversions averaged." />
      </BitField>
      <BitField start="16" size="4" name="LOOP" description="Loop Count Select">
        <Enum name="LOOP_0" start="0" description="Looping not enabled. Command executes 1 time." />
        <Enum name="LOOP_1" start="0x1" description="Loop 1 time. Command executes 2 times." />
        <Enum name="LOOP_2" start="0x2" description="Loop 2 times. Command executes 3 times." />
        <Enum name="LOOP_3" start="0x3" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_4" start="0x4" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_5" start="0x5" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_6" start="0x6" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_7" start="0x7" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_8" start="0x8" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_9" start="0x9" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_15" start="0xF" description="Loop 15 times. Command executes 16 times." />
      </BitField>
      <BitField start="24" size="4" name="NEXT" description="Next Command Select">
        <Enum name="NEXT_0" start="0" description="No next command defined. Terminate conversions at completion of current command. If lower priority trigger pending, begin command associated with lower priority trigger." />
        <Enum name="NEXT_1" start="0x1" description="Select CMD1 command buffer register as next command." />
        <Enum name="NEXT_2" start="0x2" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_3" start="0x3" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_4" start="0x4" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_5" start="0x5" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_6" start="0x6" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_7" start="0x7" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_8" start="0x8" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_9" start="0x9" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_15" start="0xF" description="Select CMD15 command buffer register as next command." />
      </BitField>
    </Register>
    <Register start="+0x110" size="4" name="CMDL3" access="Read/Write" description="LPADC Command Low Buffer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input channel select">
        <Enum name="ADCH_0" start="0" description="Select CH0A or CH0B" />
        <Enum name="ADCH_1" start="0x1" description="Select CH1A or CH1B" />
        <Enum name="ADCH_2" start="0x2" description="Select CH2A or CH2B" />
        <Enum name="ADCH_3" start="0x3" description="Select CH3A or CH3B" />
        <Enum name="ADCH_4" start="0x4" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_5" start="0x5" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_6" start="0x6" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_7" start="0x7" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_8" start="0x8" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_9" start="0x9" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_30" start="0x1E" description="Select CH30A or CH30B" />
        <Enum name="ADCH_31" start="0x1F" description="Select CH31A or CH31B" />
      </BitField>
      <BitField start="5" size="1" name="ABSEL" description="A-side vs. B-side Select">
        <Enum name="ABSEL_0" start="0" description="The associated A-side channel is converted." />
        <Enum name="ABSEL_1" start="0x1" description="The associated B-side channel is converted." />
      </BitField>
    </Register>
    <Register start="+0x114" size="4" name="CMDH3" access="Read/Write" description="LPADC Command High Buffer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CMPEN" description="Compare Function Enable">
        <Enum name="CMPEN_0" start="0" description="Compare disabled." />
        <Enum name="CMPEN_2" start="0x2" description="Compare enabled. Store on true." />
        <Enum name="CMPEN_3" start="0x3" description="Compare enabled. Repeat channel acquisition (sample/convert/compare) until true." />
      </BitField>
      <BitField start="7" size="1" name="LWI" description="Loop with Increment">
        <Enum name="LWI_0" start="0" description="Auto channel increment disabled" />
        <Enum name="LWI_1" start="0x1" description="Auto channel increment enabled" />
      </BitField>
      <BitField start="8" size="3" name="STS" description="Sample Time Select">
        <Enum name="STS_0" start="0" description="Minimum sample time of 3 ADCK cycles." />
        <Enum name="STS_1" start="0x1" description="3 + 21 ADCK cycles; 5 ADCK cycles total sample time." />
        <Enum name="STS_2" start="0x2" description="3 + 22 ADCK cycles; 7 ADCK cycles total sample time." />
        <Enum name="STS_3" start="0x3" description="3 + 23 ADCK cycles; 11 ADCK cycles total sample time." />
        <Enum name="STS_4" start="0x4" description="3 + 24 ADCK cycles; 19 ADCK cycles total sample time." />
        <Enum name="STS_5" start="0x5" description="3 + 25 ADCK cycles; 35 ADCK cycles total sample time." />
        <Enum name="STS_6" start="0x6" description="3 + 26 ADCK cycles; 67 ADCK cycles total sample time." />
        <Enum name="STS_7" start="0x7" description="3 + 27 ADCK cycles; 131 ADCK cycles total sample time." />
      </BitField>
      <BitField start="12" size="3" name="AVGS" description="Hardware Average Select">
        <Enum name="AVGS_0" start="0" description="Single conversion." />
        <Enum name="AVGS_1" start="0x1" description="2 conversions averaged." />
        <Enum name="AVGS_2" start="0x2" description="4 conversions averaged." />
        <Enum name="AVGS_3" start="0x3" description="8 conversions averaged." />
        <Enum name="AVGS_4" start="0x4" description="16 conversions averaged." />
        <Enum name="AVGS_5" start="0x5" description="32 conversions averaged." />
        <Enum name="AVGS_6" start="0x6" description="64 conversions averaged." />
        <Enum name="AVGS_7" start="0x7" description="128 conversions averaged." />
      </BitField>
      <BitField start="16" size="4" name="LOOP" description="Loop Count Select">
        <Enum name="LOOP_0" start="0" description="Looping not enabled. Command executes 1 time." />
        <Enum name="LOOP_1" start="0x1" description="Loop 1 time. Command executes 2 times." />
        <Enum name="LOOP_2" start="0x2" description="Loop 2 times. Command executes 3 times." />
        <Enum name="LOOP_3" start="0x3" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_4" start="0x4" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_5" start="0x5" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_6" start="0x6" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_7" start="0x7" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_8" start="0x8" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_9" start="0x9" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_15" start="0xF" description="Loop 15 times. Command executes 16 times." />
      </BitField>
      <BitField start="24" size="4" name="NEXT" description="Next Command Select">
        <Enum name="NEXT_0" start="0" description="No next command defined. Terminate conversions at completion of current command. If lower priority trigger pending, begin command associated with lower priority trigger." />
        <Enum name="NEXT_1" start="0x1" description="Select CMD1 command buffer register as next command." />
        <Enum name="NEXT_2" start="0x2" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_3" start="0x3" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_4" start="0x4" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_5" start="0x5" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_6" start="0x6" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_7" start="0x7" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_8" start="0x8" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_9" start="0x9" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_15" start="0xF" description="Select CMD15 command buffer register as next command." />
      </BitField>
    </Register>
    <Register start="+0x118" size="4" name="CMDL4" access="Read/Write" description="LPADC Command Low Buffer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input channel select">
        <Enum name="ADCH_0" start="0" description="Select CH0A or CH0B" />
        <Enum name="ADCH_1" start="0x1" description="Select CH1A or CH1B" />
        <Enum name="ADCH_2" start="0x2" description="Select CH2A or CH2B" />
        <Enum name="ADCH_3" start="0x3" description="Select CH3A or CH3B" />
        <Enum name="ADCH_4" start="0x4" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_5" start="0x5" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_6" start="0x6" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_7" start="0x7" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_8" start="0x8" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_9" start="0x9" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_30" start="0x1E" description="Select CH30A or CH30B" />
        <Enum name="ADCH_31" start="0x1F" description="Select CH31A or CH31B" />
      </BitField>
      <BitField start="5" size="1" name="ABSEL" description="A-side vs. B-side Select">
        <Enum name="ABSEL_0" start="0" description="The associated A-side channel is converted." />
        <Enum name="ABSEL_1" start="0x1" description="The associated B-side channel is converted." />
      </BitField>
    </Register>
    <Register start="+0x11C" size="4" name="CMDH4" access="Read/Write" description="LPADC Command High Buffer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CMPEN" description="Compare Function Enable">
        <Enum name="CMPEN_0" start="0" description="Compare disabled." />
        <Enum name="CMPEN_2" start="0x2" description="Compare enabled. Store on true." />
        <Enum name="CMPEN_3" start="0x3" description="Compare enabled. Repeat channel acquisition (sample/convert/compare) until true." />
      </BitField>
      <BitField start="7" size="1" name="LWI" description="Loop with Increment">
        <Enum name="LWI_0" start="0" description="Auto channel increment disabled" />
        <Enum name="LWI_1" start="0x1" description="Auto channel increment enabled" />
      </BitField>
      <BitField start="8" size="3" name="STS" description="Sample Time Select">
        <Enum name="STS_0" start="0" description="Minimum sample time of 3 ADCK cycles." />
        <Enum name="STS_1" start="0x1" description="3 + 21 ADCK cycles; 5 ADCK cycles total sample time." />
        <Enum name="STS_2" start="0x2" description="3 + 22 ADCK cycles; 7 ADCK cycles total sample time." />
        <Enum name="STS_3" start="0x3" description="3 + 23 ADCK cycles; 11 ADCK cycles total sample time." />
        <Enum name="STS_4" start="0x4" description="3 + 24 ADCK cycles; 19 ADCK cycles total sample time." />
        <Enum name="STS_5" start="0x5" description="3 + 25 ADCK cycles; 35 ADCK cycles total sample time." />
        <Enum name="STS_6" start="0x6" description="3 + 26 ADCK cycles; 67 ADCK cycles total sample time." />
        <Enum name="STS_7" start="0x7" description="3 + 27 ADCK cycles; 131 ADCK cycles total sample time." />
      </BitField>
      <BitField start="12" size="3" name="AVGS" description="Hardware Average Select">
        <Enum name="AVGS_0" start="0" description="Single conversion." />
        <Enum name="AVGS_1" start="0x1" description="2 conversions averaged." />
        <Enum name="AVGS_2" start="0x2" description="4 conversions averaged." />
        <Enum name="AVGS_3" start="0x3" description="8 conversions averaged." />
        <Enum name="AVGS_4" start="0x4" description="16 conversions averaged." />
        <Enum name="AVGS_5" start="0x5" description="32 conversions averaged." />
        <Enum name="AVGS_6" start="0x6" description="64 conversions averaged." />
        <Enum name="AVGS_7" start="0x7" description="128 conversions averaged." />
      </BitField>
      <BitField start="16" size="4" name="LOOP" description="Loop Count Select">
        <Enum name="LOOP_0" start="0" description="Looping not enabled. Command executes 1 time." />
        <Enum name="LOOP_1" start="0x1" description="Loop 1 time. Command executes 2 times." />
        <Enum name="LOOP_2" start="0x2" description="Loop 2 times. Command executes 3 times." />
        <Enum name="LOOP_3" start="0x3" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_4" start="0x4" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_5" start="0x5" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_6" start="0x6" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_7" start="0x7" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_8" start="0x8" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_9" start="0x9" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_15" start="0xF" description="Loop 15 times. Command executes 16 times." />
      </BitField>
      <BitField start="24" size="4" name="NEXT" description="Next Command Select">
        <Enum name="NEXT_0" start="0" description="No next command defined. Terminate conversions at completion of current command. If lower priority trigger pending, begin command associated with lower priority trigger." />
        <Enum name="NEXT_1" start="0x1" description="Select CMD1 command buffer register as next command." />
        <Enum name="NEXT_2" start="0x2" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_3" start="0x3" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_4" start="0x4" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_5" start="0x5" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_6" start="0x6" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_7" start="0x7" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_8" start="0x8" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_9" start="0x9" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_15" start="0xF" description="Select CMD15 command buffer register as next command." />
      </BitField>
    </Register>
    <Register start="+0x120" size="4" name="CMDL5" access="Read/Write" description="LPADC Command Low Buffer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input channel select">
        <Enum name="ADCH_0" start="0" description="Select CH0A or CH0B" />
        <Enum name="ADCH_1" start="0x1" description="Select CH1A or CH1B" />
        <Enum name="ADCH_2" start="0x2" description="Select CH2A or CH2B" />
        <Enum name="ADCH_3" start="0x3" description="Select CH3A or CH3B" />
        <Enum name="ADCH_4" start="0x4" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_5" start="0x5" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_6" start="0x6" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_7" start="0x7" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_8" start="0x8" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_9" start="0x9" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_30" start="0x1E" description="Select CH30A or CH30B" />
        <Enum name="ADCH_31" start="0x1F" description="Select CH31A or CH31B" />
      </BitField>
      <BitField start="5" size="1" name="ABSEL" description="A-side vs. B-side Select">
        <Enum name="ABSEL_0" start="0" description="The associated A-side channel is converted." />
        <Enum name="ABSEL_1" start="0x1" description="The associated B-side channel is converted." />
      </BitField>
    </Register>
    <Register start="+0x124" size="4" name="CMDH5" access="Read/Write" description="LPADC Command High Buffer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="LWI" description="Loop with Increment">
        <Enum name="LWI_0" start="0" description="Auto channel increment disabled" />
        <Enum name="LWI_1" start="0x1" description="Auto channel increment enabled" />
      </BitField>
      <BitField start="8" size="3" name="STS" description="Sample Time Select">
        <Enum name="STS_0" start="0" description="Minimum sample time of 3 ADCK cycles." />
        <Enum name="STS_1" start="0x1" description="3 + 21 ADCK cycles; 5 ADCK cycles total sample time." />
        <Enum name="STS_2" start="0x2" description="3 + 22 ADCK cycles; 7 ADCK cycles total sample time." />
        <Enum name="STS_3" start="0x3" description="3 + 23 ADCK cycles; 11 ADCK cycles total sample time." />
        <Enum name="STS_4" start="0x4" description="3 + 24 ADCK cycles; 19 ADCK cycles total sample time." />
        <Enum name="STS_5" start="0x5" description="3 + 25 ADCK cycles; 35 ADCK cycles total sample time." />
        <Enum name="STS_6" start="0x6" description="3 + 26 ADCK cycles; 67 ADCK cycles total sample time." />
        <Enum name="STS_7" start="0x7" description="3 + 27 ADCK cycles; 131 ADCK cycles total sample time." />
      </BitField>
      <BitField start="12" size="3" name="AVGS" description="Hardware Average Select">
        <Enum name="AVGS_0" start="0" description="Single conversion." />
        <Enum name="AVGS_1" start="0x1" description="2 conversions averaged." />
        <Enum name="AVGS_2" start="0x2" description="4 conversions averaged." />
        <Enum name="AVGS_3" start="0x3" description="8 conversions averaged." />
        <Enum name="AVGS_4" start="0x4" description="16 conversions averaged." />
        <Enum name="AVGS_5" start="0x5" description="32 conversions averaged." />
        <Enum name="AVGS_6" start="0x6" description="64 conversions averaged." />
        <Enum name="AVGS_7" start="0x7" description="128 conversions averaged." />
      </BitField>
      <BitField start="16" size="4" name="LOOP" description="Loop Count Select">
        <Enum name="LOOP_0" start="0" description="Looping not enabled. Command executes 1 time." />
        <Enum name="LOOP_1" start="0x1" description="Loop 1 time. Command executes 2 times." />
        <Enum name="LOOP_2" start="0x2" description="Loop 2 times. Command executes 3 times." />
        <Enum name="LOOP_3" start="0x3" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_4" start="0x4" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_5" start="0x5" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_6" start="0x6" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_7" start="0x7" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_8" start="0x8" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_9" start="0x9" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_15" start="0xF" description="Loop 15 times. Command executes 16 times." />
      </BitField>
      <BitField start="24" size="4" name="NEXT" description="Next Command Select">
        <Enum name="NEXT_0" start="0" description="No next command defined. Terminate conversions at completion of current command. If lower priority trigger pending, begin command associated with lower priority trigger." />
        <Enum name="NEXT_1" start="0x1" description="Select CMD1 command buffer register as next command." />
        <Enum name="NEXT_2" start="0x2" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_3" start="0x3" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_4" start="0x4" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_5" start="0x5" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_6" start="0x6" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_7" start="0x7" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_8" start="0x8" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_9" start="0x9" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_15" start="0xF" description="Select CMD15 command buffer register as next command." />
      </BitField>
    </Register>
    <Register start="+0x128" size="4" name="CMDL6" access="Read/Write" description="LPADC Command Low Buffer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input channel select">
        <Enum name="ADCH_0" start="0" description="Select CH0A or CH0B" />
        <Enum name="ADCH_1" start="0x1" description="Select CH1A or CH1B" />
        <Enum name="ADCH_2" start="0x2" description="Select CH2A or CH2B" />
        <Enum name="ADCH_3" start="0x3" description="Select CH3A or CH3B" />
        <Enum name="ADCH_4" start="0x4" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_5" start="0x5" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_6" start="0x6" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_7" start="0x7" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_8" start="0x8" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_9" start="0x9" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_30" start="0x1E" description="Select CH30A or CH30B" />
        <Enum name="ADCH_31" start="0x1F" description="Select CH31A or CH31B" />
      </BitField>
      <BitField start="5" size="1" name="ABSEL" description="A-side vs. B-side Select">
        <Enum name="ABSEL_0" start="0" description="The associated A-side channel is converted." />
        <Enum name="ABSEL_1" start="0x1" description="The associated B-side channel is converted." />
      </BitField>
    </Register>
    <Register start="+0x12C" size="4" name="CMDH6" access="Read/Write" description="LPADC Command High Buffer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="LWI" description="Loop with Increment">
        <Enum name="LWI_0" start="0" description="Auto channel increment disabled" />
        <Enum name="LWI_1" start="0x1" description="Auto channel increment enabled" />
      </BitField>
      <BitField start="8" size="3" name="STS" description="Sample Time Select">
        <Enum name="STS_0" start="0" description="Minimum sample time of 3 ADCK cycles." />
        <Enum name="STS_1" start="0x1" description="3 + 21 ADCK cycles; 5 ADCK cycles total sample time." />
        <Enum name="STS_2" start="0x2" description="3 + 22 ADCK cycles; 7 ADCK cycles total sample time." />
        <Enum name="STS_3" start="0x3" description="3 + 23 ADCK cycles; 11 ADCK cycles total sample time." />
        <Enum name="STS_4" start="0x4" description="3 + 24 ADCK cycles; 19 ADCK cycles total sample time." />
        <Enum name="STS_5" start="0x5" description="3 + 25 ADCK cycles; 35 ADCK cycles total sample time." />
        <Enum name="STS_6" start="0x6" description="3 + 26 ADCK cycles; 67 ADCK cycles total sample time." />
        <Enum name="STS_7" start="0x7" description="3 + 27 ADCK cycles; 131 ADCK cycles total sample time." />
      </BitField>
      <BitField start="12" size="3" name="AVGS" description="Hardware Average Select">
        <Enum name="AVGS_0" start="0" description="Single conversion." />
        <Enum name="AVGS_1" start="0x1" description="2 conversions averaged." />
        <Enum name="AVGS_2" start="0x2" description="4 conversions averaged." />
        <Enum name="AVGS_3" start="0x3" description="8 conversions averaged." />
        <Enum name="AVGS_4" start="0x4" description="16 conversions averaged." />
        <Enum name="AVGS_5" start="0x5" description="32 conversions averaged." />
        <Enum name="AVGS_6" start="0x6" description="64 conversions averaged." />
        <Enum name="AVGS_7" start="0x7" description="128 conversions averaged." />
      </BitField>
      <BitField start="16" size="4" name="LOOP" description="Loop Count Select">
        <Enum name="LOOP_0" start="0" description="Looping not enabled. Command executes 1 time." />
        <Enum name="LOOP_1" start="0x1" description="Loop 1 time. Command executes 2 times." />
        <Enum name="LOOP_2" start="0x2" description="Loop 2 times. Command executes 3 times." />
        <Enum name="LOOP_3" start="0x3" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_4" start="0x4" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_5" start="0x5" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_6" start="0x6" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_7" start="0x7" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_8" start="0x8" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_9" start="0x9" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_15" start="0xF" description="Loop 15 times. Command executes 16 times." />
      </BitField>
      <BitField start="24" size="4" name="NEXT" description="Next Command Select">
        <Enum name="NEXT_0" start="0" description="No next command defined. Terminate conversions at completion of current command. If lower priority trigger pending, begin command associated with lower priority trigger." />
        <Enum name="NEXT_1" start="0x1" description="Select CMD1 command buffer register as next command." />
        <Enum name="NEXT_2" start="0x2" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_3" start="0x3" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_4" start="0x4" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_5" start="0x5" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_6" start="0x6" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_7" start="0x7" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_8" start="0x8" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_9" start="0x9" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_15" start="0xF" description="Select CMD15 command buffer register as next command." />
      </BitField>
    </Register>
    <Register start="+0x130" size="4" name="CMDL7" access="Read/Write" description="LPADC Command Low Buffer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input channel select">
        <Enum name="ADCH_0" start="0" description="Select CH0A or CH0B" />
        <Enum name="ADCH_1" start="0x1" description="Select CH1A or CH1B" />
        <Enum name="ADCH_2" start="0x2" description="Select CH2A or CH2B" />
        <Enum name="ADCH_3" start="0x3" description="Select CH3A or CH3B" />
        <Enum name="ADCH_4" start="0x4" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_5" start="0x5" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_6" start="0x6" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_7" start="0x7" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_8" start="0x8" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_9" start="0x9" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_30" start="0x1E" description="Select CH30A or CH30B" />
        <Enum name="ADCH_31" start="0x1F" description="Select CH31A or CH31B" />
      </BitField>
      <BitField start="5" size="1" name="ABSEL" description="A-side vs. B-side Select">
        <Enum name="ABSEL_0" start="0" description="The associated A-side channel is converted." />
        <Enum name="ABSEL_1" start="0x1" description="The associated B-side channel is converted." />
      </BitField>
    </Register>
    <Register start="+0x134" size="4" name="CMDH7" access="Read/Write" description="LPADC Command High Buffer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="LWI" description="Loop with Increment">
        <Enum name="LWI_0" start="0" description="Auto channel increment disabled" />
        <Enum name="LWI_1" start="0x1" description="Auto channel increment enabled" />
      </BitField>
      <BitField start="8" size="3" name="STS" description="Sample Time Select">
        <Enum name="STS_0" start="0" description="Minimum sample time of 3 ADCK cycles." />
        <Enum name="STS_1" start="0x1" description="3 + 21 ADCK cycles; 5 ADCK cycles total sample time." />
        <Enum name="STS_2" start="0x2" description="3 + 22 ADCK cycles; 7 ADCK cycles total sample time." />
        <Enum name="STS_3" start="0x3" description="3 + 23 ADCK cycles; 11 ADCK cycles total sample time." />
        <Enum name="STS_4" start="0x4" description="3 + 24 ADCK cycles; 19 ADCK cycles total sample time." />
        <Enum name="STS_5" start="0x5" description="3 + 25 ADCK cycles; 35 ADCK cycles total sample time." />
        <Enum name="STS_6" start="0x6" description="3 + 26 ADCK cycles; 67 ADCK cycles total sample time." />
        <Enum name="STS_7" start="0x7" description="3 + 27 ADCK cycles; 131 ADCK cycles total sample time." />
      </BitField>
      <BitField start="12" size="3" name="AVGS" description="Hardware Average Select">
        <Enum name="AVGS_0" start="0" description="Single conversion." />
        <Enum name="AVGS_1" start="0x1" description="2 conversions averaged." />
        <Enum name="AVGS_2" start="0x2" description="4 conversions averaged." />
        <Enum name="AVGS_3" start="0x3" description="8 conversions averaged." />
        <Enum name="AVGS_4" start="0x4" description="16 conversions averaged." />
        <Enum name="AVGS_5" start="0x5" description="32 conversions averaged." />
        <Enum name="AVGS_6" start="0x6" description="64 conversions averaged." />
        <Enum name="AVGS_7" start="0x7" description="128 conversions averaged." />
      </BitField>
      <BitField start="16" size="4" name="LOOP" description="Loop Count Select">
        <Enum name="LOOP_0" start="0" description="Looping not enabled. Command executes 1 time." />
        <Enum name="LOOP_1" start="0x1" description="Loop 1 time. Command executes 2 times." />
        <Enum name="LOOP_2" start="0x2" description="Loop 2 times. Command executes 3 times." />
        <Enum name="LOOP_3" start="0x3" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_4" start="0x4" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_5" start="0x5" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_6" start="0x6" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_7" start="0x7" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_8" start="0x8" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_9" start="0x9" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_15" start="0xF" description="Loop 15 times. Command executes 16 times." />
      </BitField>
      <BitField start="24" size="4" name="NEXT" description="Next Command Select">
        <Enum name="NEXT_0" start="0" description="No next command defined. Terminate conversions at completion of current command. If lower priority trigger pending, begin command associated with lower priority trigger." />
        <Enum name="NEXT_1" start="0x1" description="Select CMD1 command buffer register as next command." />
        <Enum name="NEXT_2" start="0x2" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_3" start="0x3" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_4" start="0x4" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_5" start="0x5" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_6" start="0x6" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_7" start="0x7" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_8" start="0x8" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_9" start="0x9" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_15" start="0xF" description="Select CMD15 command buffer register as next command." />
      </BitField>
    </Register>
    <Register start="+0x138" size="4" name="CMDL8" access="Read/Write" description="LPADC Command Low Buffer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input channel select">
        <Enum name="ADCH_0" start="0" description="Select CH0A or CH0B" />
        <Enum name="ADCH_1" start="0x1" description="Select CH1A or CH1B" />
        <Enum name="ADCH_2" start="0x2" description="Select CH2A or CH2B" />
        <Enum name="ADCH_3" start="0x3" description="Select CH3A or CH3B" />
        <Enum name="ADCH_4" start="0x4" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_5" start="0x5" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_6" start="0x6" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_7" start="0x7" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_8" start="0x8" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_9" start="0x9" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_30" start="0x1E" description="Select CH30A or CH30B" />
        <Enum name="ADCH_31" start="0x1F" description="Select CH31A or CH31B" />
      </BitField>
      <BitField start="5" size="1" name="ABSEL" description="A-side vs. B-side Select">
        <Enum name="ABSEL_0" start="0" description="The associated A-side channel is converted." />
        <Enum name="ABSEL_1" start="0x1" description="The associated B-side channel is converted." />
      </BitField>
    </Register>
    <Register start="+0x13C" size="4" name="CMDH8" access="Read/Write" description="LPADC Command High Buffer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="LWI" description="Loop with Increment">
        <Enum name="LWI_0" start="0" description="Auto channel increment disabled" />
        <Enum name="LWI_1" start="0x1" description="Auto channel increment enabled" />
      </BitField>
      <BitField start="8" size="3" name="STS" description="Sample Time Select">
        <Enum name="STS_0" start="0" description="Minimum sample time of 3 ADCK cycles." />
        <Enum name="STS_1" start="0x1" description="3 + 21 ADCK cycles; 5 ADCK cycles total sample time." />
        <Enum name="STS_2" start="0x2" description="3 + 22 ADCK cycles; 7 ADCK cycles total sample time." />
        <Enum name="STS_3" start="0x3" description="3 + 23 ADCK cycles; 11 ADCK cycles total sample time." />
        <Enum name="STS_4" start="0x4" description="3 + 24 ADCK cycles; 19 ADCK cycles total sample time." />
        <Enum name="STS_5" start="0x5" description="3 + 25 ADCK cycles; 35 ADCK cycles total sample time." />
        <Enum name="STS_6" start="0x6" description="3 + 26 ADCK cycles; 67 ADCK cycles total sample time." />
        <Enum name="STS_7" start="0x7" description="3 + 27 ADCK cycles; 131 ADCK cycles total sample time." />
      </BitField>
      <BitField start="12" size="3" name="AVGS" description="Hardware Average Select">
        <Enum name="AVGS_0" start="0" description="Single conversion." />
        <Enum name="AVGS_1" start="0x1" description="2 conversions averaged." />
        <Enum name="AVGS_2" start="0x2" description="4 conversions averaged." />
        <Enum name="AVGS_3" start="0x3" description="8 conversions averaged." />
        <Enum name="AVGS_4" start="0x4" description="16 conversions averaged." />
        <Enum name="AVGS_5" start="0x5" description="32 conversions averaged." />
        <Enum name="AVGS_6" start="0x6" description="64 conversions averaged." />
        <Enum name="AVGS_7" start="0x7" description="128 conversions averaged." />
      </BitField>
      <BitField start="16" size="4" name="LOOP" description="Loop Count Select">
        <Enum name="LOOP_0" start="0" description="Looping not enabled. Command executes 1 time." />
        <Enum name="LOOP_1" start="0x1" description="Loop 1 time. Command executes 2 times." />
        <Enum name="LOOP_2" start="0x2" description="Loop 2 times. Command executes 3 times." />
        <Enum name="LOOP_3" start="0x3" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_4" start="0x4" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_5" start="0x5" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_6" start="0x6" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_7" start="0x7" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_8" start="0x8" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_9" start="0x9" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_15" start="0xF" description="Loop 15 times. Command executes 16 times." />
      </BitField>
      <BitField start="24" size="4" name="NEXT" description="Next Command Select">
        <Enum name="NEXT_0" start="0" description="No next command defined. Terminate conversions at completion of current command. If lower priority trigger pending, begin command associated with lower priority trigger." />
        <Enum name="NEXT_1" start="0x1" description="Select CMD1 command buffer register as next command." />
        <Enum name="NEXT_2" start="0x2" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_3" start="0x3" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_4" start="0x4" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_5" start="0x5" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_6" start="0x6" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_7" start="0x7" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_8" start="0x8" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_9" start="0x9" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_15" start="0xF" description="Select CMD15 command buffer register as next command." />
      </BitField>
    </Register>
    <Register start="+0x140" size="4" name="CMDL9" access="Read/Write" description="LPADC Command Low Buffer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input channel select">
        <Enum name="ADCH_0" start="0" description="Select CH0A or CH0B" />
        <Enum name="ADCH_1" start="0x1" description="Select CH1A or CH1B" />
        <Enum name="ADCH_2" start="0x2" description="Select CH2A or CH2B" />
        <Enum name="ADCH_3" start="0x3" description="Select CH3A or CH3B" />
        <Enum name="ADCH_4" start="0x4" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_5" start="0x5" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_6" start="0x6" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_7" start="0x7" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_8" start="0x8" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_9" start="0x9" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_30" start="0x1E" description="Select CH30A or CH30B" />
        <Enum name="ADCH_31" start="0x1F" description="Select CH31A or CH31B" />
      </BitField>
      <BitField start="5" size="1" name="ABSEL" description="A-side vs. B-side Select">
        <Enum name="ABSEL_0" start="0" description="The associated A-side channel is converted." />
        <Enum name="ABSEL_1" start="0x1" description="The associated B-side channel is converted." />
      </BitField>
    </Register>
    <Register start="+0x144" size="4" name="CMDH9" access="Read/Write" description="LPADC Command High Buffer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="LWI" description="Loop with Increment">
        <Enum name="LWI_0" start="0" description="Auto channel increment disabled" />
        <Enum name="LWI_1" start="0x1" description="Auto channel increment enabled" />
      </BitField>
      <BitField start="8" size="3" name="STS" description="Sample Time Select">
        <Enum name="STS_0" start="0" description="Minimum sample time of 3 ADCK cycles." />
        <Enum name="STS_1" start="0x1" description="3 + 21 ADCK cycles; 5 ADCK cycles total sample time." />
        <Enum name="STS_2" start="0x2" description="3 + 22 ADCK cycles; 7 ADCK cycles total sample time." />
        <Enum name="STS_3" start="0x3" description="3 + 23 ADCK cycles; 11 ADCK cycles total sample time." />
        <Enum name="STS_4" start="0x4" description="3 + 24 ADCK cycles; 19 ADCK cycles total sample time." />
        <Enum name="STS_5" start="0x5" description="3 + 25 ADCK cycles; 35 ADCK cycles total sample time." />
        <Enum name="STS_6" start="0x6" description="3 + 26 ADCK cycles; 67 ADCK cycles total sample time." />
        <Enum name="STS_7" start="0x7" description="3 + 27 ADCK cycles; 131 ADCK cycles total sample time." />
      </BitField>
      <BitField start="12" size="3" name="AVGS" description="Hardware Average Select">
        <Enum name="AVGS_0" start="0" description="Single conversion." />
        <Enum name="AVGS_1" start="0x1" description="2 conversions averaged." />
        <Enum name="AVGS_2" start="0x2" description="4 conversions averaged." />
        <Enum name="AVGS_3" start="0x3" description="8 conversions averaged." />
        <Enum name="AVGS_4" start="0x4" description="16 conversions averaged." />
        <Enum name="AVGS_5" start="0x5" description="32 conversions averaged." />
        <Enum name="AVGS_6" start="0x6" description="64 conversions averaged." />
        <Enum name="AVGS_7" start="0x7" description="128 conversions averaged." />
      </BitField>
      <BitField start="16" size="4" name="LOOP" description="Loop Count Select">
        <Enum name="LOOP_0" start="0" description="Looping not enabled. Command executes 1 time." />
        <Enum name="LOOP_1" start="0x1" description="Loop 1 time. Command executes 2 times." />
        <Enum name="LOOP_2" start="0x2" description="Loop 2 times. Command executes 3 times." />
        <Enum name="LOOP_3" start="0x3" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_4" start="0x4" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_5" start="0x5" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_6" start="0x6" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_7" start="0x7" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_8" start="0x8" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_9" start="0x9" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_15" start="0xF" description="Loop 15 times. Command executes 16 times." />
      </BitField>
      <BitField start="24" size="4" name="NEXT" description="Next Command Select">
        <Enum name="NEXT_0" start="0" description="No next command defined. Terminate conversions at completion of current command. If lower priority trigger pending, begin command associated with lower priority trigger." />
        <Enum name="NEXT_1" start="0x1" description="Select CMD1 command buffer register as next command." />
        <Enum name="NEXT_2" start="0x2" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_3" start="0x3" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_4" start="0x4" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_5" start="0x5" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_6" start="0x6" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_7" start="0x7" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_8" start="0x8" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_9" start="0x9" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_15" start="0xF" description="Select CMD15 command buffer register as next command." />
      </BitField>
    </Register>
    <Register start="+0x148" size="4" name="CMDL10" access="Read/Write" description="LPADC Command Low Buffer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input channel select">
        <Enum name="ADCH_0" start="0" description="Select CH0A or CH0B" />
        <Enum name="ADCH_1" start="0x1" description="Select CH1A or CH1B" />
        <Enum name="ADCH_2" start="0x2" description="Select CH2A or CH2B" />
        <Enum name="ADCH_3" start="0x3" description="Select CH3A or CH3B" />
        <Enum name="ADCH_4" start="0x4" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_5" start="0x5" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_6" start="0x6" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_7" start="0x7" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_8" start="0x8" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_9" start="0x9" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_30" start="0x1E" description="Select CH30A or CH30B" />
        <Enum name="ADCH_31" start="0x1F" description="Select CH31A or CH31B" />
      </BitField>
      <BitField start="5" size="1" name="ABSEL" description="A-side vs. B-side Select">
        <Enum name="ABSEL_0" start="0" description="The associated A-side channel is converted." />
        <Enum name="ABSEL_1" start="0x1" description="The associated B-side channel is converted." />
      </BitField>
    </Register>
    <Register start="+0x14C" size="4" name="CMDH10" access="Read/Write" description="LPADC Command High Buffer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="LWI" description="Loop with Increment">
        <Enum name="LWI_0" start="0" description="Auto channel increment disabled" />
        <Enum name="LWI_1" start="0x1" description="Auto channel increment enabled" />
      </BitField>
      <BitField start="8" size="3" name="STS" description="Sample Time Select">
        <Enum name="STS_0" start="0" description="Minimum sample time of 3 ADCK cycles." />
        <Enum name="STS_1" start="0x1" description="3 + 21 ADCK cycles; 5 ADCK cycles total sample time." />
        <Enum name="STS_2" start="0x2" description="3 + 22 ADCK cycles; 7 ADCK cycles total sample time." />
        <Enum name="STS_3" start="0x3" description="3 + 23 ADCK cycles; 11 ADCK cycles total sample time." />
        <Enum name="STS_4" start="0x4" description="3 + 24 ADCK cycles; 19 ADCK cycles total sample time." />
        <Enum name="STS_5" start="0x5" description="3 + 25 ADCK cycles; 35 ADCK cycles total sample time." />
        <Enum name="STS_6" start="0x6" description="3 + 26 ADCK cycles; 67 ADCK cycles total sample time." />
        <Enum name="STS_7" start="0x7" description="3 + 27 ADCK cycles; 131 ADCK cycles total sample time." />
      </BitField>
      <BitField start="12" size="3" name="AVGS" description="Hardware Average Select">
        <Enum name="AVGS_0" start="0" description="Single conversion." />
        <Enum name="AVGS_1" start="0x1" description="2 conversions averaged." />
        <Enum name="AVGS_2" start="0x2" description="4 conversions averaged." />
        <Enum name="AVGS_3" start="0x3" description="8 conversions averaged." />
        <Enum name="AVGS_4" start="0x4" description="16 conversions averaged." />
        <Enum name="AVGS_5" start="0x5" description="32 conversions averaged." />
        <Enum name="AVGS_6" start="0x6" description="64 conversions averaged." />
        <Enum name="AVGS_7" start="0x7" description="128 conversions averaged." />
      </BitField>
      <BitField start="16" size="4" name="LOOP" description="Loop Count Select">
        <Enum name="LOOP_0" start="0" description="Looping not enabled. Command executes 1 time." />
        <Enum name="LOOP_1" start="0x1" description="Loop 1 time. Command executes 2 times." />
        <Enum name="LOOP_2" start="0x2" description="Loop 2 times. Command executes 3 times." />
        <Enum name="LOOP_3" start="0x3" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_4" start="0x4" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_5" start="0x5" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_6" start="0x6" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_7" start="0x7" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_8" start="0x8" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_9" start="0x9" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_15" start="0xF" description="Loop 15 times. Command executes 16 times." />
      </BitField>
      <BitField start="24" size="4" name="NEXT" description="Next Command Select">
        <Enum name="NEXT_0" start="0" description="No next command defined. Terminate conversions at completion of current command. If lower priority trigger pending, begin command associated with lower priority trigger." />
        <Enum name="NEXT_1" start="0x1" description="Select CMD1 command buffer register as next command." />
        <Enum name="NEXT_2" start="0x2" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_3" start="0x3" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_4" start="0x4" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_5" start="0x5" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_6" start="0x6" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_7" start="0x7" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_8" start="0x8" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_9" start="0x9" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_15" start="0xF" description="Select CMD15 command buffer register as next command." />
      </BitField>
    </Register>
    <Register start="+0x150" size="4" name="CMDL11" access="Read/Write" description="LPADC Command Low Buffer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input channel select">
        <Enum name="ADCH_0" start="0" description="Select CH0A or CH0B" />
        <Enum name="ADCH_1" start="0x1" description="Select CH1A or CH1B" />
        <Enum name="ADCH_2" start="0x2" description="Select CH2A or CH2B" />
        <Enum name="ADCH_3" start="0x3" description="Select CH3A or CH3B" />
        <Enum name="ADCH_4" start="0x4" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_5" start="0x5" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_6" start="0x6" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_7" start="0x7" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_8" start="0x8" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_9" start="0x9" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_30" start="0x1E" description="Select CH30A or CH30B" />
        <Enum name="ADCH_31" start="0x1F" description="Select CH31A or CH31B" />
      </BitField>
      <BitField start="5" size="1" name="ABSEL" description="A-side vs. B-side Select">
        <Enum name="ABSEL_0" start="0" description="The associated A-side channel is converted." />
        <Enum name="ABSEL_1" start="0x1" description="The associated B-side channel is converted." />
      </BitField>
    </Register>
    <Register start="+0x154" size="4" name="CMDH11" access="Read/Write" description="LPADC Command High Buffer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="LWI" description="Loop with Increment">
        <Enum name="LWI_0" start="0" description="Auto channel increment disabled" />
        <Enum name="LWI_1" start="0x1" description="Auto channel increment enabled" />
      </BitField>
      <BitField start="8" size="3" name="STS" description="Sample Time Select">
        <Enum name="STS_0" start="0" description="Minimum sample time of 3 ADCK cycles." />
        <Enum name="STS_1" start="0x1" description="3 + 21 ADCK cycles; 5 ADCK cycles total sample time." />
        <Enum name="STS_2" start="0x2" description="3 + 22 ADCK cycles; 7 ADCK cycles total sample time." />
        <Enum name="STS_3" start="0x3" description="3 + 23 ADCK cycles; 11 ADCK cycles total sample time." />
        <Enum name="STS_4" start="0x4" description="3 + 24 ADCK cycles; 19 ADCK cycles total sample time." />
        <Enum name="STS_5" start="0x5" description="3 + 25 ADCK cycles; 35 ADCK cycles total sample time." />
        <Enum name="STS_6" start="0x6" description="3 + 26 ADCK cycles; 67 ADCK cycles total sample time." />
        <Enum name="STS_7" start="0x7" description="3 + 27 ADCK cycles; 131 ADCK cycles total sample time." />
      </BitField>
      <BitField start="12" size="3" name="AVGS" description="Hardware Average Select">
        <Enum name="AVGS_0" start="0" description="Single conversion." />
        <Enum name="AVGS_1" start="0x1" description="2 conversions averaged." />
        <Enum name="AVGS_2" start="0x2" description="4 conversions averaged." />
        <Enum name="AVGS_3" start="0x3" description="8 conversions averaged." />
        <Enum name="AVGS_4" start="0x4" description="16 conversions averaged." />
        <Enum name="AVGS_5" start="0x5" description="32 conversions averaged." />
        <Enum name="AVGS_6" start="0x6" description="64 conversions averaged." />
        <Enum name="AVGS_7" start="0x7" description="128 conversions averaged." />
      </BitField>
      <BitField start="16" size="4" name="LOOP" description="Loop Count Select">
        <Enum name="LOOP_0" start="0" description="Looping not enabled. Command executes 1 time." />
        <Enum name="LOOP_1" start="0x1" description="Loop 1 time. Command executes 2 times." />
        <Enum name="LOOP_2" start="0x2" description="Loop 2 times. Command executes 3 times." />
        <Enum name="LOOP_3" start="0x3" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_4" start="0x4" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_5" start="0x5" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_6" start="0x6" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_7" start="0x7" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_8" start="0x8" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_9" start="0x9" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_15" start="0xF" description="Loop 15 times. Command executes 16 times." />
      </BitField>
      <BitField start="24" size="4" name="NEXT" description="Next Command Select">
        <Enum name="NEXT_0" start="0" description="No next command defined. Terminate conversions at completion of current command. If lower priority trigger pending, begin command associated with lower priority trigger." />
        <Enum name="NEXT_1" start="0x1" description="Select CMD1 command buffer register as next command." />
        <Enum name="NEXT_2" start="0x2" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_3" start="0x3" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_4" start="0x4" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_5" start="0x5" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_6" start="0x6" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_7" start="0x7" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_8" start="0x8" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_9" start="0x9" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_15" start="0xF" description="Select CMD15 command buffer register as next command." />
      </BitField>
    </Register>
    <Register start="+0x158" size="4" name="CMDL12" access="Read/Write" description="LPADC Command Low Buffer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input channel select">
        <Enum name="ADCH_0" start="0" description="Select CH0A or CH0B" />
        <Enum name="ADCH_1" start="0x1" description="Select CH1A or CH1B" />
        <Enum name="ADCH_2" start="0x2" description="Select CH2A or CH2B" />
        <Enum name="ADCH_3" start="0x3" description="Select CH3A or CH3B" />
        <Enum name="ADCH_4" start="0x4" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_5" start="0x5" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_6" start="0x6" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_7" start="0x7" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_8" start="0x8" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_9" start="0x9" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_30" start="0x1E" description="Select CH30A or CH30B" />
        <Enum name="ADCH_31" start="0x1F" description="Select CH31A or CH31B" />
      </BitField>
      <BitField start="5" size="1" name="ABSEL" description="A-side vs. B-side Select">
        <Enum name="ABSEL_0" start="0" description="The associated A-side channel is converted." />
        <Enum name="ABSEL_1" start="0x1" description="The associated B-side channel is converted." />
      </BitField>
    </Register>
    <Register start="+0x15C" size="4" name="CMDH12" access="Read/Write" description="LPADC Command High Buffer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="LWI" description="Loop with Increment">
        <Enum name="LWI_0" start="0" description="Auto channel increment disabled" />
        <Enum name="LWI_1" start="0x1" description="Auto channel increment enabled" />
      </BitField>
      <BitField start="8" size="3" name="STS" description="Sample Time Select">
        <Enum name="STS_0" start="0" description="Minimum sample time of 3 ADCK cycles." />
        <Enum name="STS_1" start="0x1" description="3 + 21 ADCK cycles; 5 ADCK cycles total sample time." />
        <Enum name="STS_2" start="0x2" description="3 + 22 ADCK cycles; 7 ADCK cycles total sample time." />
        <Enum name="STS_3" start="0x3" description="3 + 23 ADCK cycles; 11 ADCK cycles total sample time." />
        <Enum name="STS_4" start="0x4" description="3 + 24 ADCK cycles; 19 ADCK cycles total sample time." />
        <Enum name="STS_5" start="0x5" description="3 + 25 ADCK cycles; 35 ADCK cycles total sample time." />
        <Enum name="STS_6" start="0x6" description="3 + 26 ADCK cycles; 67 ADCK cycles total sample time." />
        <Enum name="STS_7" start="0x7" description="3 + 27 ADCK cycles; 131 ADCK cycles total sample time." />
      </BitField>
      <BitField start="12" size="3" name="AVGS" description="Hardware Average Select">
        <Enum name="AVGS_0" start="0" description="Single conversion." />
        <Enum name="AVGS_1" start="0x1" description="2 conversions averaged." />
        <Enum name="AVGS_2" start="0x2" description="4 conversions averaged." />
        <Enum name="AVGS_3" start="0x3" description="8 conversions averaged." />
        <Enum name="AVGS_4" start="0x4" description="16 conversions averaged." />
        <Enum name="AVGS_5" start="0x5" description="32 conversions averaged." />
        <Enum name="AVGS_6" start="0x6" description="64 conversions averaged." />
        <Enum name="AVGS_7" start="0x7" description="128 conversions averaged." />
      </BitField>
      <BitField start="16" size="4" name="LOOP" description="Loop Count Select">
        <Enum name="LOOP_0" start="0" description="Looping not enabled. Command executes 1 time." />
        <Enum name="LOOP_1" start="0x1" description="Loop 1 time. Command executes 2 times." />
        <Enum name="LOOP_2" start="0x2" description="Loop 2 times. Command executes 3 times." />
        <Enum name="LOOP_3" start="0x3" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_4" start="0x4" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_5" start="0x5" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_6" start="0x6" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_7" start="0x7" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_8" start="0x8" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_9" start="0x9" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_15" start="0xF" description="Loop 15 times. Command executes 16 times." />
      </BitField>
      <BitField start="24" size="4" name="NEXT" description="Next Command Select">
        <Enum name="NEXT_0" start="0" description="No next command defined. Terminate conversions at completion of current command. If lower priority trigger pending, begin command associated with lower priority trigger." />
        <Enum name="NEXT_1" start="0x1" description="Select CMD1 command buffer register as next command." />
        <Enum name="NEXT_2" start="0x2" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_3" start="0x3" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_4" start="0x4" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_5" start="0x5" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_6" start="0x6" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_7" start="0x7" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_8" start="0x8" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_9" start="0x9" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_15" start="0xF" description="Select CMD15 command buffer register as next command." />
      </BitField>
    </Register>
    <Register start="+0x160" size="4" name="CMDL13" access="Read/Write" description="LPADC Command Low Buffer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input channel select">
        <Enum name="ADCH_0" start="0" description="Select CH0A or CH0B" />
        <Enum name="ADCH_1" start="0x1" description="Select CH1A or CH1B" />
        <Enum name="ADCH_2" start="0x2" description="Select CH2A or CH2B" />
        <Enum name="ADCH_3" start="0x3" description="Select CH3A or CH3B" />
        <Enum name="ADCH_4" start="0x4" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_5" start="0x5" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_6" start="0x6" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_7" start="0x7" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_8" start="0x8" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_9" start="0x9" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_30" start="0x1E" description="Select CH30A or CH30B" />
        <Enum name="ADCH_31" start="0x1F" description="Select CH31A or CH31B" />
      </BitField>
      <BitField start="5" size="1" name="ABSEL" description="A-side vs. B-side Select">
        <Enum name="ABSEL_0" start="0" description="The associated A-side channel is converted." />
        <Enum name="ABSEL_1" start="0x1" description="The associated B-side channel is converted." />
      </BitField>
    </Register>
    <Register start="+0x164" size="4" name="CMDH13" access="Read/Write" description="LPADC Command High Buffer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="LWI" description="Loop with Increment">
        <Enum name="LWI_0" start="0" description="Auto channel increment disabled" />
        <Enum name="LWI_1" start="0x1" description="Auto channel increment enabled" />
      </BitField>
      <BitField start="8" size="3" name="STS" description="Sample Time Select">
        <Enum name="STS_0" start="0" description="Minimum sample time of 3 ADCK cycles." />
        <Enum name="STS_1" start="0x1" description="3 + 21 ADCK cycles; 5 ADCK cycles total sample time." />
        <Enum name="STS_2" start="0x2" description="3 + 22 ADCK cycles; 7 ADCK cycles total sample time." />
        <Enum name="STS_3" start="0x3" description="3 + 23 ADCK cycles; 11 ADCK cycles total sample time." />
        <Enum name="STS_4" start="0x4" description="3 + 24 ADCK cycles; 19 ADCK cycles total sample time." />
        <Enum name="STS_5" start="0x5" description="3 + 25 ADCK cycles; 35 ADCK cycles total sample time." />
        <Enum name="STS_6" start="0x6" description="3 + 26 ADCK cycles; 67 ADCK cycles total sample time." />
        <Enum name="STS_7" start="0x7" description="3 + 27 ADCK cycles; 131 ADCK cycles total sample time." />
      </BitField>
      <BitField start="12" size="3" name="AVGS" description="Hardware Average Select">
        <Enum name="AVGS_0" start="0" description="Single conversion." />
        <Enum name="AVGS_1" start="0x1" description="2 conversions averaged." />
        <Enum name="AVGS_2" start="0x2" description="4 conversions averaged." />
        <Enum name="AVGS_3" start="0x3" description="8 conversions averaged." />
        <Enum name="AVGS_4" start="0x4" description="16 conversions averaged." />
        <Enum name="AVGS_5" start="0x5" description="32 conversions averaged." />
        <Enum name="AVGS_6" start="0x6" description="64 conversions averaged." />
        <Enum name="AVGS_7" start="0x7" description="128 conversions averaged." />
      </BitField>
      <BitField start="16" size="4" name="LOOP" description="Loop Count Select">
        <Enum name="LOOP_0" start="0" description="Looping not enabled. Command executes 1 time." />
        <Enum name="LOOP_1" start="0x1" description="Loop 1 time. Command executes 2 times." />
        <Enum name="LOOP_2" start="0x2" description="Loop 2 times. Command executes 3 times." />
        <Enum name="LOOP_3" start="0x3" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_4" start="0x4" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_5" start="0x5" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_6" start="0x6" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_7" start="0x7" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_8" start="0x8" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_9" start="0x9" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_15" start="0xF" description="Loop 15 times. Command executes 16 times." />
      </BitField>
      <BitField start="24" size="4" name="NEXT" description="Next Command Select">
        <Enum name="NEXT_0" start="0" description="No next command defined. Terminate conversions at completion of current command. If lower priority trigger pending, begin command associated with lower priority trigger." />
        <Enum name="NEXT_1" start="0x1" description="Select CMD1 command buffer register as next command." />
        <Enum name="NEXT_2" start="0x2" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_3" start="0x3" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_4" start="0x4" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_5" start="0x5" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_6" start="0x6" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_7" start="0x7" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_8" start="0x8" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_9" start="0x9" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_15" start="0xF" description="Select CMD15 command buffer register as next command." />
      </BitField>
    </Register>
    <Register start="+0x168" size="4" name="CMDL14" access="Read/Write" description="LPADC Command Low Buffer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input channel select">
        <Enum name="ADCH_0" start="0" description="Select CH0A or CH0B" />
        <Enum name="ADCH_1" start="0x1" description="Select CH1A or CH1B" />
        <Enum name="ADCH_2" start="0x2" description="Select CH2A or CH2B" />
        <Enum name="ADCH_3" start="0x3" description="Select CH3A or CH3B" />
        <Enum name="ADCH_4" start="0x4" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_5" start="0x5" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_6" start="0x6" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_7" start="0x7" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_8" start="0x8" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_9" start="0x9" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_30" start="0x1E" description="Select CH30A or CH30B" />
        <Enum name="ADCH_31" start="0x1F" description="Select CH31A or CH31B" />
      </BitField>
      <BitField start="5" size="1" name="ABSEL" description="A-side vs. B-side Select">
        <Enum name="ABSEL_0" start="0" description="The associated A-side channel is converted." />
        <Enum name="ABSEL_1" start="0x1" description="The associated B-side channel is converted." />
      </BitField>
    </Register>
    <Register start="+0x16C" size="4" name="CMDH14" access="Read/Write" description="LPADC Command High Buffer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="LWI" description="Loop with Increment">
        <Enum name="LWI_0" start="0" description="Auto channel increment disabled" />
        <Enum name="LWI_1" start="0x1" description="Auto channel increment enabled" />
      </BitField>
      <BitField start="8" size="3" name="STS" description="Sample Time Select">
        <Enum name="STS_0" start="0" description="Minimum sample time of 3 ADCK cycles." />
        <Enum name="STS_1" start="0x1" description="3 + 21 ADCK cycles; 5 ADCK cycles total sample time." />
        <Enum name="STS_2" start="0x2" description="3 + 22 ADCK cycles; 7 ADCK cycles total sample time." />
        <Enum name="STS_3" start="0x3" description="3 + 23 ADCK cycles; 11 ADCK cycles total sample time." />
        <Enum name="STS_4" start="0x4" description="3 + 24 ADCK cycles; 19 ADCK cycles total sample time." />
        <Enum name="STS_5" start="0x5" description="3 + 25 ADCK cycles; 35 ADCK cycles total sample time." />
        <Enum name="STS_6" start="0x6" description="3 + 26 ADCK cycles; 67 ADCK cycles total sample time." />
        <Enum name="STS_7" start="0x7" description="3 + 27 ADCK cycles; 131 ADCK cycles total sample time." />
      </BitField>
      <BitField start="12" size="3" name="AVGS" description="Hardware Average Select">
        <Enum name="AVGS_0" start="0" description="Single conversion." />
        <Enum name="AVGS_1" start="0x1" description="2 conversions averaged." />
        <Enum name="AVGS_2" start="0x2" description="4 conversions averaged." />
        <Enum name="AVGS_3" start="0x3" description="8 conversions averaged." />
        <Enum name="AVGS_4" start="0x4" description="16 conversions averaged." />
        <Enum name="AVGS_5" start="0x5" description="32 conversions averaged." />
        <Enum name="AVGS_6" start="0x6" description="64 conversions averaged." />
        <Enum name="AVGS_7" start="0x7" description="128 conversions averaged." />
      </BitField>
      <BitField start="16" size="4" name="LOOP" description="Loop Count Select">
        <Enum name="LOOP_0" start="0" description="Looping not enabled. Command executes 1 time." />
        <Enum name="LOOP_1" start="0x1" description="Loop 1 time. Command executes 2 times." />
        <Enum name="LOOP_2" start="0x2" description="Loop 2 times. Command executes 3 times." />
        <Enum name="LOOP_3" start="0x3" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_4" start="0x4" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_5" start="0x5" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_6" start="0x6" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_7" start="0x7" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_8" start="0x8" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_9" start="0x9" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_15" start="0xF" description="Loop 15 times. Command executes 16 times." />
      </BitField>
      <BitField start="24" size="4" name="NEXT" description="Next Command Select">
        <Enum name="NEXT_0" start="0" description="No next command defined. Terminate conversions at completion of current command. If lower priority trigger pending, begin command associated with lower priority trigger." />
        <Enum name="NEXT_1" start="0x1" description="Select CMD1 command buffer register as next command." />
        <Enum name="NEXT_2" start="0x2" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_3" start="0x3" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_4" start="0x4" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_5" start="0x5" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_6" start="0x6" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_7" start="0x7" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_8" start="0x8" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_9" start="0x9" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_15" start="0xF" description="Select CMD15 command buffer register as next command." />
      </BitField>
    </Register>
    <Register start="+0x170" size="4" name="CMDL15" access="Read/Write" description="LPADC Command Low Buffer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input channel select">
        <Enum name="ADCH_0" start="0" description="Select CH0A or CH0B" />
        <Enum name="ADCH_1" start="0x1" description="Select CH1A or CH1B" />
        <Enum name="ADCH_2" start="0x2" description="Select CH2A or CH2B" />
        <Enum name="ADCH_3" start="0x3" description="Select CH3A or CH3B" />
        <Enum name="ADCH_4" start="0x4" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_5" start="0x5" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_6" start="0x6" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_7" start="0x7" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_8" start="0x8" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_9" start="0x9" description="Select corresponding channel CHnA or CHnB" />
        <Enum name="ADCH_30" start="0x1E" description="Select CH30A or CH30B" />
        <Enum name="ADCH_31" start="0x1F" description="Select CH31A or CH31B" />
      </BitField>
      <BitField start="5" size="1" name="ABSEL" description="A-side vs. B-side Select">
        <Enum name="ABSEL_0" start="0" description="The associated A-side channel is converted." />
        <Enum name="ABSEL_1" start="0x1" description="The associated B-side channel is converted." />
      </BitField>
    </Register>
    <Register start="+0x174" size="4" name="CMDH15" access="Read/Write" description="LPADC Command High Buffer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="LWI" description="Loop with Increment">
        <Enum name="LWI_0" start="0" description="Auto channel increment disabled" />
        <Enum name="LWI_1" start="0x1" description="Auto channel increment enabled" />
      </BitField>
      <BitField start="8" size="3" name="STS" description="Sample Time Select">
        <Enum name="STS_0" start="0" description="Minimum sample time of 3 ADCK cycles." />
        <Enum name="STS_1" start="0x1" description="3 + 21 ADCK cycles; 5 ADCK cycles total sample time." />
        <Enum name="STS_2" start="0x2" description="3 + 22 ADCK cycles; 7 ADCK cycles total sample time." />
        <Enum name="STS_3" start="0x3" description="3 + 23 ADCK cycles; 11 ADCK cycles total sample time." />
        <Enum name="STS_4" start="0x4" description="3 + 24 ADCK cycles; 19 ADCK cycles total sample time." />
        <Enum name="STS_5" start="0x5" description="3 + 25 ADCK cycles; 35 ADCK cycles total sample time." />
        <Enum name="STS_6" start="0x6" description="3 + 26 ADCK cycles; 67 ADCK cycles total sample time." />
        <Enum name="STS_7" start="0x7" description="3 + 27 ADCK cycles; 131 ADCK cycles total sample time." />
      </BitField>
      <BitField start="12" size="3" name="AVGS" description="Hardware Average Select">
        <Enum name="AVGS_0" start="0" description="Single conversion." />
        <Enum name="AVGS_1" start="0x1" description="2 conversions averaged." />
        <Enum name="AVGS_2" start="0x2" description="4 conversions averaged." />
        <Enum name="AVGS_3" start="0x3" description="8 conversions averaged." />
        <Enum name="AVGS_4" start="0x4" description="16 conversions averaged." />
        <Enum name="AVGS_5" start="0x5" description="32 conversions averaged." />
        <Enum name="AVGS_6" start="0x6" description="64 conversions averaged." />
        <Enum name="AVGS_7" start="0x7" description="128 conversions averaged." />
      </BitField>
      <BitField start="16" size="4" name="LOOP" description="Loop Count Select">
        <Enum name="LOOP_0" start="0" description="Looping not enabled. Command executes 1 time." />
        <Enum name="LOOP_1" start="0x1" description="Loop 1 time. Command executes 2 times." />
        <Enum name="LOOP_2" start="0x2" description="Loop 2 times. Command executes 3 times." />
        <Enum name="LOOP_3" start="0x3" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_4" start="0x4" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_5" start="0x5" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_6" start="0x6" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_7" start="0x7" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_8" start="0x8" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_9" start="0x9" description="Loop corresponding number of times. Command executes LOOP+1 times." />
        <Enum name="LOOP_15" start="0xF" description="Loop 15 times. Command executes 16 times." />
      </BitField>
      <BitField start="24" size="4" name="NEXT" description="Next Command Select">
        <Enum name="NEXT_0" start="0" description="No next command defined. Terminate conversions at completion of current command. If lower priority trigger pending, begin command associated with lower priority trigger." />
        <Enum name="NEXT_1" start="0x1" description="Select CMD1 command buffer register as next command." />
        <Enum name="NEXT_2" start="0x2" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_3" start="0x3" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_4" start="0x4" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_5" start="0x5" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_6" start="0x6" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_7" start="0x7" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_8" start="0x8" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_9" start="0x9" description="Select corresponding CMD command buffer register as next command" />
        <Enum name="NEXT_15" start="0xF" description="Select CMD15 command buffer register as next command." />
      </BitField>
    </Register>
    <Register start="+0x200+0" size="4" name="CV1" access="Read/Write" description="Compare Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CVL" description="Compare Value Low." />
      <BitField start="16" size="16" name="CVH" description="Compare Value High." />
    </Register>
    <Register start="+0x200+4" size="4" name="CV2" access="Read/Write" description="Compare Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CVL" description="Compare Value Low." />
      <BitField start="16" size="16" name="CVH" description="Compare Value High." />
    </Register>
    <Register start="+0x200+8" size="4" name="CV3" access="Read/Write" description="Compare Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CVL" description="Compare Value Low." />
      <BitField start="16" size="16" name="CVH" description="Compare Value High." />
    </Register>
    <Register start="+0x200+12" size="4" name="CV4" access="Read/Write" description="Compare Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CVL" description="Compare Value Low." />
      <BitField start="16" size="16" name="CVH" description="Compare Value High." />
    </Register>
    <Register start="+0x300" size="4" name="RESFIFO" access="ReadOnly" description="LPADC Data Result FIFO Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="D" description="Data result" />
      <BitField start="16" size="2" name="TSRC" description="Trigger Source">
        <Enum name="TSRC_0" start="0" description="Trigger source 0 initiated this conversion." />
        <Enum name="TSRC_1" start="0x1" description="Trigger source 1 initiated this conversion." />
        <Enum name="TSRC_2" start="0x2" description="Trigger source 2 initiated this conversion." />
        <Enum name="TSRC_3" start="0x3" description="Trigger source 3 initiated this conversion." />
      </BitField>
      <BitField start="20" size="4" name="LOOPCNT" description="Loop count value">
        <Enum name="LOOPCNT_0" start="0" description="Result is from initial conversion in command." />
        <Enum name="LOOPCNT_1" start="0x1" description="Result is from second conversion in command." />
        <Enum name="LOOPCNT_2" start="0x2" description="Result is from LOOPCNT+1 conversion in command." />
        <Enum name="LOOPCNT_3" start="0x3" description="Result is from LOOPCNT+1 conversion in command." />
        <Enum name="LOOPCNT_4" start="0x4" description="Result is from LOOPCNT+1 conversion in command." />
        <Enum name="LOOPCNT_5" start="0x5" description="Result is from LOOPCNT+1 conversion in command." />
        <Enum name="LOOPCNT_6" start="0x6" description="Result is from LOOPCNT+1 conversion in command." />
        <Enum name="LOOPCNT_7" start="0x7" description="Result is from LOOPCNT+1 conversion in command." />
        <Enum name="LOOPCNT_8" start="0x8" description="Result is from LOOPCNT+1 conversion in command." />
        <Enum name="LOOPCNT_9" start="0x9" description="Result is from LOOPCNT+1 conversion in command." />
        <Enum name="LOOPCNT_15" start="0xF" description="Result is from 16th conversion in command." />
      </BitField>
      <BitField start="24" size="4" name="CMDSRC" description="Command Buffer Source">
        <Enum name="CMDSRC_0" start="0" description="Not a valid value CMDSRC value for a dataword in RESFIFO. 0x0 is only found in initial FIFO state prior to an ADC conversion result dataword being stored to a RESFIFO buffer." />
        <Enum name="CMDSRC_1" start="0x1" description="CMD1 buffer used as control settings for this conversion." />
        <Enum name="CMDSRC_2" start="0x2" description="Corresponding command buffer used as control settings for this conversion." />
        <Enum name="CMDSRC_3" start="0x3" description="Corresponding command buffer used as control settings for this conversion." />
        <Enum name="CMDSRC_4" start="0x4" description="Corresponding command buffer used as control settings for this conversion." />
        <Enum name="CMDSRC_5" start="0x5" description="Corresponding command buffer used as control settings for this conversion." />
        <Enum name="CMDSRC_6" start="0x6" description="Corresponding command buffer used as control settings for this conversion." />
        <Enum name="CMDSRC_7" start="0x7" description="Corresponding command buffer used as control settings for this conversion." />
        <Enum name="CMDSRC_8" start="0x8" description="Corresponding command buffer used as control settings for this conversion." />
        <Enum name="CMDSRC_9" start="0x9" description="Corresponding command buffer used as control settings for this conversion." />
        <Enum name="CMDSRC_15" start="0xF" description="CMD15 buffer used as control settings for this conversion." />
      </BitField>
      <BitField start="31" size="1" name="VALID" description="FIFO entry is valid">
        <Enum name="VALID_0" start="0" description="FIFO is empty. Discard any read from RESFIFO." />
        <Enum name="VALID_1" start="0x1" description="FIFO record read from RESFIFO is valid." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPCMP0" start="0x4004B000" description="LPCMP">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Specification Number">
        <Enum name="FEATURE_1" start="0x1" description="Round robin feature" />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number. This read only field returns the minor version number for the module specification." />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number. This read only field returns the major version number for the module specification." />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DAC_RES" description="DAC resolution">
        <Enum name="DAC_RES_0" start="0" description="4 bit DAC" />
        <Enum name="DAC_RES_1" start="0x1" description="6 bit DAC" />
        <Enum name="DAC_RES_2" start="0x2" description="8 bit DAC" />
        <Enum name="DAC_RES_3" start="0x3" description="10 bit DAC" />
        <Enum name="DAC_RES_4" start="0x4" description="12 bit DAC" />
        <Enum name="DAC_RES_5" start="0x5" description="14 bit DAC" />
        <Enum name="DAC_RES_6" start="0x6" description="16 bit DAC" />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="CCR0" access="Read/Write" description="Comparator Control Register 0" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMP_EN" description="Comparator Module Enable">
        <Enum name="CMP_EN_0" start="0" description="Analog Comparator is disabled." />
        <Enum name="CMP_EN_1" start="0x1" description="Analog Comparator is enabled." />
      </BitField>
      <BitField start="1" size="1" name="CMP_STOP_EN" description="Comparator Module STOP Mode Enable">
        <Enum name="CMP_STOP_EN_0" start="0" description="Comparator is disabled in STOP modes regardless of CMP_EN." />
        <Enum name="CMP_STOP_EN_1" start="0x1" description="Comparator is enabled in STOP mode if CMP_EN is active" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="CCR1" access="Read/Write" description="Comparator Control Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WINDOW_EN" description="Windowing Enable">
        <Enum name="WINDOW_EN_0" start="0" description="Windowing mode is not selected." />
        <Enum name="WINDOW_EN_1" start="0x1" description="Windowing mode is selected." />
      </BitField>
      <BitField start="1" size="1" name="SAMPLE_EN" description="Sample Enable">
        <Enum name="SAMPLE_EN_0" start="0" description="Sampling mode is not selected." />
        <Enum name="SAMPLE_EN_1" start="0x1" description="Sampling mode is selected." />
      </BitField>
      <BitField start="2" size="1" name="DMA_EN" description="DMA Enable">
        <Enum name="DMA_EN_0" start="0" description="DMA is disabled." />
        <Enum name="DMA_EN_1" start="0x1" description="DMA is enabled." />
      </BitField>
      <BitField start="3" size="1" name="COUT_INV" description="Comparator invert">
        <Enum name="COUT_INV_0" start="0" description="Does not invert the comparator output." />
        <Enum name="COUT_INV_1" start="0x1" description="Inverts the comparator output." />
      </BitField>
      <BitField start="4" size="1" name="COUT_SEL" description="Comparator Output Select">
        <Enum name="COUT_SEL_0" start="0" description="Set CMPO to equal COUT (filtered comparator output)." />
        <Enum name="COUT_SEL_1" start="0x1" description="Set CMPO to equal COUTA (unfiltered comparator output)." />
      </BitField>
      <BitField start="5" size="1" name="COUT_PEN" description="Comparator Output Pin Enable">
        <Enum name="COUT_PEN_0" start="0" description="When COUT_PEN is 0, the comparator output (after window/filter settings dependent on software configuration) is not available to a packaged pin." />
        <Enum name="COUT_PEN_1" start="0x1" description="When COUT_PEN is 1, and if the software has configured the comparator to own a packaged pin, the comparator output is available in a packaged pin." />
      </BitField>
      <BitField start="16" size="3" name="FILT_CNT" description="Filter Sample Count">
        <Enum name="FILT_CNT_0" start="0" description="Filter is disabled. If SAMPLE_EN = 1, then COUT is a logic zero (this is not a legal state in , and is not recommended). If SAMPLE_EN = 0, COUT = COUTA." />
        <Enum name="FILT_CNT_1" start="0x1" description="1 consecutive sample must agree (comparator output is simply sampled)." />
        <Enum name="FILT_CNT_2" start="0x2" description="2 consecutive samples must agree." />
        <Enum name="FILT_CNT_3" start="0x3" description="3 consecutive samples must agree." />
        <Enum name="FILT_CNT_4" start="0x4" description="4 consecutive samples must agree." />
        <Enum name="FILT_CNT_5" start="0x5" description="5 consecutive samples must agree." />
        <Enum name="FILT_CNT_6" start="0x6" description="6 consecutive samples must agree." />
        <Enum name="FILT_CNT_7" start="0x7" description="7 consecutive samples must agree." />
      </BitField>
      <BitField start="24" size="8" name="FILT_PER" description="Filter Sample Period" />
    </Register>
    <Register start="+0x10" size="4" name="CCR2" access="Read/Write" description="Comparator Control Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMP_HPMD" description="CMP High Power Mode Select">
        <Enum name="CMP_HPMD_0" start="0" description="Low speed comparison mode is selected.(when CMP_NPMD is 0)" />
        <Enum name="CMP_HPMD_1" start="0x1" description="High speed comparison mode is selected.(when CMP_NPMD is 0)" />
      </BitField>
      <BitField start="1" size="1" name="CMP_NPMD" description="CMP Nano Power Mode Select">
        <Enum name="CMP_NPMD_0" start="0" description="Nano Power Comparator is not enabled (mode is determined by CMP_HPMD)" />
        <Enum name="CMP_NPMD_1" start="0x1" description="Nano Power Comparator is enabled" />
      </BitField>
      <BitField start="4" size="2" name="HYSTCTR" description="Comparator hard block hysteresis control. See chip data sheet to get the actual hystersis value with each level">
        <Enum name="HYSTCTR_0" start="0" description="The hard block output has level 0 hysteresis internally." />
        <Enum name="HYSTCTR_1" start="0x1" description="The hard block output has level 1 hysteresis internally." />
        <Enum name="HYSTCTR_2" start="0x2" description="The hard block output has level 2 hysteresis internally." />
        <Enum name="HYSTCTR_3" start="0x3" description="The hard block output has level 3 hysteresis internally." />
      </BitField>
      <BitField start="16" size="3" name="PSEL" description="Plus Input MUX Control">
        <Enum name="PSEL_0" start="0" description="Input 0" />
        <Enum name="PSEL_1" start="0x1" description="Input 1" />
        <Enum name="PSEL_2" start="0x2" description="Input 2" />
        <Enum name="PSEL_3" start="0x3" description="Input 3" />
        <Enum name="PSEL_4" start="0x4" description="Input 4" />
        <Enum name="PSEL_5" start="0x5" description="Input 5" />
        <Enum name="PSEL_6" start="0x6" description="Input 6" />
        <Enum name="PSEL_7" start="0x7" description="Internal DAC output" />
      </BitField>
      <BitField start="20" size="3" name="MSEL" description="Minus Input MUX Control">
        <Enum name="MSEL_0" start="0" description="Input 0" />
        <Enum name="MSEL_1" start="0x1" description="Input 1" />
        <Enum name="MSEL_2" start="0x2" description="Input 2" />
        <Enum name="MSEL_3" start="0x3" description="Input 3" />
        <Enum name="MSEL_4" start="0x4" description="Input 4" />
        <Enum name="MSEL_5" start="0x5" description="Input 5" />
        <Enum name="MSEL_6" start="0x6" description="Input 6" />
        <Enum name="MSEL_7" start="0x7" description="Internal DAC output" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="DCR" access="Read/Write" description="DAC Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAC_EN" description="DAC Enable">
        <Enum name="DAC_EN_0" start="0" description="DAC is disabled." />
        <Enum name="DAC_EN_1" start="0x1" description="DAC is enabled." />
      </BitField>
      <BitField start="1" size="1" name="DAC_HPMD" description="DAC High Power Mode Select">
        <Enum name="DAC_HPMD_0" start="0" description="DAC high power mode is not enabled." />
        <Enum name="DAC_HPMD_1" start="0x1" description="DAC high power mode is enabled." />
      </BitField>
      <BitField start="8" size="1" name="VRSEL" description="Supply Voltage Reference Source Select">
        <Enum name="VRSEL_0" start="0" description="vrefh_int is selected as resistor ladder network supply reference Vin." />
        <Enum name="VRSEL_1" start="0x1" description="vrefh_ext is selected as resistor ladder network supply reference Vin." />
      </BitField>
      <BitField start="16" size="6" name="DAC_DATA" description="DAC Output Voltage Select" />
    </Register>
    <Register start="+0x1C" size="4" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CFR_IE" description="Comparator Flag Rising Interrupt Enable">
        <Enum name="CFR_IE_0" start="0" description="CFR interrupt is disabled." />
        <Enum name="CFR_IE_1" start="0x1" description="CFR interrupt is enabled." />
      </BitField>
      <BitField start="1" size="1" name="CFF_IE" description="Comparator Flag Falling Interrupt Enable">
        <Enum name="CFF_IE_0" start="0" description="CFF interrupt is disabled." />
        <Enum name="CFF_IE_1" start="0x1" description="CFF interrupt is enabled." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="CSR" access="Read/Write" description="Comparator Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CFR" description="Analog Comparator Flag Rising">
        <Enum name="CFR_0" start="0" description="A rising edge has not been detected on COUT." />
        <Enum name="CFR_1" start="0x1" description="A rising edge on COUT has occurred." />
      </BitField>
      <BitField start="1" size="1" name="CFF" description="Analog Comparator Flag Falling">
        <Enum name="CFF_0" start="0" description="A falling edge has not been detected on COUT." />
        <Enum name="CFF_1" start="0x1" description="A falling edge on COUT has occurred." />
      </BitField>
      <BitField start="8" size="1" name="COUT" description="Analog Comparator Output" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPCMP1" start="0x41038000" description="LPCMP">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Specification Number">
        <Enum name="FEATURE_1" start="0x1" description="Round robin feature" />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number. This read only field returns the minor version number for the module specification." />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number. This read only field returns the major version number for the module specification." />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DAC_RES" description="DAC resolution">
        <Enum name="DAC_RES_0" start="0" description="4 bit DAC" />
        <Enum name="DAC_RES_1" start="0x1" description="6 bit DAC" />
        <Enum name="DAC_RES_2" start="0x2" description="8 bit DAC" />
        <Enum name="DAC_RES_3" start="0x3" description="10 bit DAC" />
        <Enum name="DAC_RES_4" start="0x4" description="12 bit DAC" />
        <Enum name="DAC_RES_5" start="0x5" description="14 bit DAC" />
        <Enum name="DAC_RES_6" start="0x6" description="16 bit DAC" />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="CCR0" access="Read/Write" description="Comparator Control Register 0" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMP_EN" description="Comparator Module Enable">
        <Enum name="CMP_EN_0" start="0" description="Analog Comparator is disabled." />
        <Enum name="CMP_EN_1" start="0x1" description="Analog Comparator is enabled." />
      </BitField>
      <BitField start="1" size="1" name="CMP_STOP_EN" description="Comparator Module STOP Mode Enable">
        <Enum name="CMP_STOP_EN_0" start="0" description="Comparator is disabled in STOP modes regardless of CMP_EN." />
        <Enum name="CMP_STOP_EN_1" start="0x1" description="Comparator is enabled in STOP mode if CMP_EN is active" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="CCR1" access="Read/Write" description="Comparator Control Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WINDOW_EN" description="Windowing Enable">
        <Enum name="WINDOW_EN_0" start="0" description="Windowing mode is not selected." />
        <Enum name="WINDOW_EN_1" start="0x1" description="Windowing mode is selected." />
      </BitField>
      <BitField start="1" size="1" name="SAMPLE_EN" description="Sample Enable">
        <Enum name="SAMPLE_EN_0" start="0" description="Sampling mode is not selected." />
        <Enum name="SAMPLE_EN_1" start="0x1" description="Sampling mode is selected." />
      </BitField>
      <BitField start="2" size="1" name="DMA_EN" description="DMA Enable">
        <Enum name="DMA_EN_0" start="0" description="DMA is disabled." />
        <Enum name="DMA_EN_1" start="0x1" description="DMA is enabled." />
      </BitField>
      <BitField start="3" size="1" name="COUT_INV" description="Comparator invert">
        <Enum name="COUT_INV_0" start="0" description="Does not invert the comparator output." />
        <Enum name="COUT_INV_1" start="0x1" description="Inverts the comparator output." />
      </BitField>
      <BitField start="4" size="1" name="COUT_SEL" description="Comparator Output Select">
        <Enum name="COUT_SEL_0" start="0" description="Set CMPO to equal COUT (filtered comparator output)." />
        <Enum name="COUT_SEL_1" start="0x1" description="Set CMPO to equal COUTA (unfiltered comparator output)." />
      </BitField>
      <BitField start="5" size="1" name="COUT_PEN" description="Comparator Output Pin Enable">
        <Enum name="COUT_PEN_0" start="0" description="When COUT_PEN is 0, the comparator output (after window/filter settings dependent on software configuration) is not available to a packaged pin." />
        <Enum name="COUT_PEN_1" start="0x1" description="When COUT_PEN is 1, and if the software has configured the comparator to own a packaged pin, the comparator output is available in a packaged pin." />
      </BitField>
      <BitField start="16" size="3" name="FILT_CNT" description="Filter Sample Count">
        <Enum name="FILT_CNT_0" start="0" description="Filter is disabled. If SAMPLE_EN = 1, then COUT is a logic zero (this is not a legal state in , and is not recommended). If SAMPLE_EN = 0, COUT = COUTA." />
        <Enum name="FILT_CNT_1" start="0x1" description="1 consecutive sample must agree (comparator output is simply sampled)." />
        <Enum name="FILT_CNT_2" start="0x2" description="2 consecutive samples must agree." />
        <Enum name="FILT_CNT_3" start="0x3" description="3 consecutive samples must agree." />
        <Enum name="FILT_CNT_4" start="0x4" description="4 consecutive samples must agree." />
        <Enum name="FILT_CNT_5" start="0x5" description="5 consecutive samples must agree." />
        <Enum name="FILT_CNT_6" start="0x6" description="6 consecutive samples must agree." />
        <Enum name="FILT_CNT_7" start="0x7" description="7 consecutive samples must agree." />
      </BitField>
      <BitField start="24" size="8" name="FILT_PER" description="Filter Sample Period" />
    </Register>
    <Register start="+0x10" size="4" name="CCR2" access="Read/Write" description="Comparator Control Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMP_HPMD" description="CMP High Power Mode Select">
        <Enum name="CMP_HPMD_0" start="0" description="Low speed comparison mode is selected.(when CMP_NPMD is 0)" />
        <Enum name="CMP_HPMD_1" start="0x1" description="High speed comparison mode is selected.(when CMP_NPMD is 0)" />
      </BitField>
      <BitField start="1" size="1" name="CMP_NPMD" description="CMP Nano Power Mode Select">
        <Enum name="CMP_NPMD_0" start="0" description="Nano Power Comparator is not enabled (mode is determined by CMP_HPMD)" />
        <Enum name="CMP_NPMD_1" start="0x1" description="Nano Power Comparator is enabled" />
      </BitField>
      <BitField start="4" size="2" name="HYSTCTR" description="Comparator hard block hysteresis control. See chip data sheet to get the actual hystersis value with each level">
        <Enum name="HYSTCTR_0" start="0" description="The hard block output has level 0 hysteresis internally." />
        <Enum name="HYSTCTR_1" start="0x1" description="The hard block output has level 1 hysteresis internally." />
        <Enum name="HYSTCTR_2" start="0x2" description="The hard block output has level 2 hysteresis internally." />
        <Enum name="HYSTCTR_3" start="0x3" description="The hard block output has level 3 hysteresis internally." />
      </BitField>
      <BitField start="16" size="3" name="PSEL" description="Plus Input MUX Control">
        <Enum name="PSEL_0" start="0" description="Input 0" />
        <Enum name="PSEL_1" start="0x1" description="Input 1" />
        <Enum name="PSEL_2" start="0x2" description="Input 2" />
        <Enum name="PSEL_3" start="0x3" description="Input 3" />
        <Enum name="PSEL_4" start="0x4" description="Input 4" />
        <Enum name="PSEL_5" start="0x5" description="Input 5" />
        <Enum name="PSEL_6" start="0x6" description="Input 6" />
        <Enum name="PSEL_7" start="0x7" description="Internal DAC output" />
      </BitField>
      <BitField start="20" size="3" name="MSEL" description="Minus Input MUX Control">
        <Enum name="MSEL_0" start="0" description="Input 0" />
        <Enum name="MSEL_1" start="0x1" description="Input 1" />
        <Enum name="MSEL_2" start="0x2" description="Input 2" />
        <Enum name="MSEL_3" start="0x3" description="Input 3" />
        <Enum name="MSEL_4" start="0x4" description="Input 4" />
        <Enum name="MSEL_5" start="0x5" description="Input 5" />
        <Enum name="MSEL_6" start="0x6" description="Input 6" />
        <Enum name="MSEL_7" start="0x7" description="Internal DAC output" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="DCR" access="Read/Write" description="DAC Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAC_EN" description="DAC Enable">
        <Enum name="DAC_EN_0" start="0" description="DAC is disabled." />
        <Enum name="DAC_EN_1" start="0x1" description="DAC is enabled." />
      </BitField>
      <BitField start="1" size="1" name="DAC_HPMD" description="DAC High Power Mode Select">
        <Enum name="DAC_HPMD_0" start="0" description="DAC high power mode is not enabled." />
        <Enum name="DAC_HPMD_1" start="0x1" description="DAC high power mode is enabled." />
      </BitField>
      <BitField start="8" size="1" name="VRSEL" description="Supply Voltage Reference Source Select">
        <Enum name="VRSEL_0" start="0" description="vrefh_int is selected as resistor ladder network supply reference Vin." />
        <Enum name="VRSEL_1" start="0x1" description="vrefh_ext is selected as resistor ladder network supply reference Vin." />
      </BitField>
      <BitField start="16" size="6" name="DAC_DATA" description="DAC Output Voltage Select" />
    </Register>
    <Register start="+0x1C" size="4" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CFR_IE" description="Comparator Flag Rising Interrupt Enable">
        <Enum name="CFR_IE_0" start="0" description="CFR interrupt is disabled." />
        <Enum name="CFR_IE_1" start="0x1" description="CFR interrupt is enabled." />
      </BitField>
      <BitField start="1" size="1" name="CFF_IE" description="Comparator Flag Falling Interrupt Enable">
        <Enum name="CFF_IE_0" start="0" description="CFF interrupt is disabled." />
        <Enum name="CFF_IE_1" start="0x1" description="CFF interrupt is enabled." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="CSR" access="Read/Write" description="Comparator Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CFR" description="Analog Comparator Flag Rising">
        <Enum name="CFR_0" start="0" description="A rising edge has not been detected on COUT." />
        <Enum name="CFR_1" start="0x1" description="A rising edge on COUT has occurred." />
      </BitField>
      <BitField start="1" size="1" name="CFF" description="Analog Comparator Flag Falling">
        <Enum name="CFF_0" start="0" description="A falling edge has not been detected on COUT." />
        <Enum name="CFF_1" start="0x1" description="A falling edge on COUT has occurred." />
      </BitField>
      <BitField start="8" size="1" name="COUT" description="Analog Comparator Output" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPDAC0" start="0x4004C000" description="LPDAC">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version Identifier Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Identification Number" />
      <BitField start="16" size="8" name="MINOR" description="Minor version number" />
      <BitField start="24" size="8" name="MAJOR" description="Major version number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x3" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="FIFOSZ" description="FIFO size">
        <Enum name="FIFOSZ_1" start="0x1" description="FIFO depth is 4" />
        <Enum name="FIFOSZ_2" start="0x2" description="FIFO depth is 8" />
        <Enum name="FIFOSZ_3" start="0x3" description="FIFO depth is 16" />
        <Enum name="FIFOSZ_4" start="0x4" description="FIFO depth is 32" />
        <Enum name="FIFOSZ_5" start="0x5" description="FIFO depth is 64" />
        <Enum name="FIFOSZ_6" start="0x6" description="FIFO depth is 128" />
        <Enum name="FIFOSZ_7" start="0x7" description="FIFO depth is 256" />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="DATA" access="Read/Write" description="DAC Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DATA" description="In FIFO mode or swing back mode, this is the FIFO data entry. In buffer mode, write to this field will push the data to analog without trigger support. This field is write only and always read zero." />
    </Register>
    <Register start="+0xC" size="4" name="GCR" access="Read/Write" description="DAC Global Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DACEN" description="DAC Enable">
        <Enum name="DACEN_0" start="0" description="The DAC system is disabled." />
        <Enum name="DACEN_1" start="0x1" description="The DAC system is enabled." />
      </BitField>
      <BitField start="1" size="1" name="DACRFS" description="DAC Reference Select">
        <Enum name="DACRFS_0" start="0" description="The DAC selects VREFH_INT as the reference voltage." />
        <Enum name="DACRFS_1" start="0x1" description="The DAC selects VREFH_EXT as the reference voltage." />
      </BitField>
      <BitField start="2" size="1" name="LPEN" description="Low Power Enable">
        <Enum name="LPEN_0" start="0" description="High-Power mode" />
        <Enum name="LPEN_1" start="0x1" description="Low-Power mode" />
      </BitField>
      <BitField start="3" size="1" name="FIFOEN" description="FIFO Enable">
        <Enum name="FIFOEN_0" start="0" description="FIFO mode is disabled and buffer mode is enabled. Any data written to DATA[DATA] goes to buffer then goes to conversion." />
        <Enum name="FIFOEN_1" start="0x1" description="FIFO mode is enabled. Data will be first read from FIFO to buffer then goes to conversion" />
      </BitField>
      <BitField start="4" size="1" name="SWMD" description="Swing Back Mode">
        <Enum name="SWMD_0" start="0" description="Swing back mode disable" />
        <Enum name="SWMD_1" start="0x1" description="Swing back mode enable" />
      </BitField>
      <BitField start="5" size="1" name="TRGSEL" description="DAC Trigger Select">
        <Enum name="TRGSEL_0" start="0" description="The DAC hardware trigger is selected." />
        <Enum name="TRGSEL_1" start="0x1" description="The DAC software trigger is selected." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="FCR" access="Read/Write" description="DAC FIFO Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="WML" description="Watermark Level" />
    </Register>
    <Register start="+0x14" size="4" name="FPR" access="ReadOnly" description="DAC FIFO Pointer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="FIFO_RPT" description="FIFO Read Pointer" />
      <BitField start="16" size="4" name="FIFO_WPT" description="FIFO Write Pointer" />
    </Register>
    <Register start="+0x18" size="4" name="FSR" access="Read/Write" description="FIFO Status Register" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FULL" description="FIFO Full Flag">
        <Enum name="FULL_0" start="0" description="FIFO is not full" />
        <Enum name="FULL_1" start="0x1" description="FIFO is full" />
      </BitField>
      <BitField start="1" size="1" name="EMPTY" description="FIFO Empty Flag">
        <Enum name="EMPTY_0" start="0" description="FIFO is not empty" />
        <Enum name="EMPTY_1" start="0x1" description="FIFO is empty" />
      </BitField>
      <BitField start="2" size="1" name="WM" description="FIFO Watermark Status Flag">
        <Enum name="WM_0" start="0" description="Data in FIFO is more than watermark level" />
        <Enum name="WM_1" start="0x1" description="Data in FIFO is less than or equal to watermark level" />
      </BitField>
      <BitField start="3" size="1" name="SWBK" description="Swing Back One Cycle Complete Flag">
        <Enum name="SWBK_0" start="0" description="No swing back cycle has completed since the last time the flag was cleared." />
        <Enum name="SWBK_1" start="0x1" description="At least one swing back cycle has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="6" size="1" name="OF" description="FIFO Overflow Flag">
        <Enum name="OF_0" start="0" description="No overflow has occurred since the last time the flag was cleared." />
        <Enum name="OF_1" start="0x1" description="At least one FIFO overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="7" size="1" name="UF" description="FIFO Underflow Flag">
        <Enum name="UF_0" start="0" description="No underflow has occurred since the last time the flag was cleared." />
        <Enum name="UF_1" start="0x1" description="At least one trigger underflow has occurred since the last time the flag was cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="IER" access="Read/Write" description="DAC Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FULL_IE" description="FIFO Full Interrupt Enable">
        <Enum name="FULL_IE_0" start="0" description="FIFO Full interrupt is disabled." />
        <Enum name="FULL_IE_1" start="0x1" description="FIFO Full interrupt is enabled." />
      </BitField>
      <BitField start="1" size="1" name="EMPTY_IE" description="FIFO Empty Interrupt Enable">
        <Enum name="EMPTY_IE_0" start="0" description="FIFO Empty interrupt is disabled." />
        <Enum name="EMPTY_IE_1" start="0x1" description="FIFO Empty interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="WM_IE" description="FIFO Watermark Interrupt Enable">
        <Enum name="WM_IE_0" start="0" description="Watermark interrupt is disabled." />
        <Enum name="WM_IE_1" start="0x1" description="Watermark interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="SWBK_IE" description="Swing back One Cycle Complete Interrupt Enable">
        <Enum name="SWBK_IE_0" start="0" description="Swing back one time complete interrupt is disabled." />
        <Enum name="SWBK_IE_1" start="0x1" description="Swing back one time complete interrupt is enabled." />
      </BitField>
      <BitField start="6" size="1" name="OF_IE" description="FIFO Overflow Interrupt Enable">
        <Enum name="OF_IE_0" start="0" description="Overflow interrupt is disabled" />
        <Enum name="OF_IE_1" start="0x1" description="Overflow interrupt is enabled." />
      </BitField>
      <BitField start="7" size="1" name="UF_IE" description="FIFO Underflow Interrupt Enable">
        <Enum name="UF_IE_0" start="0" description="Underflow interrupt is disabled." />
        <Enum name="UF_IE_1" start="0x1" description="Underflow interrupt is enabled." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="DER" access="Read/Write" description="DAC DMA Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="EMPTY_DMAEN" description="FIFO Empty DMA Enable">
        <Enum name="EMPTY_DMAEN_0" start="0" description="FIFO Empty DMA request is disabled." />
        <Enum name="EMPTY_DMAEN_1" start="0x1" description="FIFO Empty DMA request is enabled." />
      </BitField>
      <BitField start="2" size="1" name="WM_DMAEN" description="FIFO Watermark DMA Enable">
        <Enum name="WM_DMAEN_0" start="0" description="Watermark DMA request is disabled." />
        <Enum name="WM_DMAEN_1" start="0x1" description="Watermark DMA request is enabled." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="RCR" access="Read/Write" description="DAC Reset Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWRST" description="Software Reset">
        <Enum name="SWRST_0" start="0" description="No effect" />
        <Enum name="SWRST_1" start="0x1" description="Software reset" />
      </BitField>
      <BitField start="1" size="1" name="FIFORST" description="FIFO Reset">
        <Enum name="FIFORST_0" start="0" description="No effect" />
        <Enum name="FIFORST_1" start="0x1" description="FIFO reset" />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="TCR" access="Read/Write" description="DAC Trigger Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWTRG" description="Software Trigger">
        <Enum name="SWTRG_0" start="0" description="The DAC soft trigger is not valid." />
        <Enum name="SWTRG_1" start="0x1" description="The DAC soft trigger is valid." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="VREF" start="0x4004D000" description="VREF">
    <Register start="+0" size="1" name="TRM" access="Read/Write" description="VREF Trim Register" reset_value="0" reset_mask="0x40">
      <BitField start="0" size="6" name="TRIM" description="Trim bits">
        <Enum name="TRIM_0" start="0" description="Min" />
        <Enum name="TRIM_63" start="0x3F" description="Max" />
      </BitField>
      <BitField start="6" size="1" name="CHOPEN" description="Chop oscillator enable. When set, the internal chopping operation is enabled and the internal analog offset will be minimized.">
        <Enum name="CHOPEN_0" start="0" description="Chop oscillator is disabled." />
        <Enum name="CHOPEN_1" start="0x1" description="Chop oscillator is enabled." />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="SC" access="Read/Write" description="VREF Status and Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="MODE_LV" description="Buffer Mode selection">
        <Enum name="MODE_LV_0" start="0" description="Bandgap on only, for stabilization and startup" />
        <Enum name="MODE_LV_1" start="0x1" description="High power buffer mode enabled" />
        <Enum name="MODE_LV_2" start="0x2" description="Low-power buffer mode enabled" />
      </BitField>
      <BitField start="2" size="1" name="VREFST" description="Internal Voltage Reference stable">
        <Enum name="VREFST_0" start="0" description="The module is disabled or not stable." />
        <Enum name="VREFST_1" start="0x1" description="The module is stable." />
      </BitField>
      <BitField start="5" size="1" name="ICOMPEN" description="Second order curvature compensation enable">
        <Enum name="ICOMPEN_0" start="0" description="Disabled" />
        <Enum name="ICOMPEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="6" size="1" name="REGEN" description="Regulator enable">
        <Enum name="REGEN_0" start="0" description="Internal 1.75 V regulator is disabled." />
        <Enum name="REGEN_1" start="0x1" description="Internal 1.75 V regulator is enabled." />
      </BitField>
      <BitField start="7" size="1" name="VREFEN" description="Internal Voltage Reference enable">
        <Enum name="VREFEN_0" start="0" description="The module is disabled." />
        <Enum name="VREFEN_1" start="0x1" description="The module is enabled." />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="TRM4" access="Read/Write" description="VREF Trim 2.1V Register" reset_value="0" reset_mask="0xC0">
      <BitField start="0" size="6" name="TRIM2V1" description="VREF 2.1V Trim Bits">
        <Enum name="TRIM2V1_0" start="0" description="Max" />
        <Enum name="TRIM2V1_63" start="0x3F" description="Min" />
      </BitField>
      <BitField start="7" size="1" name="VREF2V1_EN" description="Internal Voltage Reference (2.1V) Enable">
        <Enum name="VREF2V1_EN_0" start="0" description="VREF 2.1V is enabled" />
        <Enum name="VREF2V1_EN_1" start="0x1" description="VREF 2.1V is disabled" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SMC1" start="0x41020000" description="crr_cmc1">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x20000AB" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Specification Number">
        <Enum name="FEATURE_171" start="0xAB" description="Default features supported" />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PWRD_INDPT" description="Power Domains Independent" />
    </Register>
    <Register start="+0x8" size="4" name="PMPROT" access="Read/Write" description="Power Mode Protection register" reset_value="0" reset_mask="0xFFFFFFDC">
      <BitField start="0" size="2" name="AVLLS" description="Allow Very-Low-Leakage Stop Mode">
        <Enum name="AVLLS_0" start="0" description="VLLS mode is not allowed" />
        <Enum name="AVLLS_1" start="0x1" description="VLLS0/1 mode is allowed" />
        <Enum name="AVLLS_2" start="0x2" description="VLLS2/3 mode is allowed" />
        <Enum name="AVLLS_3" start="0x3" description="VLLS0/1/2/3 mode is allowed" />
      </BitField>
      <BitField start="3" size="1" name="ALLS" description="Allow Low-Leakage Stop Mode">
        <Enum name="ALLS_0" start="0" description="LLS is not allowed" />
        <Enum name="ALLS_1" start="0x1" description="LLS is allowed" />
      </BitField>
      <BitField start="5" size="1" name="AVLP" description="Allow Very-Low-Power Modes">
        <Enum name="AVLP_0" start="0" description="VLPR, VLPW, and VLPS are not allowed." />
        <Enum name="AVLP_1" start="0x1" description="VLPR, VLPW, and VLPS are allowed." />
      </BitField>
      <BitField start="7" size="1" name="AHSRUN" description="Allow High Speed Run mode">
        <Enum name="AHSRUN_0" start="0" description="HSRUN is not allowed" />
        <Enum name="AHSRUN_1" start="0x1" description="HSRUN is allowed" />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PMCTRL" access="Read/Write" description="Power Mode Control register" reset_value="0" reset_mask="0xFFFFFCF8">
      <BitField start="0" size="3" name="STOPM" description="Stop Mode Control">
        <Enum name="STOPM_0" start="0" description="Normal Stop (STOP)" />
        <Enum name="STOPM_2" start="0x2" description="Very-Low-Power Stop (VLPS)" />
        <Enum name="STOPM_3" start="0x3" description="Low-Leakage Stop (LLS)" />
        <Enum name="STOPM_4" start="0x4" description="Very-Low-Leakage Stop with SRAM retention(VLLS2/3)" />
        <Enum name="STOPM_6" start="0x6" description="Very-Low-Leakage Stop without SRAM retention (VLLS0/1)" />
      </BitField>
      <BitField start="8" size="2" name="RUNM" description="Run Mode Control">
        <Enum name="RUNM_0" start="0" description="Normal Run mode (RUN)" />
        <Enum name="RUNM_2" start="0x2" description="Very-Low-Power Run mode (VLPR)" />
        <Enum name="RUNM_3" start="0x3" description="High Speed Run mode (HSRUN)" />
      </BitField>
      <BitField start="16" size="2" name="PSTOPO" description="Partial Stop Option">
        <Enum name="PSTOPO_0" start="0" description="STOP - Normal Stop mode" />
        <Enum name="PSTOPO_1" start="0x1" description="PSTOP1 - Partial Stop with system and bus clock disabled" />
        <Enum name="PSTOPO_2" start="0x2" description="PSTOP2 - Partial Stop with system clock disabled and bus clock enabled" />
        <Enum name="PSTOPO_3" start="0x3" description="PSTOP3 - Partial Stop with system clock enabled and bus clock enabled" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PMSTAT" access="Read/Write" description="Power Mode Status register" reset_value="0" reset_mask="0xFFFFFF00">
      <BitField start="0" size="8" name="PMSTAT" description="Power Mode Status">
        <Enum name="PMSTAT_1" start="0x1" description="Current power mode is RUN." />
        <Enum name="PMSTAT_2" start="0x2" description="Current power mode is any STOP mode." />
        <Enum name="PMSTAT_4" start="0x4" description="Current power mode is VLPR." />
        <Enum name="PMSTAT_128" start="0x80" description="Current power mode is HSRUN" />
      </BitField>
      <BitField start="24" size="8" name="STOPSTAT" description="Stop Entry Status" />
    </Register>
    <Register start="+0x20" size="4" name="SRS" access="ReadOnly" description="System Reset Status" reset_value="0x6" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WAKEUP" description="Wakeup Reset">
        <Enum name="WAKEUP_0" start="0" description="Reset not generated by wakeup from VLLS mode." />
        <Enum name="WAKEUP_1" start="0x1" description="Reset generated by wakeup from VLLS mode." />
      </BitField>
      <BitField start="1" size="1" name="POR" description="POR Reset">
        <Enum name="POR_0" start="0" description="Reset not generated by POR." />
        <Enum name="POR_1" start="0x1" description="Reset generated by POR." />
      </BitField>
      <BitField start="2" size="1" name="LVD" description="LVD Reset">
        <Enum name="LVD_0" start="0" description="Reset not generated by LVD." />
        <Enum name="LVD_1" start="0x1" description="Reset generated by LVD." />
      </BitField>
      <BitField start="3" size="1" name="HVD" description="HVD Reset">
        <Enum name="HVD_0" start="0" description="Reset not generated by HVD." />
        <Enum name="HVD_1" start="0x1" description="Reset generated by HVD." />
      </BitField>
      <BitField start="4" size="1" name="WARM" description="Warm Reset">
        <Enum name="WARM_0" start="0" description="Reset not generated by Warm Reset source." />
        <Enum name="WARM_1" start="0x1" description="Reset generated by Warm Reset source." />
      </BitField>
      <BitField start="5" size="1" name="FATAL" description="Fatal Reset">
        <Enum name="FATAL_0" start="0" description="Reset was not generated by a fatal reset source." />
        <Enum name="FATAL_1" start="0x1" description="Reset was generated by a fatal reset source." />
      </BitField>
      <BitField start="7" size="1" name="CORE" description="Core Reset">
        <Enum name="CORE_0" start="0" description="Reset source was not core only reset." />
        <Enum name="CORE_1" start="0x1" description="Reset source was core reset and reset the core only." />
      </BitField>
      <BitField start="8" size="1" name="PIN" description="Pin Reset">
        <Enum name="PIN_0" start="0" description="Reset was not generated from the assertion of RESET_B pin." />
        <Enum name="PIN_1" start="0x1" description="Reset was generated from the assertion of RESET_B pin." />
      </BitField>
      <BitField start="9" size="1" name="MDM" description="MDM Reset">
        <Enum name="MDM_0" start="0" description="Reset was not generated from the MDM reset request." />
        <Enum name="MDM_1" start="0x1" description="Reset was generated from the MDM reset request." />
      </BitField>
      <BitField start="10" size="1" name="RSTACK" description="Reset Timeout">
        <Enum name="RSTACK_0" start="0" description="Reset not generated from Reset Controller Timeout." />
        <Enum name="RSTACK_1" start="0x1" description="Reset generated from Reset Controller Timeout." />
      </BitField>
      <BitField start="11" size="1" name="STOPACK" description="Stop Timeout Reset">
        <Enum name="STOPACK_0" start="0" description="Reset not generated by Stop Controller Timeout." />
        <Enum name="STOPACK_1" start="0x1" description="Reset generated by Stop Controller Timeout." />
      </BitField>
      <BitField start="12" size="1" name="SCG" description="SCG Reset">
        <Enum name="SCG_0" start="0" description="Reset is not generated from an SCG loss of lock or loss of clock." />
        <Enum name="SCG_1" start="0x1" description="Reset is generated from an SCG loss of lock or loss of clock." />
      </BitField>
      <BitField start="13" size="1" name="WDOG" description="Watchdog Reset">
        <Enum name="WDOG_0" start="0" description="Reset is not generated from the WatchDog timeout." />
        <Enum name="WDOG_1" start="0x1" description="Reset is generated from the WatchDog timeout." />
      </BitField>
      <BitField start="14" size="1" name="SW" description="Software Reset">
        <Enum name="SW_0" start="0" description="Reset not generated by software request from core." />
        <Enum name="SW_1" start="0x1" description="Reset generated by software request from core." />
      </BitField>
      <BitField start="15" size="1" name="LOCKUP" description="Lockup Reset">
        <Enum name="LOCKUP_0" start="0" description="Reset not generated by core lockup or exception." />
        <Enum name="LOCKUP_1" start="0x1" description="Reset generated by core lockup or exception." />
      </BitField>
      <BitField start="16" size="1" name="CORE0" description="Core0 System Reset">
        <Enum name="CORE0_0" start="0" description="Reset not generated from Core0 system reset source." />
        <Enum name="CORE0_1" start="0x1" description="Reset generated from Core0 system reset source." />
      </BitField>
      <BitField start="28" size="1" name="JTAG" description="JTAG System Reset">
        <Enum name="JTAG_0" start="0" description="Reset not generated by JTAG system reset." />
        <Enum name="JTAG_1" start="0x1" description="Reset generated by JTAG system reset." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="SSRS" access="Read/Write" description="Sticky System Reset Status" reset_value="0x6" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WAKEUP" description="Wakeup Reset">
        <Enum name="WAKEUP_0" start="0" description="Reset not generated by wakeup from VLLS mode." />
        <Enum name="WAKEUP_1" start="0x1" description="Reset generated by wakeup from VLLS mode." />
      </BitField>
      <BitField start="1" size="1" name="POR" description="POR Reset">
        <Enum name="POR_0" start="0" description="Reset not generated by POR." />
        <Enum name="POR_1" start="0x1" description="Reset generated by POR." />
      </BitField>
      <BitField start="2" size="1" name="LVD" description="LVD Reset">
        <Enum name="LVD_0" start="0" description="Reset not generated by LVD." />
        <Enum name="LVD_1" start="0x1" description="Reset generated by LVD." />
      </BitField>
      <BitField start="3" size="1" name="HVD" description="HVD Reset">
        <Enum name="HVD_0" start="0" description="Reset not generated by HVD." />
        <Enum name="HVD_1" start="0x1" description="Reset generated by HVD." />
      </BitField>
      <BitField start="4" size="1" name="WARM" description="Warm Reset">
        <Enum name="WARM_0" start="0" description="Reset not generated by system reset source." />
        <Enum name="WARM_1" start="0x1" description="Reset generated by system reset source." />
      </BitField>
      <BitField start="5" size="1" name="FATAL" description="Fatal Reset">
        <Enum name="FATAL_0" start="0" description="Reset was not generated by a fatal reset source." />
        <Enum name="FATAL_1" start="0x1" description="Reset was generated by a fatal reset source." />
      </BitField>
      <BitField start="8" size="1" name="PIN" description="Pin Reset">
        <Enum name="PIN_0" start="0" description="Reset was not generated from the RESET_B pin." />
        <Enum name="PIN_1" start="0x1" description="Reset was generated from the RESET_B pin." />
      </BitField>
      <BitField start="9" size="1" name="MDM" description="MDM Reset">
        <Enum name="MDM_0" start="0" description="Reset was not generated from the MDM reset request." />
        <Enum name="MDM_1" start="0x1" description="Reset was generated from the MDM reset request." />
      </BitField>
      <BitField start="10" size="1" name="RSTACK" description="Reset Timeout">
        <Enum name="RSTACK_0" start="0" description="Reset not generated from Reset Controller Timeout." />
        <Enum name="RSTACK_1" start="0x1" description="Reset generated from Reset Controller Timeout." />
      </BitField>
      <BitField start="11" size="1" name="STOPACK" description="Stop Timeout Reset">
        <Enum name="STOPACK_0" start="0" description="Reset not generated by Stop Controller Timeout." />
        <Enum name="STOPACK_1" start="0x1" description="Reset generated by Stop Controller Timeout." />
      </BitField>
      <BitField start="12" size="1" name="SCG" description="SCG Reset">
        <Enum name="SCG_0" start="0" description="Reset is not generated from an SCG loss of lock or loss of clock." />
        <Enum name="SCG_1" start="0x1" description="Reset is generated from an SCG loss of lock or loss of clock." />
      </BitField>
      <BitField start="13" size="1" name="WDOG" description="Watchdog Reset">
        <Enum name="WDOG_0" start="0" description="Reset is not generated from the WatchDog timeout." />
        <Enum name="WDOG_1" start="0x1" description="Reset is generated from the WatchDog timeout." />
      </BitField>
      <BitField start="14" size="1" name="SW" description="Software Reset">
        <Enum name="SW_0" start="0" description="Reset not generated by software request from core." />
        <Enum name="SW_1" start="0x1" description="Reset generated by software request from core." />
      </BitField>
      <BitField start="15" size="1" name="LOCKUP" description="Lockup Reset">
        <Enum name="LOCKUP_0" start="0" description="Reset not generated by core lockup." />
        <Enum name="LOCKUP_1" start="0x1" description="Reset generated by core lockup." />
      </BitField>
      <BitField start="16" size="1" name="CORE0" description="Core0 Reset">
        <Enum name="CORE0_0" start="0" description="Reset not generated from Core0 reset source." />
        <Enum name="CORE0_1" start="0x1" description="Reset generated from Core0 reset source." />
      </BitField>
      <BitField start="28" size="1" name="JTAG" description="JTAG System Reset">
        <Enum name="JTAG_0" start="0" description="Reset not generated by JTAG system reset." />
        <Enum name="JTAG_1" start="0x1" description="Reset generated by JTAG system reset." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="SRIE" access="Read/Write" description="System Reset Interrupt Enable" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="1" name="PIN" description="Pin Reset">
        <Enum name="PIN_0" start="0" description="Interrupt disabled." />
        <Enum name="PIN_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="9" size="1" name="MDM" description="MDM Reset">
        <Enum name="MDM_0" start="0" description="Interrupt disabled." />
        <Enum name="MDM_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="11" size="1" name="STOPACK" description="Stop Timeout Reset">
        <Enum name="STOPACK_0" start="0" description="Interrupt disabled." />
        <Enum name="STOPACK_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="13" size="1" name="WDOG" description="Watchdog Reset">
        <Enum name="WDOG_0" start="0" description="Interrupt disabled." />
        <Enum name="WDOG_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="14" size="1" name="SW" description="Software Reset">
        <Enum name="SW_0" start="0" description="Interrupt disabled." />
        <Enum name="SW_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="15" size="1" name="LOCKUP" description="Lockup Reset">
        <Enum name="LOCKUP_0" start="0" description="Interrupt disabled." />
        <Enum name="LOCKUP_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="16" size="1" name="CORE0" description="Core0 Reset">
        <Enum name="CORE0_0" start="0" description="Interrupt disabled." />
        <Enum name="CORE0_1" start="0x1" description="Interrupt enabled." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="SRIF" access="Read/Write" description="System Reset Interrupt Flag" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="1" name="PIN" description="Pin Reset">
        <Enum name="PIN_0" start="0" description="Reset source not pending." />
        <Enum name="PIN_1" start="0x1" description="Reset source pending." />
      </BitField>
      <BitField start="9" size="1" name="MDM" description="MDM Reset">
        <Enum name="MDM_0" start="0" description="Reset source not pending." />
        <Enum name="MDM_1" start="0x1" description="Reset source pending." />
      </BitField>
      <BitField start="11" size="1" name="STOPACK" description="Stop Timeout Reset">
        <Enum name="STOPACK_0" start="0" description="Reset source not pending." />
        <Enum name="STOPACK_1" start="0x1" description="Reset source pending." />
      </BitField>
      <BitField start="13" size="1" name="WDOG" description="Watchdog Reset">
        <Enum name="WDOG_0" start="0" description="Reset source not pending." />
        <Enum name="WDOG_1" start="0x1" description="Reset source pending." />
      </BitField>
      <BitField start="14" size="1" name="SW" description="Software Reset">
        <Enum name="SW_0" start="0" description="Reset source not pending." />
        <Enum name="SW_1" start="0x1" description="Reset source pending." />
      </BitField>
      <BitField start="15" size="1" name="LOCKUP" description="Lockup Reset">
        <Enum name="LOCKUP_0" start="0" description="Reset source not pending." />
        <Enum name="LOCKUP_1" start="0x1" description="Reset source pending." />
      </BitField>
      <BitField start="16" size="1" name="CORE0" description="Core0 Reset">
        <Enum name="CORE0_0" start="0" description="Reset source not pending." />
        <Enum name="CORE0_1" start="0x1" description="Reset source pending." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="MR" access="Read/Write" description="Mode Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="BOOTCFG" description="Boot Configuration">
        <Enum name="BOOTCFG_0" start="0" description="Boot from Flash." />
        <Enum name="BOOTCFG_1" start="0x1" description="Boot from ROM due to BOOTCFG0 pin assertion." />
        <Enum name="BOOTCFG_2" start="0x2" description="Boot from ROM due to FOPT configuration." />
        <Enum name="BOOTCFG_3" start="0x3" description="Boot from ROM due to both BOOTCFG0 pin assertion and FOPT configuration." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="FM" access="Read/Write" description="Force Mode Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FORCECFG" description="Boot Configuration">
        <Enum name="FORCECFG_0" start="0" description="No effect." />
        <Enum name="FORCECFG_1" start="0x1" description="Assert corresponding bit in Mode Register on next system reset." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="SRAMLPR" access="Read/Write" description="SRAM Low Power Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LPE" description="Low Power Enable" />
    </Register>
    <Register start="+0x64" size="4" name="SRAMDSR" access="Read/Write" description="SRAM Deep Sleep Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DSE" description="Deep Sleep Enable" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TRGMUX1" start="0x41025000" description="TRGMUX">
    <Register start="+0" size="4" name="TRGMUX_DMAMUX1" access="Read/Write" description="TRGMUX TRGMUX_DMAMUX1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select" />
      <BitField start="16" size="6" name="SEL2" description="Trigger MUX Input 2 Source Select" />
      <BitField start="24" size="6" name="SEL3" description="Trigger MUX Input 3 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="TRGMUX_LPIT1" access="Read/Write" description="TRGMUX TRGMUX_LPIT1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select" />
      <BitField start="16" size="6" name="SEL2" description="Trigger MUX Input 2 Source Select" />
      <BitField start="24" size="6" name="SEL3" description="Trigger MUX Input 3 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="TRGMUX_TPM3" access="Read/Write" description="TRGMUX TRGMUX_TPM3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select" />
      <BitField start="16" size="6" name="SEL2" description="Trigger MUX Input 2 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="TRGMUX_LPI2C3" access="Read/Write" description="TRGMUX TRGMUX_LPI2C3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="TRGMUX_LPSPI3" access="Read/Write" description="TRGMUX TRGMUX_LPSPI3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="TRGMUX_LPUART3" access="Read/Write" description="TRGMUX TRGMUX_LPUART3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="TRGMUX_LPCMP1" access="Read/Write" description="TRGMUX TRGMUX_LPCMP1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="TRGMUX_DMAMUX0" access="Read/Write" description="TRGMUX TRGMUX_DMAMUX0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select" />
      <BitField start="16" size="6" name="SEL2" description="Trigger MUX Input 2 Source Select" />
      <BitField start="24" size="6" name="SEL3" description="Trigger MUX Input 3 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="TRGMUX_LPIT0" access="Read/Write" description="TRGMUX TRGMUX_LPIT0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select" />
      <BitField start="16" size="6" name="SEL2" description="Trigger MUX Input 2 Source Select" />
      <BitField start="24" size="6" name="SEL3" description="Trigger MUX Input 3 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="TRGMUX_TPM0" access="Read/Write" description="TRGMUX TRGMUX_TPM0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select" />
      <BitField start="16" size="6" name="SEL2" description="Trigger MUX Input 2 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="TRGMUX_TPM1" access="Read/Write" description="TRGMUX TRGMUX_TPM1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select" />
      <BitField start="16" size="6" name="SEL2" description="Trigger MUX Input 2 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="TRGMUX_TPM2" access="Read/Write" description="TRGMUX TRGMUX_TPM2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select" />
      <BitField start="16" size="6" name="SEL2" description="Trigger MUX Input 2 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="TRGMUX_FLEXIO0" access="Read/Write" description="TRGMUX TRGMUX_FLEXIO0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select" />
      <BitField start="16" size="6" name="SEL2" description="Trigger MUX Input 2 Source Select" />
      <BitField start="24" size="6" name="SEL3" description="Trigger MUX Input 3 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="TRGMUX_LPI2C0" access="Read/Write" description="TRGMUX TRGMUX_LPI2C0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="TRGMUX_LPI2C1" access="Read/Write" description="TRGMUX TRGMUX_LPI2C1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="TRGMUX_LPI2C2" access="Read/Write" description="TRGMUX TRGMUX_LPI2C2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="TRGMUX_LPSPI0" access="Read/Write" description="TRGMUX TRGMUX_LPSPI0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="TRGMUX_LPSPI1" access="Read/Write" description="TRGMUX TRGMUX_LPSPI1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="TRGMUX_LPSPI2" access="Read/Write" description="TRGMUX TRGMUX_LPSPI2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="TRGMUX_LPUART0" access="Read/Write" description="TRGMUX TRGMUX_LPUART0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="TRGMUX_LPUART1" access="Read/Write" description="TRGMUX TRGMUX_LPUART1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="TRGMUX_LPUART2" access="Read/Write" description="TRGMUX TRGMUX_LPUART2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="TRGMUX_LPADC0" access="Read/Write" description="TRGMUX TRGMUX_LPADC0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select" />
      <BitField start="16" size="6" name="SEL2" description="Trigger MUX Input 2 Source Select" />
      <BitField start="24" size="6" name="SEL3" description="Trigger MUX Input 3 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="TRGMUX_LPCMP0" access="Read/Write" description="TRGMUX TRGMUX_LPCMP0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="TRGMUX_LPDAC0" access="Read/Write" description="TRGMUX TRGMUX_LPDAC0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="TRGMUX register lock.">
        <Enum name="UNLOCKED" start="0" description="Register can be written." />
        <Enum name="LOCKED" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PCC1" start="0x41027000" description="PCC">
    <Register start="+0x20" size="4" name="PCC_DMA1" access="Read/Write" description="PCC DMA1 Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="PCC_GPIOE" access="Read/Write" description="PCC GPIOE Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="PCC_XRDC_PAC" access="Read/Write" description="PCC XRDC_PAC Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="PCC_XRDC_MRC" access="Read/Write" description="PCC XRDC_MRC Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="PCC_SEMA42_1" access="Read/Write" description="PCC SEMA42_1 Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PCC_DMAMUX1" access="Read/Write" description="PCC DMAMUX1 Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x88" size="4" name="PCC_INTMUX1" access="Read/Write" description="PCC INTMUX1 Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x90" size="4" name="PCC_MUB" access="Read/Write" description="PCC MUB Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PCC_CAU3" access="Read/Write" description="PCC CAU3 Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xA4" size="4" name="PCC_TRNG" access="Read/Write" description="PCC TRNG Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xA8" size="4" name="PCC_LPIT1" access="Read/Write" description="PCC LPIT1 Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="PCS_0" start="0" description="Clock is off." />
        <Enum name="PCS_1" start="0x1" description="Clock option 1" />
        <Enum name="PCS_2" start="0x2" description="Clock option 2" />
        <Enum name="PCS_3" start="0x3" description="Clock option 3" />
        <Enum name="PCS_4" start="0x4" description="Clock option 4" />
        <Enum name="PCS_5" start="0x5" description="Clock option 5" />
        <Enum name="PCS_6" start="0x6" description="Clock option 6" />
        <Enum name="PCS_7" start="0x7" description="Clock option 7" />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xB4" size="4" name="PCC_TPM3" access="Read/Write" description="PCC TPM3 Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="PCS_0" start="0" description="Clock is off." />
        <Enum name="PCS_1" start="0x1" description="Clock option 1" />
        <Enum name="PCS_2" start="0x2" description="Clock option 2" />
        <Enum name="PCS_3" start="0x3" description="Clock option 3" />
        <Enum name="PCS_4" start="0x4" description="Clock option 4" />
        <Enum name="PCS_5" start="0x5" description="Clock option 5" />
        <Enum name="PCS_6" start="0x6" description="Clock option 6" />
        <Enum name="PCS_7" start="0x7" description="Clock option 7" />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xB8" size="4" name="PCC_LPI2C3" access="Read/Write" description="PCC LPI2C3 Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="PCS_0" start="0" description="Clock is off." />
        <Enum name="PCS_1" start="0x1" description="Clock option 1" />
        <Enum name="PCS_2" start="0x2" description="Clock option 2" />
        <Enum name="PCS_3" start="0x3" description="Clock option 3" />
        <Enum name="PCS_4" start="0x4" description="Clock option 4" />
        <Enum name="PCS_5" start="0x5" description="Clock option 5" />
        <Enum name="PCS_6" start="0x6" description="Clock option 6" />
        <Enum name="PCS_7" start="0x7" description="Clock option 7" />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xD4" size="4" name="PCC_LPSPI3" access="Read/Write" description="PCC LPSPI3 Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="PCS_0" start="0" description="Clock is off." />
        <Enum name="PCS_1" start="0x1" description="Clock option 1" />
        <Enum name="PCS_2" start="0x2" description="Clock option 2" />
        <Enum name="PCS_3" start="0x3" description="Clock option 3" />
        <Enum name="PCS_4" start="0x4" description="Clock option 4" />
        <Enum name="PCS_5" start="0x5" description="Clock option 5" />
        <Enum name="PCS_6" start="0x6" description="Clock option 6" />
        <Enum name="PCS_7" start="0x7" description="Clock option 7" />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xD8" size="4" name="PCC_LPUART3" access="Read/Write" description="PCC LPUART3 Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="PCS_0" start="0" description="Clock is off." />
        <Enum name="PCS_1" start="0x1" description="Clock option 1" />
        <Enum name="PCS_2" start="0x2" description="Clock option 2" />
        <Enum name="PCS_3" start="0x3" description="Clock option 3" />
        <Enum name="PCS_4" start="0x4" description="Clock option 4" />
        <Enum name="PCS_5" start="0x5" description="Clock option 5" />
        <Enum name="PCS_6" start="0x6" description="Clock option 6" />
        <Enum name="PCS_7" start="0x7" description="Clock option 7" />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xDC" size="4" name="PCC_PORTE" access="Read/Write" description="PCC PORTE Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x200" size="4" name="PCC_MTB" access="Read/Write" description="PCC MTB Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x204" size="4" name="PCC_EXT_CLK" access="Read/Write" description="PCC EXT_CLK Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="In use flag">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled. The current clock selection and divider options are locked." />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Present">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CAU3" start="0x41028000" description="CAU3">
    <Register start="+0" size="4" name="PCT" access="ReadOnly" description="Processor Core Type" reset_value="0x4B416000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="Y" description="Minor version number">
        <Enum name="Y_0" start="0" description="Minor version number" />
      </BitField>
      <BitField start="4" size="4" name="X" description="Major version number">
        <Enum name="X_0" start="0" description="Major version number" />
      </BitField>
      <BitField start="8" size="24" name="ID" description="Module ID number">
        <Enum name="ID_4931936" start="0x4B4160" description="ID number for basic configuration" />
        <Enum name="ID_4931937" start="0x4B4161" description="ID number for PKHA configuration" />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="MCFG" access="ReadOnly" description="Memory Configuration" reset_value="0xA040700" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="4" name="DRAM_SZ" description="Data RAM Size">
        <Enum name="DRAM_SZ_0" start="0" description="No memory module" />
        <Enum name="DRAM_SZ_4" start="0x4" description="2K bytes" />
        <Enum name="DRAM_SZ_5" start="0x5" description="3K bytes" />
        <Enum name="DRAM_SZ_6" start="0x6" description="4K bytes" />
        <Enum name="DRAM_SZ_7" start="0x7" description="6K bytes" />
        <Enum name="DRAM_SZ_8" start="0x8" description="8K bytes" />
        <Enum name="DRAM_SZ_9" start="0x9" description="12K bytes" />
        <Enum name="DRAM_SZ_10" start="0xA" description="16K bytes" />
        <Enum name="DRAM_SZ_11" start="0xB" description="24K bytes" />
        <Enum name="DRAM_SZ_12" start="0xC" description="32K bytes" />
        <Enum name="DRAM_SZ_13" start="0xD" description="48K bytes" />
        <Enum name="DRAM_SZ_14" start="0xE" description="64K bytes" />
        <Enum name="DRAM_SZ_15" start="0xF" description="96K bytes" />
      </BitField>
      <BitField start="16" size="4" name="IROM_SZ" description="Instruction ROM Size">
        <Enum name="IROM_SZ_0" start="0" description="No memory module" />
        <Enum name="IROM_SZ_4" start="0x4" description="2K bytes" />
        <Enum name="IROM_SZ_5" start="0x5" description="3K bytes" />
        <Enum name="IROM_SZ_6" start="0x6" description="4K bytes" />
        <Enum name="IROM_SZ_7" start="0x7" description="6K bytes" />
        <Enum name="IROM_SZ_8" start="0x8" description="8K bytes" />
        <Enum name="IROM_SZ_9" start="0x9" description="12K bytes" />
        <Enum name="IROM_SZ_10" start="0xA" description="16K bytes" />
        <Enum name="IROM_SZ_11" start="0xB" description="24K bytes" />
        <Enum name="IROM_SZ_12" start="0xC" description="32K bytes" />
        <Enum name="IROM_SZ_13" start="0xD" description="48K bytes" />
        <Enum name="IROM_SZ_14" start="0xE" description="64K bytes" />
        <Enum name="IROM_SZ_15" start="0xF" description="96K bytes" />
      </BitField>
      <BitField start="24" size="4" name="IRAM_SZ" description="Instruction RAM Size">
        <Enum name="IRAM_SZ_0" start="0" description="No memory module" />
        <Enum name="IRAM_SZ_4" start="0x4" description="2K bytes" />
        <Enum name="IRAM_SZ_5" start="0x5" description="3K bytes" />
        <Enum name="IRAM_SZ_6" start="0x6" description="4K bytes" />
        <Enum name="IRAM_SZ_7" start="0x7" description="6K bytes" />
        <Enum name="IRAM_SZ_8" start="0x8" description="8K bytes" />
        <Enum name="IRAM_SZ_9" start="0x9" description="12K bytes" />
        <Enum name="IRAM_SZ_10" start="0xA" description="16K bytes" />
        <Enum name="IRAM_SZ_11" start="0xB" description="24K bytes" />
        <Enum name="IRAM_SZ_12" start="0xC" description="32K bytes" />
        <Enum name="IRAM_SZ_13" start="0xD" description="48K bytes" />
        <Enum name="IRAM_SZ_14" start="0xE" description="64K bytes" />
        <Enum name="IRAM_SZ_15" start="0xF" description="96K bytes" />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="CR" access="Read/Write" description="Control Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TCSEIE" description="Task completion with software error interrupt enable">
        <Enum name="TCSEIE_0" start="0" description="Disables task completion with software error to generate an interrupt request" />
        <Enum name="TCSEIE_1" start="0x1" description="Enables task completion with software error to generate an interrupt request" />
      </BitField>
      <BitField start="1" size="1" name="ILLIE" description="Illegal Instruction Interrupt Enable">
        <Enum name="ILLIE_0" start="0" description="Illegal instruction interrupt requests are disabled" />
        <Enum name="ILLIE_1" start="0x1" description="illegal Instruction interrupt requests are enabled" />
      </BitField>
      <BitField start="3" size="1" name="ASREIE" description="AHB Slave Response Error Interrupt Enable">
        <Enum name="ASREIE_0" start="0" description="AHB slave response error interruption is not enabled" />
        <Enum name="ASREIE_1" start="0x1" description="AHB slave response error interruption is enabled" />
      </BitField>
      <BitField start="4" size="1" name="IIADIE" description="IMEM Illegal Address Interrupt Enable">
        <Enum name="IIADIE_0" start="0" description="IMEM illegal address interruption is not enabled" />
        <Enum name="IIADIE_1" start="0x1" description="IMEM illegal address interruption is enabled" />
      </BitField>
      <BitField start="5" size="1" name="DIADIE" description="DMEM Illegal Address Interrupt Enable">
        <Enum name="DIADIE_0" start="0" description="DMEM illegal address interruption is not enabled" />
        <Enum name="DIADIE_1" start="0x1" description="DMEM illegal address interruption is enabled" />
      </BitField>
      <BitField start="6" size="1" name="SVIE" description="Security Violation Interrupt Enable">
        <Enum name="SVIE_0" start="0" description="Security violation interruption is not enabled" />
        <Enum name="SVIE_1" start="0x1" description="Security violation interruption is enabled" />
      </BitField>
      <BitField start="7" size="1" name="TCIE" description="Task completion with no error interrupt enable">
        <Enum name="TCIE_0" start="0" description="Disables task completion with no error to generate an interrupt request" />
        <Enum name="TCIE_1" start="0x1" description="Enables task completion with no error to generate an interrupt request" />
      </BitField>
      <BitField start="12" size="2" name="RSTSM4" description="Reset Semaphore">
        <Enum name="RSTSM4_0" start="0" description="Idle state" />
        <Enum name="RSTSM4_1" start="0x1" description="Wait for second write" />
        <Enum name="RSTSM4_2" start="0x2" description="Clears semaphore if previous state was &quot;01&quot;" />
      </BitField>
      <BitField start="15" size="1" name="MRST" description="Module Reset">
        <Enum name="MRST_0" start="0" description="no action" />
        <Enum name="MRST_1" start="0x1" description="reset" />
      </BitField>
      <BitField start="16" size="1" name="FSV" description="Force Security Violation Test">
        <Enum name="FSV_0" start="0" description="no violation is forced" />
        <Enum name="FSV_1" start="0x1" description="force security violation" />
      </BitField>
      <BitField start="24" size="3" name="DTCCFG" description="Default Task Completion Configuration">
        <Enum name="DTCCFG_0" start="0" description="no explicit action" />
        <Enum name="DTCCFG_1" start="0x1" description="Issue an Interrupt Request" />
        <Enum name="DTCCFG_2" start="0x2" description="Assert Event Completion Signal" />
        <Enum name="DTCCFG_4" start="0x4" description="Issue a DMA request" />
      </BitField>
      <BitField start="28" size="1" name="DSHFI" description="Disable Secure Hash Function Instructions">
        <Enum name="DSHFI_0" start="0" description="Secure Hash Functions are enabled" />
        <Enum name="DSHFI_1" start="0x1" description="Secure Hash Functions are disabled" />
      </BitField>
      <BitField start="29" size="1" name="DDESI" description="Disable DES Instructions">
        <Enum name="DDESI_0" start="0" description="DES instructions are enabled" />
        <Enum name="DDESI_1" start="0x1" description="DES instructions are disabled" />
      </BitField>
      <BitField start="30" size="1" name="DAESI" description="Disable AES Instructions">
        <Enum name="DAESI_0" start="0" description="AES instructions are enabled" />
        <Enum name="DAESI_1" start="0x1" description="AES instructions are disabled" />
      </BitField>
      <BitField start="31" size="1" name="MDIS" description="Module Disable">
        <Enum name="MDIS_0" start="0" description="CAU3 exits from low power mode" />
        <Enum name="MDIS_1" start="0x1" description="CAU3 enters low power mode" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="SR" access="Read/Write" description="Status Register" reset_value="0x1020900" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TCSEIRQ" description="Task completion with software error interrupt request">
        <Enum name="TCSEIRQ_0" start="0" description="Task not finished or finished with no software error" />
        <Enum name="TCSEIRQ_1" start="0x1" description="Task execution finished with software error" />
      </BitField>
      <BitField start="1" size="1" name="ILLIRQ" description="Illegal instruction interrupt request">
        <Enum name="ILLIRQ_0" start="0" description="no error" />
        <Enum name="ILLIRQ_1" start="0x1" description="illegal instruction detected" />
      </BitField>
      <BitField start="3" size="1" name="ASREIRQ" description="AHB slave response error interrupt Request">
        <Enum name="ASREIRQ_0" start="0" description="no error" />
        <Enum name="ASREIRQ_1" start="0x1" description="AHB slave response error detected" />
      </BitField>
      <BitField start="4" size="1" name="IIADIRQ" description="IMEM Illegal address interrupt request">
        <Enum name="IIADIRQ_0" start="0" description="no error" />
        <Enum name="IIADIRQ_1" start="0x1" description="illegal IMEM address detected" />
      </BitField>
      <BitField start="5" size="1" name="DIADIRQ" description="DMEM illegal access interrupt request">
        <Enum name="DIADIRQ_0" start="0" description="no illegal address" />
        <Enum name="DIADIRQ_1" start="0x1" description="illegal address" />
      </BitField>
      <BitField start="6" size="1" name="SVIRQ" description="Security violation interrupt request">
        <Enum name="SVIRQ_0" start="0" description="No security violation" />
        <Enum name="SVIRQ_1" start="0x1" description="Security violation" />
      </BitField>
      <BitField start="7" size="1" name="TCIRQ" description="Task completion with no error interrupt request">
        <Enum name="TCIRQ_0" start="0" description="Task not finished or finished with error" />
        <Enum name="TCIRQ_1" start="0x1" description="Task execution finished with no error" />
      </BitField>
      <BitField start="8" size="4" name="TKCS" description="Task completion status">
        <Enum name="TKCS_0" start="0" description="Initialization RUN" />
        <Enum name="TKCS_1" start="0x1" description="Running" />
        <Enum name="TKCS_2" start="0x2" description="Debug Halted" />
        <Enum name="TKCS_9" start="0x9" description="Stop - Error Free" />
        <Enum name="TKCS_10" start="0xA" description="Stop - Error" />
        <Enum name="TKCS_14" start="0xE" description="Stop - Security Violation, assert security violation output signal and set SVIRQ" />
        <Enum name="TKCS_15" start="0xF" description="Stop - Security Violation and set SVIRQ" />
      </BitField>
      <BitField start="16" size="1" name="SVF" description="Security violation flag">
        <Enum name="SVF_0" start="0" description="SoC security violation is not asserted" />
        <Enum name="SVF_1" start="0x1" description="SoC security violation was asserted" />
      </BitField>
      <BitField start="17" size="1" name="DBG" description="Debug mode">
        <Enum name="DBG_0" start="0" description="CAU3 is not in debug mode" />
        <Enum name="DBG_1" start="0x1" description="CAU3 is in debug mode" />
      </BitField>
      <BitField start="24" size="3" name="TCCFG" description="Task completion configuration">
        <Enum name="TCCFG_0" start="0" description="No action" />
        <Enum name="TCCFG_1" start="0x1" description="Assert an interrupt request" />
        <Enum name="TCCFG_2" start="0x2" description="Assert the Event Completion Signal" />
        <Enum name="TCCFG_4" start="0x4" description="Issue a DMA request" />
      </BitField>
      <BitField start="31" size="1" name="MDISF" description="Module disable flag">
        <Enum name="MDISF_0" start="0" description="CCore is not in low power mode" />
        <Enum name="MDISF_1" start="0x1" description="CCore is in low power mode" />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="DBGCSR" access="Read/Write" description="Debug Control/Status Register" reset_value="0x40000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DDBG" description="Debug Disable">
        <Enum name="DDBG_0" start="0" description="debug is enabled" />
        <Enum name="DDBG_1" start="0x1" description="debug is disabled" />
      </BitField>
      <BitField start="1" size="1" name="DDBGMC" description="Disable Debug Memory Commands">
        <Enum name="DDBGMC_0" start="0" description="IPS access to IMEM and DMEM are enabled" />
        <Enum name="DDBGMC_1" start="0x1" description="IPS access to IMEM and DMEM are disabled" />
      </BitField>
      <BitField start="4" size="1" name="PBREN" description="PC Breakpoint Register Enable">
        <Enum name="PBREN_0" start="0" description="PC breakpoint register (DBGPBR) is disabled" />
        <Enum name="PBREN_1" start="0x1" description="PC breakpoint register (DBGPBR) is enabled" />
      </BitField>
      <BitField start="5" size="1" name="SIM" description="Single Instruction Mode">
        <Enum name="SIM_0" start="0" description="Single instruction mode is disabled" />
        <Enum name="SIM_1" start="0x1" description="Single instruction mode is enabled" />
      </BitField>
      <BitField start="8" size="1" name="FRCH" description="Force Debug Halt">
        <Enum name="FRCH_0" start="0" description="Halt state not forced" />
        <Enum name="FRCH_1" start="0x1" description="Force halt state" />
      </BitField>
      <BitField start="12" size="1" name="DBGGO" description="Debug Go">
        <Enum name="DBGGO_0" start="0" description="No action" />
        <Enum name="DBGGO_1" start="0x1" description="Resume program execution" />
      </BitField>
      <BitField start="16" size="1" name="PCBHF" description="CryptoCore is Halted due to Hardware Breakpoint">
        <Enum name="PCBHF_0" start="0" description="CryptoCore is not halted due to a hardware breakpoint" />
        <Enum name="PCBHF_1" start="0x1" description="CryptoCore is halted due to a hardware breakpoint" />
      </BitField>
      <BitField start="17" size="1" name="SIMHF" description="CryptoCore is Halted due to Single Instruction Step">
        <Enum name="SIMHF_0" start="0" description="CryptoCore is not in a single step halt" />
        <Enum name="SIMHF_1" start="0x1" description="CryptoCore is in a single step halt" />
      </BitField>
      <BitField start="18" size="1" name="HLTIF" description="CryptoCore is Halted due to HALT Instruction">
        <Enum name="HLTIF_0" start="0" description="CryptoCore is not in software breakpoint" />
        <Enum name="HLTIF_1" start="0x1" description="CryptoCore is in software breakpoint" />
      </BitField>
      <BitField start="30" size="1" name="CSTPF" description="CryptoCore is Stopped Status Flag">
        <Enum name="CSTPF_0" start="0" description="CryptoCore is not stopped" />
        <Enum name="CSTPF_1" start="0x1" description="CryptoCore is stopped" />
      </BitField>
      <BitField start="31" size="1" name="CHLTF" description="CryptoCore is Halted Status Flag">
        <Enum name="CHLTF_0" start="0" description="CryptoCore is not halted" />
        <Enum name="CHLTF_1" start="0x1" description="CryptoCore is halted" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="DBGPBR" access="Read/Write" description="Debug PC Breakpoint Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="18" name="PCBKPT" description="PC Breakpoint" />
    </Register>
    <Register start="+0x30" size="4" name="DBGMCMD" access="Read/Write" description="Debug Memory Command Register" reset_value="0x88000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="DM" description="Instruction/Data Memory Selection">
        <Enum name="DM_0" start="0" description="IMEM is selected" />
        <Enum name="DM_1" start="0x1" description="DMEM is selected" />
      </BitField>
      <BitField start="26" size="1" name="IA" description="Increment Address">
        <Enum name="IA_0" start="0" description="Address is not incremented" />
        <Enum name="IA_1" start="0x1" description="Address is incremented after the access" />
      </BitField>
      <BitField start="27" size="1" name="Rb_1" description="Read always as 1" />
      <BitField start="28" size="1" name="BV" description="Byte Reversal Control">
        <Enum name="BV_0" start="0" description="DMEM bytes are not reversed" />
        <Enum name="BV_1" start="0x1" description="DMEM bytes are reversed" />
      </BitField>
      <BitField start="30" size="1" name="R_0" description="Read always as 0" />
      <BitField start="31" size="1" name="R_1" description="Read always as 1" />
    </Register>
    <Register start="+0x34" size="4" name="DBGMADR" access="Read/Write" description="Debug Memory Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="30" name="DMADDR" description="Debug Memory Address" />
    </Register>
    <Register start="+0x38" size="4" name="DBGMDR" access="Read/Write" description="Debug Memory Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMDATA" description="Debug Memory Data" />
    </Register>
    <Register start="+0xF0" size="4" name="SEMA4" access="Read/Write" description="Semaphore Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DID" description="Domain ID of Locked Semaphore Owner" />
      <BitField start="6" size="1" name="PR" description="Privilege Attribute of Locked Semaphore Owner">
        <Enum name="PR_0" start="0" description="If semaphore is locked, then owner is operating in user mode" />
        <Enum name="PR_1" start="0x1" description="If semaphore is locked, then owner is operating in privileged mode" />
      </BitField>
      <BitField start="7" size="1" name="NS" description="Non Secure Attribute of the Locked Semaphore Owner">
        <Enum name="NS_0" start="0" description="If semaphore is locked, owner is operating in secure mode" />
        <Enum name="NS_1" start="0x1" description="If semaphore is locked, owner is operating in nonsecure mode" />
      </BitField>
      <BitField start="8" size="6" name="MSTRN" description="Master Number of Locked Semaphore Owner" />
      <BitField start="31" size="1" name="LK" description="Semaphore Lock and Release Control">
        <Enum name="LK_0" start="0" description="Semaphore release" />
        <Enum name="LK_1" start="0x1" description="Semaphore lock" />
      </BitField>
    </Register>
    <Register start="+0xF4" size="4" name="SMOWNR" access="ReadOnly" description="Semaphore Ownership Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LOCK" description="Semaphore Locked">
        <Enum name="LOCK_0" start="0" description="Semaphore not locked" />
        <Enum name="LOCK_1" start="0x1" description="Semaphore locked" />
      </BitField>
      <BitField start="31" size="1" name="NOWNER" description="Semaphore Ownership">
        <Enum name="NOWNER_0" start="0" description="The host making the current read access is the semaphore owner" />
        <Enum name="NOWNER_1" start="0x1" description="The host making the current read access is NOT the semaphore owner" />
      </BitField>
    </Register>
    <Register start="+0xFC" size="4" name="ARR" access="Read/Write" description="Address Remap Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ARRL" description="Address Remap Register List" />
    </Register>
    <Register start="+0x180" size="4" name="CC_R0" access="Read/Write" description="CryptoCore General Purpose Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="R" description="CryptoCore general purpose register R" />
    </Register>
    <Register start="+0x184" size="4" name="CC_R1" access="Read/Write" description="CryptoCore General Purpose Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="R" description="CryptoCore general purpose register R" />
    </Register>
    <Register start="+0x188" size="4" name="CC_R2" access="Read/Write" description="CryptoCore General Purpose Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="R" description="CryptoCore general purpose register R" />
    </Register>
    <Register start="+0x18C" size="4" name="CC_R3" access="Read/Write" description="CryptoCore General Purpose Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="R" description="CryptoCore general purpose register R" />
    </Register>
    <Register start="+0x190" size="4" name="CC_R4" access="Read/Write" description="CryptoCore General Purpose Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="R" description="CryptoCore general purpose register R" />
    </Register>
    <Register start="+0x194" size="4" name="CC_R5" access="Read/Write" description="CryptoCore General Purpose Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="R" description="CryptoCore general purpose register R" />
    </Register>
    <Register start="+0x198" size="4" name="CC_R6" access="Read/Write" description="CryptoCore General Purpose Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="R" description="CryptoCore general purpose register R" />
    </Register>
    <Register start="+0x19C" size="4" name="CC_R7" access="Read/Write" description="CryptoCore General Purpose Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="R" description="CryptoCore general purpose register R" />
    </Register>
    <Register start="+0x1A0" size="4" name="CC_R8" access="Read/Write" description="CryptoCore General Purpose Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="R" description="CryptoCore general purpose register R" />
    </Register>
    <Register start="+0x1A4" size="4" name="CC_R9" access="Read/Write" description="CryptoCore General Purpose Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="R" description="CryptoCore general purpose register R" />
    </Register>
    <Register start="+0x1A8" size="4" name="CC_R10" access="Read/Write" description="CryptoCore General Purpose Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="R" description="CryptoCore general purpose register R" />
    </Register>
    <Register start="+0x1AC" size="4" name="CC_R11" access="Read/Write" description="CryptoCore General Purpose Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="R" description="CryptoCore general purpose register R" />
    </Register>
    <Register start="+0x1B0" size="4" name="CC_R12" access="Read/Write" description="CryptoCore General Purpose Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="R" description="CryptoCore general purpose register R" />
    </Register>
    <Register start="+0x1B4" size="4" name="CC_R13" access="Read/Write" description="CryptoCore General Purpose Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="R" description="CryptoCore general purpose register R" />
    </Register>
    <Register start="+0x1B8" size="4" name="CC_R14" access="Read/Write" description="CryptoCore General Purpose Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="R" description="CryptoCore general purpose register R" />
    </Register>
    <Register start="+0x1BC" size="4" name="CC_R15" access="Read/Write" description="CryptoCore General Purpose Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="R" description="CryptoCore general purpose register R" />
    </Register>
    <Register start="+0x1C0" size="4" name="CC_R16" access="Read/Write" description="CryptoCore General Purpose Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="R" description="CryptoCore general purpose register R" />
    </Register>
    <Register start="+0x1C4" size="4" name="CC_R17" access="Read/Write" description="CryptoCore General Purpose Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="R" description="CryptoCore general purpose register R" />
    </Register>
    <Register start="+0x1C8" size="4" name="CC_R18" access="Read/Write" description="CryptoCore General Purpose Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="R" description="CryptoCore general purpose register R" />
    </Register>
    <Register start="+0x1CC" size="4" name="CC_R19" access="Read/Write" description="CryptoCore General Purpose Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="R" description="CryptoCore general purpose register R" />
    </Register>
    <Register start="+0x1D0" size="4" name="CC_R20" access="Read/Write" description="CryptoCore General Purpose Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="R" description="CryptoCore general purpose register R" />
    </Register>
    <Register start="+0x1D4" size="4" name="CC_R21" access="Read/Write" description="CryptoCore General Purpose Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="R" description="CryptoCore general purpose register R" />
    </Register>
    <Register start="+0x1D8" size="4" name="CC_R22" access="Read/Write" description="CryptoCore General Purpose Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="R" description="CryptoCore general purpose register R" />
    </Register>
    <Register start="+0x1DC" size="4" name="CC_R23" access="Read/Write" description="CryptoCore General Purpose Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="R" description="CryptoCore general purpose register R" />
    </Register>
    <Register start="+0x1E0" size="4" name="CC_R24" access="Read/Write" description="CryptoCore General Purpose Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="R" description="CryptoCore general purpose register R" />
    </Register>
    <Register start="+0x1E4" size="4" name="CC_R25" access="Read/Write" description="CryptoCore General Purpose Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="R" description="CryptoCore general purpose register R" />
    </Register>
    <Register start="+0x1E8" size="4" name="CC_R26" access="Read/Write" description="CryptoCore General Purpose Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="R" description="CryptoCore general purpose register R" />
    </Register>
    <Register start="+0x1EC" size="4" name="CC_R27" access="Read/Write" description="CryptoCore General Purpose Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="R" description="CryptoCore general purpose register R" />
    </Register>
    <Register start="+0x1F0" size="4" name="CC_R28" access="Read/Write" description="CryptoCore General Purpose Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="R" description="CryptoCore general purpose register R" />
    </Register>
    <Register start="+0x1F4" size="4" name="CC_R29" access="Read/Write" description="CryptoCore General Purpose Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="R" description="CryptoCore general purpose register R" />
    </Register>
    <Register start="+0x1F8" size="4" name="CC_R30" access="Read/Write" description="General Purpose R30" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SP" description="Stack Pointer" />
    </Register>
    <Register start="+0x1FC" size="4" name="CC_R31" access="Read/Write" description="General Purpose R31" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LR" description="Link" />
    </Register>
    <Register start="+0x200" size="4" name="CC_PC" access="Read/Write" description="Program Counter" reset_value="0x80000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="20" name="PC" description="Program Counter" />
    </Register>
    <Register start="+0x204" size="4" name="CC_CMD" access="Read/Write" description="Start Command Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="3" name="CMD" description="Command">
        <Enum name="CMD_0" start="0" description="Use CR[DTCCFG] for task completion configuration" />
        <Enum name="CMD_1" start="0x1" description="Issue an interrupt request" />
        <Enum name="CMD_2" start="0x2" description="Assert Event Completion Signal" />
        <Enum name="CMD_4" start="0x4" description="Issue a DMA request" />
      </BitField>
    </Register>
    <Register start="+0x208" size="4" name="CC_CF" access="ReadOnly" description="Condition Flag" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="C" description="Carry flag" />
      <BitField start="1" size="1" name="V" description="Overflow flag" />
      <BitField start="2" size="1" name="Z" description="Zero flag" />
      <BitField start="3" size="1" name="N" description="Negative flag" />
    </Register>
    <Register start="+0x400" size="4" name="MDPK" access="Read/Write" description="Mode Register (PublicKey)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="PKHA_MODE_LS" description="PKHA_MODE least significant 12 bits" />
      <BitField start="16" size="4" name="PKHA_MODE_MS" description="PKHA_MODE most-significant 4 bits" />
      <BitField start="20" size="4" name="ALG" description="Algorithm">
        <Enum name="PKHA" start="0x8" description="PKHA" />
      </BitField>
    </Register>
    <Register start="+0x430" size="4" name="COM" access="Read/Write" description="Command Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ALL" description="Reset All Internal Logic">
        <Enum name="NO_RESET" start="0" description="Do Not Reset" />
        <Enum name="RESET_ALL" start="0x1" description="Reset PKHA engine and registers" />
      </BitField>
      <BitField start="6" size="1" name="PK" description="Reset PKHA">
        <Enum name="NO_RESET" start="0" description="Do Not Reset" />
        <Enum name="RESET_PKHA" start="0x1" description="Reset Public Key Hardware Accelerator" />
      </BitField>
    </Register>
    <Register start="+0x434" size="4" name="CTL" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IM" description="Interrupt Mask">
        <Enum name="INT_NOT_MASKED" start="0" description="Interrupt not masked." />
        <Enum name="INT_MASKED" start="0x1" description="Interrupt masked" />
      </BitField>
      <BitField start="4" size="1" name="PDE" description="PKHA Register DMA Enable">
        <Enum name="PDE_DISABLED" start="0" description="DMA Request and Done signals disabled for the PKHA Registers." />
        <Enum name="PDE_ENABLED" start="0x1" description="DMA Request and Done signals enabled for the PKHA Registers." />
      </BitField>
    </Register>
    <Register start="+0x440" size="4" name="CW" access="Read/Write" description="Clear Written Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CM" description="Clear the Mode Register" />
      <BitField start="12" size="1" name="CPKA" description="Clear the PKHA A Size Register" />
      <BitField start="13" size="1" name="CPKB" description="Clear the PKHA B Size Register" />
      <BitField start="14" size="1" name="CPKN" description="Clear the PKHA N Size Register" />
      <BitField start="15" size="1" name="CPKE" description="Clear the PKHA E Size Register" />
    </Register>
    <Register start="+0x448" size="4" name="STA" access="Read/Write" description="Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="1" name="PB" description="PKHA Busy">
        <Enum name="PKHA_IDLE" start="0" description="PKHA Idle" />
        <Enum name="PKHA_BUSY" start="0x1" description="PKHA Busy." />
      </BitField>
      <BitField start="16" size="1" name="DI" description="Done Interrupt" />
      <BitField start="20" size="1" name="EI" description="Error Interrupt">
        <Enum name="NOT_ERROR_INT" start="0" description="Not Error." />
        <Enum name="ERROR_INT" start="0x1" description="Error Interrupt." />
      </BitField>
      <BitField start="28" size="1" name="PKP" description="Public Key is Prime" />
      <BitField start="29" size="1" name="PKO" description="Public Key Operation is One" />
      <BitField start="30" size="1" name="PKZ" description="Public Key Operation is Zero" />
    </Register>
    <Register start="+0x44C" size="4" name="ESTA" access="ReadOnly" description="Error Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ERRID1" description="Error ID 1">
        <Enum name="MODE_ERROR" start="0x1" description="Mode Error" />
        <Enum name="DATA_SIZE_ERROR" start="0x2" description="PKHA N Register Size Error" />
        <Enum name="KEY_SIZE_ERROR" start="0x3" description="PKHA E Register Size Error" />
        <Enum name="PKHA_A_SIZE_ERROR" start="0x4" description="PKHA A Register Size Error" />
        <Enum name="PKHA_B_SIZE_ERROR" start="0x5" description="PKHA B Register Size Error" />
        <Enum name="DATA_OUT_OF_SEQ_ERROR" start="0x6" description="PKHA C input (as contained in the PKHA B0 quadrant) is Zero" />
        <Enum name="PKHA_DIV_BY_0_ERROR" start="0x7" description="PKHA Divide by Zero Error" />
        <Enum name="PKHA_MOD_EVEN_ERROR" start="0x8" description="PKHA Modulus Even Error" />
        <Enum name="INVALID_ENGINE_SEL_ERROR" start="0xF" description="Invalid Crypto Engine Selected" />
      </BitField>
      <BitField start="8" size="4" name="CL1" description="algorithms">
        <Enum name="GEN_ERROR" start="0" description="General Error" />
        <Enum name="PKHA_ERROR" start="0x8" description="Public Key" />
      </BitField>
    </Register>
    <Register start="+0x480" size="4" name="PKASZ" access="Read/Write" description="PKHA A Size Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="PKASZ" description="PKHA A Size" />
    </Register>
    <Register start="+0x488" size="4" name="PKBSZ" access="Read/Write" description="PKHA B Size Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="PKBSZ" description="PKHA B Size" />
    </Register>
    <Register start="+0x490" size="4" name="PKNSZ" access="Read/Write" description="PKHA N Size Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="PKNSZ" description="PKHA N Size" />
    </Register>
    <Register start="+0x498" size="4" name="PKESZ" access="Read/Write" description="PKHA E Size Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="PKESZ" description="PKHA E Size" />
    </Register>
    <Register start="+0x4F0" size="4" name="PKHA_VID1" access="ReadOnly" description="PKHA Revision ID 1" reset_value="0x340100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="MIN_REV" description="Minor Revision Number" />
      <BitField start="8" size="8" name="MAJ_REV" description="Major Revision Number" />
      <BitField start="16" size="16" name="IP_ID" description="Hardware Revision ID" />
    </Register>
    <Register start="+0x4F4" size="4" name="PKHA_VID2" access="ReadOnly" description="PKHA Revision ID 2" reset_value="0x202" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="ECO_REV" description="ECO Revision Number" />
      <BitField start="8" size="8" name="ARCH_ERA" description="Architecture ERA" />
    </Register>
    <Register start="+0x4F8" size="4" name="CHA_VID" access="ReadOnly" description="CHA Revision ID" reset_value="0x470000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="4" name="PKHAREV" description="PK Revision NUmber" />
      <BitField start="20" size="4" name="PKHAVID" description="PK Version ID" />
    </Register>
    <Register start="+0x600" size="4" name="PKHA_CCR" access="Read/Write" description="PKHA Clock Control Register" reset_value="0" reset_mask="0xE1FFFFFF">
      <BitField start="0" size="3" name="CKTHRT" description="Clock Throttle selection">
        <Enum name="CKTHRT_0" start="0" description="PKHA clock division rate is 8/8 - full speed" />
        <Enum name="CKTHRT_1" start="0x1" description="PKHA clock division rate is 1/8" />
        <Enum name="CKTHRT_2" start="0x2" description="PKHA clock division rate is 2/8" />
        <Enum name="CKTHRT_3" start="0x3" description="PKHA clock division rate is 3/8" />
        <Enum name="CKTHRT_4" start="0x4" description="PKHA clock division rate is 4/8" />
        <Enum name="CKTHRT_5" start="0x5" description="PKHA clock division rate is 5/8" />
        <Enum name="CKTHRT_6" start="0x6" description="PKHA clock division rate is 6/8" />
        <Enum name="CKTHRT_7" start="0x7" description="PKHA clock division rate is 7/8" />
      </BitField>
      <BitField start="24" size="1" name="LK" description="Register Lock">
        <Enum name="LK_0" start="0" description="Register is unlocked" />
        <Enum name="LK_1" start="0x1" description="Register is locked" />
      </BitField>
      <BitField start="29" size="1" name="ELFR" description="Enable Linear Feedback Shift Register">
        <Enum name="ELFR_0" start="0" description="LFSR is only enabled if ECT = 1 and ECJ = 1" />
        <Enum name="ELFR_1" start="0x1" description="LFSR is enabled independently of ECT and ECJ" />
      </BitField>
      <BitField start="30" size="1" name="ECJ" description="Enable Clock Jitter">
        <Enum name="ECJ_0" start="0" description="Clock Jitter is disabled" />
        <Enum name="ECJ_1" start="0x1" description="Clock jitter is enabled" />
      </BitField>
      <BitField start="31" size="1" name="ECT" description="Enable Clock Throttle">
        <Enum name="ECT_0" start="0" description="PKHA clock throttle disabled meaning that PKHA is operatiing at full speed" />
        <Enum name="ECT_1" start="0x1" description="PKHA clock throttle enabled" />
      </BitField>
    </Register>
    <Register start="+0x604" size="4" name="GSR" access="ReadOnly" description="Global Status Register" reset_value="0x1" reset_mask="0xFFFFC7FF">
      <BitField start="10" size="1" name="CDI" description="CAU3 Done Interrupt occurred">
        <Enum name="CDI_0" start="0" description="CAU3 Done Interrupt did not occur" />
        <Enum name="CDI_1" start="0x1" description="CAU3 Done Interrupt occurred" />
      </BitField>
      <BitField start="14" size="1" name="CEI" description="CAU3 Error Interrupt">
        <Enum name="CEI_0" start="0" description="CAU3 Error Interrupt did not occur" />
        <Enum name="CEI_1" start="0x1" description="CAU3 Error Interrupt occurred" />
      </BitField>
      <BitField start="15" size="1" name="PEI" description="PKHA Done or Error Interrupt">
        <Enum name="PEI_0" start="0" description="PKHA interrupt did not occur" />
        <Enum name="PEI_1" start="0x1" description="PKHA interrupt had occurred" />
      </BitField>
      <BitField start="31" size="1" name="PBSY" description="PKHA Busy">
        <Enum name="PBSY_0" start="0" description="PKHA not busy" />
        <Enum name="PBSY_1" start="0x1" description="PKHA busy" />
      </BitField>
    </Register>
    <Register start="+0x608" size="4" name="CKLFSR" access="Read/Write" description="Clock Linear Feedback Shift Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LFSR" description="Linear Feedback Shift Register" />
    </Register>
    <Register start="+0x800" size="4" name="PKA0_0" access="Read/Write" description="PKHA A0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x804" size="4" name="PKA0_1" access="Read/Write" description="PKHA A0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x808" size="4" name="PKA0_2" access="Read/Write" description="PKHA A0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x80C" size="4" name="PKA0_3" access="Read/Write" description="PKHA A0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x810" size="4" name="PKA0_4" access="Read/Write" description="PKHA A0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x814" size="4" name="PKA0_5" access="Read/Write" description="PKHA A0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x818" size="4" name="PKA0_6" access="Read/Write" description="PKHA A0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x81C" size="4" name="PKA0_7" access="Read/Write" description="PKHA A0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x820" size="4" name="PKA0_8" access="Read/Write" description="PKHA A0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x824" size="4" name="PKA0_9" access="Read/Write" description="PKHA A0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x828" size="4" name="PKA0_10" access="Read/Write" description="PKHA A0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x82C" size="4" name="PKA0_11" access="Read/Write" description="PKHA A0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x830" size="4" name="PKA0_12" access="Read/Write" description="PKHA A0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x834" size="4" name="PKA0_13" access="Read/Write" description="PKHA A0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x838" size="4" name="PKA0_14" access="Read/Write" description="PKHA A0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x83C" size="4" name="PKA0_15" access="Read/Write" description="PKHA A0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x840" size="4" name="PKA0_16" access="Read/Write" description="PKHA A0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x844" size="4" name="PKA0_17" access="Read/Write" description="PKHA A0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x848" size="4" name="PKA0_18" access="Read/Write" description="PKHA A0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x84C" size="4" name="PKA0_19" access="Read/Write" description="PKHA A0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x850" size="4" name="PKA0_20" access="Read/Write" description="PKHA A0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x854" size="4" name="PKA0_21" access="Read/Write" description="PKHA A0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x858" size="4" name="PKA0_22" access="Read/Write" description="PKHA A0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x85C" size="4" name="PKA0_23" access="Read/Write" description="PKHA A0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x860" size="4" name="PKA0_24" access="Read/Write" description="PKHA A0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x864" size="4" name="PKA0_25" access="Read/Write" description="PKHA A0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x868" size="4" name="PKA0_26" access="Read/Write" description="PKHA A0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x86C" size="4" name="PKA0_27" access="Read/Write" description="PKHA A0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x870" size="4" name="PKA0_28" access="Read/Write" description="PKHA A0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x874" size="4" name="PKA0_29" access="Read/Write" description="PKHA A0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x878" size="4" name="PKA0_30" access="Read/Write" description="PKHA A0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x87C" size="4" name="PKA0_31" access="Read/Write" description="PKHA A0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x880" size="4" name="PKA1_0" access="Read/Write" description="PKHA A1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x884" size="4" name="PKA1_1" access="Read/Write" description="PKHA A1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x888" size="4" name="PKA1_2" access="Read/Write" description="PKHA A1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x88C" size="4" name="PKA1_3" access="Read/Write" description="PKHA A1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x890" size="4" name="PKA1_4" access="Read/Write" description="PKHA A1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x894" size="4" name="PKA1_5" access="Read/Write" description="PKHA A1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x898" size="4" name="PKA1_6" access="Read/Write" description="PKHA A1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x89C" size="4" name="PKA1_7" access="Read/Write" description="PKHA A1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x8A0" size="4" name="PKA1_8" access="Read/Write" description="PKHA A1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x8A4" size="4" name="PKA1_9" access="Read/Write" description="PKHA A1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x8A8" size="4" name="PKA1_10" access="Read/Write" description="PKHA A1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x8AC" size="4" name="PKA1_11" access="Read/Write" description="PKHA A1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x8B0" size="4" name="PKA1_12" access="Read/Write" description="PKHA A1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x8B4" size="4" name="PKA1_13" access="Read/Write" description="PKHA A1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x8B8" size="4" name="PKA1_14" access="Read/Write" description="PKHA A1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x8BC" size="4" name="PKA1_15" access="Read/Write" description="PKHA A1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x8C0" size="4" name="PKA1_16" access="Read/Write" description="PKHA A1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x8C4" size="4" name="PKA1_17" access="Read/Write" description="PKHA A1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x8C8" size="4" name="PKA1_18" access="Read/Write" description="PKHA A1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x8CC" size="4" name="PKA1_19" access="Read/Write" description="PKHA A1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x8D0" size="4" name="PKA1_20" access="Read/Write" description="PKHA A1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x8D4" size="4" name="PKA1_21" access="Read/Write" description="PKHA A1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x8D8" size="4" name="PKA1_22" access="Read/Write" description="PKHA A1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x8DC" size="4" name="PKA1_23" access="Read/Write" description="PKHA A1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x8E0" size="4" name="PKA1_24" access="Read/Write" description="PKHA A1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x8E4" size="4" name="PKA1_25" access="Read/Write" description="PKHA A1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x8E8" size="4" name="PKA1_26" access="Read/Write" description="PKHA A1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x8EC" size="4" name="PKA1_27" access="Read/Write" description="PKHA A1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x8F0" size="4" name="PKA1_28" access="Read/Write" description="PKHA A1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x8F4" size="4" name="PKA1_29" access="Read/Write" description="PKHA A1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x8F8" size="4" name="PKA1_30" access="Read/Write" description="PKHA A1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x8FC" size="4" name="PKA1_31" access="Read/Write" description="PKHA A1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x900" size="4" name="PKA2_0" access="Read/Write" description="PKHA A2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x904" size="4" name="PKA2_1" access="Read/Write" description="PKHA A2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x908" size="4" name="PKA2_2" access="Read/Write" description="PKHA A2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x90C" size="4" name="PKA2_3" access="Read/Write" description="PKHA A2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x910" size="4" name="PKA2_4" access="Read/Write" description="PKHA A2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x914" size="4" name="PKA2_5" access="Read/Write" description="PKHA A2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x918" size="4" name="PKA2_6" access="Read/Write" description="PKHA A2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x91C" size="4" name="PKA2_7" access="Read/Write" description="PKHA A2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x920" size="4" name="PKA2_8" access="Read/Write" description="PKHA A2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x924" size="4" name="PKA2_9" access="Read/Write" description="PKHA A2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x928" size="4" name="PKA2_10" access="Read/Write" description="PKHA A2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x92C" size="4" name="PKA2_11" access="Read/Write" description="PKHA A2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x930" size="4" name="PKA2_12" access="Read/Write" description="PKHA A2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x934" size="4" name="PKA2_13" access="Read/Write" description="PKHA A2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x938" size="4" name="PKA2_14" access="Read/Write" description="PKHA A2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x93C" size="4" name="PKA2_15" access="Read/Write" description="PKHA A2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x940" size="4" name="PKA2_16" access="Read/Write" description="PKHA A2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x944" size="4" name="PKA2_17" access="Read/Write" description="PKHA A2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x948" size="4" name="PKA2_18" access="Read/Write" description="PKHA A2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x94C" size="4" name="PKA2_19" access="Read/Write" description="PKHA A2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x950" size="4" name="PKA2_20" access="Read/Write" description="PKHA A2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x954" size="4" name="PKA2_21" access="Read/Write" description="PKHA A2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x958" size="4" name="PKA2_22" access="Read/Write" description="PKHA A2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x95C" size="4" name="PKA2_23" access="Read/Write" description="PKHA A2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x960" size="4" name="PKA2_24" access="Read/Write" description="PKHA A2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x964" size="4" name="PKA2_25" access="Read/Write" description="PKHA A2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x968" size="4" name="PKA2_26" access="Read/Write" description="PKHA A2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x96C" size="4" name="PKA2_27" access="Read/Write" description="PKHA A2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x970" size="4" name="PKA2_28" access="Read/Write" description="PKHA A2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x974" size="4" name="PKA2_29" access="Read/Write" description="PKHA A2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x978" size="4" name="PKA2_30" access="Read/Write" description="PKHA A2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x97C" size="4" name="PKA2_31" access="Read/Write" description="PKHA A2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x980" size="4" name="PKA3_0" access="Read/Write" description="PKHA A3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x984" size="4" name="PKA3_1" access="Read/Write" description="PKHA A3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x988" size="4" name="PKA3_2" access="Read/Write" description="PKHA A3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x98C" size="4" name="PKA3_3" access="Read/Write" description="PKHA A3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x990" size="4" name="PKA3_4" access="Read/Write" description="PKHA A3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x994" size="4" name="PKA3_5" access="Read/Write" description="PKHA A3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x998" size="4" name="PKA3_6" access="Read/Write" description="PKHA A3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x99C" size="4" name="PKA3_7" access="Read/Write" description="PKHA A3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x9A0" size="4" name="PKA3_8" access="Read/Write" description="PKHA A3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x9A4" size="4" name="PKA3_9" access="Read/Write" description="PKHA A3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x9A8" size="4" name="PKA3_10" access="Read/Write" description="PKHA A3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x9AC" size="4" name="PKA3_11" access="Read/Write" description="PKHA A3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x9B0" size="4" name="PKA3_12" access="Read/Write" description="PKHA A3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x9B4" size="4" name="PKA3_13" access="Read/Write" description="PKHA A3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x9B8" size="4" name="PKA3_14" access="Read/Write" description="PKHA A3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x9BC" size="4" name="PKA3_15" access="Read/Write" description="PKHA A3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x9C0" size="4" name="PKA3_16" access="Read/Write" description="PKHA A3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x9C4" size="4" name="PKA3_17" access="Read/Write" description="PKHA A3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x9C8" size="4" name="PKA3_18" access="Read/Write" description="PKHA A3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x9CC" size="4" name="PKA3_19" access="Read/Write" description="PKHA A3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x9D0" size="4" name="PKA3_20" access="Read/Write" description="PKHA A3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x9D4" size="4" name="PKA3_21" access="Read/Write" description="PKHA A3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x9D8" size="4" name="PKA3_22" access="Read/Write" description="PKHA A3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x9DC" size="4" name="PKA3_23" access="Read/Write" description="PKHA A3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x9E0" size="4" name="PKA3_24" access="Read/Write" description="PKHA A3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x9E4" size="4" name="PKA3_25" access="Read/Write" description="PKHA A3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x9E8" size="4" name="PKA3_26" access="Read/Write" description="PKHA A3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x9EC" size="4" name="PKA3_27" access="Read/Write" description="PKHA A3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x9F0" size="4" name="PKA3_28" access="Read/Write" description="PKHA A3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x9F4" size="4" name="PKA3_29" access="Read/Write" description="PKHA A3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x9F8" size="4" name="PKA3_30" access="Read/Write" description="PKHA A3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x9FC" size="4" name="PKA3_31" access="Read/Write" description="PKHA A3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0xA00" size="4" name="PKB0_0" access="Read/Write" description="PKHA B0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA04" size="4" name="PKB0_1" access="Read/Write" description="PKHA B0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA08" size="4" name="PKB0_2" access="Read/Write" description="PKHA B0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA0C" size="4" name="PKB0_3" access="Read/Write" description="PKHA B0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA10" size="4" name="PKB0_4" access="Read/Write" description="PKHA B0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA14" size="4" name="PKB0_5" access="Read/Write" description="PKHA B0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA18" size="4" name="PKB0_6" access="Read/Write" description="PKHA B0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA1C" size="4" name="PKB0_7" access="Read/Write" description="PKHA B0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA20" size="4" name="PKB0_8" access="Read/Write" description="PKHA B0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA24" size="4" name="PKB0_9" access="Read/Write" description="PKHA B0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA28" size="4" name="PKB0_10" access="Read/Write" description="PKHA B0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA2C" size="4" name="PKB0_11" access="Read/Write" description="PKHA B0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA30" size="4" name="PKB0_12" access="Read/Write" description="PKHA B0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA34" size="4" name="PKB0_13" access="Read/Write" description="PKHA B0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA38" size="4" name="PKB0_14" access="Read/Write" description="PKHA B0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA3C" size="4" name="PKB0_15" access="Read/Write" description="PKHA B0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA40" size="4" name="PKB0_16" access="Read/Write" description="PKHA B0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA44" size="4" name="PKB0_17" access="Read/Write" description="PKHA B0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA48" size="4" name="PKB0_18" access="Read/Write" description="PKHA B0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA4C" size="4" name="PKB0_19" access="Read/Write" description="PKHA B0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA50" size="4" name="PKB0_20" access="Read/Write" description="PKHA B0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA54" size="4" name="PKB0_21" access="Read/Write" description="PKHA B0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA58" size="4" name="PKB0_22" access="Read/Write" description="PKHA B0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA5C" size="4" name="PKB0_23" access="Read/Write" description="PKHA B0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA60" size="4" name="PKB0_24" access="Read/Write" description="PKHA B0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA64" size="4" name="PKB0_25" access="Read/Write" description="PKHA B0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA68" size="4" name="PKB0_26" access="Read/Write" description="PKHA B0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA6C" size="4" name="PKB0_27" access="Read/Write" description="PKHA B0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA70" size="4" name="PKB0_28" access="Read/Write" description="PKHA B0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA74" size="4" name="PKB0_29" access="Read/Write" description="PKHA B0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA78" size="4" name="PKB0_30" access="Read/Write" description="PKHA B0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA7C" size="4" name="PKB0_31" access="Read/Write" description="PKHA B0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA80" size="4" name="PKB1_0" access="Read/Write" description="PKHA B1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xA84" size="4" name="PKB1_1" access="Read/Write" description="PKHA B1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xA88" size="4" name="PKB1_2" access="Read/Write" description="PKHA B1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xA8C" size="4" name="PKB1_3" access="Read/Write" description="PKHA B1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xA90" size="4" name="PKB1_4" access="Read/Write" description="PKHA B1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xA94" size="4" name="PKB1_5" access="Read/Write" description="PKHA B1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xA98" size="4" name="PKB1_6" access="Read/Write" description="PKHA B1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xA9C" size="4" name="PKB1_7" access="Read/Write" description="PKHA B1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xAA0" size="4" name="PKB1_8" access="Read/Write" description="PKHA B1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xAA4" size="4" name="PKB1_9" access="Read/Write" description="PKHA B1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xAA8" size="4" name="PKB1_10" access="Read/Write" description="PKHA B1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xAAC" size="4" name="PKB1_11" access="Read/Write" description="PKHA B1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xAB0" size="4" name="PKB1_12" access="Read/Write" description="PKHA B1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xAB4" size="4" name="PKB1_13" access="Read/Write" description="PKHA B1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xAB8" size="4" name="PKB1_14" access="Read/Write" description="PKHA B1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xABC" size="4" name="PKB1_15" access="Read/Write" description="PKHA B1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xAC0" size="4" name="PKB1_16" access="Read/Write" description="PKHA B1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xAC4" size="4" name="PKB1_17" access="Read/Write" description="PKHA B1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xAC8" size="4" name="PKB1_18" access="Read/Write" description="PKHA B1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xACC" size="4" name="PKB1_19" access="Read/Write" description="PKHA B1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xAD0" size="4" name="PKB1_20" access="Read/Write" description="PKHA B1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xAD4" size="4" name="PKB1_21" access="Read/Write" description="PKHA B1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xAD8" size="4" name="PKB1_22" access="Read/Write" description="PKHA B1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xADC" size="4" name="PKB1_23" access="Read/Write" description="PKHA B1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xAE0" size="4" name="PKB1_24" access="Read/Write" description="PKHA B1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xAE4" size="4" name="PKB1_25" access="Read/Write" description="PKHA B1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xAE8" size="4" name="PKB1_26" access="Read/Write" description="PKHA B1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xAEC" size="4" name="PKB1_27" access="Read/Write" description="PKHA B1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xAF0" size="4" name="PKB1_28" access="Read/Write" description="PKHA B1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xAF4" size="4" name="PKB1_29" access="Read/Write" description="PKHA B1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xAF8" size="4" name="PKB1_30" access="Read/Write" description="PKHA B1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xAFC" size="4" name="PKB1_31" access="Read/Write" description="PKHA B1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xB00" size="4" name="PKB2_0" access="Read/Write" description="PKHA B2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xB04" size="4" name="PKB2_1" access="Read/Write" description="PKHA B2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xB08" size="4" name="PKB2_2" access="Read/Write" description="PKHA B2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xB0C" size="4" name="PKB2_3" access="Read/Write" description="PKHA B2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xB10" size="4" name="PKB2_4" access="Read/Write" description="PKHA B2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xB14" size="4" name="PKB2_5" access="Read/Write" description="PKHA B2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xB18" size="4" name="PKB2_6" access="Read/Write" description="PKHA B2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xB1C" size="4" name="PKB2_7" access="Read/Write" description="PKHA B2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xB20" size="4" name="PKB2_8" access="Read/Write" description="PKHA B2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xB24" size="4" name="PKB2_9" access="Read/Write" description="PKHA B2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xB28" size="4" name="PKB2_10" access="Read/Write" description="PKHA B2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xB2C" size="4" name="PKB2_11" access="Read/Write" description="PKHA B2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xB30" size="4" name="PKB2_12" access="Read/Write" description="PKHA B2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xB34" size="4" name="PKB2_13" access="Read/Write" description="PKHA B2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xB38" size="4" name="PKB2_14" access="Read/Write" description="PKHA B2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xB3C" size="4" name="PKB2_15" access="Read/Write" description="PKHA B2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xB40" size="4" name="PKB2_16" access="Read/Write" description="PKHA B2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xB44" size="4" name="PKB2_17" access="Read/Write" description="PKHA B2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xB48" size="4" name="PKB2_18" access="Read/Write" description="PKHA B2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xB4C" size="4" name="PKB2_19" access="Read/Write" description="PKHA B2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xB50" size="4" name="PKB2_20" access="Read/Write" description="PKHA B2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xB54" size="4" name="PKB2_21" access="Read/Write" description="PKHA B2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xB58" size="4" name="PKB2_22" access="Read/Write" description="PKHA B2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xB5C" size="4" name="PKB2_23" access="Read/Write" description="PKHA B2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xB60" size="4" name="PKB2_24" access="Read/Write" description="PKHA B2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xB64" size="4" name="PKB2_25" access="Read/Write" description="PKHA B2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xB68" size="4" name="PKB2_26" access="Read/Write" description="PKHA B2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xB6C" size="4" name="PKB2_27" access="Read/Write" description="PKHA B2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xB70" size="4" name="PKB2_28" access="Read/Write" description="PKHA B2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xB74" size="4" name="PKB2_29" access="Read/Write" description="PKHA B2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xB78" size="4" name="PKB2_30" access="Read/Write" description="PKHA B2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xB7C" size="4" name="PKB2_31" access="Read/Write" description="PKHA B2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xB80" size="4" name="PKB3_0" access="Read/Write" description="PKHA B3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xB84" size="4" name="PKB3_1" access="Read/Write" description="PKHA B3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xB88" size="4" name="PKB3_2" access="Read/Write" description="PKHA B3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xB8C" size="4" name="PKB3_3" access="Read/Write" description="PKHA B3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xB90" size="4" name="PKB3_4" access="Read/Write" description="PKHA B3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xB94" size="4" name="PKB3_5" access="Read/Write" description="PKHA B3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xB98" size="4" name="PKB3_6" access="Read/Write" description="PKHA B3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xB9C" size="4" name="PKB3_7" access="Read/Write" description="PKHA B3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xBA0" size="4" name="PKB3_8" access="Read/Write" description="PKHA B3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xBA4" size="4" name="PKB3_9" access="Read/Write" description="PKHA B3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xBA8" size="4" name="PKB3_10" access="Read/Write" description="PKHA B3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xBAC" size="4" name="PKB3_11" access="Read/Write" description="PKHA B3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xBB0" size="4" name="PKB3_12" access="Read/Write" description="PKHA B3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xBB4" size="4" name="PKB3_13" access="Read/Write" description="PKHA B3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xBB8" size="4" name="PKB3_14" access="Read/Write" description="PKHA B3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xBBC" size="4" name="PKB3_15" access="Read/Write" description="PKHA B3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xBC0" size="4" name="PKB3_16" access="Read/Write" description="PKHA B3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xBC4" size="4" name="PKB3_17" access="Read/Write" description="PKHA B3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xBC8" size="4" name="PKB3_18" access="Read/Write" description="PKHA B3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xBCC" size="4" name="PKB3_19" access="Read/Write" description="PKHA B3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xBD0" size="4" name="PKB3_20" access="Read/Write" description="PKHA B3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xBD4" size="4" name="PKB3_21" access="Read/Write" description="PKHA B3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xBD8" size="4" name="PKB3_22" access="Read/Write" description="PKHA B3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xBDC" size="4" name="PKB3_23" access="Read/Write" description="PKHA B3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xBE0" size="4" name="PKB3_24" access="Read/Write" description="PKHA B3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xBE4" size="4" name="PKB3_25" access="Read/Write" description="PKHA B3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xBE8" size="4" name="PKB3_26" access="Read/Write" description="PKHA B3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xBEC" size="4" name="PKB3_27" access="Read/Write" description="PKHA B3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xBF0" size="4" name="PKB3_28" access="Read/Write" description="PKHA B3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xBF4" size="4" name="PKB3_29" access="Read/Write" description="PKHA B3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xBF8" size="4" name="PKB3_30" access="Read/Write" description="PKHA B3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xBFC" size="4" name="PKB3_31" access="Read/Write" description="PKHA B3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xC00" size="4" name="PKN0_0" access="Read/Write" description="PKHA N0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC04" size="4" name="PKN0_1" access="Read/Write" description="PKHA N0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC08" size="4" name="PKN0_2" access="Read/Write" description="PKHA N0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC0C" size="4" name="PKN0_3" access="Read/Write" description="PKHA N0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC10" size="4" name="PKN0_4" access="Read/Write" description="PKHA N0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC14" size="4" name="PKN0_5" access="Read/Write" description="PKHA N0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC18" size="4" name="PKN0_6" access="Read/Write" description="PKHA N0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC1C" size="4" name="PKN0_7" access="Read/Write" description="PKHA N0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC20" size="4" name="PKN0_8" access="Read/Write" description="PKHA N0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC24" size="4" name="PKN0_9" access="Read/Write" description="PKHA N0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC28" size="4" name="PKN0_10" access="Read/Write" description="PKHA N0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC2C" size="4" name="PKN0_11" access="Read/Write" description="PKHA N0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC30" size="4" name="PKN0_12" access="Read/Write" description="PKHA N0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC34" size="4" name="PKN0_13" access="Read/Write" description="PKHA N0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC38" size="4" name="PKN0_14" access="Read/Write" description="PKHA N0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC3C" size="4" name="PKN0_15" access="Read/Write" description="PKHA N0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC40" size="4" name="PKN0_16" access="Read/Write" description="PKHA N0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC44" size="4" name="PKN0_17" access="Read/Write" description="PKHA N0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC48" size="4" name="PKN0_18" access="Read/Write" description="PKHA N0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC4C" size="4" name="PKN0_19" access="Read/Write" description="PKHA N0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC50" size="4" name="PKN0_20" access="Read/Write" description="PKHA N0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC54" size="4" name="PKN0_21" access="Read/Write" description="PKHA N0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC58" size="4" name="PKN0_22" access="Read/Write" description="PKHA N0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC5C" size="4" name="PKN0_23" access="Read/Write" description="PKHA N0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC60" size="4" name="PKN0_24" access="Read/Write" description="PKHA N0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC64" size="4" name="PKN0_25" access="Read/Write" description="PKHA N0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC68" size="4" name="PKN0_26" access="Read/Write" description="PKHA N0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC6C" size="4" name="PKN0_27" access="Read/Write" description="PKHA N0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC70" size="4" name="PKN0_28" access="Read/Write" description="PKHA N0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC74" size="4" name="PKN0_29" access="Read/Write" description="PKHA N0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC78" size="4" name="PKN0_30" access="Read/Write" description="PKHA N0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC7C" size="4" name="PKN0_31" access="Read/Write" description="PKHA N0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC80" size="4" name="PKN1_0" access="Read/Write" description="PKHA N1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xC84" size="4" name="PKN1_1" access="Read/Write" description="PKHA N1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xC88" size="4" name="PKN1_2" access="Read/Write" description="PKHA N1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xC8C" size="4" name="PKN1_3" access="Read/Write" description="PKHA N1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xC90" size="4" name="PKN1_4" access="Read/Write" description="PKHA N1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xC94" size="4" name="PKN1_5" access="Read/Write" description="PKHA N1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xC98" size="4" name="PKN1_6" access="Read/Write" description="PKHA N1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xC9C" size="4" name="PKN1_7" access="Read/Write" description="PKHA N1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xCA0" size="4" name="PKN1_8" access="Read/Write" description="PKHA N1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xCA4" size="4" name="PKN1_9" access="Read/Write" description="PKHA N1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xCA8" size="4" name="PKN1_10" access="Read/Write" description="PKHA N1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xCAC" size="4" name="PKN1_11" access="Read/Write" description="PKHA N1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xCB0" size="4" name="PKN1_12" access="Read/Write" description="PKHA N1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xCB4" size="4" name="PKN1_13" access="Read/Write" description="PKHA N1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xCB8" size="4" name="PKN1_14" access="Read/Write" description="PKHA N1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xCBC" size="4" name="PKN1_15" access="Read/Write" description="PKHA N1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xCC0" size="4" name="PKN1_16" access="Read/Write" description="PKHA N1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xCC4" size="4" name="PKN1_17" access="Read/Write" description="PKHA N1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xCC8" size="4" name="PKN1_18" access="Read/Write" description="PKHA N1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xCCC" size="4" name="PKN1_19" access="Read/Write" description="PKHA N1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xCD0" size="4" name="PKN1_20" access="Read/Write" description="PKHA N1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xCD4" size="4" name="PKN1_21" access="Read/Write" description="PKHA N1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xCD8" size="4" name="PKN1_22" access="Read/Write" description="PKHA N1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xCDC" size="4" name="PKN1_23" access="Read/Write" description="PKHA N1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xCE0" size="4" name="PKN1_24" access="Read/Write" description="PKHA N1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xCE4" size="4" name="PKN1_25" access="Read/Write" description="PKHA N1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xCE8" size="4" name="PKN1_26" access="Read/Write" description="PKHA N1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xCEC" size="4" name="PKN1_27" access="Read/Write" description="PKHA N1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xCF0" size="4" name="PKN1_28" access="Read/Write" description="PKHA N1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xCF4" size="4" name="PKN1_29" access="Read/Write" description="PKHA N1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xCF8" size="4" name="PKN1_30" access="Read/Write" description="PKHA N1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xCFC" size="4" name="PKN1_31" access="Read/Write" description="PKHA N1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xD00" size="4" name="PKN2_0" access="Read/Write" description="PKHA N2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xD04" size="4" name="PKN2_1" access="Read/Write" description="PKHA N2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xD08" size="4" name="PKN2_2" access="Read/Write" description="PKHA N2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xD0C" size="4" name="PKN2_3" access="Read/Write" description="PKHA N2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xD10" size="4" name="PKN2_4" access="Read/Write" description="PKHA N2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xD14" size="4" name="PKN2_5" access="Read/Write" description="PKHA N2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xD18" size="4" name="PKN2_6" access="Read/Write" description="PKHA N2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xD1C" size="4" name="PKN2_7" access="Read/Write" description="PKHA N2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xD20" size="4" name="PKN2_8" access="Read/Write" description="PKHA N2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xD24" size="4" name="PKN2_9" access="Read/Write" description="PKHA N2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xD28" size="4" name="PKN2_10" access="Read/Write" description="PKHA N2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xD2C" size="4" name="PKN2_11" access="Read/Write" description="PKHA N2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xD30" size="4" name="PKN2_12" access="Read/Write" description="PKHA N2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xD34" size="4" name="PKN2_13" access="Read/Write" description="PKHA N2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xD38" size="4" name="PKN2_14" access="Read/Write" description="PKHA N2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xD3C" size="4" name="PKN2_15" access="Read/Write" description="PKHA N2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xD40" size="4" name="PKN2_16" access="Read/Write" description="PKHA N2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xD44" size="4" name="PKN2_17" access="Read/Write" description="PKHA N2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xD48" size="4" name="PKN2_18" access="Read/Write" description="PKHA N2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xD4C" size="4" name="PKN2_19" access="Read/Write" description="PKHA N2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xD50" size="4" name="PKN2_20" access="Read/Write" description="PKHA N2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xD54" size="4" name="PKN2_21" access="Read/Write" description="PKHA N2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xD58" size="4" name="PKN2_22" access="Read/Write" description="PKHA N2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xD5C" size="4" name="PKN2_23" access="Read/Write" description="PKHA N2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xD60" size="4" name="PKN2_24" access="Read/Write" description="PKHA N2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xD64" size="4" name="PKN2_25" access="Read/Write" description="PKHA N2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xD68" size="4" name="PKN2_26" access="Read/Write" description="PKHA N2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xD6C" size="4" name="PKN2_27" access="Read/Write" description="PKHA N2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xD70" size="4" name="PKN2_28" access="Read/Write" description="PKHA N2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xD74" size="4" name="PKN2_29" access="Read/Write" description="PKHA N2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xD78" size="4" name="PKN2_30" access="Read/Write" description="PKHA N2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xD7C" size="4" name="PKN2_31" access="Read/Write" description="PKHA N2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xD80" size="4" name="PKN3_0" access="Read/Write" description="PKHA N3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xD84" size="4" name="PKN3_1" access="Read/Write" description="PKHA N3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xD88" size="4" name="PKN3_2" access="Read/Write" description="PKHA N3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xD8C" size="4" name="PKN3_3" access="Read/Write" description="PKHA N3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xD90" size="4" name="PKN3_4" access="Read/Write" description="PKHA N3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xD94" size="4" name="PKN3_5" access="Read/Write" description="PKHA N3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xD98" size="4" name="PKN3_6" access="Read/Write" description="PKHA N3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xD9C" size="4" name="PKN3_7" access="Read/Write" description="PKHA N3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xDA0" size="4" name="PKN3_8" access="Read/Write" description="PKHA N3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xDA4" size="4" name="PKN3_9" access="Read/Write" description="PKHA N3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xDA8" size="4" name="PKN3_10" access="Read/Write" description="PKHA N3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xDAC" size="4" name="PKN3_11" access="Read/Write" description="PKHA N3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xDB0" size="4" name="PKN3_12" access="Read/Write" description="PKHA N3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xDB4" size="4" name="PKN3_13" access="Read/Write" description="PKHA N3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xDB8" size="4" name="PKN3_14" access="Read/Write" description="PKHA N3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xDBC" size="4" name="PKN3_15" access="Read/Write" description="PKHA N3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xDC0" size="4" name="PKN3_16" access="Read/Write" description="PKHA N3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xDC4" size="4" name="PKN3_17" access="Read/Write" description="PKHA N3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xDC8" size="4" name="PKN3_18" access="Read/Write" description="PKHA N3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xDCC" size="4" name="PKN3_19" access="Read/Write" description="PKHA N3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xDD0" size="4" name="PKN3_20" access="Read/Write" description="PKHA N3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xDD4" size="4" name="PKN3_21" access="Read/Write" description="PKHA N3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xDD8" size="4" name="PKN3_22" access="Read/Write" description="PKHA N3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xDDC" size="4" name="PKN3_23" access="Read/Write" description="PKHA N3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xDE0" size="4" name="PKN3_24" access="Read/Write" description="PKHA N3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xDE4" size="4" name="PKN3_25" access="Read/Write" description="PKHA N3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xDE8" size="4" name="PKN3_26" access="Read/Write" description="PKHA N3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xDEC" size="4" name="PKN3_27" access="Read/Write" description="PKHA N3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xDF0" size="4" name="PKN3_28" access="Read/Write" description="PKHA N3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xDF4" size="4" name="PKN3_29" access="Read/Write" description="PKHA N3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xDF8" size="4" name="PKN3_30" access="Read/Write" description="PKHA N3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xDFC" size="4" name="PKN3_31" access="Read/Write" description="PKHA N3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xE00+0" size="4" name="PKE_[0]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+4" size="4" name="PKE_[1]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+8" size="4" name="PKE_[2]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+12" size="4" name="PKE_[3]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+16" size="4" name="PKE_[4]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+20" size="4" name="PKE_[5]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+24" size="4" name="PKE_[6]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+28" size="4" name="PKE_[7]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+32" size="4" name="PKE_[8]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+36" size="4" name="PKE_[9]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+40" size="4" name="PKE_[10]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+44" size="4" name="PKE_[11]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+48" size="4" name="PKE_[12]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+52" size="4" name="PKE_[13]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+56" size="4" name="PKE_[14]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+60" size="4" name="PKE_[15]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+64" size="4" name="PKE_[16]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+68" size="4" name="PKE_[17]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+72" size="4" name="PKE_[18]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+76" size="4" name="PKE_[19]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+80" size="4" name="PKE_[20]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+84" size="4" name="PKE_[21]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+88" size="4" name="PKE_[22]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+92" size="4" name="PKE_[23]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+96" size="4" name="PKE_[24]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+100" size="4" name="PKE_[25]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+104" size="4" name="PKE_[26]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+108" size="4" name="PKE_[27]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+112" size="4" name="PKE_[28]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+116" size="4" name="PKE_[29]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+120" size="4" name="PKE_[30]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+124" size="4" name="PKE_[31]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+128" size="4" name="PKE_[32]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+132" size="4" name="PKE_[33]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+136" size="4" name="PKE_[34]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+140" size="4" name="PKE_[35]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+144" size="4" name="PKE_[36]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+148" size="4" name="PKE_[37]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+152" size="4" name="PKE_[38]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+156" size="4" name="PKE_[39]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+160" size="4" name="PKE_[40]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+164" size="4" name="PKE_[41]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+168" size="4" name="PKE_[42]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+172" size="4" name="PKE_[43]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+176" size="4" name="PKE_[44]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+180" size="4" name="PKE_[45]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+184" size="4" name="PKE_[46]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+188" size="4" name="PKE_[47]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+192" size="4" name="PKE_[48]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+196" size="4" name="PKE_[49]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+200" size="4" name="PKE_[50]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+204" size="4" name="PKE_[51]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+208" size="4" name="PKE_[52]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+212" size="4" name="PKE_[53]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+216" size="4" name="PKE_[54]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+220" size="4" name="PKE_[55]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+224" size="4" name="PKE_[56]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+228" size="4" name="PKE_[57]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+232" size="4" name="PKE_[58]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+236" size="4" name="PKE_[59]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+240" size="4" name="PKE_[60]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+244" size="4" name="PKE_[61]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+248" size="4" name="PKE_[62]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+252" size="4" name="PKE_[63]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+256" size="4" name="PKE_[64]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+260" size="4" name="PKE_[65]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+264" size="4" name="PKE_[66]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+268" size="4" name="PKE_[67]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+272" size="4" name="PKE_[68]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+276" size="4" name="PKE_[69]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+280" size="4" name="PKE_[70]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+284" size="4" name="PKE_[71]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+288" size="4" name="PKE_[72]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+292" size="4" name="PKE_[73]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+296" size="4" name="PKE_[74]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+300" size="4" name="PKE_[75]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+304" size="4" name="PKE_[76]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+308" size="4" name="PKE_[77]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+312" size="4" name="PKE_[78]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+316" size="4" name="PKE_[79]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+320" size="4" name="PKE_[80]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+324" size="4" name="PKE_[81]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+328" size="4" name="PKE_[82]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+332" size="4" name="PKE_[83]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+336" size="4" name="PKE_[84]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+340" size="4" name="PKE_[85]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+344" size="4" name="PKE_[86]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+348" size="4" name="PKE_[87]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+352" size="4" name="PKE_[88]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+356" size="4" name="PKE_[89]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+360" size="4" name="PKE_[90]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+364" size="4" name="PKE_[91]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+368" size="4" name="PKE_[92]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+372" size="4" name="PKE_[93]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+376" size="4" name="PKE_[94]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+380" size="4" name="PKE_[95]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+384" size="4" name="PKE_[96]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+388" size="4" name="PKE_[97]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+392" size="4" name="PKE_[98]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+396" size="4" name="PKE_[99]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+400" size="4" name="PKE_[100]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+404" size="4" name="PKE_[101]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+408" size="4" name="PKE_[102]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+412" size="4" name="PKE_[103]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+416" size="4" name="PKE_[104]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+420" size="4" name="PKE_[105]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+424" size="4" name="PKE_[106]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+428" size="4" name="PKE_[107]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+432" size="4" name="PKE_[108]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+436" size="4" name="PKE_[109]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+440" size="4" name="PKE_[110]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+444" size="4" name="PKE_[111]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+448" size="4" name="PKE_[112]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+452" size="4" name="PKE_[113]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+456" size="4" name="PKE_[114]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+460" size="4" name="PKE_[115]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+464" size="4" name="PKE_[116]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+468" size="4" name="PKE_[117]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+472" size="4" name="PKE_[118]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+476" size="4" name="PKE_[119]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+480" size="4" name="PKE_[120]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+484" size="4" name="PKE_[121]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+488" size="4" name="PKE_[122]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+492" size="4" name="PKE_[123]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+496" size="4" name="PKE_[124]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+500" size="4" name="PKE_[125]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+504" size="4" name="PKE_[126]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
    <Register start="+0xE00+508" size="4" name="PKE_[127]" access="WriteOnly" description="PKHA E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E" description="E VALUE" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TRNG" start="0x41029000" description="TRNG">
    <Register start="+0" size="4" name="MCTL" access="Read/Write" description="Miscellaneous Control Register" reset_value="0x12001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SAMP_MODE" description="Sample Mode">
        <Enum name="SAMP_MODE_0" start="0" description="use Von Neumann data into both Entropy shifter and Statistical Checker" />
        <Enum name="SAMP_MODE_1" start="0x1" description="use raw data into both Entropy shifter and Statistical Checker" />
        <Enum name="SAMP_MODE_2" start="0x2" description="use Von Neumann data into Entropy shifter. Use raw data into Statistical Checker" />
        <Enum name="SAMP_MODE_3" start="0x3" description="undefined/reserved." />
      </BitField>
      <BitField start="2" size="2" name="OSC_DIV" description="Oscillator Divide">
        <Enum name="OSC_DIV_0" start="0" description="use ring oscillator with no divide" />
        <Enum name="OSC_DIV_1" start="0x1" description="use ring oscillator divided-by-2" />
        <Enum name="OSC_DIV_2" start="0x2" description="use ring oscillator divided-by-4" />
        <Enum name="OSC_DIV_3" start="0x3" description="use ring oscillator divided-by-8" />
      </BitField>
      <BitField start="4" size="1" name="UNUSED4" description="This bit is unused. Always reads zero." />
      <BitField start="5" size="1" name="TRNG_ACC" description="TRNG Access Mode" />
      <BitField start="6" size="1" name="RST_DEF" description="Reset Defaults" />
      <BitField start="7" size="1" name="FOR_SCLK" description="Force System Clock" />
      <BitField start="8" size="1" name="FCT_FAIL" description="Read only: Frequency Count Fail" />
      <BitField start="9" size="1" name="FCT_VAL" description="Read only: Frequency Count Valid. Indicates that a valid frequency count may be read from FRQCNT." />
      <BitField start="10" size="1" name="ENT_VAL" description="Read only: Entropy Valid" />
      <BitField start="11" size="1" name="TST_OUT" description="Read only: Test point inside ring oscillator." />
      <BitField start="12" size="1" name="ERR" description="Read: Error status" />
      <BitField start="13" size="1" name="TSTOP_OK" description="TRNG_OK_TO_STOP" />
      <BitField start="16" size="1" name="PRGM" description="Programming Mode Select" />
    </Register>
    <Register start="+0x4" size="4" name="SCMISC" access="Read/Write" description="Statistical Check Miscellaneous Register" reset_value="0x10022" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LRUN_MAX" description="LONG RUN MAX LIMIT" />
      <BitField start="16" size="4" name="RTY_CT" description="RETRY COUNT" />
    </Register>
    <Register start="+0x8" size="4" name="PKRRNG" access="Read/Write" description="Poker Range Register" reset_value="0x9A3" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_RNG" description="Poker Range" />
    </Register>
    <Register start="+0xC" size="4" name="PKRMAX" access="Read/Write" description="Poker Maximum Limit Register" reset_value="0x6920" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="PKR_MAX" description="Poker Maximum Limit." />
    </Register>
    <Register start="+0xC" size="4" name="PKRSQ" access="ReadOnly" description="Poker Square Calculation Result Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="PKR_SQ" description="Poker Square Calculation Result." />
    </Register>
    <Register start="+0x10" size="4" name="SDCTL" access="Read/Write" description="Seed Control Register" reset_value="0xC8009C4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SAMP_SIZE" description="Sample Size" />
      <BitField start="16" size="16" name="ENT_DLY" description="Entropy Delay" />
    </Register>
    <Register start="+0x14" size="4" name="SBLIM" access="Read/Write" description="Sparse Bit Limit Register" reset_value="0x3F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="SB_LIM" description="Sparse Bit Limit" />
    </Register>
    <Register start="+0x14" size="4" name="TOTSAM" access="ReadOnly" description="Total Samples Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="20" name="TOT_SAM" description="Total Samples" />
    </Register>
    <Register start="+0x18" size="4" name="FRQMIN" access="Read/Write" description="Frequency Count Minimum Limit Register" reset_value="0x640" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="22" name="FRQ_MIN" description="Frequency Count Minimum Limit" />
    </Register>
    <Register start="+0x1C" size="4" name="FRQCNT" access="ReadOnly" description="Frequency Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="22" name="FRQ_CT" description="Frequency Count" />
    </Register>
    <Register start="+0x1C" size="4" name="FRQMAX" access="Read/Write" description="Frequency Count Maximum Limit Register" reset_value="0x6400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="22" name="FRQ_MAX" description="Frequency Counter Maximum Limit" />
    </Register>
    <Register start="+0x20" size="4" name="SCMC" access="ReadOnly" description="Statistical Check Monobit Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MONO_CT" description="Monobit Count" />
    </Register>
    <Register start="+0x20" size="4" name="SCML" access="Read/Write" description="Statistical Check Monobit Limit Register" reset_value="0x10C0568" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MONO_MAX" description="Monobit Maximum Limit" />
      <BitField start="16" size="16" name="MONO_RNG" description="Monobit Range" />
    </Register>
    <Register start="+0x24" size="4" name="SCR1C" access="ReadOnly" description="Statistical Check Run Length 1 Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="R1_0_CT" description="Runs of Zero, Length 1 Count" />
      <BitField start="16" size="15" name="R1_1_CT" description="Runs of One, Length 1 Count" />
    </Register>
    <Register start="+0x24" size="4" name="SCR1L" access="Read/Write" description="Statistical Check Run Length 1 Limit Register" reset_value="0xB20195" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="RUN1_MAX" description="Run Length 1 Maximum Limit" />
      <BitField start="16" size="15" name="RUN1_RNG" description="Run Length 1 Range" />
    </Register>
    <Register start="+0x28" size="4" name="SCR2C" access="ReadOnly" description="Statistical Check Run Length 2 Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="14" name="R2_0_CT" description="Runs of Zero, Length 2 Count" />
      <BitField start="16" size="14" name="R2_1_CT" description="Runs of One, Length 2 Count" />
    </Register>
    <Register start="+0x28" size="4" name="SCR2L" access="Read/Write" description="Statistical Check Run Length 2 Limit Register" reset_value="0x7A00DC" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="14" name="RUN2_MAX" description="Run Length 2 Maximum Limit" />
      <BitField start="16" size="14" name="RUN2_RNG" description="Run Length 2 Range" />
    </Register>
    <Register start="+0x2C" size="4" name="SCR3C" access="ReadOnly" description="Statistical Check Run Length 3 Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="R3_0_CT" description="Runs of Zeroes, Length 3 Count" />
      <BitField start="16" size="13" name="R3_1_CT" description="Runs of Ones, Length 3 Count" />
    </Register>
    <Register start="+0x2C" size="4" name="SCR3L" access="Read/Write" description="Statistical Check Run Length 3 Limit Register" reset_value="0x58007D" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="RUN3_MAX" description="Run Length 3 Maximum Limit" />
      <BitField start="16" size="13" name="RUN3_RNG" description="Run Length 3 Range" />
    </Register>
    <Register start="+0x30" size="4" name="SCR4C" access="ReadOnly" description="Statistical Check Run Length 4 Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="R4_0_CT" description="Runs of Zero, Length 4 Count" />
      <BitField start="16" size="12" name="R4_1_CT" description="Runs of One, Length 4 Count" />
    </Register>
    <Register start="+0x30" size="4" name="SCR4L" access="Read/Write" description="Statistical Check Run Length 4 Limit Register" reset_value="0x40004B" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="RUN4_MAX" description="Run Length 4 Maximum Limit" />
      <BitField start="16" size="12" name="RUN4_RNG" description="Run Length 4 Range" />
    </Register>
    <Register start="+0x34" size="4" name="SCR5C" access="ReadOnly" description="Statistical Check Run Length 5 Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="R5_0_CT" description="Runs of Zero, Length 5 Count" />
      <BitField start="16" size="11" name="R5_1_CT" description="Runs of One, Length 5 Count" />
    </Register>
    <Register start="+0x34" size="4" name="SCR5L" access="Read/Write" description="Statistical Check Run Length 5 Limit Register" reset_value="0x2E002F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="RUN5_MAX" description="Run Length 5 Maximum Limit" />
      <BitField start="16" size="11" name="RUN5_RNG" description="Run Length 5 Range" />
    </Register>
    <Register start="+0x38" size="4" name="SCR6PC" access="ReadOnly" description="Statistical Check Run Length 6+ Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="R6P_0_CT" description="Runs of Zero, Length 6+ Count" />
      <BitField start="16" size="11" name="R6P_1_CT" description="Runs of One, Length 6+ Count" />
    </Register>
    <Register start="+0x38" size="4" name="SCR6PL" access="Read/Write" description="Statistical Check Run Length 6+ Limit Register" reset_value="0x2E002F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="RUN6P_MAX" description="Run Length 6+ Maximum Limit" />
      <BitField start="16" size="11" name="RUN6P_RNG" description="Run Length 6+ Range" />
    </Register>
    <Register start="+0x3C" size="4" name="STATUS" access="ReadOnly" description="Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TF1BR0" description="Test Fail, 1-Bit Run, Sampling 0s. If TF1BR0=1, the 1-Bit Run, Sampling 0s Test has failed." />
      <BitField start="1" size="1" name="TF1BR1" description="Test Fail, 1-Bit Run, Sampling 1s. If TF1BR1=1, the 1-Bit Run, Sampling 1s Test has failed." />
      <BitField start="2" size="1" name="TF2BR0" description="Test Fail, 2-Bit Run, Sampling 0s. If TF2BR0=1, the 2-Bit Run, Sampling 0s Test has failed." />
      <BitField start="3" size="1" name="TF2BR1" description="Test Fail, 2-Bit Run, Sampling 1s. If TF2BR1=1, the 2-Bit Run, Sampling 1s Test has failed." />
      <BitField start="4" size="1" name="TF3BR0" description="Test Fail, 3-Bit Run, Sampling 0s. If TF3BR0=1, the 3-Bit Run, Sampling 0s Test has failed." />
      <BitField start="5" size="1" name="TF3BR1" description="Test Fail, 3-Bit Run, Sampling 1s. If TF3BR1=1, the 3-Bit Run, Sampling 1s Test has failed." />
      <BitField start="6" size="1" name="TF4BR0" description="Test Fail, 4-Bit Run, Sampling 0s. If TF4BR0=1, the 4-Bit Run, Sampling 0s Test has failed." />
      <BitField start="7" size="1" name="TF4BR1" description="Test Fail, 4-Bit Run, Sampling 1s. If TF4BR1=1, the 4-Bit Run, Sampling 1s Test has failed." />
      <BitField start="8" size="1" name="TF5BR0" description="Test Fail, 5-Bit Run, Sampling 0s. If TF5BR0=1, the 5-Bit Run, Sampling 0s Test has failed." />
      <BitField start="9" size="1" name="TF5BR1" description="Test Fail, 5-Bit Run, Sampling 1s. If TF5BR1=1, the 5-Bit Run, Sampling 1s Test has failed." />
      <BitField start="10" size="1" name="TF6PBR0" description="Test Fail, 6 Plus Bit Run, Sampling 0s" />
      <BitField start="11" size="1" name="TF6PBR1" description="Test Fail, 6 Plus Bit Run, Sampling 1s" />
      <BitField start="12" size="1" name="TFSB" description="Test Fail, Sparse Bit. If TFSB=1, the Sparse Bit Test has failed." />
      <BitField start="13" size="1" name="TFLR" description="Test Fail, Long Run. If TFLR=1, the Long Run Test has failed." />
      <BitField start="14" size="1" name="TFP" description="Test Fail, Poker. If TFP=1, the Poker Test has failed." />
      <BitField start="15" size="1" name="TFMB" description="Test Fail, Mono Bit. If TFMB=1, the Mono Bit Test has failed." />
      <BitField start="16" size="4" name="RETRY_CT" description="RETRY COUNT" />
    </Register>
    <Register start="+0x40+0" size="4" name="ENT[0]" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x40+4" size="4" name="ENT[1]" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x40+8" size="4" name="ENT[2]" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x40+12" size="4" name="ENT[3]" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x40+16" size="4" name="ENT[4]" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x40+20" size="4" name="ENT[5]" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x40+24" size="4" name="ENT[6]" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x40+28" size="4" name="ENT[7]" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x40+32" size="4" name="ENT[8]" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x40+36" size="4" name="ENT[9]" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x40+40" size="4" name="ENT[10]" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x40+44" size="4" name="ENT[11]" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x40+48" size="4" name="ENT[12]" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x40+52" size="4" name="ENT[13]" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x40+56" size="4" name="ENT[14]" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x40+60" size="4" name="ENT[15]" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x80" size="4" name="PKRCNT10" access="ReadOnly" description="Statistical Check Poker Count 1 and 0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_0_CT" description="Poker 0h Count" />
      <BitField start="16" size="16" name="PKR_1_CT" description="Poker 1h Count" />
    </Register>
    <Register start="+0x84" size="4" name="PKRCNT32" access="ReadOnly" description="Statistical Check Poker Count 3 and 2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_2_CT" description="Poker 2h Count" />
      <BitField start="16" size="16" name="PKR_3_CT" description="Poker 3h Count" />
    </Register>
    <Register start="+0x88" size="4" name="PKRCNT54" access="ReadOnly" description="Statistical Check Poker Count 5 and 4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_4_CT" description="Poker 4h Count" />
      <BitField start="16" size="16" name="PKR_5_CT" description="Poker 5h Count" />
    </Register>
    <Register start="+0x8C" size="4" name="PKRCNT76" access="ReadOnly" description="Statistical Check Poker Count 7 and 6 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_6_CT" description="Poker 6h Count" />
      <BitField start="16" size="16" name="PKR_7_CT" description="Poker 7h Count" />
    </Register>
    <Register start="+0x90" size="4" name="PKRCNT98" access="ReadOnly" description="Statistical Check Poker Count 9 and 8 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_8_CT" description="Poker 8h Count" />
      <BitField start="16" size="16" name="PKR_9_CT" description="Poker 9h Count" />
    </Register>
    <Register start="+0x94" size="4" name="PKRCNTBA" access="ReadOnly" description="Statistical Check Poker Count B and A Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_A_CT" description="Poker Ah Count" />
      <BitField start="16" size="16" name="PKR_B_CT" description="Poker Bh Count" />
    </Register>
    <Register start="+0x98" size="4" name="PKRCNTDC" access="ReadOnly" description="Statistical Check Poker Count D and C Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_C_CT" description="Poker Ch Count" />
      <BitField start="16" size="16" name="PKR_D_CT" description="Poker Dh Count" />
    </Register>
    <Register start="+0x9C" size="4" name="PKRCNTFE" access="ReadOnly" description="Statistical Check Poker Count F and E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_E_CT" description="Poker Eh Count" />
      <BitField start="16" size="16" name="PKR_F_CT" description="Poker Fh Count" />
    </Register>
    <Register start="+0xA0" size="4" name="SEC_CFG" access="Read/Write" description="Security Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UNUSED0" description="This bit is unused. Ignore." />
      <BitField start="1" size="1" name="NO_PRGM" description="If set, the TRNG registers cannot be programmed">
        <Enum name="NO_PRGM_0" start="0" description="Programability of registers controlled only by the Miscellaneous Control Register's access mode bit." />
        <Enum name="NO_PRGM_1" start="0x1" description="Overides Miscellaneous Control Register access mode and prevents TRNG register programming." />
      </BitField>
      <BitField start="2" size="1" name="UNUSED2" description="This bit is unused. Ignore." />
    </Register>
    <Register start="+0xA4" size="4" name="INT_CTRL" access="Read/Write" description="Interrupt Control Register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HW_ERR" description="Bit position that can be cleared if corresponding bit of INT_STATUS register has been asserted.">
        <Enum name="HW_ERR_0" start="0" description="Corresponding bit of INT_STATUS register cleared." />
        <Enum name="HW_ERR_1" start="0x1" description="Corresponding bit of INT_STATUS register active." />
      </BitField>
      <BitField start="1" size="1" name="ENT_VAL" description="Same behavior as bit 0 of this register.">
        <Enum name="ENT_VAL_0" start="0" description="Same behavior as bit 0 of this register." />
        <Enum name="ENT_VAL_1" start="0x1" description="Same behavior as bit 0 of this register." />
      </BitField>
      <BitField start="2" size="1" name="FRQ_CT_FAIL" description="Same behavior as bit 0 of this register.">
        <Enum name="FRQ_CT_FAIL_0" start="0" description="Same behavior as bit 0 of this register." />
        <Enum name="FRQ_CT_FAIL_1" start="0x1" description="Same behavior as bit 0 of this register." />
      </BitField>
      <BitField start="3" size="29" name="UNUSED" description="Reserved but writeable." />
    </Register>
    <Register start="+0xA8" size="4" name="INT_MASK" access="Read/Write" description="Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HW_ERR" description="Bit position that can be cleared if corresponding bit of INT_STATUS has been asserted.">
        <Enum name="HW_ERR_0" start="0" description="Corresponding interrupt of INT_STATUS is masked." />
        <Enum name="HW_ERR_1" start="0x1" description="Corresponding bit of INT_STATUS is active." />
      </BitField>
      <BitField start="1" size="1" name="ENT_VAL" description="Same behavior as bit 0 of this register.">
        <Enum name="ENT_VAL_0" start="0" description="Same behavior as bit 0 of this register." />
        <Enum name="ENT_VAL_1" start="0x1" description="Same behavior as bit 0 of this register." />
      </BitField>
      <BitField start="2" size="1" name="FRQ_CT_FAIL" description="Same behavior as bit 0 of this register.">
        <Enum name="FRQ_CT_FAIL_0" start="0" description="Same behavior as bit 0 of this register." />
        <Enum name="FRQ_CT_FAIL_1" start="0x1" description="Same behavior as bit 0 of this register." />
      </BitField>
    </Register>
    <Register start="+0xAC" size="4" name="INT_STATUS" access="ReadOnly" description="Interrupt Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HW_ERR" description="Read: Error status">
        <Enum name="HW_ERR_0" start="0" description="no error" />
        <Enum name="HW_ERR_1" start="0x1" description="error detected." />
      </BitField>
      <BitField start="1" size="1" name="ENT_VAL" description="Read only: Entropy Valid">
        <Enum name="ENT_VAL_0" start="0" description="Busy generation entropy. Any value read is invalid." />
        <Enum name="ENT_VAL_1" start="0x1" description="TRNG can be stopped and entropy is valid if read." />
      </BitField>
      <BitField start="2" size="1" name="FRQ_CT_FAIL" description="Read only: Frequency Count Fail">
        <Enum name="FRQ_CT_FAIL_0" start="0" description="No hardware nor self test frequency errors." />
        <Enum name="FRQ_CT_FAIL_1" start="0x1" description="The frequency counter has detected a failure." />
      </BitField>
    </Register>
    <Register start="+0xF0" size="4" name="VID1" access="ReadOnly" description="Version ID Register (MS)" reset_value="0x300100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="MIN_REV" description="Shows the IP's Minor revision of the TRNG.">
        <Enum name="MIN_REV_0" start="0" description="Minor revision number for TRNG." />
      </BitField>
      <BitField start="8" size="8" name="MAJ_REV" description="Shows the IP's Major revision of the TRNG.">
        <Enum name="MAJ_REV_1" start="0x1" description="Major revision number for TRNG." />
      </BitField>
      <BitField start="16" size="16" name="IP_ID" description="Shows the IP ID.">
        <Enum name="IP_ID_48" start="0x30" description="ID for TRNG." />
      </BitField>
    </Register>
    <Register start="+0xF4" size="4" name="VID2" access="ReadOnly" description="Version ID Register (LS)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CONFIG_OPT" description="Shows the IP's Configuaration options for the TRNG.">
        <Enum name="CONFIG_OPT_0" start="0" description="TRNG_CONFIG_OPT for TRNG." />
      </BitField>
      <BitField start="8" size="8" name="ECO_REV" description="Shows the IP's ECO revision of the TRNG.">
        <Enum name="ECO_REV_0" start="0" description="TRNG_ECO_REV for TRNG." />
      </BitField>
      <BitField start="16" size="8" name="INTG_OPT" description="Shows the integration options for the TRNG.">
        <Enum name="INTG_OPT_0" start="0" description="INTG_OPT for TRNG." />
      </BitField>
      <BitField start="24" size="8" name="ERA" description="Shows the compile options for the TRNG.">
        <Enum name="ERA_0" start="0" description="COMPILE_OPT for TRNG." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTE" start="0x41037000" description="PORT">
    <Register start="+0" size="4" name="PCR0" access="Read/Write" description="Pin Control Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PCR1" access="Read/Write" description="Pin Control Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PCR2" access="Read/Write" description="Pin Control Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PCR3" access="Read/Write" description="Pin Control Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PCR4" access="Read/Write" description="Pin Control Register 4" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PCR5" access="Read/Write" description="Pin Control Register 5" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="PCR8" access="Read/Write" description="Pin Control Register 8" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="PCR9" access="Read/Write" description="Pin Control Register 9" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="PCR10" access="Read/Write" description="Pin Control Register 10" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="DSE_0" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="DSE_1" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="PCR11" access="Read/Write" description="Pin Control Register 11" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="DSE_0" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="DSE_1" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="PCR12" access="Read/Write" description="Pin Control Register 12" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="PCR13" access="Read/Write" description="Pin Control Register 13" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="PCR14" access="Read/Write" description="Pin Control Register 14" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="PCR15" access="Read/Write" description="Pin Control Register 15" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="PCR16" access="Read/Write" description="Pin Control Register 16" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="PCR17" access="Read/Write" description="Pin Control Register 17" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="PCR18" access="Read/Write" description="Pin Control Register 18" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="PCR19" access="Read/Write" description="Pin Control Register 19" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="PCR21" access="Read/Write" description="Pin Control Register 21" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="PCR22" access="Read/Write" description="Pin Control Register 22" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="PCR27" access="Read/Write" description="Pin Control Register 27" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="PCR28" access="Read/Write" description="Pin Control Register 28" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="PCR29" access="Read/Write" description="Pin Control Register 29" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="PCR30" access="Read/Write" description="Pin Control Register 30" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="PS_0" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="PS_1" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="PE_0" start="0" description="Internal pull resistor is not enabled on the corresponding pin." />
        <Enum name="PE_1" start="0x1" description="Internal pull resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="SRE_0" start="0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="SRE_1" start="0x1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="ODE_0" start="0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="ODE_1" start="0x1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="MUX_0" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="MUX_1" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="MUX_2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="MUX_3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="MUX_4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="MUX_5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="MUX_6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="MUX_7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="LK_0" start="0" description="Pin Control Register is not locked." />
        <Enum name="LK_1" start="0x1" description="Pin Control Register is locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="IRQC_0" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="IRQC_1" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="IRQC_2" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="IRQC_3" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="IRQC_5" start="0x5" description="Flag sets on rising edge." />
        <Enum name="IRQC_6" start="0x6" description="Flag sets on falling edge." />
        <Enum name="IRQC_7" start="0x7" description="Flag sets on either edge." />
        <Enum name="IRQC_8" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="IRQC_9" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="IRQC_10" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="IRQC_11" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="IRQC_12" start="0xC" description="ISF flag and Interrupt when logic 1." />
        <Enum name="IRQC_13" start="0xD" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="IRQC_14" start="0xE" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="ISF_0" start="0" description="Configured interrupt is not detected." />
        <Enum name="ISF_1" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="GPCLR" access="Read/Write" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="16" name="GPWE" description="Global Pin Write Enable" />
    </Register>
    <Register start="+0x84" size="4" name="GPCHR" access="Read/Write" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="16" name="GPWE" description="Global Pin Write Enable" />
    </Register>
    <Register start="+0x88" size="4" name="GICLR" access="Read/Write" description="Global Interrupt Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GIWE" description="Global Interrupt Write Enable" />
      <BitField start="16" size="16" name="GIWD" description="Global Interrupt Write Data" />
    </Register>
    <Register start="+0x8C" size="4" name="GICHR" access="Read/Write" description="Global Interrupt Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GIWE" description="Global Interrupt Write Enable" />
      <BitField start="16" size="16" name="GIWD" description="Global Interrupt Write Data" />
    </Register>
    <Register start="+0xA0" size="4" name="ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISF" description="Interrupt Status Flag" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOA" start="0x48020000" description="GPIO">
    <Register start="+0" size="4" name="PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output" />
    </Register>
    <Register start="+0x4" size="4" name="PSOR" access="Read/Write" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output" />
    </Register>
    <Register start="+0x8" size="4" name="PCOR" access="Read/Write" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output" />
    </Register>
    <Register start="+0xC" size="4" name="PTOR" access="Read/Write" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output" />
    </Register>
    <Register start="+0x10" size="4" name="PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input" />
    </Register>
    <Register start="+0x14" size="4" name="PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOE" start="0x4100F000" description="GPIO">
    <Register start="+0" size="4" name="PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output" />
    </Register>
    <Register start="+0x4" size="4" name="PSOR" access="Read/Write" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output" />
    </Register>
    <Register start="+0x8" size="4" name="PCOR" access="Read/Write" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output" />
    </Register>
    <Register start="+0xC" size="4" name="PTOR" access="Read/Write" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output" />
    </Register>
    <Register start="+0x10" size="4" name="PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input" />
    </Register>
    <Register start="+0x14" size="4" name="PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOB" start="0x48020040" description="GPIO">
    <Register start="+0" size="4" name="PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output" />
    </Register>
    <Register start="+0x4" size="4" name="PSOR" access="Read/Write" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output" />
    </Register>
    <Register start="+0x8" size="4" name="PCOR" access="Read/Write" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output" />
    </Register>
    <Register start="+0xC" size="4" name="PTOR" access="Read/Write" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output" />
    </Register>
    <Register start="+0x10" size="4" name="PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input" />
    </Register>
    <Register start="+0x14" size="4" name="PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOC" start="0x48020080" description="GPIO">
    <Register start="+0" size="4" name="PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output" />
    </Register>
    <Register start="+0x4" size="4" name="PSOR" access="Read/Write" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output" />
    </Register>
    <Register start="+0x8" size="4" name="PCOR" access="Read/Write" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output" />
    </Register>
    <Register start="+0xC" size="4" name="PTOR" access="Read/Write" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output" />
    </Register>
    <Register start="+0x10" size="4" name="PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input" />
    </Register>
    <Register start="+0x14" size="4" name="PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOD" start="0x480200C0" description="GPIO">
    <Register start="+0" size="4" name="PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output" />
    </Register>
    <Register start="+0x4" size="4" name="PSOR" access="Read/Write" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output" />
    </Register>
    <Register start="+0x8" size="4" name="PCOR" access="Read/Write" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output" />
    </Register>
    <Register start="+0xC" size="4" name="PTOR" access="Read/Write" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output" />
    </Register>
    <Register start="+0x10" size="4" name="PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input" />
    </Register>
    <Register start="+0x14" size="4" name="PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ITM" start="0xE0000000" description="Instrumentation Trace Macrocell Registers">
    <Register start="+0" size="4" name="ITM_STIM0_READ" access="Read/Write" description="Stimulus Port Register 0 (for reading)" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="FIFOREADY" description="no description available" />
    </Register>
    <Register start="+0" size="4" name="ITM_STIM0_WRITE" access="Read/Write" description="Stimulus Port Register 0 (for writing)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="STIMULUS" description="Data write to the stimulus port FIFO, for forwarding as a software event packet." />
    </Register>
    <Register start="+0x4" size="4" name="ITM_STIM1_READ" access="Read/Write" description="Stimulus Port Register 1 (for reading)" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="FIFOREADY" description="no description available" />
    </Register>
    <Register start="+0x4" size="4" name="ITM_STIM1_WRITE" access="Read/Write" description="Stimulus Port Register 1 (for writing)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="STIMULUS" description="Data write to the stimulus port FIFO, for forwarding as a software event packet." />
    </Register>
    <Register start="+0x8" size="4" name="ITM_STIM2_READ" access="Read/Write" description="Stimulus Port Register 2 (for reading)" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="FIFOREADY" description="no description available" />
    </Register>
    <Register start="+0x8" size="4" name="ITM_STIM2_WRITE" access="Read/Write" description="Stimulus Port Register 2 (for writing)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="STIMULUS" description="Data write to the stimulus port FIFO, for forwarding as a software event packet." />
    </Register>
    <Register start="+0xC" size="4" name="ITM_STIM3_READ" access="Read/Write" description="Stimulus Port Register 3 (for reading)" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="FIFOREADY" description="no description available" />
    </Register>
    <Register start="+0xC" size="4" name="ITM_STIM3_WRITE" access="Read/Write" description="Stimulus Port Register 3 (for writing)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="STIMULUS" description="Data write to the stimulus port FIFO, for forwarding as a software event packet." />
    </Register>
    <Register start="+0x10" size="4" name="ITM_STIM4_READ" access="Read/Write" description="Stimulus Port Register 4 (for reading)" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="FIFOREADY" description="no description available" />
    </Register>
    <Register start="+0x10" size="4" name="ITM_STIM4_WRITE" access="Read/Write" description="Stimulus Port Register 4 (for writing)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="STIMULUS" description="Data write to the stimulus port FIFO, for forwarding as a software event packet." />
    </Register>
    <Register start="+0x14" size="4" name="ITM_STIM5_READ" access="Read/Write" description="Stimulus Port Register 5 (for reading)" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="FIFOREADY" description="no description available" />
    </Register>
    <Register start="+0x14" size="4" name="ITM_STIM5_WRITE" access="Read/Write" description="Stimulus Port Register 5 (for writing)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="STIMULUS" description="Data write to the stimulus port FIFO, for forwarding as a software event packet." />
    </Register>
    <Register start="+0x18" size="4" name="ITM_STIM6_READ" access="Read/Write" description="Stimulus Port Register 6 (for reading)" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="FIFOREADY" description="no description available" />
    </Register>
    <Register start="+0x18" size="4" name="ITM_STIM6_WRITE" access="Read/Write" description="Stimulus Port Register 6 (for writing)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="STIMULUS" description="Data write to the stimulus port FIFO, for forwarding as a software event packet." />
    </Register>
    <Register start="+0x1C" size="4" name="ITM_STIM7_READ" access="Read/Write" description="Stimulus Port Register 7 (for reading)" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="FIFOREADY" description="no description available" />
    </Register>
    <Register start="+0x1C" size="4" name="ITM_STIM7_WRITE" access="Read/Write" description="Stimulus Port Register 7 (for writing)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="STIMULUS" description="Data write to the stimulus port FIFO, for forwarding as a software event packet." />
    </Register>
    <Register start="+0x20" size="4" name="ITM_STIM8_READ" access="Read/Write" description="Stimulus Port Register 8 (for reading)" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="FIFOREADY" description="no description available" />
    </Register>
    <Register start="+0x20" size="4" name="ITM_STIM8_WRITE" access="Read/Write" description="Stimulus Port Register 8 (for writing)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="STIMULUS" description="Data write to the stimulus port FIFO, for forwarding as a software event packet." />
    </Register>
    <Register start="+0x24" size="4" name="ITM_STIM9_READ" access="Read/Write" description="Stimulus Port Register 9 (for reading)" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="FIFOREADY" description="no description available" />
    </Register>
    <Register start="+0x24" size="4" name="ITM_STIM9_WRITE" access="Read/Write" description="Stimulus Port Register 9 (for writing)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="STIMULUS" description="Data write to the stimulus port FIFO, for forwarding as a software event packet." />
    </Register>
    <Register start="+0x28" size="4" name="ITM_STIM10_READ" access="Read/Write" description="Stimulus Port Register 10 (for reading)" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="FIFOREADY" description="no description available" />
    </Register>
    <Register start="+0x28" size="4" name="ITM_STIM10_WRITE" access="Read/Write" description="Stimulus Port Register 10 (for writing)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="STIMULUS" description="Data write to the stimulus port FIFO, for forwarding as a software event packet." />
    </Register>
    <Register start="+0x2C" size="4" name="ITM_STIM11_READ" access="Read/Write" description="Stimulus Port Register 11 (for reading)" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="FIFOREADY" description="no description available" />
    </Register>
    <Register start="+0x2C" size="4" name="ITM_STIM11_WRITE" access="Read/Write" description="Stimulus Port Register 11 (for writing)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="STIMULUS" description="Data write to the stimulus port FIFO, for forwarding as a software event packet." />
    </Register>
    <Register start="+0x30" size="4" name="ITM_STIM12_READ" access="Read/Write" description="Stimulus Port Register 12 (for reading)" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="FIFOREADY" description="no description available" />
    </Register>
    <Register start="+0x30" size="4" name="ITM_STIM12_WRITE" access="Read/Write" description="Stimulus Port Register 12 (for writing)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="STIMULUS" description="Data write to the stimulus port FIFO, for forwarding as a software event packet." />
    </Register>
    <Register start="+0x34" size="4" name="ITM_STIM13_READ" access="Read/Write" description="Stimulus Port Register 13 (for reading)" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="FIFOREADY" description="no description available" />
    </Register>
    <Register start="+0x34" size="4" name="ITM_STIM13_WRITE" access="Read/Write" description="Stimulus Port Register 13 (for writing)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="STIMULUS" description="Data write to the stimulus port FIFO, for forwarding as a software event packet." />
    </Register>
    <Register start="+0x38" size="4" name="ITM_STIM14_READ" access="Read/Write" description="Stimulus Port Register 14 (for reading)" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="FIFOREADY" description="no description available" />
    </Register>
    <Register start="+0x38" size="4" name="ITM_STIM14_WRITE" access="Read/Write" description="Stimulus Port Register 14 (for writing)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="STIMULUS" description="Data write to the stimulus port FIFO, for forwarding as a software event packet." />
    </Register>
    <Register start="+0x3C" size="4" name="ITM_STIM15_READ" access="Read/Write" description="Stimulus Port Register 15 (for reading)" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="FIFOREADY" description="no description available" />
    </Register>
    <Register start="+0x3C" size="4" name="ITM_STIM15_WRITE" access="Read/Write" description="Stimulus Port Register 15 (for writing)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="STIMULUS" description="Data write to the stimulus port FIFO, for forwarding as a software event packet." />
    </Register>
    <Register start="+0x40" size="4" name="ITM_STIM16_READ" access="Read/Write" description="Stimulus Port Register 16 (for reading)" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="FIFOREADY" description="no description available" />
    </Register>
    <Register start="+0x40" size="4" name="ITM_STIM16_WRITE" access="Read/Write" description="Stimulus Port Register 16 (for writing)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="STIMULUS" description="Data write to the stimulus port FIFO, for forwarding as a software event packet." />
    </Register>
    <Register start="+0x44" size="4" name="ITM_STIM17_READ" access="Read/Write" description="Stimulus Port Register 17 (for reading)" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="FIFOREADY" description="no description available" />
    </Register>
    <Register start="+0x44" size="4" name="ITM_STIM17_WRITE" access="Read/Write" description="Stimulus Port Register 17 (for writing)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="STIMULUS" description="Data write to the stimulus port FIFO, for forwarding as a software event packet." />
    </Register>
    <Register start="+0x48" size="4" name="ITM_STIM18_READ" access="Read/Write" description="Stimulus Port Register 18 (for reading)" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="FIFOREADY" description="no description available" />
    </Register>
    <Register start="+0x48" size="4" name="ITM_STIM18_WRITE" access="Read/Write" description="Stimulus Port Register 18 (for writing)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="STIMULUS" description="Data write to the stimulus port FIFO, for forwarding as a software event packet." />
    </Register>
    <Register start="+0x4C" size="4" name="ITM_STIM19_READ" access="Read/Write" description="Stimulus Port Register 19 (for reading)" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="FIFOREADY" description="no description available" />
    </Register>
    <Register start="+0x4C" size="4" name="ITM_STIM19_WRITE" access="Read/Write" description="Stimulus Port Register 19 (for writing)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="STIMULUS" description="Data write to the stimulus port FIFO, for forwarding as a software event packet." />
    </Register>
    <Register start="+0x50" size="4" name="ITM_STIM20_READ" access="Read/Write" description="Stimulus Port Register 20 (for reading)" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="FIFOREADY" description="no description available" />
    </Register>
    <Register start="+0x50" size="4" name="ITM_STIM20_WRITE" access="Read/Write" description="Stimulus Port Register 20 (for writing)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="STIMULUS" description="Data write to the stimulus port FIFO, for forwarding as a software event packet." />
    </Register>
    <Register start="+0x54" size="4" name="ITM_STIM21_READ" access="Read/Write" description="Stimulus Port Register 21 (for reading)" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="FIFOREADY" description="no description available" />
    </Register>
    <Register start="+0x54" size="4" name="ITM_STIM21_WRITE" access="Read/Write" description="Stimulus Port Register 21 (for writing)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="STIMULUS" description="Data write to the stimulus port FIFO, for forwarding as a software event packet." />
    </Register>
    <Register start="+0x58" size="4" name="ITM_STIM22_READ" access="Read/Write" description="Stimulus Port Register 22 (for reading)" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="FIFOREADY" description="no description available" />
    </Register>
    <Register start="+0x58" size="4" name="ITM_STIM22_WRITE" access="Read/Write" description="Stimulus Port Register 22 (for writing)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="STIMULUS" description="Data write to the stimulus port FIFO, for forwarding as a software event packet." />
    </Register>
    <Register start="+0x5C" size="4" name="ITM_STIM23_READ" access="Read/Write" description="Stimulus Port Register 23 (for reading)" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="FIFOREADY" description="no description available" />
    </Register>
    <Register start="+0x5C" size="4" name="ITM_STIM23_WRITE" access="Read/Write" description="Stimulus Port Register 23 (for writing)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="STIMULUS" description="Data write to the stimulus port FIFO, for forwarding as a software event packet." />
    </Register>
    <Register start="+0x60" size="4" name="ITM_STIM24_READ" access="Read/Write" description="Stimulus Port Register 24 (for reading)" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="FIFOREADY" description="no description available" />
    </Register>
    <Register start="+0x60" size="4" name="ITM_STIM24_WRITE" access="Read/Write" description="Stimulus Port Register 24 (for writing)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="STIMULUS" description="Data write to the stimulus port FIFO, for forwarding as a software event packet." />
    </Register>
    <Register start="+0x64" size="4" name="ITM_STIM25_READ" access="Read/Write" description="Stimulus Port Register 25 (for reading)" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="FIFOREADY" description="no description available" />
    </Register>
    <Register start="+0x64" size="4" name="ITM_STIM25_WRITE" access="Read/Write" description="Stimulus Port Register 25 (for writing)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="STIMULUS" description="Data write to the stimulus port FIFO, for forwarding as a software event packet." />
    </Register>
    <Register start="+0x68" size="4" name="ITM_STIM26_READ" access="Read/Write" description="Stimulus Port Register 26 (for reading)" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="FIFOREADY" description="no description available" />
    </Register>
    <Register start="+0x68" size="4" name="ITM_STIM26_WRITE" access="Read/Write" description="Stimulus Port Register 26 (for writing)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="STIMULUS" description="Data write to the stimulus port FIFO, for forwarding as a software event packet." />
    </Register>
    <Register start="+0x6C" size="4" name="ITM_STIM27_READ" access="Read/Write" description="Stimulus Port Register 27 (for reading)" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="FIFOREADY" description="no description available" />
    </Register>
    <Register start="+0x6C" size="4" name="ITM_STIM27_WRITE" access="Read/Write" description="Stimulus Port Register 27 (for writing)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="STIMULUS" description="Data write to the stimulus port FIFO, for forwarding as a software event packet." />
    </Register>
    <Register start="+0x70" size="4" name="ITM_STIM28_READ" access="Read/Write" description="Stimulus Port Register 28 (for reading)" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="FIFOREADY" description="no description available" />
    </Register>
    <Register start="+0x70" size="4" name="ITM_STIM28_WRITE" access="Read/Write" description="Stimulus Port Register 28 (for writing)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="STIMULUS" description="Data write to the stimulus port FIFO, for forwarding as a software event packet." />
    </Register>
    <Register start="+0x74" size="4" name="ITM_STIM29_READ" access="Read/Write" description="Stimulus Port Register 29 (for reading)" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="FIFOREADY" description="no description available" />
    </Register>
    <Register start="+0x74" size="4" name="ITM_STIM29_WRITE" access="Read/Write" description="Stimulus Port Register 29 (for writing)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="STIMULUS" description="Data write to the stimulus port FIFO, for forwarding as a software event packet." />
    </Register>
    <Register start="+0x78" size="4" name="ITM_STIM30_READ" access="Read/Write" description="Stimulus Port Register 30 (for reading)" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="FIFOREADY" description="no description available" />
    </Register>
    <Register start="+0x78" size="4" name="ITM_STIM30_WRITE" access="Read/Write" description="Stimulus Port Register 30 (for writing)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="STIMULUS" description="Data write to the stimulus port FIFO, for forwarding as a software event packet." />
    </Register>
    <Register start="+0x7C" size="4" name="ITM_STIM31_READ" access="Read/Write" description="Stimulus Port Register 31 (for reading)" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="FIFOREADY" description="no description available" />
    </Register>
    <Register start="+0x7C" size="4" name="ITM_STIM31_WRITE" access="Read/Write" description="Stimulus Port Register 31 (for writing)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="STIMULUS" description="Data write to the stimulus port FIFO, for forwarding as a software event packet." />
    </Register>
    <Register start="+0xE00" size="4" name="ITM_TER" access="Read/Write" description="Trace Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="STIMENA" description="For bit STIMENA[n], in register ITM_TERx: 0 = Stimulus port (32x + n) disabled 1 = Stimulus port (32x + n) enabled" />
    </Register>
    <Register start="+0xE40" size="4" name="ITM_TPR" access="Read/Write" description="Trace Privilege Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PRIVMASK" description="Bit mask to enable tracing on ITM stimulus ports: Bit [0] = stimulus port [7:0] Bit [1] = stimulus port [15:8] Bit [2] = stimulus port [23:16] Bit [3] = stimulus port [31:24]" />
    </Register>
    <Register start="+0xE80" size="4" name="ITM_TCR" access="Read/Write" description="Trace Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ITMENA" description="no description available">
        <Enum name="ITMENA_0" start="0" description="Disabled." />
        <Enum name="ITMENA_1" start="0x1" description="Enabled." />
      </BitField>
      <BitField start="1" size="1" name="TSENA" description="no description available">
        <Enum name="TSENA_0" start="0" description="Disabled." />
        <Enum name="TSENA_1" start="0x1" description="Enabled." />
      </BitField>
      <BitField start="2" size="1" name="SYNCENA" description="no description available">
        <Enum name="SYNCENA_0" start="0" description="Disabled." />
        <Enum name="SYNCENA_1" start="0x1" description="Enabled." />
      </BitField>
      <BitField start="3" size="1" name="TXENA" description="no description available">
        <Enum name="TXENA_0" start="0" description="Disabled." />
        <Enum name="TXENA_1" start="0x1" description="Enabled." />
      </BitField>
      <BitField start="4" size="1" name="SWOENA" description="no description available">
        <Enum name="SWOENA_0" start="0" description="Timestamp counter uses the processor system clock." />
        <Enum name="SWOENA_1" start="0x1" description="Timestamp counter uses asynchronous clock from the TPIU interface." />
      </BitField>
      <BitField start="8" size="2" name="TSPrescale" description="Local timestamp prescaler, used with the trace packet reference clock.">
        <Enum name="TSPrescale_0" start="0" description="No prescaling." />
        <Enum name="TSPrescale_1" start="0x1" description="Divide by 4." />
        <Enum name="TSPrescale_2" start="0x2" description="Divide by 16." />
        <Enum name="TSPrescale_3" start="0x3" description="Divide by 64." />
      </BitField>
      <BitField start="10" size="2" name="GTSFREQ" description="Global timestamp frequency. Defines how often the ITM generates a global timestamp, based on the global timestamp clock frequency, or disables generation of global timestamps.">
        <Enum name="GTSFREQ_0" start="0" description="Disable generation of global timestamps." />
        <Enum name="GTSFREQ_1" start="0x1" description="Generate timestamp request whenever the ITM detects a change in global timestamp counter bits [47:7]. This is approximately every 128 cycles." />
        <Enum name="GTSFREQ_2" start="0x2" description="Generate timestamp request whenever the ITM detects a change in global timestamp counter bits [47:13]. This is approximately every 8192 cycles." />
        <Enum name="GTSFREQ_3" start="0x3" description="Generate a timestamp after every packet, if the output FIFO is empty." />
      </BitField>
      <BitField start="16" size="7" name="TraceBusID" description="Identifier for multi-source trace stream formatting. If multi-source trace is in use, the debugger must write a non-zero value to this field." />
      <BitField start="23" size="1" name="BUSY" description="Indicates whether the ITM is currently processing events: 0: ITM is not processing any events. 1: ITM events present and being drained.">
        <Enum name="BUSY_0" start="0" description="ITM is not processing any events." />
        <Enum name="BUSY_1" start="0x1" description="ITM events present and beeing drained." />
      </BitField>
    </Register>
    <Register start="+0xFB0" size="4" name="ITM_LAR" access="Read/Write" description="Lock Access Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="WriteAccessCode" description="Write Access Code. A write of 0xC5ACCE55 enables further write access to this device. An invalid write will have the affect of removing write access." />
    </Register>
    <Register start="+0xFB4" size="4" name="ITM_LSR" access="ReadOnly" description="Lock Status Register" reset_value="0x1" reset_mask="0xFFFFFFFD">
      <BitField start="0" size="1" name="IMP" description="Lock mechanism is implemented. This bit always reads 1." />
      <BitField start="1" size="1" name="STATUS" description="Lock Status. This bit is HIGH when the device is locked, and LOW when unlocked." />
      <BitField start="2" size="1" name="s8BIT" description="Access Lock Register size. This bit reads 0 to indicate a 32-bit register is present." />
    </Register>
    <Register start="+0xFD0" size="4" name="ITM_PID4" access="ReadOnly" description="Peripheral Identification Register 4." reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="JEP106" description="JEP106 continuation code." />
      <BitField start="4" size="4" name="c4KB" description="4KB Count" />
    </Register>
    <Register start="+0xFD4" size="4" name="ITM_PID5" access="ReadOnly" description="Peripheral Identification Register 5." reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xFD8" size="4" name="ITM_PID6" access="ReadOnly" description="Peripheral Identification Register 6." reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xFDC" size="4" name="ITM_PID7" access="ReadOnly" description="Peripheral Identification Register 7." reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xFE0" size="4" name="ITM_PID0" access="ReadOnly" description="Peripheral Identification Register 0." reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PartNumber" description="Part Number [7:0]" />
    </Register>
    <Register start="+0xFE4" size="4" name="ITM_PID1" access="ReadOnly" description="Peripheral Identification Register 1." reset_value="0xB0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PartNumber" description="Part Number [11:8]" />
      <BitField start="4" size="4" name="JEP106_identity_code" description="JEP106 identity code [3:0]" />
    </Register>
    <Register start="+0xFE8" size="4" name="ITM_PID2" access="ReadOnly" description="Peripheral Identification Register 2." reset_value="0x3B" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="JEP106_identity_code" description="JEP106 identity code [6:4]" />
      <BitField start="4" size="4" name="Revision" description="Revision" />
    </Register>
    <Register start="+0xFEC" size="4" name="ITM_PID3" access="ReadOnly" description="Peripheral Identification Register 3." reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CustomerModified" description="Customer Modified." />
      <BitField start="4" size="4" name="RevAnd" description="RevAnd" />
    </Register>
    <Register start="+0xFF0" size="4" name="ITM_CID0" access="ReadOnly" description="Component Identification Register 0." reset_value="0xD" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="Preamble" description="Preamble" />
    </Register>
    <Register start="+0xFF4" size="4" name="ITM_CID1" access="ReadOnly" description="Component Identification Register 1." reset_value="0xE0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="Preamble" description="Preamble" />
      <BitField start="4" size="4" name="ComponentClass" description="Component class">
        <Enum name="ComponentClass_1" start="0x1" description="ROM table." />
        <Enum name="ComponentClass_9" start="0x9" description="CoreSight component." />
        <Enum name="ComponentClass_15" start="0xF" description="PrimeCell of system component with no standardized register layout, for backward compatibility." />
      </BitField>
    </Register>
    <Register start="+0xFF8" size="4" name="ITM_CID2" access="ReadOnly" description="Component Identification Register 2." reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="Preamble" description="Preamble" />
    </Register>
    <Register start="+0xFFC" size="4" name="ITM_CID3" access="ReadOnly" description="Component Identification Register 3." reset_value="0xB1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="Preamble" description="Preamble" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DWT" start="0xE0001000" description="Data Watchpoint and Trace Unit Registers">
    <Register start="+0" size="4" name="DWT_CTRL" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFF001">
      <BitField start="0" size="1" name="CYCCNTENA" description="CYCCNTENA bit. Enables CYCCNT. This bit is UNK/SBZP if the NOCYCCNT bit is RAO.">
        <Enum name="CYCCNTENA_0" start="0" description="Disabled." />
        <Enum name="CYCCNTENA_1" start="0x1" description="Enabled." />
      </BitField>
      <BitField start="1" size="4" name="POSTPRESET" description="POSTPRESET bits. Reload value for the POSTCNT counter. This field is UNK/SBZP if the NOCYCCNT bit is RAO." />
      <BitField start="5" size="4" name="POSTINIT" description="POSTINIT bits. Initial value for the POSTCNT counter. This field is UNK/SBZP if the NOCYCCNT bit is RAO." />
      <BitField start="9" size="1" name="CYCTAP" description="CYCTAP bit. Selects the position of the POSTCNT tap on the CYCCNT counter. This bit is UNK/SBZP if the NOCYCCNT bit is RAO.">
        <Enum name="CYCTAP_0" start="0" description="POSTCNT tap at CYCCNT[6]." />
        <Enum name="CYCTAP_1" start="0x1" description="POSTCNT tap at CYCCNT[10]." />
      </BitField>
      <BitField start="10" size="2" name="SYNCTAP" description="SYNCTAP bits. Selects the position of the synchronization packet counter tap on the CYCCNT counter. This determines the Synchronization packet rate.">
        <Enum name="SYNCTAP_0" start="0" description="Disabled. No Synchronization packets." />
        <Enum name="SYNCTAP_1" start="0x1" description="Synchronization counter tap at CYCCNT[24]." />
        <Enum name="SYNCTAP_2" start="0x2" description="Synchronization counter tap at CYCCNT[26]." />
        <Enum name="SYNCTAP_3" start="0x3" description="Synchronization counter tap at CYCCNT[28]." />
      </BitField>
      <BitField start="12" size="1" name="PCSAMPLENA" description="PCSAMPLENA bit. Enables use of POSTCNT counter as a timer for Periodic PC sample packet generation. This bit is UNK/SBZP if the NOTRCPKT bit is RAO or the NOCYCCNT bit is RAO.">
        <Enum name="PCSAMPLENA_0" start="0" description="No Periodic PC sample packets generated." />
        <Enum name="PCSAMPLENA_1" start="0x1" description="Periodic PC sample packets generated." />
      </BitField>
      <BitField start="16" size="1" name="EXCTRCENA" description="EXCTRCENA bit. Enables generation of exception trace. This bit is UNK/SBZP if the NOTRCPKT bit is RAO.">
        <Enum name="EXCTRCENA_0" start="0" description="Disabled." />
        <Enum name="EXCTRCENA_1" start="0x1" description="Enabled." />
      </BitField>
      <BitField start="17" size="1" name="CPIEVTENA" description="CPIEVTENA bit. Enables generation of the CPI counter overflow event. This bit is UNK/SBZP if the NOPRFCNT bit is RAO.">
        <Enum name="CPIEVTENA_0" start="0" description="Disabled." />
        <Enum name="CPIEVTENA_1" start="0x1" description="Enabled." />
      </BitField>
      <BitField start="18" size="1" name="EXCEVTENA" description="EXCEVTENA bit. Enables generation of the Exception overhead counter overflow event. This bit is UNK/SBZP if the NOPRFCNT bit is RAO.">
        <Enum name="EXCEVTENA_0" start="0" description="Disabled." />
        <Enum name="EXCEVTENA_1" start="0x1" description="Enabled." />
      </BitField>
      <BitField start="19" size="1" name="SLEEPEVTENA" description="SLEEPEVTENA bit. Enables generation of the Sleep counter overflow event. This bit is UNK/SBZP if the NOPRFCNT bit is RAO.">
        <Enum name="SLEEPEVTENA_0" start="0" description="Disabled." />
        <Enum name="SLEEPEVTENA_1" start="0x1" description="Enabled." />
      </BitField>
      <BitField start="20" size="1" name="LSUEVTENA" description="LSUEVTENA bit. Enables generation of the LSU counter overflow event. This bit is UNK/SBZP if the NOPRFCNT bit is RAO.">
        <Enum name="LSUEVTENA_0" start="0" description="Disabled." />
        <Enum name="LSUEVTENA_1" start="0x1" description="Enabled." />
      </BitField>
      <BitField start="21" size="1" name="FOLDEVTENA" description="FOLDEVTENA bit. Enables generation of the Folded-instruction counter overflow event. This bit is UNK/SBZP if the NOPRFCNT bit is RAO.">
        <Enum name="FOLDEVTENA_0" start="0" description="Disabled." />
        <Enum name="FOLDEVTENA_1" start="0x1" description="Enabled." />
      </BitField>
      <BitField start="22" size="1" name="CYCEVTENA" description="CYCEVTENA bit. Enables POSTCNT underflow Event counter packets generation. This bit is UNK/SBZP if the NOTRCPKT bit is RAO or the NOCYCCNT bit is RAO.">
        <Enum name="CYCEVTENA_0" start="0" description="No POSTCNT underflow packets generated." />
        <Enum name="CYCEVTENA_1" start="0x1" description="POSTCNT underflow packets generated, if PCSAMPLENA set to 0." />
      </BitField>
      <BitField start="24" size="1" name="NOPFRCNT" description="NOPFRCNT bit. Shows whether the implementation supports the profiling counters.">
        <Enum name="NOPFRCNT_0" start="0" description="Supported." />
        <Enum name="NOPFRCNT_1" start="0x1" description="Not supported." />
      </BitField>
      <BitField start="25" size="1" name="NOCYCCNT" description="NOCYCCNT bit. Shows whether the implementation supports a cycle counter.">
        <Enum name="NOCYCCNT_0" start="0" description="Cycle counter supported." />
        <Enum name="NOCYCCNT_1" start="0x1" description="Cycle counter not supported." />
      </BitField>
      <BitField start="26" size="1" name="NOEXTTRIG" description="NOEXTRRIG bit. Shows whether the implementation includes external match signals, CMPMATCH[N].">
        <Enum name="NOEXTTRIG_0" start="0" description="CMPMATCH[N] supported." />
        <Enum name="NOEXTTRIG_1" start="0x1" description="CMPMATCH[N] not supported." />
      </BitField>
      <BitField start="27" size="1" name="NOTRCPKT" description="NOTRCPKT bit. Shows whether the implementation supports trace sampling and exception tracing. If this bit is RAZ, the NOCYCCNT bit must also RAZ.">
        <Enum name="NOTRCPKT_0" start="0" description="Trace sampling and exception tracing supported." />
        <Enum name="NOTRCPKT_1" start="0x1" description="Trace sampling and exception tracing not supported." />
      </BitField>
      <BitField start="28" size="4" name="NUMCOMP" description="NUMCOMP bits. Number of comparators implemented. A value of zero indicates no comparator support." />
    </Register>
    <Register start="+0x4" size="4" name="DWT_CYCCNT" access="Read/Write" description="Cycle Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CYCCNT" description="CYCCNT[31:0]. Incrementing cycle counter value. When enabled, CYCCNT increments on each processor clock cycle. On overflow, CYCCNT wraps to zero." />
    </Register>
    <Register start="+0x8" size="4" name="DWT_CPICNT" access="Read/Write" description="CPI Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CPICNT" description="CPICNT[7:0]. The base CPI counter. Counts additional cycles required to execute multi-cycle instructions, except those recorded by DWT_LSUCNT, and counts any instruction fetch stalls." />
    </Register>
    <Register start="+0xC" size="4" name="DWT_EXCCNT" access="Read/Write" description="Exception Overhead Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="EXCCNT" description="EXCCNT[7:0]. The exception overhead counter. Counts the total cycles spent in exception processing." />
    </Register>
    <Register start="+0x10" size="4" name="DWT_SLEEPCNT" access="Read/Write" description="Sleep Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SLEEPCNT" description="SLEEPCNT[7:0]. Sleep counter. Counts the total number of cycles that the processor is sleeping." />
    </Register>
    <Register start="+0x14" size="4" name="DWT_LSUCNT" access="Read/Write" description="LSU Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LSUCNT" description="LSUCNT[7:0]. Load-store counter. Increments on any additional cycles required to execute load or store instructions." />
    </Register>
    <Register start="+0x18" size="4" name="DWT_FOLDCNT" access="Read/Write" description="Folded-instruction Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="FOLDCNT" description="FOLDCNT[7:0]. Folded-instruction counter. Increments on each instruction that takes 0 cycles." />
    </Register>
    <Register start="+0x1C" size="4" name="DWT_PCSR" access="ReadOnly" description="Program Counter Sample Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="EIASAMPLE" description="EIASAMPLE[31:0]. Executed Instruction Address sample value." />
    </Register>
    <Register start="+0x20" size="4" name="DWT_COMP0" access="Read/Write" description="Comparator Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="COMP" description="COMP[31:0]. Reference value for comparison." />
    </Register>
    <Register start="+0x24" size="4" name="DWT_MASK0" access="Read/Write" description="Mask Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="MASK" description="MASK[4:0]. The size of the ignore mask, 0-31 bits, applied to address range matching. The maximum mask size is IMPLEMENTATION DEFINED. A debugger can write 0b11111 to this field and then read the register back to determine the maximum mask size supported." />
    </Register>
    <Register start="+0x28" size="4" name="DWT_FUNCTION0" access="Read/Write" description="Function Register 0" reset_value="0" reset_mask="0xFFFFFFDF">
      <BitField start="0" size="4" name="FUNCTION" description="FUNCTION[3:0]. Selects action taken on comparator match. This field resets to zero." />
      <BitField start="5" size="1" name="EMITRANGE" description="EMITRANGE bit. If the implementation supports trace sampling, enables generation of Data trace address offset packets, that hold Daddr[15:0]. If DWT_CTRL.NOTRCPKT is RAZ then this bit is UNK/SBZP.">
        <Enum name="EMITRANGE_0" start="0" description="Data trace address offset packets disabled." />
        <Enum name="EMITRANGE_1" start="0x1" description="Enable Data trace address offset packet generation." />
      </BitField>
      <BitField start="7" size="1" name="CYCMATCH" description="CYCMATCH bit. If the implementation supports cycle counting, enable cycle count comparison for comparator 0. If DWT_CTRL.NOCYCCNT is RAZ then this bit is UNK/SBZP.">
        <Enum name="CYCMATCH_0" start="0" description="No comparison is performed." />
        <Enum name="CYCMATCH_1" start="0x1" description="Compare DWT_COMP0 with the cycle counter, DWT_CYCCNT." />
      </BitField>
      <BitField start="8" size="1" name="DATAVMATCH" description="DATAVMATCH bit. Enables data value comparison, if supported. For comparator 0, when the CYCMATCH is set to 1, DATAVMATCH must be set to 0 for it to perform cycle count comparison. See LNK1ENA, DATAVSIZE, DATAVADDR0 and DATAVADDR1 for related information. If the implementation does not support data value comparison this bit is RAZ/WI.">
        <Enum name="DATAVMATCH_0" start="0" description="Perform address comparison." />
        <Enum name="DATAVMATCH_1" start="0x1" description="Perform data value comparison." />
      </BitField>
      <BitField start="9" size="1" name="LNK1ENA" description="LNK1ENA bit. Indicates whether the implementation supports use of a second linked comparator. When LNK1ENA is RAO, the DATAVADDR1 field specifies the comparator to use as the second linked comparator.">
        <Enum name="LNK1ENA_0" start="0" description="Second linked comparator not supported." />
        <Enum name="LNK1ENA_1" start="0x1" description="Second linked comparator supported." />
      </BitField>
      <BitField start="10" size="2" name="DATAVSIZE" description="DATAVSIZE[1:0]. For data value matching, specifies the size of the required data comparison.">
        <Enum name="DATAVSIZE_0" start="0" description="Byte." />
        <Enum name="DATAVSIZE_1" start="0x1" description="Halfword." />
        <Enum name="DATAVSIZE_2" start="0x2" description="Word." />
      </BitField>
      <BitField start="12" size="4" name="DATAVADDR0" description="DATAVADDR0[3:0]. When the DATAVMATCH bit is set to 1 this field can hold the comparator number of a comparator to use for linked address comparison. The DWT unit ignores the value of this field if the DATAVMATCH bit is set to 0." />
      <BitField start="16" size="4" name="DATAVADDR1" description="DATAVADDR1[3:0]. When the DATAVMATCH and LNK1ENA bits are both 1, this field can hold the comparator number of a second comparator to use for linked address comparison. The DWT unit ignores the value of this field unless the LNK1ENA bit is RAO and the DATAVMATCH bit is set to 1. If LNK1ENA is RAZ, this field is RAZ/WI." />
      <BitField start="24" size="1" name="MATCHED" description="MATCHED bit. Comparator match. A value of 1 indicates that the operation defined by the FUNCTION field occurred since the last read of the register. Reading the register clears this bit to 0.">
        <Enum name="MATCHED_0" start="0" description="No match." />
        <Enum name="MATCHED_1" start="0x1" description="Match." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="DWT_COMP1" access="Read/Write" description="Comparator Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="COMP" description="COMP[31:0]. Reference value for comparison." />
    </Register>
    <Register start="+0x34" size="4" name="DWT_MASK1" access="Read/Write" description="Mask Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="MASK" description="MASK[4:0]. The size of the ignore mask, 0-31 bits, applied to address range matching. The maximum mask size is IMPLEMENTATION DEFINED. A debugger can write 0b11111 to this field and then read the register back to determine the maximum mask size supported." />
    </Register>
    <Register start="+0x38" size="4" name="DWT_FUNCTION1" access="Read/Write" description="Function Register 1" reset_value="0" reset_mask="0xFFFFFFDF">
      <BitField start="0" size="4" name="FUNCTION" description="FUNCTION[3:0]. Selects action taken on comparator match. This field resets to zero." />
      <BitField start="5" size="1" name="EMITRANGE" description="EMITRANGE bit. If the implementation supports trace sampling, enables generation of Data trace address offset packets, that hold Daddr[15:0]. If DWT_CTRL.NOTRCPKT is RAZ then this bit is UNK/SBZP.">
        <Enum name="EMITRANGE_0" start="0" description="Data trace address offset packets disabled." />
        <Enum name="EMITRANGE_1" start="0x1" description="Enable Data trace address offset packet generation." />
      </BitField>
      <BitField start="8" size="1" name="DATAVMATCH" description="DATAVMATCH bit. Enables data value comparison, if supported. For comparator 0, when the CYCMATCH is set to 1, DATAVMATCH must be set to 0 for it to perform cycle count comparison. See LNK1ENA, DATAVSIZE, DATAVADDR0 and DATAVADDR1 for related information. If the implementation does not support data value comparison this bit is RAZ/WI.">
        <Enum name="DATAVMATCH_0" start="0" description="Perform address comparison." />
        <Enum name="DATAVMATCH_1" start="0x1" description="Perform data value comparison." />
      </BitField>
      <BitField start="9" size="1" name="LNK1ENA" description="LNK1ENA bit. Indicates whether the implementation supports use of a second linked comparator. When LNK1ENA is RAO, the DATAVADDR1 field specifies the comparator to use as the second linked comparator.">
        <Enum name="LNK1ENA_0" start="0" description="Second linked comparator not supported." />
        <Enum name="LNK1ENA_1" start="0x1" description="Second linked comparator supported." />
      </BitField>
      <BitField start="10" size="2" name="DATAVSIZE" description="DATAVSIZE[1:0]. For data value matching, specifies the size of the required data comparison.">
        <Enum name="DATAVSIZE_0" start="0" description="Byte." />
        <Enum name="DATAVSIZE_1" start="0x1" description="Halfword." />
        <Enum name="DATAVSIZE_2" start="0x2" description="Word." />
      </BitField>
      <BitField start="12" size="4" name="DATAVADDR0" description="DATAVADDR0[3:0]. When the DATAVMATCH bit is set to 1 this field can hold the comparator number of a comparator to use for linked address comparison. The DWT unit ignores the value of this field if the DATAVMATCH bit is set to 0." />
      <BitField start="16" size="4" name="DATAVADDR1" description="DATAVADDR1[3:0]. When the DATAVMATCH and LNK1ENA bits are both 1, this field can hold the comparator number of a second comparator to use for linked address comparison. The DWT unit ignores the value of this field unless the LNK1ENA bit is RAO and the DATAVMATCH bit is set to 1. If LNK1ENA is RAZ, this field is RAZ/WI." />
      <BitField start="24" size="1" name="MATCHED" description="MATCHED bit. Comparator match. A value of 1 indicates that the operation defined by the FUNCTION field occurred since the last read of the register. Reading the register clears this bit to 0.">
        <Enum name="MATCHED_0" start="0" description="No match." />
        <Enum name="MATCHED_1" start="0x1" description="Match." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="DWT_COMP2" access="Read/Write" description="Comparator Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="COMP" description="COMP[31:0]. Reference value for comparison." />
    </Register>
    <Register start="+0x44" size="4" name="DWT_MASK2" access="Read/Write" description="Mask Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="MASK" description="MASK[4:0]. The size of the ignore mask, 0-31 bits, applied to address range matching. The maximum mask size is IMPLEMENTATION DEFINED. A debugger can write 0b11111 to this field and then read the register back to determine the maximum mask size supported." />
    </Register>
    <Register start="+0x48" size="4" name="DWT_FUNCTION2" access="Read/Write" description="Function Register 2" reset_value="0" reset_mask="0xFFFFFFDF">
      <BitField start="0" size="4" name="FUNCTION" description="FUNCTION[3:0]. Selects action taken on comparator match. This field resets to zero." />
      <BitField start="5" size="1" name="EMITRANGE" description="EMITRANGE bit. If the implementation supports trace sampling, enables generation of Data trace address offset packets, that hold Daddr[15:0]. If DWT_CTRL.NOTRCPKT is RAZ then this bit is UNK/SBZP.">
        <Enum name="EMITRANGE_0" start="0" description="Data trace address offset packets disabled." />
        <Enum name="EMITRANGE_1" start="0x1" description="Enable Data trace address offset packet generation." />
      </BitField>
      <BitField start="8" size="1" name="DATAVMATCH" description="DATAVMATCH bit. Enables data value comparison, if supported. For comparator 0, when the CYCMATCH is set to 1, DATAVMATCH must be set to 0 for it to perform cycle count comparison. See LNK1ENA, DATAVSIZE, DATAVADDR0 and DATAVADDR1 for related information. If the implementation does not support data value comparison this bit is RAZ/WI.">
        <Enum name="DATAVMATCH_0" start="0" description="Perform address comparison." />
        <Enum name="DATAVMATCH_1" start="0x1" description="Perform data value comparison." />
      </BitField>
      <BitField start="9" size="1" name="LNK1ENA" description="LNK1ENA bit. Indicates whether the implementation supports use of a second linked comparator. When LNK1ENA is RAO, the DATAVADDR1 field specifies the comparator to use as the second linked comparator.">
        <Enum name="LNK1ENA_0" start="0" description="Second linked comparator not supported." />
        <Enum name="LNK1ENA_1" start="0x1" description="Second linked comparator supported." />
      </BitField>
      <BitField start="10" size="2" name="DATAVSIZE" description="DATAVSIZE[1:0]. For data value matching, specifies the size of the required data comparison.">
        <Enum name="DATAVSIZE_0" start="0" description="Byte." />
        <Enum name="DATAVSIZE_1" start="0x1" description="Halfword." />
        <Enum name="DATAVSIZE_2" start="0x2" description="Word." />
      </BitField>
      <BitField start="12" size="4" name="DATAVADDR0" description="DATAVADDR0[3:0]. When the DATAVMATCH bit is set to 1 this field can hold the comparator number of a comparator to use for linked address comparison. The DWT unit ignores the value of this field if the DATAVMATCH bit is set to 0." />
      <BitField start="16" size="4" name="DATAVADDR1" description="DATAVADDR1[3:0]. When the DATAVMATCH and LNK1ENA bits are both 1, this field can hold the comparator number of a second comparator to use for linked address comparison. The DWT unit ignores the value of this field unless the LNK1ENA bit is RAO and the DATAVMATCH bit is set to 1. If LNK1ENA is RAZ, this field is RAZ/WI." />
      <BitField start="24" size="1" name="MATCHED" description="MATCHED bit. Comparator match. A value of 1 indicates that the operation defined by the FUNCTION field occurred since the last read of the register. Reading the register clears this bit to 0.">
        <Enum name="MATCHED_0" start="0" description="No match." />
        <Enum name="MATCHED_1" start="0x1" description="Match." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="DWT_COMP3" access="Read/Write" description="Comparator Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="COMP" description="COMP[31:0]. Reference value for comparison." />
    </Register>
    <Register start="+0x54" size="4" name="DWT_MASK3" access="Read/Write" description="Mask Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="MASK" description="MASK[4:0]. The size of the ignore mask, 0-31 bits, applied to address range matching. The maximum mask size is IMPLEMENTATION DEFINED. A debugger can write 0b11111 to this field and then read the register back to determine the maximum mask size supported." />
    </Register>
    <Register start="+0x58" size="4" name="DWT_FUNCTION3" access="Read/Write" description="Function Register 3" reset_value="0" reset_mask="0xFFFFFFDF">
      <BitField start="0" size="4" name="FUNCTION" description="FUNCTION[3:0]. Selects action taken on comparator match. This field resets to zero." />
      <BitField start="5" size="1" name="EMITRANGE" description="EMITRANGE bit. If the implementation supports trace sampling, enables generation of Data trace address offset packets, that hold Daddr[15:0]. If DWT_CTRL.NOTRCPKT is RAZ then this bit is UNK/SBZP.">
        <Enum name="EMITRANGE_0" start="0" description="Data trace address offset packets disabled." />
        <Enum name="EMITRANGE_1" start="0x1" description="Enable Data trace address offset packet generation." />
      </BitField>
      <BitField start="8" size="1" name="DATAVMATCH" description="DATAVMATCH bit. Enables data value comparison, if supported. For comparator 0, when the CYCMATCH is set to 1, DATAVMATCH must be set to 0 for it to perform cycle count comparison. See LNK1ENA, DATAVSIZE, DATAVADDR0 and DATAVADDR1 for related information. If the implementation does not support data value comparison this bit is RAZ/WI.">
        <Enum name="DATAVMATCH_0" start="0" description="Perform address comparison." />
        <Enum name="DATAVMATCH_1" start="0x1" description="Perform data value comparison." />
      </BitField>
      <BitField start="9" size="1" name="LNK1ENA" description="LNK1ENA bit. Indicates whether the implementation supports use of a second linked comparator. When LNK1ENA is RAO, the DATAVADDR1 field specifies the comparator to use as the second linked comparator.">
        <Enum name="LNK1ENA_0" start="0" description="Second linked comparator not supported." />
        <Enum name="LNK1ENA_1" start="0x1" description="Second linked comparator supported." />
      </BitField>
      <BitField start="10" size="2" name="DATAVSIZE" description="DATAVSIZE[1:0]. For data value matching, specifies the size of the required data comparison.">
        <Enum name="DATAVSIZE_0" start="0" description="Byte." />
        <Enum name="DATAVSIZE_1" start="0x1" description="Halfword." />
        <Enum name="DATAVSIZE_2" start="0x2" description="Word." />
      </BitField>
      <BitField start="12" size="4" name="DATAVADDR0" description="DATAVADDR0[3:0]. When the DATAVMATCH bit is set to 1 this field can hold the comparator number of a comparator to use for linked address comparison. The DWT unit ignores the value of this field if the DATAVMATCH bit is set to 0." />
      <BitField start="16" size="4" name="DATAVADDR1" description="DATAVADDR1[3:0]. When the DATAVMATCH and LNK1ENA bits are both 1, this field can hold the comparator number of a second comparator to use for linked address comparison. The DWT unit ignores the value of this field unless the LNK1ENA bit is RAO and the DATAVMATCH bit is set to 1. If LNK1ENA is RAZ, this field is RAZ/WI." />
      <BitField start="24" size="1" name="MATCHED" description="MATCHED bit. Comparator match. A value of 1 indicates that the operation defined by the FUNCTION field occurred since the last read of the register. Reading the register clears this bit to 0.">
        <Enum name="MATCHED_0" start="0" description="No match." />
        <Enum name="MATCHED_1" start="0x1" description="Match." />
      </BitField>
    </Register>
    <Register start="+0xFD0" size="4" name="DWT_PID4" access="ReadOnly" description="Peripheral Identification Register 4." reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="JEP106" description="JEP106 continuation code." />
      <BitField start="4" size="4" name="c4KB" description="4KB Count" />
    </Register>
    <Register start="+0xFD4" size="4" name="DWT_PID5" access="ReadOnly" description="Peripheral Identification Register 5." reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xFD8" size="4" name="DWT_PID6" access="ReadOnly" description="Peripheral Identification Register 6." reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xFDC" size="4" name="DWT_PID7" access="ReadOnly" description="Peripheral Identification Register 7." reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xFE0" size="4" name="DWT_PID0" access="ReadOnly" description="Peripheral Identification Register 0." reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PartNumber" description="Part Number [7:0]" />
    </Register>
    <Register start="+0xFE4" size="4" name="DWT_PID1" access="ReadOnly" description="Peripheral Identification Register 1." reset_value="0xB0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PartNumber" description="Part Number [11:8]" />
      <BitField start="4" size="4" name="JEP106_identity_code" description="JEP106 identity code [3:0]" />
    </Register>
    <Register start="+0xFE8" size="4" name="DWT_PID2" access="ReadOnly" description="Peripheral Identification Register 2." reset_value="0x3B" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="JEP106_identity_code" description="JEP106 identity code [6:4]" />
      <BitField start="4" size="4" name="Revision" description="Revision" />
    </Register>
    <Register start="+0xFEC" size="4" name="DWT_PID3" access="ReadOnly" description="Peripheral Identification Register 3." reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CustomerModified" description="Customer Modified." />
      <BitField start="4" size="4" name="RevAnd" description="RevAnd" />
    </Register>
    <Register start="+0xFF0" size="4" name="DWT_CID0" access="ReadOnly" description="Component Identification Register 0." reset_value="0xD" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="Preamble" description="Preamble" />
    </Register>
    <Register start="+0xFF4" size="4" name="DWT_CID1" access="ReadOnly" description="Component Identification Register 1." reset_value="0xE0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="Preamble" description="Preamble" />
      <BitField start="4" size="4" name="ComponentClass" description="Component class">
        <Enum name="ComponentClass_1" start="0x1" description="ROM table." />
        <Enum name="ComponentClass_9" start="0x9" description="CoreSight component." />
        <Enum name="ComponentClass_15" start="0xF" description="PrimeCell of system component with no standardized register layout, for backward compatibility." />
      </BitField>
    </Register>
    <Register start="+0xFF8" size="4" name="DWT_CID2" access="ReadOnly" description="Component Identification Register 2." reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="Preamble" description="Preamble" />
    </Register>
    <Register start="+0xFFC" size="4" name="DWT_CID3" access="ReadOnly" description="Component Identification Register 3." reset_value="0xB1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="Preamble" description="Preamble" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FPB" start="0xE0002000" description="Flash Patch and Breakpoint Unit Registers">
    <Register start="+0" size="4" name="FP_CTRL" access="Read/Write" description="FlashPatch Control Register" reset_value="0x130" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE" description="Enable bit for the FPB. A Power-on reset clears this bit to 0.">
        <Enum name="ENABLE_0" start="0" description="FPB disabled." />
        <Enum name="ENABLE_1" start="0x1" description="FPB enabled." />
      </BitField>
      <BitField start="1" size="1" name="KEY" description="KEY bit. On any write to FP_CTRL, the FPB unit ignores the write unless this bit is 1. This bit is RAZ." />
      <BitField start="4" size="4" name="NUM_CODE_least" description="NUM_CODE[3:0]. The least significant bits of NUM_CODE, the number of instruction address comparators. If NUM_CODE[6:0] is zero, the implementation does not support any instruction address comparators." />
      <BitField start="8" size="4" name="NUM_LIT" description="NUM_LIT bits. The number of literal address comparators supported. If this field is zero, the implementation does not support literal comparators." />
      <BitField start="12" size="3" name="NUM_CODE_most" description="NUM_CODE[6:4]. The most significant bits of NUM_CODE, the number of instruction address comparators, see bits [7:4]." />
    </Register>
    <Register start="+0x4" size="4" name="FP_REMAP" access="Read/Write" description="FlashPatch Remap Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="24" name="REMAP" description="REMAP bits. If the FPB supports flash patch remap, this field: - holds bits [28:5] of the base address in SRAM to which the FPB remaps the address - has an UNKNOWN value on reset. If the FPB only supports breakpoint functionality this field is UNK/SBZP." />
      <BitField start="29" size="1" name="RMPSPT" description="RMPSPT bit. Indicates whether the FPB unit supports flash patch remap.">
        <Enum name="RMPSPT_0" start="0" description="Remapping not supported. The FPB only supports breakpoint functionality." />
        <Enum name="RMPSPT_1" start="0x1" description="Hard-wired remap to SRAM region." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="FP_COMP0" access="Read/Write" description="FlashPatch Comparator Register 0" reset_value="0" reset_mask="0xE0000007">
      <BitField start="0" size="1" name="ENABLE" description="Enable bit for this comparator. A Power-on reset clears this bit to 0.">
        <Enum name="ENABLE_0" start="0" description="Comparator disabled." />
        <Enum name="ENABLE_1" start="0x1" description="Comparator enabled." />
      </BitField>
      <BitField start="2" size="27" name="COMP" description="COMP bits. Bits [28:2] of the address to compare with addresses from the Code memory region. Bits [31:29] and [1:0] of the address for comparison are zero. If a match occurs: - for an instruction address comparator, the REPLACE field defines the required action - for a literal address comparator, the FPB remaps the access. The reset value of this field is UNKNOWN." />
      <BitField start="30" size="2" name="REPLACE" description="REPLACE[1:0]. For an instruction address comparator: - Defines the behavior when the COMP address is matched. - The reset value of this field is UNKNOWN. For a literal address comparator: - Field is UNK/SBZP.">
        <Enum name="REPLACE_0" start="0" description="Remap to remap address." />
        <Enum name="REPLACE_1" start="0x1" description="Breakpoint on lower halfword, upper is unaffected." />
        <Enum name="REPLACE_2" start="0x2" description="Breakpoint on upper halfword, lower is unaffected." />
        <Enum name="REPLACE_3" start="0x3" description="Breakpoint on both lower and upper halfwords." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FP_COMP1" access="Read/Write" description="FlashPatch Comparator Register 1" reset_value="0" reset_mask="0xE0000007">
      <BitField start="0" size="1" name="ENABLE" description="Enable bit for this comparator. A Power-on reset clears this bit to 0.">
        <Enum name="ENABLE_0" start="0" description="Comparator disabled." />
        <Enum name="ENABLE_1" start="0x1" description="Comparator enabled." />
      </BitField>
      <BitField start="2" size="27" name="COMP" description="COMP bits. Bits [28:2] of the address to compare with addresses from the Code memory region. Bits [31:29] and [1:0] of the address for comparison are zero. If a match occurs: - for an instruction address comparator, the REPLACE field defines the required action - for a literal address comparator, the FPB remaps the access. The reset value of this field is UNKNOWN." />
      <BitField start="30" size="2" name="REPLACE" description="REPLACE[1:0]. For an instruction address comparator: - Defines the behavior when the COMP address is matched. - The reset value of this field is UNKNOWN. For a literal address comparator: - Field is UNK/SBZP.">
        <Enum name="REPLACE_0" start="0" description="Remap to remap address." />
        <Enum name="REPLACE_1" start="0x1" description="Breakpoint on lower halfword, upper is unaffected." />
        <Enum name="REPLACE_2" start="0x2" description="Breakpoint on upper halfword, lower is unaffected." />
        <Enum name="REPLACE_3" start="0x3" description="Breakpoint on both lower and upper halfwords." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="FP_COMP2" access="Read/Write" description="FlashPatch Comparator Register 2" reset_value="0" reset_mask="0xE0000007">
      <BitField start="0" size="1" name="ENABLE" description="Enable bit for this comparator. A Power-on reset clears this bit to 0.">
        <Enum name="ENABLE_0" start="0" description="Comparator disabled." />
        <Enum name="ENABLE_1" start="0x1" description="Comparator enabled." />
      </BitField>
      <BitField start="2" size="27" name="COMP" description="COMP bits. Bits [28:2] of the address to compare with addresses from the Code memory region. Bits [31:29] and [1:0] of the address for comparison are zero. If a match occurs: - for an instruction address comparator, the REPLACE field defines the required action - for a literal address comparator, the FPB remaps the access. The reset value of this field is UNKNOWN." />
      <BitField start="30" size="2" name="REPLACE" description="REPLACE[1:0]. For an instruction address comparator: - Defines the behavior when the COMP address is matched. - The reset value of this field is UNKNOWN. For a literal address comparator: - Field is UNK/SBZP.">
        <Enum name="REPLACE_0" start="0" description="Remap to remap address." />
        <Enum name="REPLACE_1" start="0x1" description="Breakpoint on lower halfword, upper is unaffected." />
        <Enum name="REPLACE_2" start="0x2" description="Breakpoint on upper halfword, lower is unaffected." />
        <Enum name="REPLACE_3" start="0x3" description="Breakpoint on both lower and upper halfwords." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FP_COMP3" access="Read/Write" description="FlashPatch Comparator Register 3" reset_value="0" reset_mask="0xE0000007">
      <BitField start="0" size="1" name="ENABLE" description="Enable bit for this comparator. A Power-on reset clears this bit to 0.">
        <Enum name="ENABLE_0" start="0" description="Comparator disabled." />
        <Enum name="ENABLE_1" start="0x1" description="Comparator enabled." />
      </BitField>
      <BitField start="2" size="27" name="COMP" description="COMP bits. Bits [28:2] of the address to compare with addresses from the Code memory region. Bits [31:29] and [1:0] of the address for comparison are zero. If a match occurs: - for an instruction address comparator, the REPLACE field defines the required action - for a literal address comparator, the FPB remaps the access. The reset value of this field is UNKNOWN." />
      <BitField start="30" size="2" name="REPLACE" description="REPLACE[1:0]. For an instruction address comparator: - Defines the behavior when the COMP address is matched. - The reset value of this field is UNKNOWN. For a literal address comparator: - Field is UNK/SBZP.">
        <Enum name="REPLACE_0" start="0" description="Remap to remap address." />
        <Enum name="REPLACE_1" start="0x1" description="Breakpoint on lower halfword, upper is unaffected." />
        <Enum name="REPLACE_2" start="0x2" description="Breakpoint on upper halfword, lower is unaffected." />
        <Enum name="REPLACE_3" start="0x3" description="Breakpoint on both lower and upper halfwords." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="FP_COMP4" access="Read/Write" description="FlashPatch Comparator Register 4" reset_value="0" reset_mask="0xE0000007">
      <BitField start="0" size="1" name="ENABLE" description="Enable bit for this comparator. A Power-on reset clears this bit to 0.">
        <Enum name="ENABLE_0" start="0" description="Comparator disabled." />
        <Enum name="ENABLE_1" start="0x1" description="Comparator enabled." />
      </BitField>
      <BitField start="2" size="27" name="COMP" description="COMP bits. Bits [28:2] of the address to compare with addresses from the Code memory region. Bits [31:29] and [1:0] of the address for comparison are zero. If a match occurs: - for an instruction address comparator, the REPLACE field defines the required action - for a literal address comparator, the FPB remaps the access. The reset value of this field is UNKNOWN." />
      <BitField start="30" size="2" name="REPLACE" description="REPLACE[1:0]. For an instruction address comparator: - Defines the behavior when the COMP address is matched. - The reset value of this field is UNKNOWN. For a literal address comparator: - Field is UNK/SBZP.">
        <Enum name="REPLACE_0" start="0" description="Remap to remap address." />
        <Enum name="REPLACE_1" start="0x1" description="Breakpoint on lower halfword, upper is unaffected." />
        <Enum name="REPLACE_2" start="0x2" description="Breakpoint on upper halfword, lower is unaffected." />
        <Enum name="REPLACE_3" start="0x3" description="Breakpoint on both lower and upper halfwords." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="FP_COMP5" access="Read/Write" description="FlashPatch Comparator Register 5" reset_value="0" reset_mask="0xE0000007">
      <BitField start="0" size="1" name="ENABLE" description="Enable bit for this comparator. A Power-on reset clears this bit to 0.">
        <Enum name="ENABLE_0" start="0" description="Comparator disabled." />
        <Enum name="ENABLE_1" start="0x1" description="Comparator enabled." />
      </BitField>
      <BitField start="2" size="27" name="COMP" description="COMP bits. Bits [28:2] of the address to compare with addresses from the Code memory region. Bits [31:29] and [1:0] of the address for comparison are zero. If a match occurs: - for an instruction address comparator, the REPLACE field defines the required action - for a literal address comparator, the FPB remaps the access. The reset value of this field is UNKNOWN." />
      <BitField start="30" size="2" name="REPLACE" description="REPLACE[1:0]. For an instruction address comparator: - Defines the behavior when the COMP address is matched. - The reset value of this field is UNKNOWN. For a literal address comparator: - Field is UNK/SBZP.">
        <Enum name="REPLACE_0" start="0" description="Remap to remap address." />
        <Enum name="REPLACE_1" start="0x1" description="Breakpoint on lower halfword, upper is unaffected." />
        <Enum name="REPLACE_2" start="0x2" description="Breakpoint on upper halfword, lower is unaffected." />
        <Enum name="REPLACE_3" start="0x3" description="Breakpoint on both lower and upper halfwords." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="FP_COMP6" access="Read/Write" description="FlashPatch Comparator Register 6" reset_value="0" reset_mask="0xE0000007">
      <BitField start="0" size="1" name="ENABLE" description="Enable bit for this comparator. A Power-on reset clears this bit to 0.">
        <Enum name="ENABLE_0" start="0" description="Comparator disabled." />
        <Enum name="ENABLE_1" start="0x1" description="Comparator enabled." />
      </BitField>
      <BitField start="2" size="27" name="COMP" description="COMP bits. Bits [28:2] of the address to compare with addresses from the Code memory region. Bits [31:29] and [1:0] of the address for comparison are zero. If a match occurs: - for an instruction address comparator, the REPLACE field defines the required action - for a literal address comparator, the FPB remaps the access. The reset value of this field is UNKNOWN." />
      <BitField start="30" size="2" name="REPLACE" description="REPLACE[1:0]. For an instruction address comparator: - Defines the behavior when the COMP address is matched. - The reset value of this field is UNKNOWN. For a literal address comparator: - Field is UNK/SBZP.">
        <Enum name="REPLACE_0" start="0" description="Remap to remap address." />
        <Enum name="REPLACE_1" start="0x1" description="Breakpoint on lower halfword, upper is unaffected." />
        <Enum name="REPLACE_2" start="0x2" description="Breakpoint on upper halfword, lower is unaffected." />
        <Enum name="REPLACE_3" start="0x3" description="Breakpoint on both lower and upper halfwords." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="FP_COMP7" access="Read/Write" description="FlashPatch Comparator Register 7" reset_value="0" reset_mask="0xE0000007">
      <BitField start="0" size="1" name="ENABLE" description="Enable bit for this comparator. A Power-on reset clears this bit to 0.">
        <Enum name="ENABLE_0" start="0" description="Comparator disabled." />
        <Enum name="ENABLE_1" start="0x1" description="Comparator enabled." />
      </BitField>
      <BitField start="2" size="27" name="COMP" description="COMP bits. Bits [28:2] of the address to compare with addresses from the Code memory region. Bits [31:29] and [1:0] of the address for comparison are zero. If a match occurs: - for an instruction address comparator, the REPLACE field defines the required action - for a literal address comparator, the FPB remaps the access. The reset value of this field is UNKNOWN." />
      <BitField start="30" size="2" name="REPLACE" description="REPLACE[1:0]. For an instruction address comparator: - Defines the behavior when the COMP address is matched. - The reset value of this field is UNKNOWN. For a literal address comparator: - Field is UNK/SBZP.">
        <Enum name="REPLACE_0" start="0" description="Remap to remap address." />
        <Enum name="REPLACE_1" start="0x1" description="Breakpoint on lower halfword, upper is unaffected." />
        <Enum name="REPLACE_2" start="0x2" description="Breakpoint on upper halfword, lower is unaffected." />
        <Enum name="REPLACE_3" start="0x3" description="Breakpoint on both lower and upper halfwords." />
      </BitField>
    </Register>
    <Register start="+0xFD0" size="4" name="FP_PID4" access="ReadOnly" description="Peripheral Identification Register 4." reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="JEP106" description="JEP106 continuation code." />
      <BitField start="4" size="4" name="c4KB" description="4KB Count" />
    </Register>
    <Register start="+0xFD4" size="4" name="FP_PID5" access="ReadOnly" description="Peripheral Identification Register 5." reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xFD8" size="4" name="FP_PID6" access="ReadOnly" description="Peripheral Identification Register 6." reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xFDC" size="4" name="FP_PID7" access="ReadOnly" description="Peripheral Identification Register 7." reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xFE0" size="4" name="FP_PID0" access="ReadOnly" description="Peripheral Identification Register 0." reset_value="0x3" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PartNumber" description="Part Number [7:0]" />
    </Register>
    <Register start="+0xFE4" size="4" name="FP_PID1" access="ReadOnly" description="Peripheral Identification Register 1." reset_value="0xB0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PartNumber" description="Part Number [11:8]" />
      <BitField start="4" size="4" name="JEP106_identity_code" description="JEP106 identity code [3:0]" />
    </Register>
    <Register start="+0xFE8" size="4" name="FP_PID2" access="ReadOnly" description="Peripheral Identification Register 2." reset_value="0x2B" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="JEP106_identity_code" description="JEP106 identity code [6:4]" />
      <BitField start="4" size="4" name="Revision" description="Revision" />
    </Register>
    <Register start="+0xFEC" size="4" name="FP_PID3" access="ReadOnly" description="Peripheral Identification Register 3." reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CustomerModified" description="Customer Modified." />
      <BitField start="4" size="4" name="RevAnd" description="RevAnd" />
    </Register>
    <Register start="+0xFF0" size="4" name="FP_CID0" access="ReadOnly" description="Component Identification Register 0." reset_value="0xD" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="Preamble" description="Preamble" />
    </Register>
    <Register start="+0xFF4" size="4" name="FP_CID1" access="ReadOnly" description="Component Identification Register 1." reset_value="0xE0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="Preamble" description="Preamble" />
      <BitField start="4" size="4" name="ComponentClass" description="Component class">
        <Enum name="ComponentClass_1" start="0x1" description="ROM table." />
        <Enum name="ComponentClass_9" start="0x9" description="CoreSight component." />
        <Enum name="ComponentClass_15" start="0xF" description="PrimeCell of system component with no standardized register layout, for backward compatibility." />
      </BitField>
    </Register>
    <Register start="+0xFF8" size="4" name="FP_CID2" access="ReadOnly" description="Component Identification Register 2." reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="Preamble" description="Preamble" />
    </Register>
    <Register start="+0xFFC" size="4" name="FP_CID3" access="ReadOnly" description="Component Identification Register 3." reset_value="0xB1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="Preamble" description="Preamble" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SystemControl" start="0xE000E000" description="System Control Block">
    <Register start="+0x8" size="4" name="SCB_ACTLR" access="Read/Write" description="Auxiliary Control Register," reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DISMCYCINT" description="Disables interruption of multi-cycle instructions." />
      <BitField start="1" size="1" name="DISDEFWBUF" description="Disables write buffer use during default memory map accesses." />
      <BitField start="2" size="1" name="DISFOLD" description="Disables folding of IT instructions." />
    </Register>
    <Register start="+0xD00" size="4" name="SCB_CPUID" access="ReadOnly" description="CPUID Base Register" reset_value="0x410FC240" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="REVISION" description="Indicates patch release: 0x0 = Patch 0" />
      <BitField start="4" size="12" name="PARTNO" description="Indicates part number" />
      <BitField start="20" size="4" name="VARIANT" description="Indicates processor revision: 0x2 = Revision 2" />
      <BitField start="24" size="8" name="IMPLEMENTER" description="Implementer code" />
    </Register>
    <Register start="+0xD04" size="4" name="SCB_ICSR" access="Read/Write" description="Interrupt Control and State Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="VECTACTIVE" description="Active exception number" />
      <BitField start="11" size="1" name="RETTOBASE" description="no description available">
        <Enum name="RETTOBASE_0" start="0" description="there are preempted active exceptions to execute" />
        <Enum name="RETTOBASE_1" start="0x1" description="there are no active exceptions, or the currently-executing exception is the only active exception" />
      </BitField>
      <BitField start="12" size="6" name="VECTPENDING" description="Exception number of the highest priority pending enabled exception" />
      <BitField start="22" size="1" name="ISRPENDING" description="no description available" />
      <BitField start="23" size="1" name="ISRPREEMPT" description="no description available">
        <Enum name="ISRPREEMPT_0" start="0" description="Will not service" />
        <Enum name="ISRPREEMPT_1" start="0x1" description="Will service a pending exception" />
      </BitField>
      <BitField start="25" size="1" name="PENDSTCLR" description="no description available">
        <Enum name="PENDSTCLR_0" start="0" description="no effect" />
        <Enum name="PENDSTCLR_1" start="0x1" description="removes the pending state from the SysTick exception" />
      </BitField>
      <BitField start="26" size="1" name="PENDSTSET" description="no description available">
        <Enum name="PENDSTSET_0" start="0" description="write: no effect; read: SysTick exception is not pending" />
        <Enum name="PENDSTSET_1" start="0x1" description="write: changes SysTick exception state to pending; read: SysTick exception is pending" />
      </BitField>
      <BitField start="27" size="1" name="PENDSVCLR" description="no description available">
        <Enum name="PENDSVCLR_0" start="0" description="no effect" />
        <Enum name="PENDSVCLR_1" start="0x1" description="removes the pending state from the PendSV exception" />
      </BitField>
      <BitField start="28" size="1" name="PENDSVSET" description="no description available">
        <Enum name="PENDSVSET_0" start="0" description="write: no effect; read: PendSV exception is not pending" />
        <Enum name="PENDSVSET_1" start="0x1" description="write: changes PendSV exception state to pending; read: PendSV exception is pending" />
      </BitField>
      <BitField start="31" size="1" name="NMIPENDSET" description="no description available">
        <Enum name="NMIPENDSET_0" start="0" description="write: no effect; read: NMI exception is not pending" />
        <Enum name="NMIPENDSET_1" start="0x1" description="write: changes NMI exception state to pending; read: NMI exception is pending" />
      </BitField>
    </Register>
    <Register start="+0xD08" size="4" name="SCB_VTOR" access="Read/Write" description="Vector Table Offset Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="25" name="TBLOFF" description="Vector table base offset" />
    </Register>
    <Register start="+0xD0C" size="4" name="SCB_AIRCR" access="Read/Write" description="Application Interrupt and Reset Control Register" reset_value="0xFA050000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VECTRESET" description="no description available" />
      <BitField start="1" size="1" name="VECTCLRACTIVE" description="no description available" />
      <BitField start="2" size="1" name="SYSRESETREQ" description="no description available">
        <Enum name="SYSRESETREQ_0" start="0" description="no system reset request" />
        <Enum name="SYSRESETREQ_1" start="0x1" description="asserts a signal to the outer system that requests a reset" />
      </BitField>
      <BitField start="8" size="3" name="PRIGROUP" description="Interrupt priority grouping field. This field determines the split of group priority from subpriority." />
      <BitField start="15" size="1" name="ENDIANNESS" description="no description available">
        <Enum name="ENDIANNESS_0" start="0" description="Little-endian" />
        <Enum name="ENDIANNESS_1" start="0x1" description="Big-endian" />
      </BitField>
      <BitField start="16" size="16" name="VECTKEY" description="Register key" />
    </Register>
    <Register start="+0xD10" size="4" name="SCB_SCR" access="Read/Write" description="System Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="SLEEPONEXIT" description="no description available">
        <Enum name="SLEEPONEXIT_0" start="0" description="o not sleep when returning to Thread mode" />
        <Enum name="SLEEPONEXIT_1" start="0x1" description="enter sleep, or deep sleep, on return from an ISR" />
      </BitField>
      <BitField start="2" size="1" name="SLEEPDEEP" description="no description available">
        <Enum name="SLEEPDEEP_0" start="0" description="sleep" />
        <Enum name="SLEEPDEEP_1" start="0x1" description="deep sleep" />
      </BitField>
      <BitField start="4" size="1" name="SEVONPEND" description="no description available">
        <Enum name="SEVONPEND_0" start="0" description="only enabled interrupts or events can wakeup the processor, disabled interrupts are excluded" />
        <Enum name="SEVONPEND_1" start="0x1" description="enabled events and all interrupts, including disabled interrupts, can wakeup the processor" />
      </BitField>
    </Register>
    <Register start="+0xD14" size="4" name="SCB_CCR" access="Read/Write" description="Configuration and Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="NONBASETHRDENA" description="no description available">
        <Enum name="NONBASETHRDENA_0" start="0" description="processor can enter Thread mode only when no exception is active" />
        <Enum name="NONBASETHRDENA_1" start="0x1" description="processor can enter Thread mode from any level under the control of an EXC_RETURN value" />
      </BitField>
      <BitField start="1" size="1" name="USERSETMPEND" description="Enables unprivileged software access to the STIR">
        <Enum name="USERSETMPEND_0" start="0" description="disable" />
        <Enum name="USERSETMPEND_1" start="0x1" description="enable" />
      </BitField>
      <BitField start="3" size="1" name="UNALIGN_TRP" description="Enables unaligned access traps">
        <Enum name="UNALIGN_TRP_0" start="0" description="do not trap unaligned halfword and word accesses" />
        <Enum name="UNALIGN_TRP_1" start="0x1" description="trap unaligned halfword and word accesses" />
      </BitField>
      <BitField start="4" size="1" name="DIV_0_TRP" description="Enables faulting or halting when the processor executes an SDIV or UDIV instruction with a divisor of 0">
        <Enum name="DIV_0_TRP_0" start="0" description="do not trap divide by 0" />
        <Enum name="DIV_0_TRP_1" start="0x1" description="trap divide by 0" />
      </BitField>
      <BitField start="8" size="1" name="BFHFNMIGN" description="Enables handlers with priority -1 or -2 to ignore data BusFaults caused by load and store instructions.">
        <Enum name="BFHFNMIGN_0" start="0" description="data bus faults caused by load and store instructions cause a lock-up" />
        <Enum name="BFHFNMIGN_1" start="0x1" description="handlers running at priority -1 and -2 ignore data bus faults caused by load and store instructions" />
      </BitField>
      <BitField start="9" size="1" name="STKALIGN" description="Indicates stack alignment on exception entry">
        <Enum name="STKALIGN_0" start="0" description="4-byte aligned" />
        <Enum name="STKALIGN_1" start="0x1" description="8-byte aligned" />
      </BitField>
    </Register>
    <Register start="+0xD18" size="4" name="SCB_SHPR1" access="Read/Write" description="System Handler Priority Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PRI_4" description="Priority of system handler 4, MemManage" />
      <BitField start="8" size="8" name="PRI_5" description="Priority of system handler 5, BusFault" />
      <BitField start="16" size="8" name="PRI_6" description="Priority of system handler 6, UsageFault" />
    </Register>
    <Register start="+0xD1C" size="4" name="SCB_SHPR2" access="Read/Write" description="System Handler Priority Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="8" name="PRI_11" description="Priority of system handler 11, SVCall" />
    </Register>
    <Register start="+0xD20" size="4" name="SCB_SHPR3" access="Read/Write" description="System Handler Priority Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="PRI_14" description="Priority of system handler 14, PendSV" />
      <BitField start="24" size="8" name="PRI_15" description="Priority of system handler 15, SysTick exception" />
    </Register>
    <Register start="+0xD24" size="4" name="SCB_SHCSR" access="Read/Write" description="System Handler Control and State Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MEMFAULTACT" description="no description available">
        <Enum name="MEMFAULTACT_0" start="0" description="exception is not active" />
        <Enum name="MEMFAULTACT_1" start="0x1" description="exception is active" />
      </BitField>
      <BitField start="1" size="1" name="BUSFAULTACT" description="no description available">
        <Enum name="BUSFAULTACT_0" start="0" description="exception is not active" />
        <Enum name="BUSFAULTACT_1" start="0x1" description="exception is active" />
      </BitField>
      <BitField start="3" size="1" name="USGFAULTACT" description="no description available">
        <Enum name="USGFAULTACT_0" start="0" description="exception is not active" />
        <Enum name="USGFAULTACT_1" start="0x1" description="exception is active" />
      </BitField>
      <BitField start="7" size="1" name="SVCALLACT" description="no description available">
        <Enum name="SVCALLACT_0" start="0" description="exception is not active" />
        <Enum name="SVCALLACT_1" start="0x1" description="exception is active" />
      </BitField>
      <BitField start="8" size="1" name="MONITORACT" description="no description available">
        <Enum name="MONITORACT_0" start="0" description="exception is not active" />
        <Enum name="MONITORACT_1" start="0x1" description="exception is active" />
      </BitField>
      <BitField start="10" size="1" name="PENDSVACT" description="no description available">
        <Enum name="PENDSVACT_0" start="0" description="exception is not active" />
        <Enum name="PENDSVACT_1" start="0x1" description="exception is active" />
      </BitField>
      <BitField start="11" size="1" name="SYSTICKACT" description="no description available">
        <Enum name="SYSTICKACT_0" start="0" description="exception is not active" />
        <Enum name="SYSTICKACT_1" start="0x1" description="exception is active" />
      </BitField>
      <BitField start="12" size="1" name="USGFAULTPENDED" description="no description available">
        <Enum name="USGFAULTPENDED_0" start="0" description="exception is not pending" />
        <Enum name="USGFAULTPENDED_1" start="0x1" description="exception is pending" />
      </BitField>
      <BitField start="13" size="1" name="MEMFAULTPENDED" description="no description available">
        <Enum name="MEMFAULTPENDED_0" start="0" description="exception is not pending" />
        <Enum name="MEMFAULTPENDED_1" start="0x1" description="exception is pending" />
      </BitField>
      <BitField start="14" size="1" name="BUSFAULTPENDED" description="no description available">
        <Enum name="BUSFAULTPENDED_0" start="0" description="exception is not pending" />
        <Enum name="BUSFAULTPENDED_1" start="0x1" description="exception is pending" />
      </BitField>
      <BitField start="15" size="1" name="SVCALLPENDED" description="no description available">
        <Enum name="SVCALLPENDED_0" start="0" description="exception is not pending" />
        <Enum name="SVCALLPENDED_1" start="0x1" description="exception is pending" />
      </BitField>
      <BitField start="16" size="1" name="MEMFAULTENA" description="no description available">
        <Enum name="MEMFAULTENA_0" start="0" description="disable the exception" />
        <Enum name="MEMFAULTENA_1" start="0x1" description="enable the exception" />
      </BitField>
      <BitField start="17" size="1" name="BUSFAULTENA" description="no description available">
        <Enum name="BUSFAULTENA_0" start="0" description="disable the exception" />
        <Enum name="BUSFAULTENA_1" start="0x1" description="enable the exception" />
      </BitField>
      <BitField start="18" size="1" name="USGFAULTENA" description="no description available">
        <Enum name="USGFAULTENA_0" start="0" description="disable the exception" />
        <Enum name="USGFAULTENA_1" start="0x1" description="enable the exception" />
      </BitField>
    </Register>
    <Register start="+0xD28" size="4" name="SCB_CFSR" access="Read/Write" description="Configurable Fault Status Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IACCVIOL" description="no description available">
        <Enum name="IACCVIOL_0" start="0" description="no instruction access violation fault" />
        <Enum name="IACCVIOL_1" start="0x1" description="the processor attempted an instruction fetch from a location that does not permit execution" />
      </BitField>
      <BitField start="1" size="1" name="DACCVIOL" description="no description available">
        <Enum name="DACCVIOL_0" start="0" description="no data access violation fault" />
        <Enum name="DACCVIOL_1" start="0x1" description="the processor attempted a load or store at a location that does not permit the operation" />
      </BitField>
      <BitField start="3" size="1" name="MUNSTKERR" description="no description available">
        <Enum name="MUNSTKERR_0" start="0" description="no unstacking fault" />
        <Enum name="MUNSTKERR_1" start="0x1" description="unstack for an exception return has caused one or more access violations" />
      </BitField>
      <BitField start="4" size="1" name="MSTKERR" description="no description available">
        <Enum name="MSTKERR_0" start="0" description="no stacking fault" />
        <Enum name="MSTKERR_1" start="0x1" description="stacking for an exception entry has caused one or more access violations" />
      </BitField>
      <BitField start="5" size="1" name="MLSPERR" description="no description available">
        <Enum name="MLSPERR_0" start="0" description="No MemManage fault occurred during floating-point lazy state preservation" />
        <Enum name="MLSPERR_1" start="0x1" description="A MemManage fault occurred during floating-point lazy state preservation" />
      </BitField>
      <BitField start="7" size="1" name="MMARVALID" description="no description available">
        <Enum name="MMARVALID_0" start="0" description="value in MMAR is not a valid fault address" />
        <Enum name="MMARVALID_1" start="0x1" description="MMAR holds a valid fault address" />
      </BitField>
      <BitField start="8" size="1" name="IBUSERR" description="no description available">
        <Enum name="IBUSERR_0" start="0" description="no instruction bus error" />
        <Enum name="IBUSERR_1" start="0x1" description="instruction bus error" />
      </BitField>
      <BitField start="9" size="1" name="PRECISERR" description="no description available">
        <Enum name="PRECISERR_0" start="0" description="no precise data bus error" />
        <Enum name="PRECISERR_1" start="0x1" description="a data bus error has occurred, and the PC value stacked for the exception return points to the instruction that caused the fault" />
      </BitField>
      <BitField start="10" size="1" name="IMPRECISERR" description="no description available">
        <Enum name="IMPRECISERR_0" start="0" description="no imprecise data bus error" />
        <Enum name="IMPRECISERR_1" start="0x1" description="a data bus error has occurred, but the return address in the stack frame is not related to the instruction that caused the error" />
      </BitField>
      <BitField start="11" size="1" name="UNSTKERR" description="no description available">
        <Enum name="UNSTKERR_0" start="0" description="no unstacking fault" />
        <Enum name="UNSTKERR_1" start="0x1" description="unstack for an exception return has caused one or more BusFaults" />
      </BitField>
      <BitField start="12" size="1" name="STKERR" description="no description available">
        <Enum name="STKERR_0" start="0" description="no stacking fault" />
        <Enum name="STKERR_1" start="0x1" description="stacking for an exception entry has caused one or more BusFaults" />
      </BitField>
      <BitField start="13" size="1" name="LSPERR" description="no description available">
        <Enum name="LSPERR_0" start="0" description="No bus fault occurred during floating-point lazy state preservation" />
        <Enum name="LSPERR_1" start="0x1" description="A bus fault occurred during floating-point lazy state preservation" />
      </BitField>
      <BitField start="15" size="1" name="BFARVALID" description="no description available">
        <Enum name="BFARVALID_0" start="0" description="value in BFAR is not a valid fault address" />
        <Enum name="BFARVALID_1" start="0x1" description="BFAR holds a valid fault address" />
      </BitField>
      <BitField start="16" size="1" name="UNDEFINSTR" description="no description available">
        <Enum name="UNDEFINSTR_0" start="0" description="no undefined instruction UsageFault" />
        <Enum name="UNDEFINSTR_1" start="0x1" description="the processor has attempted to execute an undefined instruction" />
      </BitField>
      <BitField start="17" size="1" name="INVSTATE" description="no description available">
        <Enum name="INVSTATE_0" start="0" description="no invalid state UsageFault" />
        <Enum name="INVSTATE_1" start="0x1" description="the processor has attempted to execute an instruction that makes illegal use of the EPSR" />
      </BitField>
      <BitField start="18" size="1" name="INVPC" description="no description available">
        <Enum name="INVPC_0" start="0" description="no invalid PC load UsageFault" />
        <Enum name="INVPC_1" start="0x1" description="the processor has attempted an illegal load of EXC_RETURN to the PC" />
      </BitField>
      <BitField start="19" size="1" name="NOCP" description="no description available">
        <Enum name="NOCP_0" start="0" description="no UsageFault caused by attempting to access a coprocessor" />
        <Enum name="NOCP_1" start="0x1" description="the processor has attempted to access a coprocessor" />
      </BitField>
      <BitField start="24" size="1" name="UNALIGNED" description="no description available">
        <Enum name="UNALIGNED_0" start="0" description="no unaligned access fault, or unaligned access trapping not enabled" />
        <Enum name="UNALIGNED_1" start="0x1" description="the processor has made an unaligned memory access" />
      </BitField>
      <BitField start="25" size="1" name="DIVBYZERO" description="no description available">
        <Enum name="DIVBYZERO_0" start="0" description="no divide by zero fault, or divide by zero trapping not enabled" />
        <Enum name="DIVBYZERO_1" start="0x1" description="the processor has executed an SDIV or UDIV instruction with a divisor of 0" />
      </BitField>
    </Register>
    <Register start="+0xD2C" size="4" name="SCB_HFSR" access="Read/Write" description="HardFault Status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="VECTTBL" description="no description available">
        <Enum name="VECTTBL_0" start="0" description="no BusFault on vector table read" />
        <Enum name="VECTTBL_1" start="0x1" description="BusFault on vector table read" />
      </BitField>
      <BitField start="30" size="1" name="FORCED" description="no description available">
        <Enum name="FORCED_0" start="0" description="no forced HardFault" />
        <Enum name="FORCED_1" start="0x1" description="forced HardFault" />
      </BitField>
      <BitField start="31" size="1" name="DEBUGEVT" description="no description available" />
    </Register>
    <Register start="+0xD30" size="4" name="SCB_DFSR" access="Read/Write" description="Debug Fault Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HALTED" description="no description available">
        <Enum name="HALTED_0" start="0" description="No active halt request debug event" />
        <Enum name="HALTED_1" start="0x1" description="Halt request debug event active" />
      </BitField>
      <BitField start="1" size="1" name="BKPT" description="no description available">
        <Enum name="BKPT_0" start="0" description="No current breakpoint debug event" />
        <Enum name="BKPT_1" start="0x1" description="At least one current breakpoint debug event" />
      </BitField>
      <BitField start="2" size="1" name="DWTTRAP" description="no description available">
        <Enum name="DWTTRAP_0" start="0" description="No current debug events generated by the DWT" />
        <Enum name="DWTTRAP_1" start="0x1" description="At least one current debug event generated by the DWT" />
      </BitField>
      <BitField start="3" size="1" name="VCATCH" description="no description available">
        <Enum name="VCATCH_0" start="0" description="No Vector catch triggered" />
        <Enum name="VCATCH_1" start="0x1" description="Vector catch triggered" />
      </BitField>
      <BitField start="4" size="1" name="EXTERNAL" description="no description available">
        <Enum name="EXTERNAL_0" start="0" description="No EDBGRQ debug event" />
        <Enum name="EXTERNAL_1" start="0x1" description="EDBGRQ debug event" />
      </BitField>
    </Register>
    <Register start="+0xD34" size="4" name="SCB_MMFAR" access="Read/Write" description="MemManage Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDRESS" description="Address of MemManage fault location" />
    </Register>
    <Register start="+0xD38" size="4" name="SCB_BFAR" access="Read/Write" description="BusFault Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDRESS" description="Address of the BusFault location" />
    </Register>
    <Register start="+0xD3C" size="4" name="SCB_AFSR" access="Read/Write" description="Auxiliary Fault Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="AUXFAULT" description="Latched version of the AUXFAULT inputs" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SysTick" start="0xE000E010" description="System timer">
    <Register start="+0" size="4" name="SYST_CSR" access="Read/Write" description="SysTick Control and Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE" description="no description available">
        <Enum name="ENABLE_0" start="0" description="counter disabled" />
        <Enum name="ENABLE_1" start="0x1" description="counter enabled" />
      </BitField>
      <BitField start="1" size="1" name="TICKINT" description="no description available">
        <Enum name="TICKINT_0" start="0" description="counting down to 0 does not assert the SysTick exception request" />
        <Enum name="TICKINT_1" start="0x1" description="counting down to 0 asserts the SysTick exception request" />
      </BitField>
      <BitField start="2" size="1" name="CLKSOURCE" description="no description available">
        <Enum name="CLKSOURCE_0" start="0" description="external clock" />
        <Enum name="CLKSOURCE_1" start="0x1" description="processor clock" />
      </BitField>
      <BitField start="16" size="1" name="COUNTFLAG" description="no description available" />
    </Register>
    <Register start="+0x4" size="4" name="SYST_RVR" access="Read/Write" description="SysTick Reload Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RELOAD" description="Value to load into the SysTick Current Value Register when the counter reaches 0" />
    </Register>
    <Register start="+0x8" size="4" name="SYST_CVR" access="Read/Write" description="SysTick Current Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CURRENT" description="Current value at the time the register is accessed" />
    </Register>
    <Register start="+0xC" size="4" name="SYST_CALIB" access="ReadOnly" description="SysTick Calibration Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="TENMS" description="Reload value to use for 10ms timing" />
      <BitField start="30" size="1" name="SKEW" description="no description available">
        <Enum name="SKEW_0" start="0" description="10ms calibration value is exact" />
        <Enum name="SKEW_1" start="0x1" description="10ms calibration value is inexact, because of the clock frequency" />
      </BitField>
      <BitField start="31" size="1" name="NOREF" description="no description available">
        <Enum name="NOREF_0" start="0" description="The reference clock is provided" />
        <Enum name="NOREF_1" start="0x1" description="The reference clock is not provided" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CoreDebug" start="0xE000EDF0" description="Core Debug Registers">
    <Register start="+0" size="4" name="DHCSR_Read" access="Read/Write" description="Debug Halting Control and Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="C_DEBUGEN" description="Halting debug enable bit. If a debugger writes to DHCSR to change the value of this bit from 0 to 1, it must also write 0 to the C_MASKINTS bit, otherwise behavior is UNPREDICTABLE. This bit can only be set to 1 from the DAP, it cannot be set to 1 under software control. This bit is 0 after a Power-on reset.">
        <Enum name="C_DEBUGEN_0" start="0" description="Disabled" />
        <Enum name="C_DEBUGEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="1" size="1" name="C_HALT" description="Processor halt bit. This bit is UNKNOWN after a Power-on reset.">
        <Enum name="C_HALT_0" start="0" description="No effect." />
        <Enum name="C_HALT_1" start="0x1" description="Halt the processor." />
      </BitField>
      <BitField start="2" size="1" name="C_STEP" description="Processor step bit. This bit is UNKNOWN after a Power-on reset.">
        <Enum name="C_STEP_0" start="0" description="No effect." />
        <Enum name="C_STEP_1" start="0x1" description="Step the processor." />
      </BitField>
      <BitField start="3" size="1" name="C_MASKINTS" description="C_MASKINTS bit. When debug is enabled, the debugger can write to this bit to mask PendSV, SysTick and external configurable interrupts. The effect of any attempt to change the value of this bit is UNPREDICTABLE unless both: - before the write to DHCSR, the value of the C_HALT bit is 1. - the write to the DHCSR that changes the C_MASKINTS bit also writes 1 to the C_HALT bit. This means that a single write to DHCSR cannot set the C_HALT to 0 and change the value of the C_MASKINTS bit. The bit does not affect NMI. When DHCSR.C_DEBUGEN is set to 0, the value of this bit is UNKNOWN. This bit is UNKNOWN after a Power-on reset.">
        <Enum name="C_MASKINTS_0" start="0" description="Do not mask." />
        <Enum name="C_MASKINTS_1" start="0x1" description="Mask PenSV, SysTick and external configurable interrupts." />
      </BitField>
      <BitField start="5" size="1" name="C_SNAPSTALL" description="C_SNAPSTALL bit. If the processor is stalled on a load or store operation, a debugger can set this bit to 1 to attempt to break the stall. The effect of setting this bit to 1 is UNPREDICTABLE unless the DHCSR write also sets C_DEBUGEN and C_HALT to 1. This means that if the processor is not already in Debug statea it enters Debug state when the stalled instruction completes. Writing 1 to this bit makes the state of the memory system UNPREDICTABLE. Therefore, if a debugger writes 1 to this bit it must reset the processor before leaving Debug state. A Power-on reset sets this bit to 0.">
        <Enum name="C_SNAPSTALL_0" start="0" description="No action." />
        <Enum name="C_SNAPSTALL_1" start="0x1" description="Attempt to force any stalled load or store instruction to complete." />
      </BitField>
      <BitField start="16" size="1" name="S_REGRDY" description="S_REGRDY bit. A handshake flag for transfers through the DCRDR: - Writing to DCRSR clears the bit to 0. - Completion of the DCRDR transfer then sets the bit to 1. This bit is valid only when the processor is in Debug state, otherwise the bit is UNKNOWN.">
        <Enum name="S_REGRDY_0" start="0" description="There has been a write to the DCRDR, but the transfer is not complete." />
        <Enum name="S_REGRDY_1" start="0x1" description="The transfer to or from the DCRDR is complete." />
      </BitField>
      <BitField start="17" size="1" name="S_HALT" description="S_HALT bit. Indicates whether the processor is in Debug state.">
        <Enum name="S_HALT_0" start="0" description="Not in Debug state." />
        <Enum name="S_HALT_1" start="0x1" description="In Debug state." />
      </BitField>
      <BitField start="18" size="1" name="S_SLEEP" description="S_SLEEP bit. Indicates whether the processor is sleeping. The debugger must set the C_HALT bit to 1 to gain control, or wait for an interrupt or other wakeup event to wakeup the system.">
        <Enum name="S_SLEEP_0" start="0" description="Not sleeping." />
        <Enum name="S_SLEEP_1" start="0x1" description="Sleeping." />
      </BitField>
      <BitField start="19" size="1" name="S_LOCKUP" description="S_LOCKUP bit. Indicates whether the processor is locked up because of an unrecoverable exception. This bit can only be read as 1 by a remote debugger, using the DAP. The value of 1 indicates that the processor is running but locked up. The bit clears to 0 when the processor enters Debug state.">
        <Enum name="S_LOCKUP_0" start="0" description="Not locked up" />
        <Enum name="S_LOCKUP_1" start="0x1" description="Locked up" />
      </BitField>
      <BitField start="24" size="1" name="S_RETIRE_ST" description="S_RETIRE_ST bit. Indicates whether the processor has completed the execution of an instruction since the last read of DHCSR. This is a sticky bit, that clears to 0 on a read of DHCSR. A debugger can check this bit to determine if the processor is stalled on a load, store or fetch access. This bit is UNKNOWN after a Power-on or Local reset, but then is set to 1 as soon as the processor executes and retires an instruction.">
        <Enum name="S_RETIRE_ST_0" start="0" description="No instruction retired since last DHCSR read." />
        <Enum name="S_RETIRE_ST_1" start="0x1" description="At least one instruction retired since last DHCSR read." />
      </BitField>
      <BitField start="25" size="1" name="S_RESET_ST" description="S_RESET_ST bit. Indicates whether the processor has been reset since the last read of DHCSR. This is a sticky bit, that clears to 0 on a read of DHCSR.">
        <Enum name="S_RESET_ST_0" start="0" description="No reset since last DHCSR read." />
        <Enum name="S_RESET_ST_1" start="0x1" description="At least one reset since last DHCSR read." />
      </BitField>
    </Register>
    <Register start="+0" size="4" name="DHCSR_Write" access="Read/Write" description="Debug Halting Control and Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="C_DEBUGEN" description="Halting debug enable bit. If a debugger writes to DHCSR to change the value of this bit from 0 to 1, it must also write 0 to the C_MASKINTS bit, otherwise behavior is UNPREDICTABLE. This bit can only be set to 1 from the DAP, it cannot be set to 1 under software control. This bit is 0 after a Power-on reset.">
        <Enum name="C_DEBUGEN_0" start="0" description="Disabled" />
        <Enum name="C_DEBUGEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="1" size="1" name="C_HALT" description="Processor halt bit. This bit is UNKNOWN after a Power-on reset.">
        <Enum name="C_HALT_0" start="0" description="No effect." />
        <Enum name="C_HALT_1" start="0x1" description="Halt the processor." />
      </BitField>
      <BitField start="2" size="1" name="C_STEP" description="Processor step bit. This bit is UNKNOWN after a Power-on reset.">
        <Enum name="C_STEP_0" start="0" description="No effect." />
        <Enum name="C_STEP_1" start="0x1" description="Step the processor." />
      </BitField>
      <BitField start="3" size="1" name="C_MASKINTS" description="C_MASKINTS bit. When debug is enabled, the debugger can write to this bit to mask PendSV, SysTick and external configurable interrupts. The effect of any attempt to change the value of this bit is UNPREDICTABLE unless both: - before the write to DHCSR, the value of the C_HALT bit is 1. - the write to the DHCSR that changes the C_MASKINTS bit also writes 1 to the C_HALT bit. This means that a single write to DHCSR cannot set the C_HALT to 0 and change the value of the C_MASKINTS bit. The bit does not affect NMI. When DHCSR.C_DEBUGEN is set to 0, the value of this bit is UNKNOWN. This bit is UNKNOWN after a Power-on reset.">
        <Enum name="C_MASKINTS_0" start="0" description="Do not mask." />
        <Enum name="C_MASKINTS_1" start="0x1" description="Mask PenSV, SysTick and external configurable interrupts." />
      </BitField>
      <BitField start="5" size="1" name="C_SNAPSTALL" description="C_SNAPSTALL bit. If the processor is stalled on a load or store operation, a debugger can set this bit to 1 to attempt to break the stall. The effect of setting this bit to 1 is UNPREDICTABLE unless the DHCSR write also sets C_DEBUGEN and C_HALT to 1. This means that if the processor is not already in Debug statea it enters Debug state when the stalled instruction completes. Writing 1 to this bit makes the state of the memory system UNPREDICTABLE. Therefore, if a debugger writes 1 to this bit it must reset the processor before leaving Debug state. A Power-on reset sets this bit to 0.">
        <Enum name="C_SNAPSTALL_0" start="0" description="No action." />
        <Enum name="C_SNAPSTALL_1" start="0x1" description="Attempt to force any stalled load or store instruction to complete." />
      </BitField>
      <BitField start="16" size="16" name="DBGKEY" description="Debug key: Software must write 0xA05F to this field to enable write accesses to bits [15:0], otherwise the processor ignores the write access." />
    </Register>
    <Register start="+0x4" size="4" name="DCRSR" access="Read/Write" description="Debug Core Register Selector Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="7" name="REGSEL" description="REGSEL bits. Specifies the ARM core register, special-purpose register, or Floating-point extension register, to transfer." />
      <BitField start="16" size="1" name="REGWnR" description="REGWnR bit. Specifies the access type for the transfer.">
        <Enum name="REGWnR_0" start="0" description="Read" />
        <Enum name="REGWnR_1" start="0x1" description="Write" />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="DCRDR" access="Read/Write" description="Debug Core Register Data Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DBGTMP" description="DBGTMP bits. Data temporary cache, for reading and writing the ARM core registers, special-purpose registers, and Floating-point extension registers. The value of this register is UNKNOWN: - on reset - if the processor is in Debug state, the debugger has written to DCRSR since entering Debug state and DHCSR.S_REGRDY is set to 0." />
    </Register>
    <Register start="+0xC" size="4" name="DEMCR" access="Read/Write" description="Debug Exception and Monitor Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VC_CORERESET" description="VC_CORERESET bit. Enable Reset Vector Catch. This causes a Local reset to halt a running system. If DHCSR.C_DEBUGEN is set to 0, the processor ignores the value of this bit.">
        <Enum name="VC_CORERESET_0" start="0" description="Reset Vector Catch disabled." />
        <Enum name="VC_CORERESET_1" start="0x1" description="Reset Vector Catch enabled." />
      </BitField>
      <BitField start="4" size="1" name="VC_MMERR" description="VC_MMERR bit. Enable halting debug trap on a MemManage exception. If DHCSR.C_DEBUGEN is set to 0, the processor ignores the value of this bit.">
        <Enum name="VC_MMERR_0" start="0" description="Halting debug trap disabled." />
        <Enum name="VC_MMERR_1" start="0x1" description="Halting debug trap enabled." />
      </BitField>
      <BitField start="5" size="1" name="VC_NOCPERR" description="VC_NOCPERR bit. Enable halting debug trap on a UsageFault caused by an access to a Coprocessor. If DHCSR.C_DEBUGEN is set to 0, the processor ignores the value of this bit.">
        <Enum name="VC_NOCPERR_0" start="0" description="Halting debug trap disabled." />
        <Enum name="VC_NOCPERR_1" start="0x1" description="Halting debug trap enabled." />
      </BitField>
      <BitField start="6" size="1" name="VC_CHKERR" description="VC_CHKERR bit. Enable halting debug trap on a UsageFault exception caused by a checking error, for example an alignment check error. If DHCSR.C_DEBUGEN is set to 0, the processor ignores the value of this bit.">
        <Enum name="VC_CHKERR_0" start="0" description="Halting debug trap disabled." />
        <Enum name="VC_CHKERR_1" start="0x1" description="Halting debug trap enabled." />
      </BitField>
      <BitField start="7" size="1" name="VC_STATERR" description="VC_STATERR bit. Enable halting debug trap on a UsageFault exception caused by a state information error, for example an Undefined Instruction exception. If DHCSR.C_DEBUGEN is set to 0, the processor ignores the value of this bit.">
        <Enum name="VC_STATERR_0" start="0" description="Halting debug trap disabled." />
        <Enum name="VC_STATERR_1" start="0x1" description="Halting debug trap enabled." />
      </BitField>
      <BitField start="8" size="1" name="VC_BUSERR" description="VC_BUSERR bit. Enable halting debug trap on a BusFault exception. If DHCSR.C_DEBUGEN is set to 0, the processor ignores the value of this bit.">
        <Enum name="VC_BUSERR_0" start="0" description="Halting debug trap disabled." />
        <Enum name="VC_BUSERR_1" start="0x1" description="Halting debug trap enabled." />
      </BitField>
      <BitField start="9" size="1" name="VC_INTERR" description="VC_INTERR bit. Enable halting debug trap on a fault occurring during exception entry or exception return. If DHCSR.C_DEBUGEN is set to 0, the processor ignores the value of this bit.">
        <Enum name="VC_INTERR_0" start="0" description="Halting debug trap disabled." />
        <Enum name="VC_INTERR_1" start="0x1" description="Halting debug trap enabled." />
      </BitField>
      <BitField start="10" size="1" name="VC_HARDERR" description="VC_HARDERR bit. Enable halting debug trap on a HardFault exception. If DHCSR.C_DEBUGEN is set to 0, the processor ignores the value of this bit.">
        <Enum name="VC_HARDERR_0" start="0" description="Halting debug trap disabled." />
        <Enum name="VC_HARDERR_1" start="0x1" description="Halting debug trap enabled." />
      </BitField>
      <BitField start="16" size="1" name="MON_EN" description="MON_EN bit. Enable the DebugMonitor exception. If DHCSR.C_DEBUGEN is set to 1, the processor ignores the value of this bit.">
        <Enum name="MON_EN_0" start="0" description="DebugMonitor exception disabled." />
        <Enum name="MON_EN_1" start="0x1" description="DebugMonitor exception enabled." />
      </BitField>
      <BitField start="17" size="1" name="MON_PEND" description="MON_PEND bit. Sets or clears the pending state of the DebugMonitor exception. When the DebugMonitor exception is pending it becomes active subject to the exception priority rules. A debugger can use this bit to wakeup the monitor using the DAP. The effect of setting this bit to 1 is not affected by the value of the MON_EN bit. A debugger can set MON_PEND to 1, and force the processor to take a DebugMonitor exception, even when MON_EN is set to 0.">
        <Enum name="MON_PEND_0" start="0" description="Clear the status of the DebugMonitor exception to not pending." />
        <Enum name="MON_PEND_1" start="0x1" description="Set the status of the DebugMonitor exception to pending." />
      </BitField>
      <BitField start="18" size="1" name="MON_STEP" description="MON_STEP bit. When MON_EN is set to 0, this feature is disabled and the processor ignores MON_STEP. When MON_EN is set to 1, the meaning of MON_STEP is: 0 = Do not step the processor. 1 = Step the processor. Setting this bit to 1 makes the step request pending. The request becomes active when the processor returns from the DebugMonitor handler to the code being debugged. The effect of setting this bit to 1 is UNPREDICTABLE if the code being debugged is executing at an execution priority that is lower than the priority of the DebugMonitor exception. This is the debug monitor equivalent of DHCSR.C_STEP in Debug state.">
        <Enum name="MON_STEP_0" start="0" description="Do not step the processor." />
        <Enum name="MON_STEP_1" start="0x1" description="Step the processor." />
      </BitField>
      <BitField start="19" size="1" name="MON_REQ" description="DebugMonitor semaphore bit. The processor does not use this bit. The monitor software defines the meaning and use of this bit." />
      <BitField start="24" size="1" name="TRCENA" description="TRCENA bit. Global enable for all DWT and ITM features. If the DWT and ITM blocks are not implemented, this bit is UNK/SBZP. When TRCENA is set to 0: - DWT registers return UNKNOWN values on reads. Whether the processor ignores writes to the DWT unit is IMPLEMENTATION DEFINED. - ITM registers return UNKNOWN values on reads. Whether the processor ignores writes to the ITM unit is IMPLEMENTATION DEFINED. Setting this bit to 0 might not stop all events. To ensure all events are stopped, software must set all DWT and ITM feature enable bits to 0, and then set this bit to 0. The effect of this bit on the TPIU, ETM, and other system trace components is IMPLEMENTATION DEFINED.">
        <Enum name="TRCENA_0" start="0" description="DWT and ITM blocks disabled." />
        <Enum name="TRCENA_1" start="0x1" description="DWT and ITM blocks enabled." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TPIU" start="0xE0040000" description="Trace Port Interface Unit Registers">
    <Register start="+0" size="4" name="TPIU_SSPSR" access="ReadOnly" description="Supported Parallel Port Size Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SWIDTH" description="SWIDTH[N] represents a trace port width of (N+1). The meaning of each bit is: 0 = Width (N+1) not supported. 1 = Width (N+1) supported." />
    </Register>
    <Register start="+0x4" size="4" name="TPIU_CSPSR" access="Read/Write" description="Current Parallel Port Size Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CWIDTH" description="CWIDTH[N] represents a trace port width of (N+1). The meaning of each bit is: 0 = Width (N+1) is not the current trace port width. 1 = Width (N+1) is the current trace port width." />
    </Register>
    <Register start="+0x10" size="4" name="TPIU_ACPR" access="Read/Write" description="Asynchronous Clock Prescaler Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="PRESCALER" description="Divisor for TRACECLKIN is Prescaler + 1" />
    </Register>
    <Register start="+0xF0" size="4" name="TPIU_SPPR" access="Read/Write" description="Selected Pin Protocol Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TXMODE" description="Specified the protocol for trace output from the TPIU.">
        <Enum name="TXMODE_0" start="0" description="Parallel trace port mode." />
        <Enum name="TXMODE_1" start="0x1" description="Asynchronous SWO, using Manchester encoding." />
        <Enum name="TXMODE_2" start="0x2" description="Asynchronous SWO, using NRZ encoding." />
      </BitField>
    </Register>
    <Register start="+0x300" size="4" name="TPIU_FFSR" access="ReadOnly" description="Formatter and Flush Status Register" reset_value="0x8" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="F1InProg" description="F1InProg. This bit always reads zero" />
      <BitField start="1" size="1" name="FtStopped" description="FtStopped. This bit always reads zero" />
      <BitField start="2" size="1" name="TCPresent" description="TCPresent. This bit always reads zero" />
      <BitField start="3" size="1" name="FtNonStop" description="FtNonStop. Formatter cannot be stopped" />
    </Register>
    <Register start="+0x304" size="4" name="TPIU_FFCR" access="Read/Write" description="Formatter and Flush Control Register" reset_value="0x102" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="EnFCont" description="Enable continuous formatting.">
        <Enum name="EnFCont_0" start="0" description="Continuous formatting disabled." />
        <Enum name="EnFCont_1" start="0x1" description="Continuous formatting enabled." />
      </BitField>
      <BitField start="8" size="1" name="TrigIn" description="This bit Reads-As-One (RAO), specifying that triggers are inserted when a trigger pin is asserted." />
    </Register>
    <Register start="+0x308" size="4" name="TPIU_FSCR" access="Read/Write" description="Formatter Synchronization Counter Register" reset_value="0x40" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="CycCount" description="CycCount[11:0]. 12-bit counter value to indicate the number of complete frames between full synchronization packets. Default value is 64 (0x40)." />
    </Register>
    <Register start="+0xEE8" size="4" name="TPIU_TRIGGER" access="ReadOnly" description="Trigger Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TRIGGER" description="TRIGGER input value. When read, this bit returns the TRIGGER input." />
    </Register>
    <Register start="+0xEEC" size="4" name="TPIU_FIFODATA0" access="ReadOnly" description="FIFODATA0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="ETMdata0" description="ETM trace data. The TPIU discards this data when the registers is read." />
      <BitField start="8" size="8" name="ETMdata1" description="ETM trace data. The TPIU discards this data when the registers is read." />
      <BitField start="16" size="8" name="ETMdata2" description="ETM trace data. The TPIU discards this data when the registers is read." />
      <BitField start="24" size="2" name="ETMbytecount" description="Number of bytes of ETM trace data since last read of Integration ETM Data Register." />
      <BitField start="26" size="1" name="ETMATVALID" description="Returns the value of the ETM ATVALID signal." />
      <BitField start="27" size="2" name="ITMbytecount" description="Number of bytes of ITM trace data since last read of Integration ITM Data Register." />
      <BitField start="29" size="1" name="ITMATVALID" description="Returns the value of the ITM ATVALID signal." />
    </Register>
    <Register start="+0xEF0" size="4" name="TPIU_ITATBCTR2" access="ReadOnly" description="Integration Test ATB Control 2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ATREADY1_ATREADY2" description="This bit sets the value of both the ETM and ITM ATREADY." />
    </Register>
    <Register start="+0xEF8" size="4" name="TPIU_ITATBCTR0" access="ReadOnly" description="Integration Test ATB Control 0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ATVALID1_ATVALID2" description="A read of this bit returns the value of ATVALIDS1 OR-ed with ATVALIDS2." />
    </Register>
    <Register start="+0xEFC" size="4" name="TPIU_FIFODATA1" access="ReadOnly" description="FIFODATA1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="ITMdata0" description="ITM trace data. The TPIU discards this data when the registers is read." />
      <BitField start="8" size="8" name="ITMdata1" description="ITM trace data. The TPIU discards this data when the registers is read." />
      <BitField start="16" size="8" name="ITMdata2" description="ITM trace data. The TPIU discards this data when the registers is read." />
      <BitField start="24" size="2" name="ETMbytecount" description="Number of bytes of ETM trace data since last read of Integration ETM Data Register." />
      <BitField start="26" size="1" name="ETMATVALID" description="Returns the value of the ETM ATVALID signal." />
      <BitField start="27" size="2" name="ITMbytecount" description="Number of bytes of ITM trace data since last read of Integration ITM Data Register." />
      <BitField start="29" size="1" name="ITMATVALID" description="Returns the value of the ITM ATVALID signal." />
    </Register>
    <Register start="+0xF00" size="4" name="TPIU_ITCTRL" access="Read/Write" description="Integration Mode Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="Mode" description="Specifies the current mode for the TPIU.">
        <Enum name="Mode_0" start="0" description="normal mode" />
        <Enum name="Mode_1" start="0x1" description="integration test mode" />
        <Enum name="Mode_2" start="0x2" description="integration data test mode" />
      </BitField>
    </Register>
    <Register start="+0xFA0" size="4" name="TPIU_CLAIMSET" access="Read/Write" description="Claim Tag Set Register" reset_value="0xF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CLAIMSET" description="A bit programmable register bank which sets the Claim Tag Value. Write 1 to set the bit in the claim tag. A read will return a logic 1 for all implemented locations." />
    </Register>
    <Register start="+0xFA4" size="4" name="TPIU_CLAIMCLR" access="Read/Write" description="Claim Tag Clear Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CLAIMCLR" description="A bit programmable register bank that is zero at reset. Write 1 to clear the bit in the claim tag. On reads, returns the current setting of the claim tag." />
    </Register>
    <Register start="+0xFC8" size="4" name="TPIU_DEVID" access="ReadOnly" description="TPIU_DEVID Register" reset_value="0xC81" reset_mask="0xFFFFFFDF">
      <BitField start="0" size="5" name="NumberOfTraceInputs" description="Number of trace inputs. Specifies the number of trace inputs: b000000 = 1 input b000001 = 2 inputs If your implementation includes an ETM, the value of this field is b000001." />
      <BitField start="5" size="1" name="TRACECELKIN" description="Asynchronous TRACECLKIN. Specifies whether TRACECLKIN can be asynchronous to CLK.">
        <Enum name="TRACECELKIN_0" start="0" description="b0 = TRACECLKIN must be synchronous to CLK" />
        <Enum name="TRACECELKIN_1" start="0x1" description="b1 = TRACECLKIN can be asynchronous to CLK" />
      </BitField>
      <BitField start="6" size="3" name="MinimumBufferSize" description="Minimum buffer size. Specifies the minimum TPIU buffer size: b010 = 4 bytes" />
      <BitField start="9" size="1" name="TraceAndClockModes" description="Trace and clock modes. This bit Reads-As-Zero (RAZ), indicating that tracedata and clock modes are supported.">
        <Enum name="TraceAndClockModes_0" start="0" description="Supported" />
        <Enum name="TraceAndClockModes_1" start="0x1" description="Not supported" />
      </BitField>
      <BitField start="10" size="1" name="Manchester" description="Asynchronous Serial Wire Output (Manchester). This bit Reads-As-One (RAO), indicating that the output is supported." />
      <BitField start="11" size="1" name="NRZ" description="Asynchronous Serial Wire Output (NRZ). This bit Reads-As-One (RAO), indicating that the output is supported." />
    </Register>
    <Register start="+0xFD0" size="4" name="TPIU_PID4" access="ReadOnly" description="Peripheral Identification Register 4." reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="JEP106" description="JEP106 continuation code." />
      <BitField start="4" size="4" name="c4KB" description="4KB Count" />
    </Register>
    <Register start="+0xFD4" size="4" name="TPIU_PID5" access="ReadOnly" description="Peripheral Identification Register 5." reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xFD8" size="4" name="TPIU_PID6" access="ReadOnly" description="Peripheral Identification Register 6." reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xFDC" size="4" name="TPIU_PID7" access="ReadOnly" description="Peripheral Identification Register 7." reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xFE0" size="4" name="TPIU_PID0" access="ReadOnly" description="Peripheral Identification Register 0." reset_value="0xA1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PartNumber" description="Part Number [7:0]" />
    </Register>
    <Register start="+0xFE4" size="4" name="TPIU_PID1" access="ReadOnly" description="Peripheral Identification Register 1." reset_value="0xB9" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PartNumber" description="Part Number [11:8]" />
      <BitField start="4" size="4" name="JEP106_identity_code" description="JEP106 identity code [3:0]" />
    </Register>
    <Register start="+0xFE8" size="4" name="TPIU_PID2" access="ReadOnly" description="Peripheral Identification Register 2." reset_value="0xB" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="JEP106_identity_code" description="JEP106 identity code [6:4]" />
      <BitField start="4" size="4" name="Revision" description="Revision" />
    </Register>
    <Register start="+0xFEC" size="4" name="TPIU_PID3" access="ReadOnly" description="Peripheral Identification Register 3." reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CustomerModified" description="Customer Modified." />
      <BitField start="4" size="4" name="RevAnd" description="RevAnd" />
    </Register>
    <Register start="+0xFF0" size="4" name="TPIU_CID0" access="ReadOnly" description="Component Identification Register 0." reset_value="0xD" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="Preamble" description="Preamble" />
    </Register>
    <Register start="+0xFF4" size="4" name="TPIU_CID1" access="ReadOnly" description="Component Identification Register 1." reset_value="0x90" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="Preamble" description="Preamble" />
      <BitField start="4" size="4" name="ComponentClass" description="Component class">
        <Enum name="ComponentClass_1" start="0x1" description="ROM table." />
        <Enum name="ComponentClass_9" start="0x9" description="CoreSight component." />
        <Enum name="ComponentClass_15" start="0xF" description="PrimeCell of system component with no standardized register layout, for backward compatibility." />
      </BitField>
    </Register>
    <Register start="+0xFF8" size="4" name="TPIU_CID2" access="ReadOnly" description="Component Identification Register 2." reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="Preamble" description="Preamble" />
    </Register>
    <Register start="+0xFFC" size="4" name="TPIU_CID3" access="ReadOnly" description="Component Identification Register 3." reset_value="0xB1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="Preamble" description="Preamble" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ETM" start="0xE0041000" description="Embedded Trace Macrocell Registers">
    <Register start="+0" size="4" name="ETMCR" access="Read/Write" description="Main Control Register" reset_value="0x411" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ETMPD" description="ETM power down. This bit can be used by an implementation to control if the ETM is in a low power state. This bit must be cleared by the trace software tools at the beginning of a debug session. When this bit is set to 1, writes to some registers and fields might be ignored." />
      <BitField start="4" size="3" name="PS" description="Port size. The ETM-M4 has no influence over the external pins used for trace. These bits are implemented but not used. On an ETM reset these bits reset to 0b001." />
      <BitField start="7" size="1" name="SP" description="Stall processor. The FIFOFULL output can be used to stall the processor to prevent overflow. The FIFOFULL output is only enabled when the stall processor bit is set to 1. When the bit is 0 the FIFOFULL output remains LOW at all times and the FIFO overflows if there are too many trace packets. Trace resumes without corruption once the FIFO has drained, if overflow does occur. An ETM reset sets this bit to 0." />
      <BitField start="8" size="1" name="BO" description="Branch output. When set to 1 all branch addresses are output, even if the branch was because of a direct branch instruction. Setting this bit enables reconstruction of the program flow without having access to the memory image of the code being executed. When this bit is set to 1, more trace data is generated, and this may affect the performance of the trace system. Information about the execution of a branch is traced regardless of the state of this bit. An ETM reset sets this bit to 0." />
      <BitField start="9" size="1" name="DRC" description="Debug request control. When set to 1 and the trigger event occurs, the DBGRQ output is asserted until DBGACK is observed. This enables the ARM processor to be forced into Debug state. An ETM reset sets this bit to 0." />
      <BitField start="10" size="1" name="ETMP" description="ETM programming. This bit must be set to 1 at the start of the ETM programming sequence. Tracing is prevented while this bit is set to 1. On an ETM reset this bit is set to b1." />
      <BitField start="11" size="1" name="ETMPS" description="ETM port selection. This bit can be used to control other trace components in an implementation. This bit must be set by the trace software tools to ensure that trace output is enabled from this ETM. An ETM reset sets this bit to 0.">
        <Enum name="ETMPS_0" start="0" description="ETMEN is LOW." />
        <Enum name="ETMPS_1" start="0x1" description="ETMEN is HIGH." />
      </BitField>
      <BitField start="13" size="1" name="PM2" description="This bit is implemented but has no function. An ETM reset sets this bit to 0." />
      <BitField start="16" size="2" name="PM" description="These bits are implemented but have no function. An ETM reset sets these bits to 0." />
      <BitField start="21" size="1" name="PS3" description="This bit is implemented but has no function. An ETM reset sets this bit to 0." />
      <BitField start="28" size="1" name="TE" description="When set, this bit enables timestamping. An ETM reset sets this bit to 0." />
    </Register>
    <Register start="+0x4" size="4" name="ETMCCR" access="ReadOnly" description="Configuration Code Register" reset_value="0x8C802000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="NumberOfAddressComparatorPairs" description="Number of address comparator pairs. The value of these bits is b0000, indicating that address comparator pairs are not implemented." />
      <BitField start="4" size="4" name="NDVC" description="Number of data value comparators. The value of these bits is b0000, indicating that data value comparators are not implemented." />
      <BitField start="8" size="5" name="NMMD" description="Number of memory map decoders. The value of these bits is b00000, indicating that memory map decoder inputs are not implemented." />
      <BitField start="13" size="3" name="NC" description="Number of counters. The value of these bits is b001, indicating that one counter is implemented." />
      <BitField start="16" size="1" name="SP" description="Sequencer present. The value of this bit is 0, indicating that the sequencer is not implemented." />
      <BitField start="17" size="3" name="NEI" description="Number of external inputs. The value of these bits is between b000 and b010, indicating the number of external inputs, from 0 to 2, implemented in the system." />
      <BitField start="20" size="3" name="NEO" description="Number of external outputs. The value of these bits is b000, indicating that no external outputs are supported." />
      <BitField start="23" size="1" name="FFLP" description="FIFOFULL logic present. The value of this bit is 1, indicating that FIFOFULL logic is present in the ETM. To use FIFOFULL the system must also support the function, as indicated by bit [8] of ETMSCR." />
      <BitField start="24" size="2" name="NCIDC" description="Number of Context ID comparators. The value of these bits is b00, indicating that Context ID comparators are not implemented." />
      <BitField start="26" size="1" name="TSSBP" description="Trace start/stop block present. The value of this bit is 1, indicating that the Trace start/stop block is present." />
      <BitField start="27" size="1" name="CMA" description="Coprocessor and memory access. The value of this bit is 1, indicating that memory-mapped access to registers is supported." />
      <BitField start="31" size="1" name="ETMIDRP" description="The value of this bit is 1, indicating that the ETMIDR, register 0x79, is present and defines the ETM architecture version in use." />
    </Register>
    <Register start="+0x8" size="4" name="ETMTRIGGER" access="Read/Write" description="Trigger Event Register" reset_value="0" reset_mask="0xFFFE0000">
      <BitField start="0" size="17" name="TriggerEvent" description="Trigger event" />
    </Register>
    <Register start="+0x10" size="4" name="ETMSR" access="Read/Write" description="ETM Status Register" reset_value="0" reset_mask="0xFFFFFFF0">
      <BitField start="0" size="1" name="UOF" description="Untraced overflow flag. If set to 1, there is an overflow that has not yet been traced. This bit is cleared to 0 when either: - trace is restarted - the ETM Power Down bit, bit [0] of the ETM Control Register, 0x00, is set to 1. Note: Setting or clearing the ETM programming bit does not cause this bit to be cleared to 0." />
      <BitField start="1" size="1" name="Progbit" description="ETM programming bit value (Progbit). The current effective value of the ETM Programming bit (ETM Control Register bit [10]). Tou must wait for this bit to go to 1 before you start to program the ETM." />
      <BitField start="2" size="1" name="Status" description="Holds the current status of the trace start/stop resource. If set to 1, it indicates that a trace on address has been matched, without a corresponding trace off address match." />
      <BitField start="3" size="1" name="Trigger" description="Trigger bit. Set when the trigger occurs, and prevents the trigger from being output until the ETM is next programmed." />
    </Register>
    <Register start="+0x14" size="4" name="ETMSCR" access="ReadOnly" description="System Configuration Register" reset_value="0x20D09" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MaximumPortSize" description="Maximum ETM port size bits [2:0]. These bits are used in conjunction with bit [9]. The value of these bits is b001." />
      <BitField start="8" size="1" name="FIFOFULLsupported" description="FIFOFULL supported. The value of this bit is 1, indicating that FIFOFULL is supported. This bit is used in conjunction with bit [23] of the ETMCCR." />
      <BitField start="9" size="1" name="MaximumPortSize3" description="Maximum ETM port size bit [3]. This bit is used in conjunction with bits [2:0]. Its value is 0. This has no effect on the TPIU trace port." />
      <BitField start="10" size="1" name="PortSizeSupported" description="Port size supported. This bit reads as 1 if the currently selected port size is supported. This has no effect on the TPIU trace port." />
      <BitField start="11" size="1" name="PortModeSupported" description="Port mode supported. This bit reads as 1 if the currently selected port mode is supported. This has no effect on the TPIU trace port." />
      <BitField start="12" size="3" name="N" description="These bits give the number of supported processors minus 1. The value of these bits is b000, indicating that there is only one processor connected." />
      <BitField start="17" size="1" name="NoFetchComparisons" description="No Fetch comparisons. The value of this bit is 1, indicating that fetch comparisons are not implemented." />
    </Register>
    <Register start="+0x20" size="4" name="ETMEEVR" access="Read/Write" description="Trace Enable Event Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="17" name="TraceEnableEvent" description="Trace Enable event." />
    </Register>
    <Register start="+0x24" size="4" name="ETMTECR1" access="Read/Write" description="Trace Enable Control 1 Register" reset_value="0" reset_mask="0xFDFFFFFF">
      <BitField start="25" size="1" name="TraceControlEnable" description="Trace start/stop enable. The trace start/stop resource, resource 0x5F, is unaffected by the value of this bit.">
        <Enum name="TraceControlEnable_0" start="0" description="Tracing is unaffected by the trace start/stop logic." />
        <Enum name="TraceControlEnable_1" start="0x1" description="Tracing is controlled by the trace on and off addresses configured for the trace start/stop logic." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="ETMFFLR" access="Read/Write" description="FIFOFULL Level Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="FIFOFullLevel" description="FIFO full level. The number of bytes left in FIFO, below which the FIFOFULL or SupressData signal is asserted. For example, setting this value to 15 causes data trace suppression or processor stalling, if enabled, when there are less than 15 free bytes in the FIFO." />
    </Register>
    <Register start="+0x140" size="4" name="ETMCNTRLDVR1" access="Read/Write" description="Free-running counter reload value" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="IntitialCount" description="Initial count." />
    </Register>
    <Register start="+0x1E0" size="4" name="ETMSYNCFR" access="ReadOnly" description="Synchronization Frequency Register" reset_value="0x400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="SyncFrequency" description="Synchronization frequency. Default value is 1024." />
    </Register>
    <Register start="+0x1E4" size="4" name="ETMIDR" access="ReadOnly" description="ID Register" reset_value="0x4114F250" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ImplementationRevision" description="Implementation revision. The value of these bits is b0000, indicating implementation revision, 0." />
      <BitField start="4" size="4" name="MinorETMarchitectureVersion" description="Minor ETM architecture version. The value of these bits is 0b0101, indicating minor architecture version number 5." />
      <BitField start="8" size="4" name="MajorETMarchitectureVersion" description="Major ETM architecture version. The value of these bits is 0b0010, indicating major architecture version number 3, ETMv3." />
      <BitField start="12" size="4" name="ProcessorFamily" description="Processor family. The value of these bits is 0b1111, indicating that the processor family is not identified in this register." />
      <BitField start="16" size="1" name="LoadPCfirst" description="Load PC first. The value of this bit is 0, indicating that data tracing is not supported." />
      <BitField start="18" size="1" name="ThumbInstructionTracing" description="32-bit Thumb instruction tracing. The value of this bit is 1, indicating that a 32-bit Thumb instruction is traced as a single instruction.">
        <Enum name="ThumbInstructionTracing_0" start="0" description="A 32-bit Thumb instruction is traced as two instructions, and exceptions might occur between these two instructions." />
        <Enum name="ThumbInstructionTracing_1" start="0x1" description="A 32-bit Thimb instruction is traced as a single instruction." />
      </BitField>
      <BitField start="19" size="1" name="SecurityExtensionSupport" description="Security Extensions support. The value of this bit is 0, indicating that the ETM behaves as if the processor is in Secure state at all times.">
        <Enum name="SecurityExtensionSupport_0" start="0" description="The ETM behaves as if the processor is in Secure state at all times." />
        <Enum name="SecurityExtensionSupport_1" start="0x1" description="The ARM architecture Security Extensions are implemented by the processor." />
      </BitField>
      <BitField start="20" size="1" name="BranchPacketEncoding" description="Branch packet encoding. The value of this bit is 1, indicating that alternative branch packet encoding is implemented.">
        <Enum name="BranchPacketEncoding_0" start="0" description="The ETM implements the original branch packet encoding." />
        <Enum name="BranchPacketEncoding_1" start="0x1" description="The ETM implements the alternative branch packet encoding." />
      </BitField>
      <BitField start="24" size="8" name="ImplementorCode" description="Implementor code. These bits identify ARM as the implementor of the processor. The value of these bits is 01000001." />
    </Register>
    <Register start="+0x1E8" size="4" name="ETMCCER" access="ReadOnly" description="Configuration Code Extension Register" reset_value="0x18541800" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="ExtendedExternalInputSelectors" description="Extended external input selectors. The value of these bits is 0, indicating that extended external input selectors are not implemented." />
      <BitField start="3" size="8" name="ExtendedExternalInputBus" description="Extended external input bus. The value of these bits is 0, indicating that the extended external input bus is not implemented." />
      <BitField start="11" size="1" name="ReadableRegisters" description="Readable registers. The value of this bit is 1, indicating that all registers are readable." />
      <BitField start="12" size="1" name="DataAddressComparisons" description="Data address comparisons. The value of this bit is 1, indicating that data address comparisons are not supported." />
      <BitField start="13" size="3" name="InstrumentationResources" description="Instrumentation resources. The value of these bits is 0b000, indicating that no Instrumentation resources are supported." />
      <BitField start="16" size="4" name="EmbeddedICEwatchpointInputs" description="EmbeddedICE watchpoint inputs. The value of these bits is 0b0100, indicating that the number of EmbeddedICE watchpoint inputs implemented is four. These inputs come from the DWT." />
      <BitField start="20" size="1" name="TraceStartStopBlockUsesEmbeddedICEwatchpointInputs" description="Trace Start/Stop block uses EmbeddedICE watchpoint inputs. The value of this bit is 1, indicating that the Trace Start/Stop block uses the EmbeddedICE watchpoint inputs." />
      <BitField start="21" size="1" name="EmbeddedICEbehaviorControlImplemented" description="EmbeddedICE behavior control implemented. The value of this bit is 0, indicating that the ETMEIBCR is not implemented." />
      <BitField start="22" size="1" name="TimestampingImplemented" description="Timestamping implemented. This bit is set to 1, indicating that timestamping is implemented." />
      <BitField start="27" size="1" name="ReducedFunctionCounter" description="Reduced function counter. Set to 1 to indicate that Counter 1 is a reduced function counter." />
      <BitField start="28" size="1" name="TimestampEncoding" description="Timestamp encoding. Set to 1 to indicate that the timestamp is encoded as a natural binary number." />
      <BitField start="29" size="1" name="TimestampSize" description="Timestamp size. Set to 0 to indicate a size of 48 bits." />
    </Register>
    <Register start="+0x1F0" size="4" name="ETMTESSEICR" access="Read/Write" description="TraceEnable Start/Stop EmbeddedICE Control Register" reset_value="0" reset_mask="0xFFF0FFF0">
      <BitField start="0" size="4" name="StartResourceSelection" description="Start resource selection. Setting any of these bits to 1 selects the corresponding EmbeddedICE watchpoint input as a TraceEnable start resource. Bit [0] corresponds to input 1, bit [1] corresponds to input 2, bit [2] corresponds to input 3, and bit [3] corresponds to input 4." />
      <BitField start="16" size="4" name="StopResourceSelection" description="Stop resource selection. Setting any of these bits to 1 selects the corresponding EmbeddedICE watchpoint input as a TraceEnable stop resource. Bit [16] corresponds to input 1, bit [17] corresponds to input 2, bit [18] corresponds to input 3, and bit [19] corresponds to input 4." />
    </Register>
    <Register start="+0x1F8" size="4" name="ETMTSEVR" access="Read/Write" description="Timestamp Event Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="12" name="TimestampEvent" description="Timestamp event." />
    </Register>
    <Register start="+0x200" size="4" name="ETMTRACEIDR" access="Read/Write" description="CoreSight Trace ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TraceID" description="Trace ID to output onto the trace bus. On an ETM reset this field is cleared to 0x00." />
    </Register>
    <Register start="+0x208" size="4" name="ETMIDR2" access="ReadOnly" description="ETM ID Register 2" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x314" size="4" name="ETMPDSR" access="ReadOnly" description="Device Power-Down Status Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ETMpoweredup" description="The value of this bit indicates whether you can access the ETM Trace Registers. The value of this bit is always 1, indicating that the ETM Trace Registers can be accessed." />
    </Register>
    <Register start="+0xEE0" size="4" name="ETM_ITMISCIN" access="ReadOnly" description="Integration Test Miscelaneous Inputs Register" reset_value="0" reset_mask="0xFFFFFFE0">
      <BitField start="0" size="2" name="EXTIN" description="A read of these bits returns the value of the EXTIN[1:0] input pins." />
      <BitField start="4" size="1" name="COREHALT" description="A read of this bit returns the value of the COREHALT input pin." />
    </Register>
    <Register start="+0xEE8" size="4" name="ETM_ITTRIGOUT" access="Read/Write" description="Integration Test Trigger Out Register" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="TRIGGER" description="A write to this bit sets the TRIGGER output." />
    </Register>
    <Register start="+0xEF0" size="4" name="ETM_ITATBCTR2" access="ReadOnly" description="ETM Integration Test ATB Control 2 Register" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="ATREADY" description="A read of this bit returns the value of the ETM ATREADY input." />
    </Register>
    <Register start="+0xEF8" size="4" name="ETM_ITATBCTR0" access="Read/Write" description="ETM Integration Test ATB Control 0 Register" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="ATVALID" description="A write to this bit sets the value of the ETM ATVALID output." />
    </Register>
    <Register start="+0xF00" size="4" name="ETMITCTRL" access="Read/Write" description="Integration Mode Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="Mode" description="Enable integration mode. When this bit is set to 1, the device enters integration mode to enable Topology Detection or Integration Testing to be checked. On an ETM reset this bit is cleared to 0." />
    </Register>
    <Register start="+0xFA0" size="4" name="ETMCLAIMSET" access="Read/Write" description="Claim Tag Set Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="4" name="CLAIMSET" description="A bit programmable register bank which sets the Claim Tag Value. Write 1 to set the bit in the claim tag. A read will return a logic 1 for all implemented locations." />
    </Register>
    <Register start="+0xFA4" size="4" name="ETMCLAIMCLR" access="Read/Write" description="Claim Tag Clear Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="4" name="CLAIMCLR" description="A bit programmable register bank that is zero at reset. Write 1 to clear the bit in the claim tag. On reads, returns the current setting of the claim tag." />
    </Register>
    <Register start="+0xFB0" size="4" name="ETMLAR" access="Read/Write" description="Lock Access Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="WriteAccessCode" description="Write Access Code. A write of 0xC5ACCE55 enables further write access to this device. An invalid write will have the affect of removing write access." />
    </Register>
    <Register start="+0xFB4" size="4" name="ETMLSR" access="ReadOnly" description="Lock Status Register" reset_value="0x1" reset_mask="0x5">
      <BitField start="0" size="1" name="IMP" description="Lock mechanism is implemented. This bit always reads 1." />
      <BitField start="1" size="1" name="STATUS" description="Lock Status. This bit is HIGH when the device is locked, and LOW when unlocked.">
        <Enum name="STATUS_0" start="0" description="Access permitted." />
        <Enum name="STATUS_1" start="0x1" description="Write access to the component is blocked. All writes to control registers are ignored. Reads are permitted." />
      </BitField>
      <BitField start="2" size="1" name="s8BIT" description="Access Lock Register size. This bit reads 0 to indicate a 32-bit register is present." />
    </Register>
    <Register start="+0xFB8" size="4" name="ETMAUTHSTATUS" access="ReadOnly" description="Authentication Status Register" reset_value="0" reset_mask="0xFFFFFF00">
      <BitField start="0" size="2" name="NSID" description="Reads as b00, Non-secure invasive debug not supported by the ETM." />
      <BitField start="2" size="2" name="NSNID" description="Permission for Non-secure non-invasive debug.">
        <Enum name="NSNID_2" start="0x2" description="Non-secure non-invasive debug disabled" />
        <Enum name="NSNID_3" start="0x3" description="Non-secure non-invasive debug enabled" />
      </BitField>
      <BitField start="4" size="2" name="SID" description="Reads as b00, Secure invasive debug not supported by the ETM." />
      <BitField start="6" size="2" name="SNID" description="Permission for Secure non-invasive debug." />
    </Register>
    <Register start="+0xFCC" size="4" name="ETMDEVTYPE" access="ReadOnly" description="CoreSight Device Type Register" reset_value="0x13" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MajorType" description="Major Type and Class">
        <Enum name="MajorType_3" start="0x3" description="Trace source" />
      </BitField>
      <BitField start="4" size="4" name="SubType" description="Sub Type">
        <Enum name="SubType_1" start="0x1" description="Processor trace" />
      </BitField>
    </Register>
    <Register start="+0xFD0" size="4" name="ETMPIDR4" access="ReadOnly" description="Peripheral Identification Register 4" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="JEP106" description="JEP106 continuation code." />
      <BitField start="4" size="4" name="c4KB" description="4KB Count" />
    </Register>
    <Register start="+0xFD4" size="4" name="ETMPIDR5" access="ReadOnly" description="Peripheral Identification Register 5" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xFD8" size="4" name="ETMPIDR6" access="ReadOnly" description="Peripheral Identification Register 6" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xFDC" size="4" name="ETMPIDR7" access="ReadOnly" description="Peripheral Identification Register 7" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xFE0" size="4" name="ETMPIDR0" access="ReadOnly" description="Peripheral Identification Register 0" reset_value="0x25" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PartNumber" description="Part Number [7:0]" />
    </Register>
    <Register start="+0xFE4" size="4" name="ETMPIDR1" access="ReadOnly" description="Peripheral Identification Register 1" reset_value="0xB9" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PartNumber" description="Part Number [11:8]" />
      <BitField start="4" size="4" name="JEP106_identity_code" description="JEP106 identity code [3:0]" />
    </Register>
    <Register start="+0xFE8" size="4" name="ETMPIDR2" access="ReadOnly" description="Peripheral Identification Register 2" reset_value="0xB" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="JEP106_identity_code" description="JEP106 identity code [6:4]" />
      <BitField start="4" size="4" name="Revision" description="Revision" />
    </Register>
    <Register start="+0xFEC" size="4" name="ETMPIDR3" access="ReadOnly" description="Peripheral Identification Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CustomerModified" description="Customer Modified." />
      <BitField start="4" size="4" name="RevAnd" description="RevAnd" />
    </Register>
    <Register start="+0xFF0" size="4" name="ETMCIDR0" access="ReadOnly" description="Component Identification Register 0" reset_value="0xD" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="Preamble" description="Preamble" />
    </Register>
    <Register start="+0xFF4" size="4" name="ETMCIDR1" access="ReadOnly" description="Component Identification Register 1" reset_value="0x90" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="Preamble" description="Preamble" />
      <BitField start="4" size="4" name="ComponentClass" description="Component class">
        <Enum name="ComponentClass_1" start="0x1" description="ROM table." />
        <Enum name="ComponentClass_9" start="0x9" description="CoreSight component." />
        <Enum name="ComponentClass_15" start="0xF" description="PrimeCell of system component with no standardized register layout, for backward compatibility." />
      </BitField>
    </Register>
    <Register start="+0xFF8" size="4" name="ETMCIDR2" access="ReadOnly" description="Component Identification Register 2" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="Preamble" description="Preamble" />
    </Register>
    <Register start="+0xFFC" size="4" name="ETMCIDR3" access="ReadOnly" description="Component Identification Register 3" reset_value="0xB1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="Preamble" description="Preamble" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MCM0" start="0xE0080000" description="MCM">
    <Register start="+0x8" size="2" name="PLASC" access="ReadOnly" description="Crossbar Switch (AXBS) Slave Configuration" reset_value="0x1F" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="ASC" description="Each bit in the ASC field indicates whether there is a corresponding connection to the crossbar switch's slave input port." />
    </Register>
    <Register start="+0xA" size="2" name="PLAMC" access="ReadOnly" description="Crossbar Switch (AXBS) Master Configuration" reset_value="0x3F" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="AMC" description="Each bit in the AMC field indicates whether there is a corresponding connection to the AXBS master input port." />
    </Register>
    <Register start="+0xC" size="4" name="CPCR" access="Read/Write" description="Core Platform Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="9" size="1" name="CBRR" description="Crossbar round-robin arbitration enable">
        <Enum name="CBRR_0" start="0" description="Fixed-priority arbitration" />
        <Enum name="CBRR_1" start="0x1" description="Round-robin arbitration" />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="ISCR" access="Read/Write" description="Interrupt Status and Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="1" name="FIOC" description="FPU invalid operation interrupt status">
        <Enum name="FIOC_0" start="0" description="No interrupt" />
        <Enum name="FIOC_1" start="0x1" description="Interrupt occurred" />
      </BitField>
      <BitField start="9" size="1" name="FDZC" description="FPU divide-by-zero interrupt status">
        <Enum name="FDZC_0" start="0" description="No interrupt" />
        <Enum name="FDZC_1" start="0x1" description="Interrupt occurred" />
      </BitField>
      <BitField start="10" size="1" name="FOFC" description="FPU overflow interrupt status">
        <Enum name="FOFC_0" start="0" description="No interrupt" />
        <Enum name="FOFC_1" start="0x1" description="Interrupt occurred" />
      </BitField>
      <BitField start="11" size="1" name="FUFC" description="FPU underflow interrupt status">
        <Enum name="FUFC_0" start="0" description="No interrupt" />
        <Enum name="FUFC_1" start="0x1" description="Interrupt occurred" />
      </BitField>
      <BitField start="12" size="1" name="FIXC" description="FPU inexact interrupt status">
        <Enum name="FIXC_0" start="0" description="No interrupt" />
        <Enum name="FIXC_1" start="0x1" description="Interrupt occurred" />
      </BitField>
      <BitField start="15" size="1" name="FIDC" description="FPU input denormal interrupt status">
        <Enum name="FIDC_0" start="0" description="No interrupt" />
        <Enum name="FIDC_1" start="0x1" description="Interrupt occurred" />
      </BitField>
      <BitField start="24" size="1" name="FIOCE" description="FPU invalid operation interrupt enable">
        <Enum name="FIOCE_0" start="0" description="Disable interrupt" />
        <Enum name="FIOCE_1" start="0x1" description="Enable interrupt" />
      </BitField>
      <BitField start="25" size="1" name="FDZCE" description="FPU divide-by-zero interrupt enable">
        <Enum name="FDZCE_0" start="0" description="Disable interrupt" />
        <Enum name="FDZCE_1" start="0x1" description="Enable interrupt" />
      </BitField>
      <BitField start="26" size="1" name="FOFCE" description="FPU overflow interrupt enable">
        <Enum name="FOFCE_0" start="0" description="Disable interrupt" />
        <Enum name="FOFCE_1" start="0x1" description="Enable interrupt" />
      </BitField>
      <BitField start="27" size="1" name="FUFCE" description="FPU underflow interrupt enable">
        <Enum name="FUFCE_0" start="0" description="Disable interrupt" />
        <Enum name="FUFCE_1" start="0x1" description="Enable interrupt" />
      </BitField>
      <BitField start="28" size="1" name="FIXCE" description="FPU inexact interrupt enable">
        <Enum name="FIXCE_0" start="0" description="Disable interrupt" />
        <Enum name="FIXCE_1" start="0x1" description="Enable interrupt" />
      </BitField>
      <BitField start="31" size="1" name="FIDCE" description="FPU input denormal interrupt enable">
        <Enum name="FIDCE_0" start="0" description="Disable interrupt" />
        <Enum name="FIDCE_1" start="0x1" description="Enable interrupt" />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="CPCR2" access="Read/Write" description="Core Platform Control Register 2" reset_value="0x30" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCBC" description="Clear code bus cache, this field always reads as 0.">
        <Enum name="CCBC_0" start="0" description="No effect" />
        <Enum name="CCBC_1" start="0x1" description="Clear code bus cache" />
      </BitField>
      <BitField start="3" size="1" name="DCBC" description="Disable code bus cache">
        <Enum name="DCBC_0" start="0" description="Enable code bus cache" />
        <Enum name="DCBC_1" start="0x1" description="Disable code bus cache" />
      </BitField>
      <BitField start="4" size="4" name="CBCS" description="Code Bus Cache Size">
        <Enum name="CBCS_0" start="0" description="0 KB" />
        <Enum name="CBCS_1" start="0x1" description="1 KB" />
        <Enum name="CBCS_2" start="0x2" description="2 KB" />
        <Enum name="CBCS_3" start="0x3" description="4 KB" />
        <Enum name="CBCS_4" start="0x4" description="8 KB" />
        <Enum name="CBCS_5" start="0x5" description="16 KB" />
        <Enum name="CBCS_6" start="0x6" description="32 KB" />
      </BitField>
      <BitField start="16" size="1" name="PCCMCTRL" description="Bypass fixed code cache map">
        <Enum name="PCCMCTRL_0" start="0" description="The fixed code cache map is not bypassed" />
        <Enum name="PCCMCTRL_1" start="0x1" description="The fixed code cache map is bypassed" />
      </BitField>
      <BitField start="17" size="1" name="LCCPWB" description="Limit code cache peripheral write buffering">
        <Enum name="LCCPWB_0" start="0" description="Code cache peripheral write buffering is not limited" />
        <Enum name="LCCPWB_1" start="0x1" description="Code cache peripheral write buffering is limited" />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="CPO" access="Read/Write" description="Compute Operation Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CPOREQ" description="Compute Operation request">
        <Enum name="CPOREQ_0" start="0" description="Request is cleared." />
        <Enum name="CPOREQ_1" start="0x1" description="Request Compute Operation." />
      </BitField>
      <BitField start="1" size="1" name="CPOACK" description="Compute Operation acknowledge">
        <Enum name="CPOACK_0" start="0" description="Compute operation entry has not completed or compute operation exit has completed." />
        <Enum name="CPOACK_1" start="0x1" description="Compute operation entry has completed or compute operation exit has not completed." />
      </BitField>
      <BitField start="2" size="1" name="CPOWOI" description="Compute Operation wakeup on interrupt">
        <Enum name="CPOWOI_0" start="0" description="No effect." />
        <Enum name="CPOWOI_1" start="0x1" description="When set, the CPOREQ is cleared on any interrupt or exception vector fetch." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="NVIC" start="0xE000E100" description="Nested Vectored Interrupt Controller">
    <Register name="NVIC_ISER0" description="Interrupt Set-Enable Register 0" start="0xE000E100">
      <BitField name="CTI0_MCM0" start="0" size="1" />
      <BitField name="DMA0" start="1" size="1" />
      <BitField name="DMA1" start="2" size="1" />
      <BitField name="DMA2" start="3" size="1" />
      <BitField name="DMA3" start="4" size="1" />
      <BitField name="DMA4" start="5" size="1" />
      <BitField name="DMA5" start="6" size="1" />
      <BitField name="DMA6" start="7" size="1" />
      <BitField name="DMA7" start="8" size="1" />
      <BitField name="DMA8" start="9" size="1" />
      <BitField name="DMA9" start="10" size="1" />
      <BitField name="DMA10" start="11" size="1" />
      <BitField name="DMA11" start="12" size="1" />
      <BitField name="DMA12" start="13" size="1" />
      <BitField name="DMA13" start="14" size="1" />
      <BitField name="DMA14" start="15" size="1" />
      <BitField name="DMA15" start="16" size="1" />
      <BitField name="DMA0_Error" start="17" size="1" />
      <BitField name="MSMC" start="18" size="1" />
      <BitField name="EWM" start="19" size="1" />
      <BitField name="FTFE_Command_Complete" start="20" size="1" />
      <BitField name="FTFE_Read_Collision" start="21" size="1" />
      <BitField name="LLWU0" start="22" size="1" />
      <BitField name="MUA" start="23" size="1" />
      <BitField name="SPM" start="24" size="1" />
      <BitField name="WDOG0" start="25" size="1" />
      <BitField name="SCG" start="26" size="1" />
      <BitField name="LPIT0" start="27" size="1" />
      <BitField name="RTC" start="28" size="1" />
      <BitField name="LPTMR0" start="29" size="1" />
      <BitField name="LPTMR1" start="30" size="1" />
      <BitField name="TPM0" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISER1" description="Interrupt Set-Enable Register 1" start="0xE000E104">
      <BitField name="TPM1" start="0" size="1" />
      <BitField name="TPM2" start="1" size="1" />
      <BitField name="EMVSIM0" start="2" size="1" />
      <BitField name="FLEXIO0" start="3" size="1" />
      <BitField name="LPI2C0" start="4" size="1" />
      <BitField name="LPI2C1" start="5" size="1" />
      <BitField name="LPI2C2" start="6" size="1" />
      <BitField name="I2S0" start="7" size="1" />
      <BitField name="USDHC0" start="8" size="1" />
      <BitField name="LPSPI0" start="9" size="1" />
      <BitField name="LPSPI1" start="10" size="1" />
      <BitField name="LPSPI2" start="11" size="1" />
      <BitField name="LPUART0" start="12" size="1" />
      <BitField name="LPUART1" start="13" size="1" />
      <BitField name="LPUART2" start="14" size="1" />
      <BitField name="USB0" start="15" size="1" />
      <BitField name="PORTA" start="16" size="1" />
      <BitField name="PORTB" start="17" size="1" />
      <BitField name="PORTC" start="18" size="1" />
      <BitField name="PORTD" start="19" size="1" />
      <BitField name="LPADC0" start="20" size="1" />
      <BitField name="LPCMP0" start="21" size="1" />
      <BitField name="LPDAC0" start="22" size="1" />
      <BitField name="CAU3_Task_Complete" start="23" size="1" />
      <BitField name="CAU3_Security_Violation" start="24" size="1" />
      <BitField name="TRNG" start="25" size="1" />
      <BitField name="LPIT1" start="26" size="1" />
      <BitField name="LPTMR2" start="27" size="1" />
      <BitField name="TPM3" start="28" size="1" />
      <BitField name="LPI2C3" start="29" size="1" />
      <BitField name="LPSPI3" start="30" size="1" />
      <BitField name="LPUART3" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISER2" description="Interrupt Set-Enable Register 2" start="0xE000E108">
      <BitField name="PORTE" start="0" size="1" />
      <BitField name="LPCMP1" start="1" size="1" />
    </Register>
    <Register name="NVIC_ICER0" description="Interrupt Clear-Enable Register 0" start="0xE000E180">
      <BitField name="CTI0_MCM0" start="0" size="1" />
      <BitField name="DMA0" start="1" size="1" />
      <BitField name="DMA1" start="2" size="1" />
      <BitField name="DMA2" start="3" size="1" />
      <BitField name="DMA3" start="4" size="1" />
      <BitField name="DMA4" start="5" size="1" />
      <BitField name="DMA5" start="6" size="1" />
      <BitField name="DMA6" start="7" size="1" />
      <BitField name="DMA7" start="8" size="1" />
      <BitField name="DMA8" start="9" size="1" />
      <BitField name="DMA9" start="10" size="1" />
      <BitField name="DMA10" start="11" size="1" />
      <BitField name="DMA11" start="12" size="1" />
      <BitField name="DMA12" start="13" size="1" />
      <BitField name="DMA13" start="14" size="1" />
      <BitField name="DMA14" start="15" size="1" />
      <BitField name="DMA15" start="16" size="1" />
      <BitField name="DMA0_Error" start="17" size="1" />
      <BitField name="MSMC" start="18" size="1" />
      <BitField name="EWM" start="19" size="1" />
      <BitField name="FTFE_Command_Complete" start="20" size="1" />
      <BitField name="FTFE_Read_Collision" start="21" size="1" />
      <BitField name="LLWU0" start="22" size="1" />
      <BitField name="MUA" start="23" size="1" />
      <BitField name="SPM" start="24" size="1" />
      <BitField name="WDOG0" start="25" size="1" />
      <BitField name="SCG" start="26" size="1" />
      <BitField name="LPIT0" start="27" size="1" />
      <BitField name="RTC" start="28" size="1" />
      <BitField name="LPTMR0" start="29" size="1" />
      <BitField name="LPTMR1" start="30" size="1" />
      <BitField name="TPM0" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICER1" description="Interrupt Clear-Enable Register 1" start="0xE000E184">
      <BitField name="TPM1" start="0" size="1" />
      <BitField name="TPM2" start="1" size="1" />
      <BitField name="EMVSIM0" start="2" size="1" />
      <BitField name="FLEXIO0" start="3" size="1" />
      <BitField name="LPI2C0" start="4" size="1" />
      <BitField name="LPI2C1" start="5" size="1" />
      <BitField name="LPI2C2" start="6" size="1" />
      <BitField name="I2S0" start="7" size="1" />
      <BitField name="USDHC0" start="8" size="1" />
      <BitField name="LPSPI0" start="9" size="1" />
      <BitField name="LPSPI1" start="10" size="1" />
      <BitField name="LPSPI2" start="11" size="1" />
      <BitField name="LPUART0" start="12" size="1" />
      <BitField name="LPUART1" start="13" size="1" />
      <BitField name="LPUART2" start="14" size="1" />
      <BitField name="USB0" start="15" size="1" />
      <BitField name="PORTA" start="16" size="1" />
      <BitField name="PORTB" start="17" size="1" />
      <BitField name="PORTC" start="18" size="1" />
      <BitField name="PORTD" start="19" size="1" />
      <BitField name="LPADC0" start="20" size="1" />
      <BitField name="LPCMP0" start="21" size="1" />
      <BitField name="LPDAC0" start="22" size="1" />
      <BitField name="CAU3_Task_Complete" start="23" size="1" />
      <BitField name="CAU3_Security_Violation" start="24" size="1" />
      <BitField name="TRNG" start="25" size="1" />
      <BitField name="LPIT1" start="26" size="1" />
      <BitField name="LPTMR2" start="27" size="1" />
      <BitField name="TPM3" start="28" size="1" />
      <BitField name="LPI2C3" start="29" size="1" />
      <BitField name="LPSPI3" start="30" size="1" />
      <BitField name="LPUART3" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICER2" description="Interrupt Clear-Enable Register 2" start="0xE000E188">
      <BitField name="PORTE" start="0" size="1" />
      <BitField name="LPCMP1" start="1" size="1" />
    </Register>
    <Register name="NVIC_ISPR0" description="Interrupt Set-Pending Register 0" start="0xE000E200">
      <BitField name="CTI0_MCM0" start="0" size="1" />
      <BitField name="DMA0" start="1" size="1" />
      <BitField name="DMA1" start="2" size="1" />
      <BitField name="DMA2" start="3" size="1" />
      <BitField name="DMA3" start="4" size="1" />
      <BitField name="DMA4" start="5" size="1" />
      <BitField name="DMA5" start="6" size="1" />
      <BitField name="DMA6" start="7" size="1" />
      <BitField name="DMA7" start="8" size="1" />
      <BitField name="DMA8" start="9" size="1" />
      <BitField name="DMA9" start="10" size="1" />
      <BitField name="DMA10" start="11" size="1" />
      <BitField name="DMA11" start="12" size="1" />
      <BitField name="DMA12" start="13" size="1" />
      <BitField name="DMA13" start="14" size="1" />
      <BitField name="DMA14" start="15" size="1" />
      <BitField name="DMA15" start="16" size="1" />
      <BitField name="DMA0_Error" start="17" size="1" />
      <BitField name="MSMC" start="18" size="1" />
      <BitField name="EWM" start="19" size="1" />
      <BitField name="FTFE_Command_Complete" start="20" size="1" />
      <BitField name="FTFE_Read_Collision" start="21" size="1" />
      <BitField name="LLWU0" start="22" size="1" />
      <BitField name="MUA" start="23" size="1" />
      <BitField name="SPM" start="24" size="1" />
      <BitField name="WDOG0" start="25" size="1" />
      <BitField name="SCG" start="26" size="1" />
      <BitField name="LPIT0" start="27" size="1" />
      <BitField name="RTC" start="28" size="1" />
      <BitField name="LPTMR0" start="29" size="1" />
      <BitField name="LPTMR1" start="30" size="1" />
      <BitField name="TPM0" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISPR1" description="Interrupt Set-Pending Register 1" start="0xE000E204">
      <BitField name="TPM1" start="0" size="1" />
      <BitField name="TPM2" start="1" size="1" />
      <BitField name="EMVSIM0" start="2" size="1" />
      <BitField name="FLEXIO0" start="3" size="1" />
      <BitField name="LPI2C0" start="4" size="1" />
      <BitField name="LPI2C1" start="5" size="1" />
      <BitField name="LPI2C2" start="6" size="1" />
      <BitField name="I2S0" start="7" size="1" />
      <BitField name="USDHC0" start="8" size="1" />
      <BitField name="LPSPI0" start="9" size="1" />
      <BitField name="LPSPI1" start="10" size="1" />
      <BitField name="LPSPI2" start="11" size="1" />
      <BitField name="LPUART0" start="12" size="1" />
      <BitField name="LPUART1" start="13" size="1" />
      <BitField name="LPUART2" start="14" size="1" />
      <BitField name="USB0" start="15" size="1" />
      <BitField name="PORTA" start="16" size="1" />
      <BitField name="PORTB" start="17" size="1" />
      <BitField name="PORTC" start="18" size="1" />
      <BitField name="PORTD" start="19" size="1" />
      <BitField name="LPADC0" start="20" size="1" />
      <BitField name="LPCMP0" start="21" size="1" />
      <BitField name="LPDAC0" start="22" size="1" />
      <BitField name="CAU3_Task_Complete" start="23" size="1" />
      <BitField name="CAU3_Security_Violation" start="24" size="1" />
      <BitField name="TRNG" start="25" size="1" />
      <BitField name="LPIT1" start="26" size="1" />
      <BitField name="LPTMR2" start="27" size="1" />
      <BitField name="TPM3" start="28" size="1" />
      <BitField name="LPI2C3" start="29" size="1" />
      <BitField name="LPSPI3" start="30" size="1" />
      <BitField name="LPUART3" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISPR2" description="Interrupt Set-Pending Register 2" start="0xE000E208">
      <BitField name="PORTE" start="0" size="1" />
      <BitField name="LPCMP1" start="1" size="1" />
    </Register>
    <Register name="NVIC_ICPR0" description="Interrupt Clear-Pending Register 0" start="0xE000E280">
      <BitField name="CTI0_MCM0" start="0" size="1" />
      <BitField name="DMA0" start="1" size="1" />
      <BitField name="DMA1" start="2" size="1" />
      <BitField name="DMA2" start="3" size="1" />
      <BitField name="DMA3" start="4" size="1" />
      <BitField name="DMA4" start="5" size="1" />
      <BitField name="DMA5" start="6" size="1" />
      <BitField name="DMA6" start="7" size="1" />
      <BitField name="DMA7" start="8" size="1" />
      <BitField name="DMA8" start="9" size="1" />
      <BitField name="DMA9" start="10" size="1" />
      <BitField name="DMA10" start="11" size="1" />
      <BitField name="DMA11" start="12" size="1" />
      <BitField name="DMA12" start="13" size="1" />
      <BitField name="DMA13" start="14" size="1" />
      <BitField name="DMA14" start="15" size="1" />
      <BitField name="DMA15" start="16" size="1" />
      <BitField name="DMA0_Error" start="17" size="1" />
      <BitField name="MSMC" start="18" size="1" />
      <BitField name="EWM" start="19" size="1" />
      <BitField name="FTFE_Command_Complete" start="20" size="1" />
      <BitField name="FTFE_Read_Collision" start="21" size="1" />
      <BitField name="LLWU0" start="22" size="1" />
      <BitField name="MUA" start="23" size="1" />
      <BitField name="SPM" start="24" size="1" />
      <BitField name="WDOG0" start="25" size="1" />
      <BitField name="SCG" start="26" size="1" />
      <BitField name="LPIT0" start="27" size="1" />
      <BitField name="RTC" start="28" size="1" />
      <BitField name="LPTMR0" start="29" size="1" />
      <BitField name="LPTMR1" start="30" size="1" />
      <BitField name="TPM0" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICPR1" description="Interrupt Clear-Pending Register 1" start="0xE000E284">
      <BitField name="TPM1" start="0" size="1" />
      <BitField name="TPM2" start="1" size="1" />
      <BitField name="EMVSIM0" start="2" size="1" />
      <BitField name="FLEXIO0" start="3" size="1" />
      <BitField name="LPI2C0" start="4" size="1" />
      <BitField name="LPI2C1" start="5" size="1" />
      <BitField name="LPI2C2" start="6" size="1" />
      <BitField name="I2S0" start="7" size="1" />
      <BitField name="USDHC0" start="8" size="1" />
      <BitField name="LPSPI0" start="9" size="1" />
      <BitField name="LPSPI1" start="10" size="1" />
      <BitField name="LPSPI2" start="11" size="1" />
      <BitField name="LPUART0" start="12" size="1" />
      <BitField name="LPUART1" start="13" size="1" />
      <BitField name="LPUART2" start="14" size="1" />
      <BitField name="USB0" start="15" size="1" />
      <BitField name="PORTA" start="16" size="1" />
      <BitField name="PORTB" start="17" size="1" />
      <BitField name="PORTC" start="18" size="1" />
      <BitField name="PORTD" start="19" size="1" />
      <BitField name="LPADC0" start="20" size="1" />
      <BitField name="LPCMP0" start="21" size="1" />
      <BitField name="LPDAC0" start="22" size="1" />
      <BitField name="CAU3_Task_Complete" start="23" size="1" />
      <BitField name="CAU3_Security_Violation" start="24" size="1" />
      <BitField name="TRNG" start="25" size="1" />
      <BitField name="LPIT1" start="26" size="1" />
      <BitField name="LPTMR2" start="27" size="1" />
      <BitField name="TPM3" start="28" size="1" />
      <BitField name="LPI2C3" start="29" size="1" />
      <BitField name="LPSPI3" start="30" size="1" />
      <BitField name="LPUART3" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICPR2" description="Interrupt Clear-Pending Register 2" start="0xE000E288">
      <BitField name="PORTE" start="0" size="1" />
      <BitField name="LPCMP1" start="1" size="1" />
    </Register>
    <Register name="NVIC_IABR0" description="Interrupt Active Bit Register 0" start="0xE000E300" access="ReadOnly">
      <BitField name="CTI0_MCM0" start="0" size="1" />
      <BitField name="DMA0" start="1" size="1" />
      <BitField name="DMA1" start="2" size="1" />
      <BitField name="DMA2" start="3" size="1" />
      <BitField name="DMA3" start="4" size="1" />
      <BitField name="DMA4" start="5" size="1" />
      <BitField name="DMA5" start="6" size="1" />
      <BitField name="DMA6" start="7" size="1" />
      <BitField name="DMA7" start="8" size="1" />
      <BitField name="DMA8" start="9" size="1" />
      <BitField name="DMA9" start="10" size="1" />
      <BitField name="DMA10" start="11" size="1" />
      <BitField name="DMA11" start="12" size="1" />
      <BitField name="DMA12" start="13" size="1" />
      <BitField name="DMA13" start="14" size="1" />
      <BitField name="DMA14" start="15" size="1" />
      <BitField name="DMA15" start="16" size="1" />
      <BitField name="DMA0_Error" start="17" size="1" />
      <BitField name="MSMC" start="18" size="1" />
      <BitField name="EWM" start="19" size="1" />
      <BitField name="FTFE_Command_Complete" start="20" size="1" />
      <BitField name="FTFE_Read_Collision" start="21" size="1" />
      <BitField name="LLWU0" start="22" size="1" />
      <BitField name="MUA" start="23" size="1" />
      <BitField name="SPM" start="24" size="1" />
      <BitField name="WDOG0" start="25" size="1" />
      <BitField name="SCG" start="26" size="1" />
      <BitField name="LPIT0" start="27" size="1" />
      <BitField name="RTC" start="28" size="1" />
      <BitField name="LPTMR0" start="29" size="1" />
      <BitField name="LPTMR1" start="30" size="1" />
      <BitField name="TPM0" start="31" size="1" />
    </Register>
    <Register name="NVIC_IABR1" description="Interrupt Active Bit Register 1" start="0xE000E304" access="ReadOnly">
      <BitField name="TPM1" start="0" size="1" />
      <BitField name="TPM2" start="1" size="1" />
      <BitField name="EMVSIM0" start="2" size="1" />
      <BitField name="FLEXIO0" start="3" size="1" />
      <BitField name="LPI2C0" start="4" size="1" />
      <BitField name="LPI2C1" start="5" size="1" />
      <BitField name="LPI2C2" start="6" size="1" />
      <BitField name="I2S0" start="7" size="1" />
      <BitField name="USDHC0" start="8" size="1" />
      <BitField name="LPSPI0" start="9" size="1" />
      <BitField name="LPSPI1" start="10" size="1" />
      <BitField name="LPSPI2" start="11" size="1" />
      <BitField name="LPUART0" start="12" size="1" />
      <BitField name="LPUART1" start="13" size="1" />
      <BitField name="LPUART2" start="14" size="1" />
      <BitField name="USB0" start="15" size="1" />
      <BitField name="PORTA" start="16" size="1" />
      <BitField name="PORTB" start="17" size="1" />
      <BitField name="PORTC" start="18" size="1" />
      <BitField name="PORTD" start="19" size="1" />
      <BitField name="LPADC0" start="20" size="1" />
      <BitField name="LPCMP0" start="21" size="1" />
      <BitField name="LPDAC0" start="22" size="1" />
      <BitField name="CAU3_Task_Complete" start="23" size="1" />
      <BitField name="CAU3_Security_Violation" start="24" size="1" />
      <BitField name="TRNG" start="25" size="1" />
      <BitField name="LPIT1" start="26" size="1" />
      <BitField name="LPTMR2" start="27" size="1" />
      <BitField name="TPM3" start="28" size="1" />
      <BitField name="LPI2C3" start="29" size="1" />
      <BitField name="LPSPI3" start="30" size="1" />
      <BitField name="LPUART3" start="31" size="1" />
    </Register>
    <Register name="NVIC_IABR2" description="Interrupt Active Bit Register 2" start="0xE000E308" access="ReadOnly">
      <BitField name="PORTE" start="0" size="1" />
      <BitField name="LPCMP1" start="1" size="1" />
    </Register>
    <Register name="NVIC_IPR0" description="Interrupt Priority Register 0" start="0xE000E400">
      <BitField name="CTI0_MCM0" start="4" size="4" />
      <BitField name="DMA0" start="12" size="4" />
      <BitField name="DMA1" start="20" size="4" />
      <BitField name="DMA2" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR1" description="Interrupt Priority Register 1" start="0xE000E404">
      <BitField name="DMA3" start="4" size="4" />
      <BitField name="DMA4" start="12" size="4" />
      <BitField name="DMA5" start="20" size="4" />
      <BitField name="DMA6" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR2" description="Interrupt Priority Register 2" start="0xE000E408">
      <BitField name="DMA7" start="4" size="4" />
      <BitField name="DMA8" start="12" size="4" />
      <BitField name="DMA9" start="20" size="4" />
      <BitField name="DMA10" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR3" description="Interrupt Priority Register 3" start="0xE000E40C">
      <BitField name="DMA11" start="4" size="4" />
      <BitField name="DMA12" start="12" size="4" />
      <BitField name="DMA13" start="20" size="4" />
      <BitField name="DMA14" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR4" description="Interrupt Priority Register 4" start="0xE000E410">
      <BitField name="DMA15" start="4" size="4" />
      <BitField name="DMA0_Error" start="12" size="4" />
      <BitField name="MSMC" start="20" size="4" />
      <BitField name="EWM" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR5" description="Interrupt Priority Register 5" start="0xE000E414">
      <BitField name="FTFE_Command_Complete" start="4" size="4" />
      <BitField name="FTFE_Read_Collision" start="12" size="4" />
      <BitField name="LLWU0" start="20" size="4" />
      <BitField name="MUA" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR6" description="Interrupt Priority Register 6" start="0xE000E418">
      <BitField name="SPM" start="4" size="4" />
      <BitField name="WDOG0" start="12" size="4" />
      <BitField name="SCG" start="20" size="4" />
      <BitField name="LPIT0" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR7" description="Interrupt Priority Register 7" start="0xE000E41C">
      <BitField name="RTC" start="4" size="4" />
      <BitField name="LPTMR0" start="12" size="4" />
      <BitField name="LPTMR1" start="20" size="4" />
      <BitField name="TPM0" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR8" description="Interrupt Priority Register 8" start="0xE000E420">
      <BitField name="TPM1" start="4" size="4" />
      <BitField name="TPM2" start="12" size="4" />
      <BitField name="EMVSIM0" start="20" size="4" />
      <BitField name="FLEXIO0" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR9" description="Interrupt Priority Register 9" start="0xE000E424">
      <BitField name="LPI2C0" start="4" size="4" />
      <BitField name="LPI2C1" start="12" size="4" />
      <BitField name="LPI2C2" start="20" size="4" />
      <BitField name="I2S0" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR10" description="Interrupt Priority Register 10" start="0xE000E428">
      <BitField name="USDHC0" start="4" size="4" />
      <BitField name="LPSPI0" start="12" size="4" />
      <BitField name="LPSPI1" start="20" size="4" />
      <BitField name="LPSPI2" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR11" description="Interrupt Priority Register 11" start="0xE000E42C">
      <BitField name="LPUART0" start="4" size="4" />
      <BitField name="LPUART1" start="12" size="4" />
      <BitField name="LPUART2" start="20" size="4" />
      <BitField name="USB0" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR12" description="Interrupt Priority Register 12" start="0xE000E430">
      <BitField name="PORTA" start="4" size="4" />
      <BitField name="PORTB" start="12" size="4" />
      <BitField name="PORTC" start="20" size="4" />
      <BitField name="PORTD" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR13" description="Interrupt Priority Register 13" start="0xE000E434">
      <BitField name="LPADC0" start="4" size="4" />
      <BitField name="LPCMP0" start="12" size="4" />
      <BitField name="LPDAC0" start="20" size="4" />
      <BitField name="CAU3_Task_Complete" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR14" description="Interrupt Priority Register 14" start="0xE000E438">
      <BitField name="CAU3_Security_Violation" start="4" size="4" />
      <BitField name="TRNG" start="12" size="4" />
      <BitField name="LPIT1" start="20" size="4" />
      <BitField name="LPTMR2" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR15" description="Interrupt Priority Register 15" start="0xE000E43C">
      <BitField name="TPM3" start="4" size="4" />
      <BitField name="LPI2C3" start="12" size="4" />
      <BitField name="LPSPI3" start="20" size="4" />
      <BitField name="LPUART3" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR16" description="Interrupt Priority Register 16" start="0xE000E440">
      <BitField name="PORTE" start="4" size="4" />
      <BitField name="LPCMP1" start="12" size="4" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SCB" start="0xe000e000" description="System Control Block">
    <Register name="ICTR" start="0xe000e004" description="Interrupt Controller Type Register">
      <BitField name="INTLINESNUM" start="0" size="4" description="The total number of interrupt lines supported by an implementation, defined in groups of 32." />
    </Register>
    <Register name="ACTLR" start="0xe000e008" description="Auxiliary Control Register">
      <BitField name="DISOOFP" start="9" size="1" description="Disables floating pointinstructions completing outof order with respect to integer instructions" />
      <BitField name="DISFPCA" start="8" size="1" description="When set to 1, disables IT folding" />
      <BitField name="DISFOLD" start="2" size="1" description="When set to 1, disables write buffer use during default memory map accesses" />
      <BitField name="DISDEFWBUF" start="1" size="1" description="When set to 1, disables write buffer use during default memory map accesses" />
      <BitField name="DISMCYCINT" start="0" size="1" description="When set to 1, disables interruption of load multiple and store multiple instructions" />
    </Register>
    <Register name="CPUID" start="0xe000ed00" access="ReadOnly" description="CPUID Register">
      <BitField name="IMPLEMENTER" start="24" size="8" description="Implementer Code" />
      <BitField name="VARIANT" start="20" size="4" description="Variant Number" />
      <BitField name="PARTNO" start="4" size="12" description="Part Number" />
      <BitField name="REVISION" start="0" size="4" description="Revision Number" />
    </Register>
    <Register name="ICSR" start="0xe000ed04" description="Interrupt Control and State Register">
      <BitField name="NMIPENDSET" start="31" size="1" description="NMI set-pending bit" />
      <BitField name="PENDSVSET" start="28" size="1" description="PendSV set-pending bit" />
      <BitField name="PENDSVCLR" start="27" size="1" description="PendSV clear-pending bit" />
      <BitField name="PENDSTSET" start="26" size="1" description="SysTick exception set-pending bit" />
      <BitField name="PENDSTCLR" start="25" size="1" description="SysTick exception clear-pending bit" />
      <BitField name="ISRPREEMPT" start="23" size="1" description="" />
      <BitField name="ISRPENDING" start="22" size="1" description="Interrupt pending flag" />
      <BitField name="VECTPENDING" start="12" size="9" description="Indicates the exception number of the highest priority pending enabled exception" />
      <BitField name="RETTOBASE" start="11" size="1" description="Indicates whether there are preempted active exceptions" />
      <BitField name="VECTACTIVE" start="0" size="9" description="Contains the active exception number" />
    </Register>
    <Register name="VTOR" start="0xe000ed08" description="Vector Table Offset Register">
      <BitField name="TBLOFF" start="7" size="25" description="Vector table base offset field" />
    </Register>
    <Register name="AIRCR" start="0xe000ed0c" description="Application Interrupt and Reset Control Register">
      <BitField name="VECTKEY" start="16" size="16" description="Register key" />
      <BitField name="ENDIANESS" start="15" size="1" description="Data endianness bit" />
      <BitField name="PRIGROUP" start="8" size="3" description="Interrupt priority grouping field" />
      <BitField name="SYSRESETREQ" start="2" size="1" description="System reset request bit" />
      <BitField name="VECTCLRACTIVE" start="1" size="1" description="" />
      <BitField name="VECTRESET" start="0" size="1" description="" />
    </Register>
    <Register name="SCR" start="0xe000ed10" description="System Control Register">
      <BitField name="SEVONPEND" start="4" size="1" description="Send event on pending bit" />
      <BitField name="SLEEPDEEP" start="2" size="1" description="Controls whether the processor uses sleep or deep sleep as its low power mode" />
      <BitField name="SLEEPONEXIT" start="1" size="1" description="Indicates sleep-on-exit when returning from Handler mode to Thread mode" />
    </Register>
    <Register name="CCR" start="0xe000ed14" description="Configuration and Control Register">
      <BitField name="STKALIGN" start="9" size="1" description="Indicates stack alignment on exception entry" />
      <BitField name="BFHFNMIGN" start="8" size="1" description="Enables handlers with priority -1 or-2 to ignore data BusFaults caused by load and store instructions" />
      <BitField name="DIV_0_TRP" start="4" size="1" description="Enables faulting or halting when the processor executes an SDIVor UDIV instruction with a divisor of 0" />
      <BitField name="UNALIGN_TRP" start="3" size="1" description="Enables unaligned access traps" />
      <BitField name="USERSETMPEND" start="1" size="1" description="Enables unprivileged software access to the STIR" />
      <BitField name="NONBASETHRDENA" start="0" size="1" description="Indicates how the processor enters Thread mode" />
    </Register>
    <Register name="SHPR1" start="0xe000ed18" description="System Handler Priority Register 1">
      <BitField name="PRI_6(UsageFault)" start="21" size="3" description="Priority of system handler 6 (UsageFault)" />
      <BitField name="PRI_5(BusFault)" start="13" size="3" description="Priority of system handler 5 (BusFault)" />
      <BitField name="PRI_4(MemManage)" start="5" size="3" description="Priority of system handler 4 (MemManage)" />
    </Register>
    <Register name="SHPR2" start="0xe000ed1c" description="System Handler Priority Register 2">
      <BitField name="PRI_11(SVCall)" start="29" size="3" description="Priority of system handler 11 (SVCall)" />
    </Register>
    <Register name="SHPR3" start="0xe000ed20" description="System Handler Priority Register 3">
      <BitField name="PRI_15(SysTick)" start="29" size="3" description="Priority of system handler 15 (SysTick)" />
      <BitField name="PRI_14(PendSV)" start="21" size="3" description="Priority of system handler 14 (PendSV)" />
    </Register>
    <Register name="SHCSR" start="0xe000ed24" description="System Handler Control and State Register">
      <BitField name="USGFAULTENA" start="18" size="1" description="UsageFault enable Bit" />
      <BitField name="BUSFAULTENA" start="17" size="1" description="BusFault Enable Bit" />
      <BitField name="MEMFAULTENA" start="16" size="1" description="MemManage Enable Bit" />
      <BitField name="SVCALLPENDED" start="15" size="1" description="SVCall Pending Bit" />
      <BitField name="BUSFAULTPENDED" start="14" size="1" description="BusFault Exception Pending Bit" />
      <BitField name="MEMFAULTPENDED" start="13" size="1" description="MemManage Exception Pending Bit" />
      <BitField name="USGFAULTPENDED" start="12" size="1" description="UsageFault Exception Pending Bit" />
      <BitField name="SYSTICKACT" start="11" size="1" description="SysTick Exception Active Bit" />
      <BitField name="PENDSVACT" start="10" size="1" description="PendSV Exception Active Bit" />
      <BitField name="MONITORACT" start="8" size="1" description="Debug Monitor Active Bit" />
      <BitField name="SVCALLACT" start="7" size="1" description="SVCall Active Bit" />
      <BitField name="USGFAULTACT" start="3" size="1" description="UsageFault Exception Active Bit" />
      <BitField name="BUSFAULTACT" start="1" size="1" description="BusFault Exception Active Bit" />
      <BitField name="MEMFAULTACT" start="0" size="1" description="MemManage Exception Active Bit" />
    </Register>
    <Register name="MMFSR" start="0xe000ed28" size="1" description="MemManage Fault Status Register">
      <BitField name="MMARVALID" start="7" size="1" description="MemManage Fault Address Register(MMFAR) valid flag" />
      <BitField name="MLSPERR" start="5" size="1" description="Indicates a MemManage fault occurred during floating-point lazy state preservation" />
      <BitField name="MSTKERR" start="4" size="1" description="MemManage fault on stacking for exception entry" />
      <BitField name="MUNSTKERR" start="3" size="1" description="MemManage fault on unstacking for a return from exception" />
      <BitField name="DACCVIOL" start="1" size="1" description="Data access violation flag" />
      <BitField name="IACCVIOL" start="0" size="1" description="Instruction access violation flag" />
    </Register>
    <Register name="BFSR" start="0xe000ed29" size="1" description="BusFault Status Register">
      <BitField name="BFARVALID" start="7" size="1" description="BusFault Address Register(BFAR) valid flag" />
      <BitField name="LSPERR" start="5" size="1" description="Indicates a bus fault occurred during floating-point lazy state preservation" />
      <BitField name="STKERR" start="4" size="1" description="BusFault on stacking for exception entry" />
      <BitField name="UNSTKERR" start="3" size="1" description="BusFault on unstacking for a return from exception" />
      <BitField name="IMPRECISERR" start="2" size="1" description="Imprecise data bus error" />
      <BitField name="PRECISERR" start="1" size="1" description="Precise data bus error" />
      <BitField name="IBUSERR" start="0" size="1" description="Instruction bus error" />
    </Register>
    <Register name="UFSR" start="0xe000ed2a" size="2" description="UsageFault Status Register">
      <BitField name="DIVBYZERO" start="9" size="1" description="Divide by zero UsageFault" />
      <BitField name="UNALIGNED" start="8" size="1" description="Unaligned access UsageFault" />
      <BitField name="NOCP" start="3" size="1" description="No coprocessor UsageFault" />
      <BitField name="INVPC" start="2" size="1" description="Invalid PC load UsageFault, causedby an invalid PC load by EXC_RETURN" />
      <BitField name="INVSTATE" start="1" size="1" description="Invalid state UsageFault" />
      <BitField name="UNDEFINSTR" start="0" size="1" description="Undefined instruction UsageFault" />
    </Register>
    <Register name="HFSR" start="0xe000ed2c" description="HardFault Status Register">
      <BitField name="DEBUGEVT" start="31" size="1" description="" />
      <BitField name="FORCED" start="30" size="1" description="Indicates a forced hard fault, generated by escalation of a fault with configurable priority that cannot be handled, either because of priority or because it is disabled" />
      <BitField name="VECTTBL" start="1" size="1" description="Indicates a BusFault on a vectortable read during exception processing" />
    </Register>
    <Register name="DFSR" start="0xe000ed30" description="Debug Fault Status Register">
      <BitField name="EXTERNAL" start="4" size="1" description="" />
      <BitField name="VCATCH" start="3" size="1" description="" />
      <BitField name="DWTTRAP" start="2" size="1" description="" />
      <BitField name="BKPT" start="1" size="1" description="" />
      <BitField name="HALTED" start="0" size="1" description="" />
    </Register>
    <Register name="MMFAR" start="0xe000ed34" description="MemManage Fault Address Register">
      <BitField name="ADDRESS" start="0" size="32" description="When the MMARVALID bit of the MMFSR is set to 1, this field holds the address of the location that generated the MemManage fault" />
    </Register>
    <Register name="BFAR" start="0xe000ed38" description="BusFault Address Register">
      <BitField name="ADDRESS" start="0" size="32" description="When the BFARVALID bit of the BFSR is set to1, this field holds the address of the location that generated the BusFault" />
    </Register>
    <Register name="AFSR" start="0xe000ed3c" description="Auxiliary Fault Status Register">
      <BitField name="IMPDEF" start="0" size="32" description="Implementation defined, the bits map to the AUXFAULT input signals" />
    </Register>
    <Register name="ID_PFR0" start="0xe000ed40" access="ReadOnly" description="Processor Feature Register 0" />
    <Register name="ID_PFR1" start="0xe000ed44" access="ReadOnly" description="Processor Feature Register 1" />
    <Register name="ID_DFR0" start="0xe000ed48" access="ReadOnly" description="Debug Feature Register 0" />
    <Register name="ID_AFR0" start="0xe000ed4c" access="ReadOnly" description="Auxilliary Feature Register 0" />
    <Register name="ID_MMFR0" start="0xe000ed50" access="ReadOnly" description="Memory Model Feature Register 0" />
    <Register name="ID_MMFR1" start="0xe000ed54" access="ReadOnly" description="Memory Model Feature Register 1" />
    <Register name="ID_MMFR2" start="0xe000ed58" access="ReadOnly" description="Memory Model Feature Register 2" />
    <Register name="ID_MMFR3" start="0xe000ed5c" access="ReadOnly" description="Memory Model Feature Register 3" />
    <Register name="ID_ISAR0" start="0xe000ed60" access="ReadOnly" description="Instruction Set Attribute Register 0" />
    <Register name="ID_ISAR1" start="0xe000ed64" access="ReadOnly" description="Instruction Set Attribute Register 1" />
    <Register name="ID_ISAR2" start="0xe000ed68" access="ReadOnly" description="Instruction Set Attribute Register 2" />
    <Register name="ID_ISAR3" start="0xe000ed6c" access="ReadOnly" description="Instruction Set Attribute Register 3" />
    <Register name="ID_ISAR4" start="0xe000ed70" access="ReadOnly" description="Instruction Set Attribute Register 4" />
    <Register name="ID_ISAR5" start="0xe000ed74" access="ReadOnly" description="Instruction Set Attribute Register 5" />
    <Register name="CPACR" start="0xe000ed88" description="Coprocessor Access Control Register">
      <BitField name="CP11" start="22" size="2" description="Access privileges for coprocessor 11" />
      <BitField name="CP10" start="20" size="2" description="Access privileges for coprocessor 10" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FPU" start="0xe000ef34" description="Floating Point Unit">
    <Register name="FPCCR" start="0xe000ef34" description="Floating-point Context Control Register">
      <BitField name="ASPEN" start="31" size="1" description="Automatic state preservation enable" />
      <BitField name="LSPEN" start="30" size="1" description="Lazy state preservation enable" />
      <BitField name="MONRDY" start="8" size="1" description="DebugMonitor ready" />
      <BitField name="BFRDY" start="6" size="1" description="BusFault ready" />
      <BitField name="MMRDY" start="5" size="1" description="MemManage ready" />
      <BitField name="HFRDY" start="4" size="1" description="HardFault ready" />
      <BitField name="THREAD" start="3" size="1" description="Thread Mode" />
      <BitField name="USER" start="1" size="1" description="User privilege" />
      <BitField name="LSPACT" start="0" size="1" description="Lazy state preservation active" />
    </Register>
    <Register name="FPCAR" start="0xe000ef38" description="Floating-point Context Address Register">
      <BitField name="ADDRESSS" start="3" size="29" description="The location of the unpopulated floating-point register space allocated on an exception stack frame" />
    </Register>
    <Register name="FPDSCR" start="0xe000ef3c" description="Floating-point Default Status Control Register">
      <BitField name="AHP" start="26" size="1" description="Alternative half-precision control bit" />
      <BitField name="DN" start="25" size="1" description="Default NaN mode control bit" />
      <BitField name="FZ" start="24" size="1" description="Flush-to-zero mode control bit" />
      <BitField name="RMode" start="22" size="2" description="Rounding Mode control field" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MPU" start="0xe000ed90" description="Memory Protection Unit">
    <Register name="MPU_TYPE" start="0xe000ed90" access="ReadOnly" description="MPU Type Register">
      <BitField name="IREGION" start="16" size="8" description="Number of supported MPU instruction regions" />
      <BitField name="DREGION" start="8" size="8" description="Number of supported MPU data regions" />
      <BitField name="SEPARATE" start="0" size="1" description="Support for unified or separate instruction and date memory maps" />
    </Register>
    <Register name="MPU_CTRL" start="0xe000ed94" description="MPU Control Register">
      <BitField name="PRIVDEFENA" start="2" size="1" description="Enables privileged software access to the default memory map" />
      <BitField name="HFNMIENA" start="1" size="1" description="Enable the operation of MPU during hard fault, NMI, and FAULTMASK handlers" />
      <BitField name="ENABLE" start="0" size="1" description="Enable MPU" />
    </Register>
    <Register name="MPU_RNR" start="0xe000ed98" description="MPU Region Number Register">
      <BitField name="REGION" start="0" size="8" description="Indicates the MPU region referenced by the MPU_RBAR and MPU_RASR registers" />
    </Register>
    <Register name="MPU_RBAR" start="0xe000ed9c" description="MPU Region Base Address Register">
      <BitField name="ADDR" start="5" size="27" description="Region base address field" />
      <BitField name="VALID" start="4" size="1" description="MPU Region Number valid bit" />
      <BitField name="REGION" start="0" size="4" description="MPU region field" />
    </Register>
    <Register name="MPU_RASR" start="0xe000eda0" description="MPU Region Attribute and Size Register">
      <BitField name="XN" start="28" size="1" description="Instruction access disable bit" />
      <BitField name="AP" start="24" size="3" description="Access permission field" />
      <BitField name="TEX" start="19" size="3" description="Memory access attribute" />
      <BitField name="S" start="18" size="1" description="Shareable bit" />
      <BitField name="C" start="17" size="1" description="Memory access attribute" />
      <BitField name="B" start="16" size="1" description="Memory access attribute" />
      <BitField name="SRD" start="8" size="8" description="Subregion disable bits" />
      <BitField name="SIZE" start="1" size="5" description="MPU protection region size" />
      <BitField name="ENABLE" start="0" size="1" description="Region enable bit" />
    </Register>
  </RegisterGroup>
</Processor>
