# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 13 \
    name B_buffer_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename B_buffer_0 \
    op interface \
    ports { B_buffer_0_address0 { O 12 vector } B_buffer_0_ce0 { O 1 bit } B_buffer_0_we0 { O 1 bit } B_buffer_0_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'B_buffer_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 14 \
    name B_buffer_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename B_buffer_1 \
    op interface \
    ports { B_buffer_1_address0 { O 12 vector } B_buffer_1_ce0 { O 1 bit } B_buffer_1_we0 { O 1 bit } B_buffer_1_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'B_buffer_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 15 \
    name B_buffer_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename B_buffer_2 \
    op interface \
    ports { B_buffer_2_address0 { O 12 vector } B_buffer_2_ce0 { O 1 bit } B_buffer_2_we0 { O 1 bit } B_buffer_2_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'B_buffer_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 16 \
    name B_buffer_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename B_buffer_3 \
    op interface \
    ports { B_buffer_3_address0 { O 12 vector } B_buffer_3_ce0 { O 1 bit } B_buffer_3_we0 { O 1 bit } B_buffer_3_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'B_buffer_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 17 \
    name B_buffer_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename B_buffer_4 \
    op interface \
    ports { B_buffer_4_address0 { O 12 vector } B_buffer_4_ce0 { O 1 bit } B_buffer_4_we0 { O 1 bit } B_buffer_4_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'B_buffer_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 18 \
    name B_buffer_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename B_buffer_5 \
    op interface \
    ports { B_buffer_5_address0 { O 12 vector } B_buffer_5_ce0 { O 1 bit } B_buffer_5_we0 { O 1 bit } B_buffer_5_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'B_buffer_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 19 \
    name B_buffer_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename B_buffer_6 \
    op interface \
    ports { B_buffer_6_address0 { O 12 vector } B_buffer_6_ce0 { O 1 bit } B_buffer_6_we0 { O 1 bit } B_buffer_6_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'B_buffer_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 20 \
    name B_buffer_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename B_buffer_7 \
    op interface \
    ports { B_buffer_7_address0 { O 12 vector } B_buffer_7_ce0 { O 1 bit } B_buffer_7_we0 { O 1 bit } B_buffer_7_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'B_buffer_7'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11 \
    name b \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b \
    op interface \
    ports { m_axi_b_AWVALID { O 1 bit } m_axi_b_AWREADY { I 1 bit } m_axi_b_AWADDR { O 32 vector } m_axi_b_AWID { O 1 vector } m_axi_b_AWLEN { O 32 vector } m_axi_b_AWSIZE { O 3 vector } m_axi_b_AWBURST { O 2 vector } m_axi_b_AWLOCK { O 2 vector } m_axi_b_AWCACHE { O 4 vector } m_axi_b_AWPROT { O 3 vector } m_axi_b_AWQOS { O 4 vector } m_axi_b_AWREGION { O 4 vector } m_axi_b_AWUSER { O 1 vector } m_axi_b_WVALID { O 1 bit } m_axi_b_WREADY { I 1 bit } m_axi_b_WDATA { O 16 vector } m_axi_b_WSTRB { O 2 vector } m_axi_b_WLAST { O 1 bit } m_axi_b_WID { O 1 vector } m_axi_b_WUSER { O 1 vector } m_axi_b_ARVALID { O 1 bit } m_axi_b_ARREADY { I 1 bit } m_axi_b_ARADDR { O 32 vector } m_axi_b_ARID { O 1 vector } m_axi_b_ARLEN { O 32 vector } m_axi_b_ARSIZE { O 3 vector } m_axi_b_ARBURST { O 2 vector } m_axi_b_ARLOCK { O 2 vector } m_axi_b_ARCACHE { O 4 vector } m_axi_b_ARPROT { O 3 vector } m_axi_b_ARQOS { O 4 vector } m_axi_b_ARREGION { O 4 vector } m_axi_b_ARUSER { O 1 vector } m_axi_b_RVALID { I 1 bit } m_axi_b_RREADY { O 1 bit } m_axi_b_RDATA { I 16 vector } m_axi_b_RLAST { I 1 bit } m_axi_b_RID { I 1 vector } m_axi_b_RUSER { I 1 vector } m_axi_b_RRESP { I 2 vector } m_axi_b_BVALID { I 1 bit } m_axi_b_BREADY { O 1 bit } m_axi_b_BRESP { I 2 vector } m_axi_b_BID { I 1 vector } m_axi_b_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 12 \
    name b_offset \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_offset \
    op interface \
    ports { b_offset { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


