Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 20 12:54:07 2023
| Host         : Kamal-PC running 64-bit major release  (build 9200)
| Command      : report_drc -file bilateral_design_wrapper_drc_opted.rpt -pb bilateral_design_wrapper_drc_opted.pb -rpx bilateral_design_wrapper_drc_opted.rpx
| Design       : bilateral_design_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 305
+--------+----------+-------------------------------------------------------------------+------------+
| Rule   | Severity | Description                                                       | Violations |
+--------+----------+-------------------------------------------------------------------+------------+
| DPIP-1 | Warning  | Input pipelining                                                  | 134        |
| DPOP-1 | Warning  | PREG Output pipelining                                            | 49         |
| DPOP-2 | Warning  | MREG Output pipelining                                            | 46         |
| AVAL-4 | Advisory | enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND | 48         |
| AVAL-5 | Advisory | enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND   | 28         |
+--------+----------+-------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U156/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U156/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U157/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U157/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U158/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U158/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U159/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U159/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U160/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U160/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U161/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U161/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U162/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U162/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U163/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U163/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U164/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U164/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U165/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U165/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U166/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U166/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U167/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U167/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U168/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U168/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U169/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U169/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U170/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U170/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U171/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U171/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U172/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U172/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U173/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U173/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U174/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U174/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U175/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U175/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U176/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U176/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#34 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U177/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U177/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#35 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U178/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U178/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#36 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U179/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U179/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#37 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U180/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U180/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#38 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U181/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U181/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#39 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U182/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U182/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#40 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U183/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U183/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#41 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U184/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U184/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#42 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U185/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U185/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#43 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U202/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U202/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#44 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U204/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U204/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#45 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U206/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U206/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#46 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U187/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U187/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#47 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U188/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U188/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#48 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U189/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U189/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#49 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U190/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U190/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#50 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U192/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U192/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#51 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U193/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U193/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#52 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U194/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U194/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#53 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U195/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U195/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#54 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U197/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U197/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#55 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U198/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U198/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#56 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U199/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U199/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#57 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U200/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U200/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#58 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_26ns_27_4_1_U186/bilateral_filter_accel_mac_muladd_16ns_8ns_26ns_27_4_1_DSP48_1_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_26ns_27_4_1_U186/bilateral_filter_accel_mac_muladd_16ns_8ns_26ns_27_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#59 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_26ns_27_4_1_U191/bilateral_filter_accel_mac_muladd_16ns_8ns_26ns_27_4_1_DSP48_1_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_26ns_27_4_1_U191/bilateral_filter_accel_mac_muladd_16ns_8ns_26ns_27_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#60 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_26ns_27_4_1_U196/bilateral_filter_accel_mac_muladd_16ns_8ns_26ns_27_4_1_DSP48_1_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_26ns_27_4_1_U196/bilateral_filter_accel_mac_muladd_16ns_8ns_26ns_27_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#61 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_27ns_28_4_1_U201/bilateral_filter_accel_mac_muladd_16ns_8ns_27ns_28_4_1_DSP48_3_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_27ns_28_4_1_U201/bilateral_filter_accel_mac_muladd_16ns_8ns_27ns_28_4_1_DSP48_3_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#62 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_27ns_28_4_1_U203/bilateral_filter_accel_mac_muladd_16ns_8ns_27ns_28_4_1_DSP48_3_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_27ns_28_4_1_U203/bilateral_filter_accel_mac_muladd_16ns_8ns_27ns_28_4_1_DSP48_3_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#63 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_27ns_28_4_1_U205/bilateral_filter_accel_mac_muladd_16ns_8ns_27ns_28_4_1_DSP48_3_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_27ns_28_4_1_U205/bilateral_filter_accel_mac_muladd_16ns_8ns_27ns_28_4_1_DSP48_3_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#64 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#65 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#66 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#67 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#68 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#69 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#70 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#71 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#72 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#73 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#74 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#75 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#76 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#77 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#78 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#79 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#80 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#81 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#82 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#83 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#84 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#85 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#86 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#87 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#88 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#89 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#90 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#91 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#92 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#93 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#94 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#95 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#96 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#97 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#98 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#99 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#100 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#101 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#102 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#103 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#104 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#105 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#106 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#107 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#108 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#109 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_953/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_953/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#110 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_953/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_953/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#111 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_953/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_953/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#112 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_960/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_960/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#113 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_960/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_960/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#114 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_960/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_960/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#115 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_967/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_967/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#116 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_967/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_967/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#117 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_967/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_967/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#118 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_974/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_974/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#119 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_974/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_974/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#120 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_974/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_974/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#121 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_981/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_981/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#122 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_981/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_981/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#123 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_981/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_981/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#124 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_988/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_988/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#125 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_988/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_988/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#126 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_988/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_988/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#127 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_995/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_995/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#128 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_995/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_995/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#129 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_995/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_995/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#130 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_995/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_995/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#131 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/jsq_reg_1463_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/jsq_reg_1463_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#132 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/jsq_reg_1463_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/jsq_reg_1463_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#133 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/mul_ln586_reg_1486_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/mul_ln586_reg_1486_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#134 Warning
Input pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/mul_ln586_reg_1486_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/mul_ln586_reg_1486_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#11 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#12 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#13 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#14 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#15 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#16 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#17 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#18 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#19 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#20 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#21 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#22 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_953/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_953/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#23 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_953/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_953/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#24 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_953/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_953/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#25 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_953/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_953/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#26 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_960/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_960/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#27 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_960/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_960/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#28 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_960/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_960/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#29 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_960/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_960/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#30 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_967/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_967/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#31 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_967/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_967/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#32 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_967/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_967/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#33 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_967/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_967/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#34 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_974/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_974/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#35 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_974/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_974/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#36 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_974/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_974/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#37 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_974/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_974/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#38 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_981/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_981/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#39 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_981/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_981/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#40 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_981/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_981/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#41 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_981/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_981/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#42 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_988/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_988/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#43 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_988/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_988/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#44 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_988/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_988/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#45 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_988/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_988/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#46 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_995/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_995/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#47 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_995/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_995/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#48 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_995/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_995/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#49 Warning
PREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_995/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_995/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_10_reg_10450_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_10_reg_10450_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_13_reg_10467_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_13_reg_10467_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_15_reg_10895_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_15_reg_10895_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_18_reg_10484_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_18_reg_10484_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_1_reg_10411_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_1_reg_10411_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_21_reg_10501_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_21_reg_10501_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_23_reg_10506_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_23_reg_10506_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_25_reg_10511_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_25_reg_10511_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_28_reg_10541_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_28_reg_10541_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_29_reg_10546_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_29_reg_10546_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_33_reg_10561_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_33_reg_10561_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_36_reg_10566_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_36_reg_10566_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_38_reg_10571_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_38_reg_10571_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#17 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_41_reg_10581_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_41_reg_10581_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#18 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_43_reg_10950_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_43_reg_10950_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#19 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_46_reg_10591_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_46_reg_10591_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#20 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_49_reg_10601_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_49_reg_10601_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#21 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_51_reg_10606_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_51_reg_10606_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#22 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_53_reg_10611_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_53_reg_10611_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#23 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_56_reg_10616_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_56_reg_10616_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#24 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_57_reg_10621_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_57_reg_10621_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#25 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_5_reg_10440_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_5_reg_10440_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#26 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_61_reg_10636_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_61_reg_10636_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#27 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_64_reg_10641_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_64_reg_10641_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#28 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_66_reg_10646_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_66_reg_10646_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#29 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_69_reg_10656_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_69_reg_10656_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#30 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_71_reg_10995_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_71_reg_10995_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#31 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_74_reg_10666_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_74_reg_10666_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#32 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_77_reg_10676_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_77_reg_10676_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#33 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_79_reg_10681_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_79_reg_10681_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#34 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_81_reg_10686_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_81_reg_10686_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#35 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_8_reg_10445_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_8_reg_10445_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#36 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_reg_10406_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_reg_10406_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#37 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#38 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#39 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#40 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_953/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_953/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#41 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_960/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_960/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#42 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_967/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_967/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#43 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_974/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_974/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#44 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_981/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_981/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#45 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_988/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_988/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#46 Warning
MREG Output pipelining  
DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_995/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_995/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

AVAL-4#1 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#2 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#3 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#4 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#5 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#6 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#7 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#8 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#9 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#10 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#11 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#12 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#13 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#14 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#15 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#16 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#17 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#18 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#19 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#20 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#21 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#22 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#23 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#24 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#25 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#26 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#27 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#28 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_953/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#29 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_953/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#30 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_953/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#31 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_960/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#32 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_960/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#33 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_960/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#34 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_967/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#35 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_967/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#36 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_967/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#37 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_974/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#38 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_974/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#39 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_974/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#40 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_981/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#41 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_981/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#42 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_981/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#43 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_988/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#44 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_988/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#45 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_988/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#46 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_995/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#47 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_995/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#48 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_995/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#1 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#2 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#3 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#4 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#5 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#6 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#7 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#8 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#9 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#10 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#11 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#12 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#13 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#14 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#15 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#16 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#17 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#18 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#19 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#20 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#21 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#22 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_953/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#23 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_960/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#24 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_967/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#25 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_974/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#26 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_981/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#27 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_988/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#28 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_995/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>


