
”
Loading clock regions from %s
13*device2]
[D:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/virtex7/virtex7/xc7vx485t/ClockRegion.xmlZ21-13
•
Loading clock buffers from %s
11*device2^
\D:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/virtex7/virtex7/xc7vx485t/ClockBuffers.xmlZ21-11

&Loading clock placement rules from %s
318*place2P
ND:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/xilinx/virtex7/ClockPlacerRules.xmlZ30-318
Ž
)Loading package pin functions from %s...
17*device2L
JD:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/virtex7/PinFunctions.xmlZ21-17
’
Loading package from %s
16*device2a
_D:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/virtex7/virtex7/xc7vx485t/ffg1157/Package.xmlZ21-16
ƒ
Loading io standards from %s
15*device2M
KD:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/virtex7/IOStandards.xmlZ21-15

+Loading device configuration modes from %s
14*device2K
ID:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/virtex7/ConfigModes.xmlZ21-14
Š
/Loading list of drcs for the architecture : %s
17*drc2E
CD:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/virtex7/drc.xmlZ23-17
Ž
Parsing XDC File [%s]
179*designutils2X
VD:/lab_made/lab_3_of_4/lab_3_of_4.runs/impl_1/.Xil/Vivado-2372-/dcp/fin_avt_routed.xdcZ20-179
—
Finished Parsing XDC File [%s]
178*designutils2X
VD:/lab_made/lab_3_of_4/lab_3_of_4.runs/impl_1/.Xil/Vivado-2372-/dcp/fin_avt_routed.xdcZ20-178
6
Reading XDEF placement.
206*designutilsZ20-206
4
Reading XDEF routing.
207*designutilsZ20-207

>%sTime (s): elapsed = %s . Memory (MB): peak = %s ; gain = %s
269*common2
Read XDEF File: 2
00:00:00.0782	
650.5432
0.000Z17-269
3
Restoring placement.
754*designutilsZ20-754

ORestored %s out of %s XDEF sites from archive | CPU: %s secs | Memory: %s MB |
403*designutils2
92
92

0.0000002

0.000000Z20-403
c
!Unisim Transformation Summary:
%s111*project2'
%No Unisim elements were transformed.
Z1-111
1
%Phase 0 | Netlist Checksum: 70f8e46e
*common
Ž
>%sTime (s): elapsed = %s . Memory (MB): peak = %s ; gain = %s
269*common2
read_checkpoint: 2

00:00:312	
650.5432	
533.652Z17-269
x
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
Implementation2
	xc7vx485tZ17-347
h
0Got license for feature '%s' and/or device '%s'
310*common2
Implementation2
	xc7vx485tZ17-349
]
,Running DRC as a precondition to command %s
1349*	planAhead2
write_bitstreamZ12-1349
5
Running DRC with %s threads
24*drc2
2Z23-27
4
Loading data files...
1165*	planAheadZ12-1165
3
Loading site data...
1167*	planAheadZ12-1167
4
Loading route data...
1166*	planAheadZ12-1166
4
Processing options...
1514*	planAheadZ12-1514
1
Creating bitmap...
1141*	planAheadZ12-1141
.
Creating bitstream...
7*	bitstreamZ40-7
C
Writing bitstream %s...
11*	bitstream2
./fin_avt.bitZ40-11
=
Bitgen Completed Successfully.
1606*	planAheadZ12-1842
?
Releasing license: %s
83*common2
ImplementationZ17-83

>%sTime (s): elapsed = %s . Memory (MB): peak = %s ; gain = %s
269*common2
write_bitstream: 2

00:02:042

1011.2702	
360.727Z17-269


End Record