<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M4521 BSP: PDMA_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">M4521 BSP
   &#160;<span id="projectnumber">V3.00.002</span>
   </div>
   <div id="projectbrief">The Board Support Package for M4521 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">PDMA_T Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_m4521_8h_source.html">M4521.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ac02218f1aaacc26c2537b01d4286954d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_d_s_c_t___t.html">DSCT_T</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#ac02218f1aaacc26c2537b01d4286954d">DSCT</a> [12]</td></tr>
<tr class="separator:ac02218f1aaacc26c2537b01d4286954d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5821495d29571480e114118f01b73e94"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#a5821495d29571480e114118f01b73e94">CURSCAT</a> [12]</td></tr>
<tr class="separator:a5821495d29571480e114118f01b73e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a881cfab43d2f89d56eb9e703f19844c2"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#a881cfab43d2f89d56eb9e703f19844c2">RESERVE0</a> [196]</td></tr>
<tr class="separator:a881cfab43d2f89d56eb9e703f19844c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae050800b100683f4a4c5b2a815d167df"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#ae050800b100683f4a4c5b2a815d167df">CHCTL</a></td></tr>
<tr class="separator:ae050800b100683f4a4c5b2a815d167df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52ba030cb585921cbc9fccd1ef66d999"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#a52ba030cb585921cbc9fccd1ef66d999">STOP</a></td></tr>
<tr class="separator:a52ba030cb585921cbc9fccd1ef66d999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70b45b43fc022732d557ea2fe8cdf679"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#a70b45b43fc022732d557ea2fe8cdf679">SWREQ</a></td></tr>
<tr class="separator:a70b45b43fc022732d557ea2fe8cdf679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ccaf5ec5bed25f4c15a7c0c5930b6e4"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#a5ccaf5ec5bed25f4c15a7c0c5930b6e4">TRGSTS</a></td></tr>
<tr class="separator:a5ccaf5ec5bed25f4c15a7c0c5930b6e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1525e243fb57c5ff22e2a05f128a2cfd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#a1525e243fb57c5ff22e2a05f128a2cfd">PRISET</a></td></tr>
<tr class="separator:a1525e243fb57c5ff22e2a05f128a2cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5495cffc865f3e565eb8f14b8bbf63df"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#a5495cffc865f3e565eb8f14b8bbf63df">PRICLR</a></td></tr>
<tr class="separator:a5495cffc865f3e565eb8f14b8bbf63df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2be1f8b8e6e7179b7c5ec502f3e87dd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#ac2be1f8b8e6e7179b7c5ec502f3e87dd">INTEN</a></td></tr>
<tr class="separator:ac2be1f8b8e6e7179b7c5ec502f3e87dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abca3f483870c56da0d2200491b0a9148"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#abca3f483870c56da0d2200491b0a9148">INTSTS</a></td></tr>
<tr class="separator:abca3f483870c56da0d2200491b0a9148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaab837f8e4611f05d3441ba8437030d6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#aaab837f8e4611f05d3441ba8437030d6">ABTSTS</a></td></tr>
<tr class="separator:aaab837f8e4611f05d3441ba8437030d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a365bc8529e808782af26a16839c67c5c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#a365bc8529e808782af26a16839c67c5c">TDSTS</a></td></tr>
<tr class="separator:a365bc8529e808782af26a16839c67c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dee4c3f859c2ca18332dfde363112f7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#a0dee4c3f859c2ca18332dfde363112f7">SCATSTS</a></td></tr>
<tr class="separator:a0dee4c3f859c2ca18332dfde363112f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28efe5dd3adddfadc3f03908e9780cd3"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#a28efe5dd3adddfadc3f03908e9780cd3">TACTSTS</a></td></tr>
<tr class="separator:a28efe5dd3adddfadc3f03908e9780cd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfb97b8b7742dec8aa700d1a5f6deceb"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#acfb97b8b7742dec8aa700d1a5f6deceb">RESERVE1</a> [1]</td></tr>
<tr class="separator:acfb97b8b7742dec8aa700d1a5f6deceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0910876c0888cee29c43c5942bd834e5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#a0910876c0888cee29c43c5942bd834e5">TOUTEN</a></td></tr>
<tr class="separator:a0910876c0888cee29c43c5942bd834e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fa019371f8e28d1f5b13695f1f6402a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#a0fa019371f8e28d1f5b13695f1f6402a">TOUTIEN</a></td></tr>
<tr class="separator:a0fa019371f8e28d1f5b13695f1f6402a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c133b0cb18c03b980afd210ad73a192"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#a8c133b0cb18c03b980afd210ad73a192">SCATBA</a></td></tr>
<tr class="separator:a8c133b0cb18c03b980afd210ad73a192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4be215aac734529811219eec999f03eb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#a4be215aac734529811219eec999f03eb">TOC0_1</a></td></tr>
<tr class="separator:a4be215aac734529811219eec999f03eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceba55191fcc7e19d33b0e5b6a3db8d6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#aceba55191fcc7e19d33b0e5b6a3db8d6">TOC2_3</a></td></tr>
<tr class="separator:aceba55191fcc7e19d33b0e5b6a3db8d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65374e1c3cb6429dcc5bbec34c2ee9c5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#a65374e1c3cb6429dcc5bbec34c2ee9c5">TOC4_5</a></td></tr>
<tr class="separator:a65374e1c3cb6429dcc5bbec34c2ee9c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ea680f09bbb16e68533034c68e1a76b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#a2ea680f09bbb16e68533034c68e1a76b">TOC6_7</a></td></tr>
<tr class="separator:a2ea680f09bbb16e68533034c68e1a76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace9825e7c223c28dea9c68beb12e07e9"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#ace9825e7c223c28dea9c68beb12e07e9">RESERVE2</a> [12]</td></tr>
<tr class="separator:ace9825e7c223c28dea9c68beb12e07e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf7d99c2385a39621865d3b2571ab8cd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#acf7d99c2385a39621865d3b2571ab8cd">REQSEL0_3</a></td></tr>
<tr class="separator:acf7d99c2385a39621865d3b2571ab8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8969fe98bb07eb45a5fc9f813fde926b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#a8969fe98bb07eb45a5fc9f813fde926b">REQSEL4_7</a></td></tr>
<tr class="separator:a8969fe98bb07eb45a5fc9f813fde926b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11850cfe7da1ff8fef22415b492d8143"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#a11850cfe7da1ff8fef22415b492d8143">REQSEL8_11</a></td></tr>
<tr class="separator:a11850cfe7da1ff8fef22415b492d8143"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l06677">6677</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="aaab837f8e4611f05d3441ba8437030d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaab837f8e4611f05d3441ba8437030d6">&#9670;&nbsp;</a></span>ABTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::ABTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ABTSTS
</font><br><p> <font size="2">
Offset: 0x420  PDMA Channel Read/Write Target Abort Flag Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[11:0]</td><td>ABTIFn</td><td><div style="word-wrap: break-word;"><b>PDMA Read/Write Target Abort Interrupt Status Flag
</b><br>
This bit indicates which PDMA controller has target abort error; User can write 1 to clear these bits.
<br>
0 = No AHB bus ERROR response received when channel n transfer.
<br>
1 = AHB bus ERROR response received when channel n transfer.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l07431">7431</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="ae050800b100683f4a4c5b2a815d167df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae050800b100683f4a4c5b2a815d167df">&#9670;&nbsp;</a></span>CHCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::CHCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CHCTL
</font><br><p> <font size="2">
Offset: 0x400  PDMA Channel Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[11:0]</td><td>CHENn</td><td><div style="word-wrap: break-word;"><b>PDMA Channel Enable Bit
</b><br>
Set this bit to 1 to enable PDMAn operation.
<br>
If each channel is not set as enabled, each channel cannot be active.
<br>
0 = PDMA channel [n] Disabled.
<br>
1 = PDMA channel [n] Enabled.
<br>
Note1: If software stops each PDMA transfer by setting PDMA_STOP register, this bit will be cleared automatically after finishing current transfer.
<br>
Note2: Software reset (writing 0xFFFF_FFFF to PDMA_STOP register) will also clear this bit.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l07423">7423</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a5821495d29571480e114118f01b73e94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5821495d29571480e114118f01b73e94">&#9670;&nbsp;</a></span>CURSCAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PDMA_T::CURSCAT[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l07421">7421</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="ac02218f1aaacc26c2537b01d4286954d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac02218f1aaacc26c2537b01d4286954d">&#9670;&nbsp;</a></span>DSCT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::DSCT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DSCT
</font><br><p> <font size="2">
Offset: 0x0000 ~ 0x00BC  DMA Embedded Description Table 0~11
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
------------------------------------------------------------------------------
<br>
Descriptions
<br>
 :---- |
<br>
<tr><td>
[31:0]</td><td>CURADDR</td><td><div style="word-wrap: break-word;"><b>PDMA Current Description Address Register (Read Only)
</b><br>
This field indicates a 32-bit current external description address of PDMA controller.
<br>
Note: This field is read only and only used for Scatter-Gather mode to indicate the current external description address.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l07420">7420</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="ac2be1f8b8e6e7179b7c5ec502f3e87dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2be1f8b8e6e7179b7c5ec502f3e87dd">&#9670;&nbsp;</a></span>INTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTEN
</font><br><p> <font size="2">
Offset: 0x418  PDMA Interrupt Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[11:0]</td><td>INTENn</td><td><div style="word-wrap: break-word;"><b>PDMA Interrupt Enable Register
</b><br>
This field is used for enabling PDMA channel[n] interrupt.
<br>
0 = PDMA channel n interrupt Disabled.
<br>
1 = PDMA channel n interrupt Enabled.
<br>
</div></td></tr><tr><td>
[31:12]</td><td>Reserved</td><td><div style="word-wrap: break-word;"><b>should be keep 0.
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l07429">7429</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="abca3f483870c56da0d2200491b0a9148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abca3f483870c56da0d2200491b0a9148">&#9670;&nbsp;</a></span>INTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::INTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTSTS
</font><br><p> <font size="2">
Offset: 0x41C  PDMA Interrupt Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>ABTIF</td><td><div style="word-wrap: break-word;"><b>PDMA Read/Write Target Abort Interrupt Flag (Read-Only)
</b><br>
This bit indicates that PDMA has target abort error; Software can read PDMA_ABTSTS register to find which channel has target abort error.
<br>
0 = No AHB bus ERROR response received.
<br>
1 = AHB bus ERROR response received.
<br>
</div></td></tr><tr><td>
[1]</td><td>TDIF</td><td><div style="word-wrap: break-word;"><b>Transfer Done Interrupt Flag (Read Only)
</b><br>
This bit indicates that PDMA controller has finished transmission; User can read PDMA_TDSTS register to indicate which channel finished transfer.
<br>
0 = Not finished yet.
<br>
1 = PDMA channel has finished transmission.
<br>
</div></td></tr><tr><td>
[2]</td><td>TEIF</td><td><div style="word-wrap: break-word;"><b>Table Empty Interrupt Flag (Read Only)
</b><br>
This bit indicates that PDMA controller has finished each table transmission and the operation is Stop mode.
<br>
User can read TEIF register to indicate which channel finished transfer.
<br>
0 = PDMA channel transfer is not finished.
<br>
1 = PDMA channel transfer is finished and the operation is in idle state.
<br>
</div></td></tr><tr><td>
[8:15]</td><td>REQTOFn</td><td><div style="word-wrap: break-word;"><b>Request Time-out Flag For Each Channel [N]
</b><br>
This flag indicates that PDMA controller has waited peripheral request for a period defined by PDMA_TOCn, user can write 1 to clear these bits.
<br>
0 = No request time-out.
<br>
1 = Peripheral request time-out.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l07430">7430</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a5495cffc865f3e565eb8f14b8bbf63df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5495cffc865f3e565eb8f14b8bbf63df">&#9670;&nbsp;</a></span>PRICLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::PRICLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PRICLR
</font><br><p> <font size="2">
Offset: 0x414  PDMA Fixed Priority Clear Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[11:0]</td><td>FPRICLRn</td><td><div style="word-wrap: break-word;"><b>PDMA Fixed Priority Clear Register (Write Only)
</b><br>
Set this bit to 1 to clear fixed priority level.
<br>
0 = No effect.
<br>
1 = Clear PDMA channel [n] fixed priority setting.
<br>
Note: User can read PDMA_PRISET register to know the channel priority.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l07428">7428</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a1525e243fb57c5ff22e2a05f128a2cfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1525e243fb57c5ff22e2a05f128a2cfd">&#9670;&nbsp;</a></span>PRISET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::PRISET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PRISET
</font><br><p> <font size="2">
Offset: 0x410  PDMA Fixed Priority Setting Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[11:0]</td><td>FPRISETn</td><td><div style="word-wrap: break-word;"><b>PDMA Fixed Priority Setting Register
</b><br>
Set this bit to 1 to enable fixed priority level.
<br>
Write Operation:
<br>
0 = No effect.
<br>
1 = Set PDMA channel [n] to fixed priority channel.
<br>
Read Operation:
<br>
0 = Corresponding PDMA channel is round-robin priority.
<br>
1 = Corresponding PDMA channel is fixed priority.
<br>
Note: This field only set to fixed priority, clear fixed priority use PDMA_PRICLR register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l07427">7427</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="acf7d99c2385a39621865d3b2571ab8cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf7d99c2385a39621865d3b2571ab8cd">&#9670;&nbsp;</a></span>REQSEL0_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::REQSEL0_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">REQSEL0_3
</font><br><p> <font size="2">
Offset: 0x480  PDMA Request Source Select Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[4:0]</td><td>REQSRC0</td><td><div style="word-wrap: break-word;"><b>Channel 0 Request Source Selection
</b><br>
This filed defines which peripheral is connected to PDMA channel 0.
<br>
User can configure the peripheral by setting REQSRC0.
<br>
1 = Channel connects to SPI0_TX.
<br>
2 = Channel connects to SPI1_TX.
<br>
4 = Channel connects to UART0_TX.
<br>
5 = Channel connects to UART1_TX.
<br>
6 = Channel connects to UART2_TX.
<br>
7 = Channel connects to UART3_TX.
<br>
9 = Channel connects to ADC_RX.
<br>
11 = Channel connects to PWM0_P1_RX.
<br>
12 = Channel connects to PWM0_P2_RX.
<br>
13 = Channel connects to PWM0_P3_RX.
<br>
14 = Channel connects to PWM1_P1_RX.
<br>
15 = Channel connects to PWM1_P2_RX.
<br>
16 = Channel connects to PWM1_P3_RX.
<br>
17 = Channel connects to SPI0_RX.
<br>
18 = Channel connects to SPI1_RX.
<br>
20 = Channel connects to UART0_RX.
<br>
21 = Channel connects to UART1_RX.
<br>
22 = Channel connects to UART2_RX.
<br>
23 = Channel connects to UART3_RX.
<br>
31 = Disable PDMA.
<br>
Others = Reserved.
<br>
Note 1: A peripheral can't assign to two channels at the same time.
<br>
Note 2: This field is useless when transfer between memory and memory.
<br>
</div></td></tr><tr><td>
[12:8]</td><td>REQSRC1</td><td><div style="word-wrap: break-word;"><b>Channel 1 Request Source Selection
</b><br>
This filed defines which peripheral is connected to PDMA channel 1.
<br>
User can configure the peripheral setting by REQSRC1.
<br>
Note: The channel configuration is the same as REQSRC0 field.
<br>
Please refer to the explanation of REQSRC0.
<br>
</div></td></tr><tr><td>
[20:16]</td><td>REQSRC2</td><td><div style="word-wrap: break-word;"><b>Channel 2 Request Source Selection
</b><br>
This filed defines which peripheral is connected to PDMA channel 2.
<br>
User can configure the peripheral setting by REQSRC2.
<br>
Note: The channel configuration is the same as REQSRC0 field.
<br>
Please refer to the explanation of REQSRC0.
<br>
</div></td></tr><tr><td>
[28:24]</td><td>REQSRC3</td><td><div style="word-wrap: break-word;"><b>Channel 3 Request Source Selection
</b><br>
This filed defines which peripheral is connected to PDMA channel 3.
<br>
User can configure the peripheral setting by REQSRC3.
<br>
Note: The channel configuration is the same as REQSRC0 field.
<br>
Please refer to the explanation of REQSRC0.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l07444">7444</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a8969fe98bb07eb45a5fc9f813fde926b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8969fe98bb07eb45a5fc9f813fde926b">&#9670;&nbsp;</a></span>REQSEL4_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::REQSEL4_7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">REQSEL4_7
</font><br><p> <font size="2">
Offset: 0x484  PDMA Request Source Select Register 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[4:0]</td><td>REQSRC4</td><td><div style="word-wrap: break-word;"><b>Channel 4 Request Source Selection
</b><br>
This filed defines which peripheral is connected to PDMA channel 4.
<br>
User can configure the peripheral setting by REQSRC4.
<br>
Note: The channel configuration is the same as REQSRC0 field.
<br>
Please refer to the explanation of REQSRC0.
<br>
</div></td></tr><tr><td>
[12:8]</td><td>REQSRC5</td><td><div style="word-wrap: break-word;"><b>Channel 5 Request Source Selection
</b><br>
This filed defines which peripheral is connected to PDMA channel 5.
<br>
User can configure the peripheral setting by REQSRC5.
<br>
Note: The channel configuration is the same as REQSRC0 field.
<br>
Please refer to the explanation of REQSRC0.
<br>
</div></td></tr><tr><td>
[20:16]</td><td>REQSRC6</td><td><div style="word-wrap: break-word;"><b>Channel 6 Request Source Selection
</b><br>
This filed defines which peripheral is connected to PDMA channel 6.
<br>
User can configure the peripheral setting by REQSRC6.
<br>
Note: The channel configuration is the same as REQSRC0 field.
<br>
Please refer to the explanation of REQSRC0.
<br>
</div></td></tr><tr><td>
[28:24]</td><td>REQSRC7</td><td><div style="word-wrap: break-word;"><b>Channel 7 Request Source Selection
</b><br>
This filed defines which peripheral is connected to PDMA channel 7.
<br>
User can configure the peripheral setting by REQSRC7.
<br>
Note: The channel configuration is the same as REQSRC0 field.
<br>
Please refer to the explanation of REQSRC0.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l07445">7445</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a11850cfe7da1ff8fef22415b492d8143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11850cfe7da1ff8fef22415b492d8143">&#9670;&nbsp;</a></span>REQSEL8_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::REQSEL8_11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">REQSEL8_11
</font><br><p> <font size="2">
Offset: 0x488  PDMA Request Source Select Register 2
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[4:0]</td><td>REQSRC8</td><td><div style="word-wrap: break-word;"><b>Channel 8 Request Source Selection
</b><br>
This filed defines which peripheral is connected to PDMA channel 8.
<br>
User can configure the peripheral setting by REQSRC8.
<br>
Note: The channel configuration is the same as REQSRC0 field.
<br>
Please refer to the explanation of REQSRC0.
<br>
</div></td></tr><tr><td>
[12:8]</td><td>REQSRC9</td><td><div style="word-wrap: break-word;"><b>Channel 9 Request Source Selection
</b><br>
This filed defines which peripheral is connected to PDMA channel 9.
<br>
User can configure the peripheral setting by REQSRC9.
<br>
Note: The channel configuration is the same as REQSRC0 field.
<br>
Please refer to the explanation of REQSRC0.
<br>
</div></td></tr><tr><td>
[20:16]</td><td>REQSRC10</td><td><div style="word-wrap: break-word;"><b>Channel 10 Request Source Selection
</b><br>
This filed defines which peripheral is connected to PDMA channel 10.
<br>
User can configure the peripheral setting by REQSRC10.
<br>
Note: The channel configuration is the same as REQSRC0 field.
<br>
Please refer to the explanation of REQSRC0.
<br>
</div></td></tr><tr><td>
[28:24]</td><td>REQSRC11</td><td><div style="word-wrap: break-word;"><b>Channel 11 Request Source Selection
</b><br>
This filed defines which peripheral is connected to PDMA channel 11.
<br>
User can configure the peripheral setting by REQSRC11.
<br>
Note: The channel configuration is the same as REQSRC0 field.
<br>
Please refer to the explanation of REQSRC0.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l07446">7446</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a881cfab43d2f89d56eb9e703f19844c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a881cfab43d2f89d56eb9e703f19844c2">&#9670;&nbsp;</a></span>RESERVE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PDMA_T::RESERVE0[196]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l07422">7422</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="acfb97b8b7742dec8aa700d1a5f6deceb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfb97b8b7742dec8aa700d1a5f6deceb">&#9670;&nbsp;</a></span>RESERVE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PDMA_T::RESERVE1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l07435">7435</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="ace9825e7c223c28dea9c68beb12e07e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace9825e7c223c28dea9c68beb12e07e9">&#9670;&nbsp;</a></span>RESERVE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PDMA_T::RESERVE2[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l07443">7443</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a8c133b0cb18c03b980afd210ad73a192"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c133b0cb18c03b980afd210ad73a192">&#9670;&nbsp;</a></span>SCATBA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::SCATBA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">SCATBA
</font><br><p> <font size="2">
Offset: 0x43C  PDMA Scatter-Gather Descriptor Table Base Address Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:16]</td><td>SCATBA</td><td><div style="word-wrap: break-word;"><b>PDMA Scatter-Gather Descriptor Table Address Register
</b><br>
In Scatter-Gather mode, this is the base address for calculating the next link - list address.
<br>
The next link address equation is.
<br>
Next Link Address = PDMA_SCATBA + PDMA_DSCT_NEXT.
<br>
Note: Only useful in Scatter-Gather mode.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l07438">7438</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a0dee4c3f859c2ca18332dfde363112f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dee4c3f859c2ca18332dfde363112f7">&#9670;&nbsp;</a></span>SCATSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::SCATSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">SCATSTS
</font><br><p> <font size="2">
Offset: 0x428  PDMA Scatter-Gather Table Empty Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[11:0]</td><td>TEMPTYFn</td><td><div style="word-wrap: break-word;"><b>Scatter-Gather Table Empty Flag Register
</b><br>
This bit indicates which PDMA channel n Scatter Gather table is empty when SWREQn set to high or channel has finished transmission and the operation mode is Stop mode.
<br>
User can write 1 to clear these bits.
<br>
0 = PDMA channel scatter-gather table is not empty.
<br>
1 = PDMA channel scatter-gather table is empty and PDMA SWREQ has be set.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l07433">7433</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a52ba030cb585921cbc9fccd1ef66d999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52ba030cb585921cbc9fccd1ef66d999">&#9670;&nbsp;</a></span>STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::STOP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">STOP
</font><br><p> <font size="2">
Offset: 0x404  PDMA Transfer Stop Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[11:0]</td><td>STOPn</td><td><div style="word-wrap: break-word;"><b>PDMA Transfer Stop Control Register (Write Only)
</b><br>
User can stop the PDMA transfer by STOPn bit field or by software reset (writing '0xFFFF_FFFF' to PDMA_STOP register).
<br>
By bit field:
<br>
0 = No effect.
<br>
1 = Stop PDMA transfer[n].
<br>
When software set PDMA_STOP bit, the operation will finish the on-going transfer channel and then clear the channel enable bit (PDMA_CHCTL [CHEN]) and request active flag.
<br>
By write 0xFFFF_FFFF to PDMA_STOP:
<br>
Setting all PDMA_STOP bit to "1" will generate software reset to reset internal state machine (the DSCT will not be reset).
<br>
When software reset, the operation will be stopped imminently that include the on-going transfer and the channel enable bit (PDMA_CHCTL [CHEN]) and request active flag will be cleared to '0'.
<br>
Note: User can poll channel enable bit to know if the on-going transfer is finished.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l07424">7424</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a70b45b43fc022732d557ea2fe8cdf679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70b45b43fc022732d557ea2fe8cdf679">&#9670;&nbsp;</a></span>SWREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::SWREQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">SWREQ
</font><br><p> <font size="2">
Offset: 0x408  PDMA Software Request Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[11:0]</td><td>SWREQn</td><td><div style="word-wrap: break-word;"><b>PDMA Software Request Register (Write Only)
</b><br>
Set this bit to 1 to generate a software request to PDMA [n].
<br>
0 = No effect.
<br>
1 = Generate a software request.
<br>
Note1: User can read PDMA_TRGSTS register to know which channel is on active.
<br>
Active flag may be triggered by software request or peripheral request.
<br>
Note2: If user does not enable each PDMA channel, the software request will be ignored.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l07425">7425</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a28efe5dd3adddfadc3f03908e9780cd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28efe5dd3adddfadc3f03908e9780cd3">&#9670;&nbsp;</a></span>TACTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::TACTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TACTSTS
</font><br><p> <font size="2">
Offset: 0x42C  PDMA Transfer Active Flag Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[11:0]</td><td>TXACTFn</td><td><div style="word-wrap: break-word;"><b>Transfer On Active Flag Register (Read Only)
</b><br>
This bit indicates which PDMA channel is in active.
<br>
0 = PDMA channel is not finished.
<br>
1 = PDMA channel is active.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l07434">7434</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a365bc8529e808782af26a16839c67c5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a365bc8529e808782af26a16839c67c5c">&#9670;&nbsp;</a></span>TDSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::TDSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDSTS
</font><br><p> <font size="2">
Offset: 0x424  PDMA Channel Transfer Done Flag Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[11:0]</td><td>TDIFn</td><td><div style="word-wrap: break-word;"><b>Transfer Done Flag Register
</b><br>
This bit indicates whether PDMA controller channel transfer has been finished or not, user can write 1 to clear these bits.
<br>
0 = PDMA channel transfer has not finished.
<br>
1 = PDMA channel has finished transmission.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l07432">7432</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a4be215aac734529811219eec999f03eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4be215aac734529811219eec999f03eb">&#9670;&nbsp;</a></span>TOC0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::TOC0_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TOC0_1
</font><br><p> <font size="2">
Offset: 0x440  PDMA Time-out Counter Ch1 and Ch0 Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:16]</td><td>TOC1</td><td><div style="word-wrap: break-word;"><b>Time-Out Counter For Channel 1
</b><br>
This controls the period of time-out function for channel 1. The calculation unit is based on 10 kHz clock.
<br>
</div></td></tr><tr><td>
[15:0]</td><td>TOC0</td><td><div style="word-wrap: break-word;"><b>Time-Out Counter For Channel 0
</b><br>
This controls the period of time-out function for channel 0. The calculation unit is based on 10 kHz clock.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l07439">7439</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="aceba55191fcc7e19d33b0e5b6a3db8d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aceba55191fcc7e19d33b0e5b6a3db8d6">&#9670;&nbsp;</a></span>TOC2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::TOC2_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TOC2_3
</font><br><p> <font size="2">
Offset: 0x444  PDMA Time-out Counter Ch3 and Ch2 Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:16]</td><td>TOC3</td><td><div style="word-wrap: break-word;"><b>Time-Out Counter For Channel 3
</b><br>
This controls the period of time-out function for channel 3. The calculation unit is based on 10 kHz clock.
<br>
</div></td></tr><tr><td>
[15:0]</td><td>TOC2</td><td><div style="word-wrap: break-word;"><b>Time-Out Counter For Channel 2
</b><br>
This controls the period of time-out function for channel 2. The calculation unit is based on 10 kHz clock.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l07440">7440</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a65374e1c3cb6429dcc5bbec34c2ee9c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65374e1c3cb6429dcc5bbec34c2ee9c5">&#9670;&nbsp;</a></span>TOC4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::TOC4_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TOC4_5
</font><br><p> <font size="2">
Offset: 0x448  PDMA Time-out Counter Ch5 and Ch4 Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:16]</td><td>TOC5</td><td><div style="word-wrap: break-word;"><b>Time-Out Counter For Channel 5
</b><br>
This controls the period of time-out function for channel 5. The calculation unit is based on 10 kHz clock.
<br>
</div></td></tr><tr><td>
[15:0]</td><td>TOC4</td><td><div style="word-wrap: break-word;"><b>Time-Out Counter For Channel 4
</b><br>
This controls the period of time-out function for channel 4. The calculation unit is based on 10 kHz clock.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l07441">7441</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a2ea680f09bbb16e68533034c68e1a76b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ea680f09bbb16e68533034c68e1a76b">&#9670;&nbsp;</a></span>TOC6_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::TOC6_7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TOC6_7
</font><br><p> <font size="2">
Offset: 0x44C  PDMA Time-out Counter Ch7 and Ch6 Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:16]</td><td>TOC7</td><td><div style="word-wrap: break-word;"><b>Time-Out Counter For Channel 7
</b><br>
This controls the period of time-out function for channel 7. The calculation unit is based on 10 kHz clock.
<br>
</div></td></tr><tr><td>
[15:0]</td><td>TOC6</td><td><div style="word-wrap: break-word;"><b>Time-Out Counter For Channel 6
</b><br>
This controls the period of time-out function for channel 6. The calculation unit is based on 10 kHz clock.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l07442">7442</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a0910876c0888cee29c43c5942bd834e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0910876c0888cee29c43c5942bd834e5">&#9670;&nbsp;</a></span>TOUTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::TOUTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TOUTEN
</font><br><p> <font size="2">
Offset: 0x434  PDMA Time-out Enable register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>TOUTENn</td><td><div style="word-wrap: break-word;"><b>PDMA Time-Out Enable Bits
</b><br>
0 = PDMA Channel n time-out function Disable.
<br>
1 = PDMA Channel n time-out function Enable.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l07436">7436</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a0fa019371f8e28d1f5b13695f1f6402a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fa019371f8e28d1f5b13695f1f6402a">&#9670;&nbsp;</a></span>TOUTIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::TOUTIEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TOUTIEN
</font><br><p> <font size="2">
Offset: 0x438  PDMA Time-out Interrupt Enable register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>TOUTIENn</td><td><div style="word-wrap: break-word;"><b>PDMA Time-Out Interrupt Enable Bits
</b><br>
0 = PDMA Channel n time-out interrupt Disable.
<br>
1 = PDMA Channel n time-out interrupt Enable.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l07437">7437</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a5ccaf5ec5bed25f4c15a7c0c5930b6e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ccaf5ec5bed25f4c15a7c0c5930b6e4">&#9670;&nbsp;</a></span>TRGSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::TRGSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TRGSTS
</font><br><p> <font size="2">
Offset: 0x40C  PDMA Channel Request Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[11:0]</td><td>REQSTSn</td><td><div style="word-wrap: break-word;"><b>PDMA Channel Request Status (Read Only)
</b><br>
This flag indicates whether channel[n] have a request or not, no matter request from software or peripheral.
<br>
When PDMA controller finishes channel transfer, this bit will be cleared automatically.
<br>
0 = PDMA Channel n has no request.
<br>
1 = PDMA Channel n has a request.
<br>
Note1: If software stops each PDMA transfer by setting PDMA_STOP register, this bit will be cleared automatically after finishing current transfer.
<br>
Note2: Software reset (writing 0xFFFF_FFFF to PDMA_STOP register) will also clear this bit.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l07426">7426</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Device/Nuvoton/M4521/Include/<a class="el" href="_m4521_8h_source.html">M4521.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Oct 6 2020 13:44:44 for M4521 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
