
/*******************************************************************
*
* CAUTION: This file is automatically generated by libgen.
* Version: Xilinx EDK 14.4 EDK_P.49d
* DO NOT EDIT.
*
* Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

* 
* Description: Driver parameters
*
*******************************************************************/

#define STDIN_BASEADDRESS 0x40600000
#define STDOUT_BASEADDRESS 0x40600000

/******************************************************************/

/* Definitions for driver AXICDMA */
#define XPAR_XAXICDMA_NUM_INSTANCES 1

/* Definitions for peripheral AXI_CDMA_0 */
#define XPAR_AXI_CDMA_0_DEVICE_ID 0
#define XPAR_AXI_CDMA_0_BASEADDR 0x7E200000
#define XPAR_AXI_CDMA_0_HIGHADDR 0x7E20FFFF
#define XPAR_AXI_CDMA_0_INCLUDE_DRE 1
#define XPAR_AXI_CDMA_0_USE_DATAMOVER_LITE 0
#define XPAR_AXI_CDMA_0_M_AXI_DATA_WIDTH 64
#define XPAR_AXI_CDMA_0_INCLUDE_SG 0
#define XPAR_AXI_CDMA_0_M_AXI_MAX_BURST_LEN 64


/******************************************************************/

/* Canonical definitions for peripheral AXI_CDMA_0 */
#define XPAR_AXICDMA_0_DEVICE_ID XPAR_AXI_CDMA_0_DEVICE_ID
#define XPAR_AXICDMA_0_BASEADDR 0x7E200000
#define XPAR_AXICDMA_0_HIGHADDR 0x7E20FFFF
#define XPAR_AXICDMA_0_INCLUDE_DRE 1
#define XPAR_AXICDMA_0_USE_DATAMOVER_LITE 0
#define XPAR_AXICDMA_0_M_AXI_DATA_WIDTH 64
#define XPAR_AXICDMA_0_INCLUDE_SG 0
#define XPAR_AXICDMA_0_M_AXI_MAX_BURST_LEN 64


/******************************************************************/

/* Definitions for driver V6_DDRX */
#define XPAR_XV6DDR_NUM_INSTANCES 1

/* Definitions for peripheral DDR3_SODIMM */
#define XPAR_DDR3_SODIMM_DEVICE_ID 0
#define XPAR_DDR3_SODIMM_S_AXI_BASEADDR 0xC0000000
#define XPAR_DDR3_SODIMM_S_AXI_HIGHADDR 0xFFFFFFFF
#define XPAR_DDR3_SODIMM_S_AXI_CTRL_BASEADDR 0xFFFFFFFF
#define XPAR_DDR3_SODIMM_S_AXI_CTRL_HIGHADDR 0x00000000
#define XPAR_DDR3_SODIMM_ECC 0
#define XPAR_DDR3_SODIMM_ECC_TEST 0
#define XPAR_DDR3_SODIMM_ECC_ONOFF_REGISTER 0
#define XPAR_DDR3_SODIMM_BANK_WIDTH 3
#define XPAR_DDR3_SODIMM_ROW_WIDTH 15
#define XPAR_DDR3_SODIMM_COL_WIDTH 10
#define XPAR_DDR3_SODIMM_DQ_WIDTH 64


/******************************************************************/

/* Canonical definitions for peripheral DDR3_SODIMM */
#define XPAR_V6DDR_0_DEVICE_ID XPAR_DDR3_SODIMM_DEVICE_ID
#define XPAR_V6DDR_0_S_AXI_BASEADDR 0xC0000000
#define XPAR_V6DDR_0_S_AXI_HIGHADDR 0xFFFFFFFF
#define XPAR_V6DDR_0_S_AXI_CTRL_BASEADDR 0xFFFFFFFF
#define XPAR_V6DDR_0_S_AXI_CTRL_HIGHADDR 0x00000000
#define XPAR_V6DDR_0_ECC 0
#define XPAR_V6DDR_0_ECC_TEST 0
#define XPAR_V6DDR_0_ECC_ONOFF_REGISTER 0
#define XPAR_V6DDR_0_BANK_WIDTH 3
#define XPAR_V6DDR_0_ROW_WIDTH 15
#define XPAR_V6DDR_0_COL_WIDTH 10
#define XPAR_V6DDR_0_DQ_WIDTH 64


/******************************************************************/

/* Definitions for driver AXIETHERNET */
#define XPAR_XAXIETHERNET_NUM_INSTANCES 2

/* Definitions for peripheral ETH_A_MAC */
#define XPAR_ETH_A_MAC_DEVICE_ID 0
#define XPAR_ETH_A_MAC_BASEADDR 0x43440000
#define XPAR_ETH_A_MAC_HIGHADDR 0x4347FFFF
#define XPAR_ETH_A_MAC_TYPE 2
#define XPAR_ETH_A_MAC_TXCSUM 2
#define XPAR_ETH_A_MAC_RXCSUM 2
#define XPAR_ETH_A_MAC_PHY_TYPE 3
#define XPAR_ETH_A_MAC_TXVLAN_TRAN 0
#define XPAR_ETH_A_MAC_RXVLAN_TRAN 0
#define XPAR_ETH_A_MAC_TXVLAN_TAG 0
#define XPAR_ETH_A_MAC_RXVLAN_TAG 0
#define XPAR_ETH_A_MAC_TXVLAN_STRP 0
#define XPAR_ETH_A_MAC_RXVLAN_STRP 0
#define XPAR_ETH_A_MAC_MCAST_EXTEND 0
#define XPAR_ETH_A_MAC_STATS 0
#define XPAR_ETH_A_MAC_AVB 0


/* Definitions for peripheral ETH_B_MAC */
#define XPAR_ETH_B_MAC_DEVICE_ID 1
#define XPAR_ETH_B_MAC_BASEADDR 0x43480000
#define XPAR_ETH_B_MAC_HIGHADDR 0x434BFFFF
#define XPAR_ETH_B_MAC_TYPE 2
#define XPAR_ETH_B_MAC_TXCSUM 2
#define XPAR_ETH_B_MAC_RXCSUM 2
#define XPAR_ETH_B_MAC_PHY_TYPE 3
#define XPAR_ETH_B_MAC_TXVLAN_TRAN 0
#define XPAR_ETH_B_MAC_RXVLAN_TRAN 0
#define XPAR_ETH_B_MAC_TXVLAN_TAG 0
#define XPAR_ETH_B_MAC_RXVLAN_TAG 0
#define XPAR_ETH_B_MAC_TXVLAN_STRP 0
#define XPAR_ETH_B_MAC_RXVLAN_STRP 0
#define XPAR_ETH_B_MAC_MCAST_EXTEND 0
#define XPAR_ETH_B_MAC_STATS 0
#define XPAR_ETH_B_MAC_AVB 0


/******************************************************************/

/* Definitions for driver AXIETHERNET */
#define XPAR_XAXIETHERNET_NUM_INSTANCES 2

/* Definitions for peripheral ETH_A_MAC */
#define XPAR_ETH_A_MAC_DEVICE_ID 0
#define XPAR_ETH_A_MAC_BASEADDR 0x43440000
#define XPAR_ETH_A_MAC_HIGHADDR 0x4347FFFF
#define XPAR_ETH_A_MAC_TYPE 2
#define XPAR_ETH_A_MAC_TXCSUM 2
#define XPAR_ETH_A_MAC_RXCSUM 2
#define XPAR_ETH_A_MAC_PHY_TYPE 3
#define XPAR_ETH_A_MAC_TXVLAN_TRAN 0
#define XPAR_ETH_A_MAC_RXVLAN_TRAN 0
#define XPAR_ETH_A_MAC_TXVLAN_TAG 0
#define XPAR_ETH_A_MAC_RXVLAN_TAG 0
#define XPAR_ETH_A_MAC_TXVLAN_STRP 0
#define XPAR_ETH_A_MAC_RXVLAN_STRP 0
#define XPAR_ETH_A_MAC_MCAST_EXTEND 0
#define XPAR_ETH_A_MAC_STATS 0
#define XPAR_ETH_A_MAC_AVB 0


/* Definitions for peripheral ETH_B_MAC */
#define XPAR_ETH_B_MAC_DEVICE_ID 1
#define XPAR_ETH_B_MAC_BASEADDR 0x43480000
#define XPAR_ETH_B_MAC_HIGHADDR 0x434BFFFF
#define XPAR_ETH_B_MAC_TYPE 2
#define XPAR_ETH_B_MAC_TXCSUM 2
#define XPAR_ETH_B_MAC_RXCSUM 2
#define XPAR_ETH_B_MAC_PHY_TYPE 3
#define XPAR_ETH_B_MAC_TXVLAN_TRAN 0
#define XPAR_ETH_B_MAC_RXVLAN_TRAN 0
#define XPAR_ETH_B_MAC_TXVLAN_TAG 0
#define XPAR_ETH_B_MAC_RXVLAN_TAG 0
#define XPAR_ETH_B_MAC_TXVLAN_STRP 0
#define XPAR_ETH_B_MAC_RXVLAN_STRP 0
#define XPAR_ETH_B_MAC_MCAST_EXTEND 0
#define XPAR_ETH_B_MAC_STATS 0
#define XPAR_ETH_B_MAC_AVB 0


/******************************************************************/

/* Definitions for driver AXIETHERNET */
#define XPAR_XAXIETHERNET_NUM_INSTANCES 2


/* Canonical definitions for peripheral ETH_A_MAC */
#define XPAR_AXIETHERNET_0_DEVICE_ID 0
#define XPAR_AXIETHERNET_0_BASEADDR 0x43440000
#define XPAR_AXIETHERNET_0_HIGHADDR 0x4347ffff
#define XPAR_AXIETHERNET_0_TEMAC_TYPE 2
#define XPAR_AXIETHERNET_0_TXCSUM 2
#define XPAR_AXIETHERNET_0_RXCSUM 2
#define XPAR_AXIETHERNET_0_PHY_TYPE 3
#define XPAR_AXIETHERNET_0_TXVLAN_TRAN 0
#define XPAR_AXIETHERNET_0_RXVLAN_TRAN 0
#define XPAR_AXIETHERNET_0_TXVLAN_TAG 0
#define XPAR_AXIETHERNET_0_RXVLAN_TAG 0
#define XPAR_AXIETHERNET_0_TXVLAN_STRP 0
#define XPAR_AXIETHERNET_0_RXVLAN_STRP 0
#define XPAR_AXIETHERNET_0_MCAST_EXTEND 0
#define XPAR_AXIETHERNET_0_STATS 0
#define XPAR_AXIETHERNET_0_AVB 0
#define XPAR_AXIETHERNET_0_INTR 6




/* Canonical definitions for peripheral ETH_B_MAC */
#define XPAR_AXIETHERNET_1_DEVICE_ID 1
#define XPAR_AXIETHERNET_1_BASEADDR 0x43480000
#define XPAR_AXIETHERNET_1_HIGHADDR 0x434bffff
#define XPAR_AXIETHERNET_1_TEMAC_TYPE 2
#define XPAR_AXIETHERNET_1_TXCSUM 2
#define XPAR_AXIETHERNET_1_RXCSUM 2
#define XPAR_AXIETHERNET_1_PHY_TYPE 3
#define XPAR_AXIETHERNET_1_TXVLAN_TRAN 0
#define XPAR_AXIETHERNET_1_RXVLAN_TRAN 0
#define XPAR_AXIETHERNET_1_TXVLAN_TAG 0
#define XPAR_AXIETHERNET_1_RXVLAN_TAG 0
#define XPAR_AXIETHERNET_1_TXVLAN_STRP 0
#define XPAR_AXIETHERNET_1_RXVLAN_STRP 0
#define XPAR_AXIETHERNET_1_MCAST_EXTEND 0
#define XPAR_AXIETHERNET_1_STATS 0
#define XPAR_AXIETHERNET_1_AVB 0
#define XPAR_AXIETHERNET_1_INTR 9


/* AxiEthernet TYPE Enumerations */
#define XPAR_AXI_FIFO    1
#define XPAR_AXI_DMA     2


/* Canonical Axi parameters for ETH_A_MAC */
#define XPAR_AXIETHERNET_0_CONNECTED_TYPE XPAR_AXI_DMA
#define XPAR_AXIETHERNET_0_CONNECTED_BASEADDR 0x41e00000
#define XPAR_AXIETHERNET_0_CONNECTED_FIFO_INTR 0xFF
#define XPAR_AXIETHERNET_0_CONNECTED_DMATX_INTR 3
#define XPAR_AXIETHERNET_0_CONNECTED_DMARX_INTR 0


/* Canonical Axi parameters for ETH_B_MAC */
#define XPAR_AXIETHERNET_1_CONNECTED_TYPE XPAR_AXI_FIFO
#define XPAR_AXIETHERNET_1_CONNECTED_BASEADDR 0x434c0000
#define XPAR_AXIETHERNET_1_CONNECTED_FIFO_INTR 4
#define XPAR_AXIETHERNET_1_CONNECTED_DMARX_INTR 0xFF
#define XPAR_AXIETHERNET_1_CONNECTED_DMATX_INTR 0xFF


/******************************************************************/

/* Definitions for driver LLFIFO */
#define XPAR_XLLFIFO_NUM_INSTANCES 1

/* Definitions for peripheral ETH_B_FIFO */
#define XPAR_ETH_B_FIFO_DEVICE_ID 0
#define XPAR_ETH_B_FIFO_BASEADDR 0x434C0000
#define XPAR_ETH_B_FIFO_HIGHADDR 0x434CFFFF


/******************************************************************/

/* Canonical definitions for peripheral ETH_B_FIFO */
#define XPAR_AXI_FIFO_0_DEVICE_ID XPAR_ETH_B_FIFO_DEVICE_ID
#define XPAR_AXI_FIFO_0_BASEADDR 0x434C0000
#define XPAR_AXI_FIFO_0_HIGHADDR 0x434CFFFF


/******************************************************************/

/* Definitions for driver BRAM */
#define XPAR_XBRAM_NUM_INSTANCES 10

/* Definitions for peripheral FSM_BUFFER_CTRL */
#define XPAR_FSM_BUFFER_CTRL_DEVICE_ID 0
#define XPAR_FSM_BUFFER_CTRL_DATA_WIDTH 32
#define XPAR_FSM_BUFFER_CTRL_ECC 0
#define XPAR_FSM_BUFFER_CTRL_FAULT_INJECT 0
#define XPAR_FSM_BUFFER_CTRL_CE_FAILING_REGISTERS 0
#define XPAR_FSM_BUFFER_CTRL_UE_FAILING_REGISTERS 0
#define XPAR_FSM_BUFFER_CTRL_ECC_STATUS_REGISTERS 0
#define XPAR_FSM_BUFFER_CTRL_CE_COUNTER_WIDTH 0
#define XPAR_FSM_BUFFER_CTRL_ECC_ONOFF_REGISTER 0
#define XPAR_FSM_BUFFER_CTRL_ECC_ONOFF_RESET_VALUE 1
#define XPAR_FSM_BUFFER_CTRL_WRITE_ACCESS 0
#define XPAR_FSM_BUFFER_CTRL_S_AXI_BASEADDR 0xBF580000
#define XPAR_FSM_BUFFER_CTRL_S_AXI_HIGHADDR 0xBF58FFFF


/* Definitions for peripheral MAC_LOG_BRAM_CTRL */
#define XPAR_MAC_LOG_BRAM_CTRL_DEVICE_ID 1
#define XPAR_MAC_LOG_BRAM_CTRL_DATA_WIDTH 64
#define XPAR_MAC_LOG_BRAM_CTRL_ECC 0
#define XPAR_MAC_LOG_BRAM_CTRL_FAULT_INJECT 0
#define XPAR_MAC_LOG_BRAM_CTRL_CE_FAILING_REGISTERS 0
#define XPAR_MAC_LOG_BRAM_CTRL_UE_FAILING_REGISTERS 0
#define XPAR_MAC_LOG_BRAM_CTRL_ECC_STATUS_REGISTERS 0
#define XPAR_MAC_LOG_BRAM_CTRL_CE_COUNTER_WIDTH 0
#define XPAR_MAC_LOG_BRAM_CTRL_ECC_ONOFF_REGISTER 0
#define XPAR_MAC_LOG_BRAM_CTRL_ECC_ONOFF_RESET_VALUE 1
#define XPAR_MAC_LOG_BRAM_CTRL_WRITE_ACCESS 0
#define XPAR_MAC_LOG_BRAM_CTRL_S_AXI_BASEADDR 0x90000000
#define XPAR_MAC_LOG_BRAM_CTRL_S_AXI_HIGHADDR 0x90001FFF


/* Definitions for peripheral MB_HIGH_AUX_BRAM_CTRL */
#define XPAR_MB_HIGH_AUX_BRAM_CTRL_DEVICE_ID 2
#define XPAR_MB_HIGH_AUX_BRAM_CTRL_DATA_WIDTH 64
#define XPAR_MB_HIGH_AUX_BRAM_CTRL_ECC 0
#define XPAR_MB_HIGH_AUX_BRAM_CTRL_FAULT_INJECT 0
#define XPAR_MB_HIGH_AUX_BRAM_CTRL_CE_FAILING_REGISTERS 0
#define XPAR_MB_HIGH_AUX_BRAM_CTRL_UE_FAILING_REGISTERS 0
#define XPAR_MB_HIGH_AUX_BRAM_CTRL_ECC_STATUS_REGISTERS 0
#define XPAR_MB_HIGH_AUX_BRAM_CTRL_CE_COUNTER_WIDTH 0
#define XPAR_MB_HIGH_AUX_BRAM_CTRL_ECC_ONOFF_REGISTER 0
#define XPAR_MB_HIGH_AUX_BRAM_CTRL_ECC_ONOFF_RESET_VALUE 1
#define XPAR_MB_HIGH_AUX_BRAM_CTRL_WRITE_ACCESS 0
#define XPAR_MB_HIGH_AUX_BRAM_CTRL_S_AXI_BASEADDR 0xBF540000
#define XPAR_MB_HIGH_AUX_BRAM_CTRL_S_AXI_HIGHADDR 0xBF54FFFF


/* Definitions for peripheral MB_HIGH_DLMB_BRAM_CNTLR_0 */
#define XPAR_MB_HIGH_DLMB_BRAM_CNTLR_0_DEVICE_ID 3
#define XPAR_MB_HIGH_DLMB_BRAM_CNTLR_0_DATA_WIDTH 32
#define XPAR_MB_HIGH_DLMB_BRAM_CNTLR_0_ECC 0
#define XPAR_MB_HIGH_DLMB_BRAM_CNTLR_0_FAULT_INJECT 0
#define XPAR_MB_HIGH_DLMB_BRAM_CNTLR_0_CE_FAILING_REGISTERS 0
#define XPAR_MB_HIGH_DLMB_BRAM_CNTLR_0_UE_FAILING_REGISTERS 0
#define XPAR_MB_HIGH_DLMB_BRAM_CNTLR_0_ECC_STATUS_REGISTERS 0
#define XPAR_MB_HIGH_DLMB_BRAM_CNTLR_0_CE_COUNTER_WIDTH 0
#define XPAR_MB_HIGH_DLMB_BRAM_CNTLR_0_ECC_ONOFF_REGISTER 0
#define XPAR_MB_HIGH_DLMB_BRAM_CNTLR_0_ECC_ONOFF_RESET_VALUE 1
#define XPAR_MB_HIGH_DLMB_BRAM_CNTLR_0_WRITE_ACCESS 2
#define XPAR_MB_HIGH_DLMB_BRAM_CNTLR_0_BASEADDR 0x00000000
#define XPAR_MB_HIGH_DLMB_BRAM_CNTLR_0_HIGHADDR 0x0001FFFF


/* Definitions for peripheral MB_HIGH_DLMB_BRAM_CNTLR_1 */
#define XPAR_MB_HIGH_DLMB_BRAM_CNTLR_1_DEVICE_ID 4
#define XPAR_MB_HIGH_DLMB_BRAM_CNTLR_1_DATA_WIDTH 32
#define XPAR_MB_HIGH_DLMB_BRAM_CNTLR_1_ECC 0
#define XPAR_MB_HIGH_DLMB_BRAM_CNTLR_1_FAULT_INJECT 0
#define XPAR_MB_HIGH_DLMB_BRAM_CNTLR_1_CE_FAILING_REGISTERS 0
#define XPAR_MB_HIGH_DLMB_BRAM_CNTLR_1_UE_FAILING_REGISTERS 0
#define XPAR_MB_HIGH_DLMB_BRAM_CNTLR_1_ECC_STATUS_REGISTERS 0
#define XPAR_MB_HIGH_DLMB_BRAM_CNTLR_1_CE_COUNTER_WIDTH 0
#define XPAR_MB_HIGH_DLMB_BRAM_CNTLR_1_ECC_ONOFF_REGISTER 0
#define XPAR_MB_HIGH_DLMB_BRAM_CNTLR_1_ECC_ONOFF_RESET_VALUE 1
#define XPAR_MB_HIGH_DLMB_BRAM_CNTLR_1_WRITE_ACCESS 2
#define XPAR_MB_HIGH_DLMB_BRAM_CNTLR_1_BASEADDR 0x00020000
#define XPAR_MB_HIGH_DLMB_BRAM_CNTLR_1_HIGHADDR 0x0003FFFF


/* Definitions for peripheral MB_HIGH_ILMB_BRAM_CNTLR_0 */
#define XPAR_MB_HIGH_ILMB_BRAM_CNTLR_0_DEVICE_ID 5
#define XPAR_MB_HIGH_ILMB_BRAM_CNTLR_0_DATA_WIDTH 32
#define XPAR_MB_HIGH_ILMB_BRAM_CNTLR_0_ECC 0
#define XPAR_MB_HIGH_ILMB_BRAM_CNTLR_0_FAULT_INJECT 0
#define XPAR_MB_HIGH_ILMB_BRAM_CNTLR_0_CE_FAILING_REGISTERS 0
#define XPAR_MB_HIGH_ILMB_BRAM_CNTLR_0_UE_FAILING_REGISTERS 0
#define XPAR_MB_HIGH_ILMB_BRAM_CNTLR_0_ECC_STATUS_REGISTERS 0
#define XPAR_MB_HIGH_ILMB_BRAM_CNTLR_0_CE_COUNTER_WIDTH 0
#define XPAR_MB_HIGH_ILMB_BRAM_CNTLR_0_ECC_ONOFF_REGISTER 0
#define XPAR_MB_HIGH_ILMB_BRAM_CNTLR_0_ECC_ONOFF_RESET_VALUE 1
#define XPAR_MB_HIGH_ILMB_BRAM_CNTLR_0_WRITE_ACCESS 2
#define XPAR_MB_HIGH_ILMB_BRAM_CNTLR_0_BASEADDR 0x00000000
#define XPAR_MB_HIGH_ILMB_BRAM_CNTLR_0_HIGHADDR 0x0001FFFF


/* Definitions for peripheral MB_HIGH_ILMB_BRAM_CNTLR_1 */
#define XPAR_MB_HIGH_ILMB_BRAM_CNTLR_1_DEVICE_ID 6
#define XPAR_MB_HIGH_ILMB_BRAM_CNTLR_1_DATA_WIDTH 32
#define XPAR_MB_HIGH_ILMB_BRAM_CNTLR_1_ECC 0
#define XPAR_MB_HIGH_ILMB_BRAM_CNTLR_1_FAULT_INJECT 0
#define XPAR_MB_HIGH_ILMB_BRAM_CNTLR_1_CE_FAILING_REGISTERS 0
#define XPAR_MB_HIGH_ILMB_BRAM_CNTLR_1_UE_FAILING_REGISTERS 0
#define XPAR_MB_HIGH_ILMB_BRAM_CNTLR_1_ECC_STATUS_REGISTERS 0
#define XPAR_MB_HIGH_ILMB_BRAM_CNTLR_1_CE_COUNTER_WIDTH 0
#define XPAR_MB_HIGH_ILMB_BRAM_CNTLR_1_ECC_ONOFF_REGISTER 0
#define XPAR_MB_HIGH_ILMB_BRAM_CNTLR_1_ECC_ONOFF_RESET_VALUE 1
#define XPAR_MB_HIGH_ILMB_BRAM_CNTLR_1_WRITE_ACCESS 2
#define XPAR_MB_HIGH_ILMB_BRAM_CNTLR_1_BASEADDR 0x00020000
#define XPAR_MB_HIGH_ILMB_BRAM_CNTLR_1_HIGHADDR 0x0003FFFF


/* Definitions for peripheral MB_HIGH_INIT_BRAM_CTRL */
#define XPAR_MB_HIGH_INIT_BRAM_CTRL_DEVICE_ID 7
#define XPAR_MB_HIGH_INIT_BRAM_CTRL_DATA_WIDTH 32
#define XPAR_MB_HIGH_INIT_BRAM_CTRL_ECC 0
#define XPAR_MB_HIGH_INIT_BRAM_CTRL_FAULT_INJECT 0
#define XPAR_MB_HIGH_INIT_BRAM_CTRL_CE_FAILING_REGISTERS 0
#define XPAR_MB_HIGH_INIT_BRAM_CTRL_UE_FAILING_REGISTERS 0
#define XPAR_MB_HIGH_INIT_BRAM_CTRL_ECC_STATUS_REGISTERS 0
#define XPAR_MB_HIGH_INIT_BRAM_CTRL_CE_COUNTER_WIDTH 0
#define XPAR_MB_HIGH_INIT_BRAM_CTRL_ECC_ONOFF_REGISTER 0
#define XPAR_MB_HIGH_INIT_BRAM_CTRL_ECC_ONOFF_RESET_VALUE 1
#define XPAR_MB_HIGH_INIT_BRAM_CTRL_WRITE_ACCESS 0
#define XPAR_MB_HIGH_INIT_BRAM_CTRL_S_AXI_BASEADDR 0x50000000
#define XPAR_MB_HIGH_INIT_BRAM_CTRL_S_AXI_HIGHADDR 0x50000FFF


/* Definitions for peripheral PKT_BUFF_RX_BRAM_CTRL */
#define XPAR_PKT_BUFF_RX_BRAM_CTRL_DEVICE_ID 8
#define XPAR_PKT_BUFF_RX_BRAM_CTRL_DATA_WIDTH 64
#define XPAR_PKT_BUFF_RX_BRAM_CTRL_ECC 0
#define XPAR_PKT_BUFF_RX_BRAM_CTRL_FAULT_INJECT 0
#define XPAR_PKT_BUFF_RX_BRAM_CTRL_CE_FAILING_REGISTERS 0
#define XPAR_PKT_BUFF_RX_BRAM_CTRL_UE_FAILING_REGISTERS 0
#define XPAR_PKT_BUFF_RX_BRAM_CTRL_ECC_STATUS_REGISTERS 0
#define XPAR_PKT_BUFF_RX_BRAM_CTRL_CE_COUNTER_WIDTH 0
#define XPAR_PKT_BUFF_RX_BRAM_CTRL_ECC_ONOFF_REGISTER 0
#define XPAR_PKT_BUFF_RX_BRAM_CTRL_ECC_ONOFF_RESET_VALUE 1
#define XPAR_PKT_BUFF_RX_BRAM_CTRL_WRITE_ACCESS 0
#define XPAR_PKT_BUFF_RX_BRAM_CTRL_S_AXI_BASEADDR 0xBF560000
#define XPAR_PKT_BUFF_RX_BRAM_CTRL_S_AXI_HIGHADDR 0xBF56FFFF


/* Definitions for peripheral PKT_BUFF_TX_BRAM_CTRL */
#define XPAR_PKT_BUFF_TX_BRAM_CTRL_DEVICE_ID 9
#define XPAR_PKT_BUFF_TX_BRAM_CTRL_DATA_WIDTH 64
#define XPAR_PKT_BUFF_TX_BRAM_CTRL_ECC 0
#define XPAR_PKT_BUFF_TX_BRAM_CTRL_FAULT_INJECT 0
#define XPAR_PKT_BUFF_TX_BRAM_CTRL_CE_FAILING_REGISTERS 0
#define XPAR_PKT_BUFF_TX_BRAM_CTRL_UE_FAILING_REGISTERS 0
#define XPAR_PKT_BUFF_TX_BRAM_CTRL_ECC_STATUS_REGISTERS 0
#define XPAR_PKT_BUFF_TX_BRAM_CTRL_CE_COUNTER_WIDTH 0
#define XPAR_PKT_BUFF_TX_BRAM_CTRL_ECC_ONOFF_REGISTER 0
#define XPAR_PKT_BUFF_TX_BRAM_CTRL_ECC_ONOFF_RESET_VALUE 1
#define XPAR_PKT_BUFF_TX_BRAM_CTRL_WRITE_ACCESS 0
#define XPAR_PKT_BUFF_TX_BRAM_CTRL_S_AXI_BASEADDR 0xBF570000
#define XPAR_PKT_BUFF_TX_BRAM_CTRL_S_AXI_HIGHADDR 0xBF57FFFF


/******************************************************************/

/* Canonical definitions for peripheral FSM_BUFFER_CTRL */
#define XPAR_BRAM_0_DEVICE_ID XPAR_FSM_BUFFER_CTRL_DEVICE_ID
#define XPAR_BRAM_0_DATA_WIDTH 32
#define XPAR_BRAM_0_ECC 0
#define XPAR_BRAM_0_FAULT_INJECT 0
#define XPAR_BRAM_0_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_0_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_0_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_0_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_0_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_0_ECC_ONOFF_RESET_VALUE 1
#define XPAR_BRAM_0_WRITE_ACCESS 0
#define XPAR_BRAM_0_BASEADDR 0xBF580000
#define XPAR_BRAM_0_HIGHADDR 0xBF58FFFF

/* Canonical definitions for peripheral MAC_LOG_BRAM_CTRL */
#define XPAR_BRAM_1_DEVICE_ID XPAR_MAC_LOG_BRAM_CTRL_DEVICE_ID
#define XPAR_BRAM_1_DATA_WIDTH 64
#define XPAR_BRAM_1_ECC 0
#define XPAR_BRAM_1_FAULT_INJECT 0
#define XPAR_BRAM_1_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_1_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_1_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_1_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_1_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_1_ECC_ONOFF_RESET_VALUE 1
#define XPAR_BRAM_1_WRITE_ACCESS 0
#define XPAR_BRAM_1_BASEADDR 0x90000000
#define XPAR_BRAM_1_HIGHADDR 0x90001FFF

/* Canonical definitions for peripheral MB_HIGH_AUX_BRAM_CTRL */
#define XPAR_BRAM_2_DEVICE_ID XPAR_MB_HIGH_AUX_BRAM_CTRL_DEVICE_ID
#define XPAR_BRAM_2_DATA_WIDTH 64
#define XPAR_BRAM_2_ECC 0
#define XPAR_BRAM_2_FAULT_INJECT 0
#define XPAR_BRAM_2_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_2_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_2_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_2_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_2_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_2_ECC_ONOFF_RESET_VALUE 1
#define XPAR_BRAM_2_WRITE_ACCESS 0
#define XPAR_BRAM_2_BASEADDR 0xBF540000
#define XPAR_BRAM_2_HIGHADDR 0xBF54FFFF

/* Canonical definitions for peripheral MB_HIGH_DLMB_BRAM_CNTLR_0 */
#define XPAR_BRAM_3_DEVICE_ID XPAR_MB_HIGH_DLMB_BRAM_CNTLR_0_DEVICE_ID
#define XPAR_BRAM_3_DATA_WIDTH 32
#define XPAR_BRAM_3_ECC 0
#define XPAR_BRAM_3_FAULT_INJECT 0
#define XPAR_BRAM_3_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_3_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_3_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_3_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_3_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_3_ECC_ONOFF_RESET_VALUE 1
#define XPAR_BRAM_3_WRITE_ACCESS 2
#define XPAR_BRAM_3_BASEADDR 0x00000000
#define XPAR_BRAM_3_HIGHADDR 0x0001FFFF

/* Canonical definitions for peripheral MB_HIGH_DLMB_BRAM_CNTLR_1 */
#define XPAR_BRAM_4_DEVICE_ID XPAR_MB_HIGH_DLMB_BRAM_CNTLR_1_DEVICE_ID
#define XPAR_BRAM_4_DATA_WIDTH 32
#define XPAR_BRAM_4_ECC 0
#define XPAR_BRAM_4_FAULT_INJECT 0
#define XPAR_BRAM_4_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_4_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_4_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_4_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_4_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_4_ECC_ONOFF_RESET_VALUE 1
#define XPAR_BRAM_4_WRITE_ACCESS 2
#define XPAR_BRAM_4_BASEADDR 0x00020000
#define XPAR_BRAM_4_HIGHADDR 0x0003FFFF

/* Canonical definitions for peripheral MB_HIGH_ILMB_BRAM_CNTLR_0 */
#define XPAR_BRAM_5_DEVICE_ID XPAR_MB_HIGH_ILMB_BRAM_CNTLR_0_DEVICE_ID
#define XPAR_BRAM_5_DATA_WIDTH 32
#define XPAR_BRAM_5_ECC 0
#define XPAR_BRAM_5_FAULT_INJECT 0
#define XPAR_BRAM_5_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_5_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_5_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_5_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_5_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_5_ECC_ONOFF_RESET_VALUE 1
#define XPAR_BRAM_5_WRITE_ACCESS 2
#define XPAR_BRAM_5_BASEADDR 0x00000000
#define XPAR_BRAM_5_HIGHADDR 0x0001FFFF

/* Canonical definitions for peripheral MB_HIGH_ILMB_BRAM_CNTLR_1 */
#define XPAR_BRAM_6_DEVICE_ID XPAR_MB_HIGH_ILMB_BRAM_CNTLR_1_DEVICE_ID
#define XPAR_BRAM_6_DATA_WIDTH 32
#define XPAR_BRAM_6_ECC 0
#define XPAR_BRAM_6_FAULT_INJECT 0
#define XPAR_BRAM_6_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_6_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_6_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_6_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_6_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_6_ECC_ONOFF_RESET_VALUE 1
#define XPAR_BRAM_6_WRITE_ACCESS 2
#define XPAR_BRAM_6_BASEADDR 0x00020000
#define XPAR_BRAM_6_HIGHADDR 0x0003FFFF

/* Canonical definitions for peripheral MB_HIGH_INIT_BRAM_CTRL */
#define XPAR_BRAM_7_DEVICE_ID XPAR_MB_HIGH_INIT_BRAM_CTRL_DEVICE_ID
#define XPAR_BRAM_7_DATA_WIDTH 32
#define XPAR_BRAM_7_ECC 0
#define XPAR_BRAM_7_FAULT_INJECT 0
#define XPAR_BRAM_7_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_7_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_7_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_7_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_7_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_7_ECC_ONOFF_RESET_VALUE 1
#define XPAR_BRAM_7_WRITE_ACCESS 0
#define XPAR_BRAM_7_BASEADDR 0x50000000
#define XPAR_BRAM_7_HIGHADDR 0x50000FFF

/* Canonical definitions for peripheral PKT_BUFF_RX_BRAM_CTRL */
#define XPAR_BRAM_8_DEVICE_ID XPAR_PKT_BUFF_RX_BRAM_CTRL_DEVICE_ID
#define XPAR_BRAM_8_DATA_WIDTH 64
#define XPAR_BRAM_8_ECC 0
#define XPAR_BRAM_8_FAULT_INJECT 0
#define XPAR_BRAM_8_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_8_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_8_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_8_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_8_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_8_ECC_ONOFF_RESET_VALUE 1
#define XPAR_BRAM_8_WRITE_ACCESS 0
#define XPAR_BRAM_8_BASEADDR 0xBF560000
#define XPAR_BRAM_8_HIGHADDR 0xBF56FFFF

/* Canonical definitions for peripheral PKT_BUFF_TX_BRAM_CTRL */
#define XPAR_BRAM_9_DEVICE_ID XPAR_PKT_BUFF_TX_BRAM_CTRL_DEVICE_ID
#define XPAR_BRAM_9_DATA_WIDTH 64
#define XPAR_BRAM_9_ECC 0
#define XPAR_BRAM_9_FAULT_INJECT 0
#define XPAR_BRAM_9_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_9_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_9_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_9_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_9_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_9_ECC_ONOFF_RESET_VALUE 1
#define XPAR_BRAM_9_WRITE_ACCESS 0
#define XPAR_BRAM_9_BASEADDR 0xBF570000
#define XPAR_BRAM_9_HIGHADDR 0xBF57FFFF


/******************************************************************/


/* Definitions for peripheral FSM_MUTEX IF 0 */
#define XPAR_FSM_MUTEX_IF_0_DEVICE_ID 0
#define XPAR_FSM_MUTEX_TESTAPP_ID 0
#define XPAR_FSM_MUTEX_IF_0_BASEADDR 0x43410000
#define XPAR_FSM_MUTEX_IF_0_NUM_MUTEX 32
#define XPAR_FSM_MUTEX_IF_0_ENABLE_USER 1

/* Definitions for peripheral PKT_BUFFER_MUTEX IF 0 */
#define XPAR_PKT_BUFFER_MUTEX_IF_0_DEVICE_ID 1
#define XPAR_PKT_BUFFER_MUTEX_TESTAPP_ID 1
#define XPAR_PKT_BUFFER_MUTEX_IF_0_BASEADDR 0x43400000
#define XPAR_PKT_BUFFER_MUTEX_IF_0_NUM_MUTEX 32
#define XPAR_PKT_BUFFER_MUTEX_IF_0_ENABLE_USER 1

/* Definitions for driver MUTEX */
#define XPAR_XMUTEX_NUM_INSTANCES 2

/******************************************************************/


/* Canonical definitions for peripheral FSM_MUTEX IF 0 */
#define XPAR_MUTEX_0_DEVICE_ID XPAR_FSM_MUTEX_IF_0_DEVICE_ID
#define XPAR_MUTEX_0_BASEADDR 0x43410000
#define XPAR_MUTEX_0_HIGHADDR 0x4341FFFF
#define XPAR_MUTEX_0_NUM_MUTEX 32
#define XPAR_MUTEX_0_ENABLE_USER 1


/* Canonical definitions for peripheral PKT_BUFFER_MUTEX IF 0 */
#define XPAR_MUTEX_1_DEVICE_ID XPAR_PKT_BUFFER_MUTEX_IF_0_DEVICE_ID
#define XPAR_MUTEX_1_BASEADDR 0x43400000
#define XPAR_MUTEX_1_HIGHADDR 0x4340FFFF
#define XPAR_MUTEX_1_NUM_MUTEX 32
#define XPAR_MUTEX_1_ENABLE_USER 1


/******************************************************************/

/* Definitions for driver AXIDMA */
#define XPAR_XAXIDMA_NUM_INSTANCES 1

/* Definitions for peripheral MB_HIGH_ETH_DMA */
#define XPAR_MB_HIGH_ETH_DMA_DEVICE_ID 0
#define XPAR_MB_HIGH_ETH_DMA_BASEADDR 0x41E00000
#define XPAR_MB_HIGH_ETH_DMA_HIGHADDR 0x41E0FFFF
#define XPAR_MB_HIGH_ETH_DMA_SG_INCLUDE_STSCNTRL_STRM 1
#define XPAR_MB_HIGH_ETH_DMA_INCLUDE_MM2S_DRE 1
#define XPAR_MB_HIGH_ETH_DMA_INCLUDE_S2MM_DRE 1
#define XPAR_MB_HIGH_ETH_DMA_INCLUDE_MM2S 1
#define XPAR_MB_HIGH_ETH_DMA_INCLUDE_S2MM 1
#define XPAR_MB_HIGH_ETH_DMA_M_AXIS_MM2S_TDATA_WIDTH 32
#define XPAR_MB_HIGH_ETH_DMA_S_AXIS_S2MM_TDATA_WIDTH 32
#define XPAR_MB_HIGH_ETH_DMA_INCLUDE_SG 1
#define XPAR_MB_HIGH_ETH_DMA_ENABLE_MULTI_CHANNEL 0
#define XPAR_MB_HIGH_ETH_DMA_NUM_MM2S_CHANNELS 1
#define XPAR_MB_HIGH_ETH_DMA_NUM_S2MM_CHANNELS 1


/******************************************************************/

/* Canonical definitions for peripheral MB_HIGH_ETH_DMA */
#define XPAR_AXIDMA_0_DEVICE_ID XPAR_MB_HIGH_ETH_DMA_DEVICE_ID
#define XPAR_AXIDMA_0_BASEADDR 0x41E00000
#define XPAR_AXIDMA_0_SG_INCLUDE_STSCNTRL_STRM 1
#define XPAR_AXIDMA_0_INCLUDE_MM2S 1
#define XPAR_AXIDMA_0_INCLUDE_MM2S_DRE 1
#define XPAR_AXIDMA_0_M_AXIS_MM2S_TDATA_WIDTH 32
#define XPAR_AXIDMA_0_INCLUDE_S2MM 1
#define XPAR_AXIDMA_0_INCLUDE_S2MM_DRE 1
#define XPAR_AXIDMA_0_S_AXIS_S2MM_TDATA_WIDTH 32
#define XPAR_AXIDMA_0_INCLUDE_SG 1
#define XPAR_AXIDMA_0_ENABLE_MULTI_CHANNEL 0
#define XPAR_AXIDMA_0_NUM_MM2S_CHANNELS 1
#define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 1


/******************************************************************/

#define XPAR_INTC_MAX_NUM_INTR_INPUTS 10
#define XPAR_XINTC_HAS_IPR 1
#define XPAR_XINTC_HAS_SIE 1
#define XPAR_XINTC_HAS_CIE 1
#define XPAR_XINTC_HAS_IVR 1
#define XPAR_XINTC_USE_DCR 0
/* Definitions for driver INTC */
#define XPAR_XINTC_NUM_INSTANCES 1

/* Definitions for peripheral MB_HIGH_INTC */
#define XPAR_MB_HIGH_INTC_DEVICE_ID 0
#define XPAR_MB_HIGH_INTC_BASEADDR 0x41200000
#define XPAR_MB_HIGH_INTC_HIGHADDR 0x4120FFFF
#define XPAR_MB_HIGH_INTC_KIND_OF_INTR 0xFFFFFC80
#define XPAR_MB_HIGH_INTC_HAS_FAST 0
#define XPAR_MB_HIGH_INTC_IVAR_RESET_VALUE 0x00000010


/******************************************************************/

#define XPAR_INTC_SINGLE_BASEADDR 0x41200000
#define XPAR_INTC_SINGLE_HIGHADDR 0x4120FFFF
#define XPAR_INTC_SINGLE_DEVICE_ID XPAR_MB_HIGH_INTC_DEVICE_ID
#define XPAR_MB_HIGH_ETH_DMA_S2MM_INTROUT_MASK 0X000001
#define XPAR_MB_HIGH_INTC_MB_HIGH_ETH_DMA_S2MM_INTROUT_INTR 0
#define XPAR_MB_MAILBOX_INTERRUPT_0_MASK 0X000002
#define XPAR_MB_HIGH_INTC_MB_MAILBOX_INTERRUPT_0_INTR 1
#define XPAR_MB_HIGH_TIMER_INTERRUPT_MASK 0X000004
#define XPAR_MB_HIGH_INTC_MB_HIGH_TIMER_INTERRUPT_INTR 2
#define XPAR_MB_HIGH_ETH_DMA_MM2S_INTROUT_MASK 0X000008
#define XPAR_MB_HIGH_INTC_MB_HIGH_ETH_DMA_MM2S_INTROUT_INTR 3
#define XPAR_ETH_B_FIFO_INTERRUPT_MASK 0X000010
#define XPAR_MB_HIGH_INTC_ETH_B_FIFO_INTERRUPT_INTR 4
#define XPAR_AXI_CDMA_0_CDMA_INTROUT_MASK 0X000020
#define XPAR_MB_HIGH_INTC_AXI_CDMA_0_CDMA_INTROUT_INTR 5
#define XPAR_ETH_A_MAC_INTERRUPT_MASK 0X000040
#define XPAR_MB_HIGH_INTC_ETH_A_MAC_INTERRUPT_INTR 6
#define XPAR_MB_HIGH_UART_INTERRUPT_MASK 0X000080
#define XPAR_MB_HIGH_INTC_MB_HIGH_UART_INTERRUPT_INTR 7
#define XPAR_MB_HIGH_SW_GPIO_IP2INTC_IRPT_MASK 0X000100
#define XPAR_MB_HIGH_INTC_MB_HIGH_SW_GPIO_IP2INTC_IRPT_INTR 8
#define XPAR_ETH_B_MAC_INTERRUPT_MASK 0X000200
#define XPAR_MB_HIGH_INTC_ETH_B_MAC_INTERRUPT_INTR 9

/******************************************************************/

/* Canonical definitions for peripheral MB_HIGH_INTC */
#define XPAR_INTC_0_DEVICE_ID XPAR_MB_HIGH_INTC_DEVICE_ID
#define XPAR_INTC_0_BASEADDR 0x41200000
#define XPAR_INTC_0_HIGHADDR 0x4120FFFF
#define XPAR_INTC_0_KIND_OF_INTR 0xFFFFFC80
#define XPAR_INTC_0_HAS_FAST 0
#define XPAR_INTC_0_IVAR_RESET_VALUE 0x00000010

#define XPAR_INTC_0_AXIDMA_0_S2MM_INTROUT_VEC_ID XPAR_MB_HIGH_INTC_MB_HIGH_ETH_DMA_S2MM_INTROUT_INTR
#define XPAR_INTC_0_MBOX_0_VEC_ID XPAR_MB_HIGH_INTC_MB_MAILBOX_INTERRUPT_0_INTR
#define XPAR_INTC_0_TMRCTR_0_VEC_ID XPAR_MB_HIGH_INTC_MB_HIGH_TIMER_INTERRUPT_INTR
#define XPAR_INTC_0_AXIDMA_0_MM2S_INTROUT_VEC_ID XPAR_MB_HIGH_INTC_MB_HIGH_ETH_DMA_MM2S_INTROUT_INTR
#define XPAR_INTC_0_LLFIFO_0_VEC_ID XPAR_MB_HIGH_INTC_ETH_B_FIFO_INTERRUPT_INTR
#define XPAR_INTC_0_AXICDMA_0_VEC_ID XPAR_MB_HIGH_INTC_AXI_CDMA_0_CDMA_INTROUT_INTR
#define XPAR_INTC_0_AXIETHERNET_0_VEC_ID XPAR_MB_HIGH_INTC_ETH_A_MAC_INTERRUPT_INTR
#define XPAR_INTC_0_UARTLITE_0_VEC_ID XPAR_MB_HIGH_INTC_MB_HIGH_UART_INTERRUPT_INTR
#define XPAR_INTC_0_GPIO_0_VEC_ID XPAR_MB_HIGH_INTC_MB_HIGH_SW_GPIO_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_AXIETHERNET_1_VEC_ID XPAR_MB_HIGH_INTC_ETH_B_MAC_INTERRUPT_INTR

/******************************************************************/

/* Definitions for driver GPIO */
#define XPAR_XGPIO_NUM_INSTANCES 2

/* Definitions for peripheral MB_HIGH_SW_GPIO */
#define XPAR_MB_HIGH_SW_GPIO_BASEADDR 0x40100000
#define XPAR_MB_HIGH_SW_GPIO_HIGHADDR 0x4010FFFF
#define XPAR_MB_HIGH_SW_GPIO_DEVICE_ID 0
#define XPAR_MB_HIGH_SW_GPIO_INTERRUPT_PRESENT 1
#define XPAR_MB_HIGH_SW_GPIO_IS_DUAL 1


/* Definitions for peripheral MB_HIGH_TIMESTAMP_GPIO */
#define XPAR_MB_HIGH_TIMESTAMP_GPIO_BASEADDR 0x40000000
#define XPAR_MB_HIGH_TIMESTAMP_GPIO_HIGHADDR 0x4000FFFF
#define XPAR_MB_HIGH_TIMESTAMP_GPIO_DEVICE_ID 1
#define XPAR_MB_HIGH_TIMESTAMP_GPIO_INTERRUPT_PRESENT 0
#define XPAR_MB_HIGH_TIMESTAMP_GPIO_IS_DUAL 1


/******************************************************************/

/* Definitions for driver TMRCTR */
#define XPAR_XTMRCTR_NUM_INSTANCES 1

/* Definitions for peripheral MB_HIGH_TIMER */
#define XPAR_MB_HIGH_TIMER_DEVICE_ID 0
#define XPAR_MB_HIGH_TIMER_BASEADDR 0x41C00000
#define XPAR_MB_HIGH_TIMER_HIGHADDR 0x41C0FFFF
#define XPAR_MB_HIGH_TIMER_CLOCK_FREQ_HZ 160000000


/******************************************************************/

/* Canonical definitions for peripheral MB_HIGH_TIMER */
#define XPAR_TMRCTR_0_DEVICE_ID XPAR_MB_HIGH_TIMER_DEVICE_ID
#define XPAR_TMRCTR_0_BASEADDR 0x41C00000
#define XPAR_TMRCTR_0_HIGHADDR 0x41C0FFFF
#define XPAR_TMRCTR_0_CLOCK_FREQ_HZ XPAR_MB_HIGH_TIMER_CLOCK_FREQ_HZ

/******************************************************************/

/* Definitions for driver UARTLITE */
#define XPAR_XUARTLITE_NUM_INSTANCES 1

/* Definitions for peripheral MB_HIGH_UART */
#define XPAR_MB_HIGH_UART_BASEADDR 0x40600000
#define XPAR_MB_HIGH_UART_HIGHADDR 0x4060FFFF
#define XPAR_MB_HIGH_UART_DEVICE_ID 0
#define XPAR_MB_HIGH_UART_BAUDRATE 115200
#define XPAR_MB_HIGH_UART_USE_PARITY 0
#define XPAR_MB_HIGH_UART_ODD_PARITY 0
#define XPAR_MB_HIGH_UART_DATA_BITS 8


/******************************************************************/

/* Canonical definitions for peripheral MB_HIGH_UART */
#define XPAR_UARTLITE_0_DEVICE_ID XPAR_MB_HIGH_UART_DEVICE_ID
#define XPAR_UARTLITE_0_BASEADDR 0x40600000
#define XPAR_UARTLITE_0_HIGHADDR 0x4060FFFF
#define XPAR_UARTLITE_0_BAUDRATE 115200
#define XPAR_UARTLITE_0_USE_PARITY 0
#define XPAR_UARTLITE_0_ODD_PARITY 0
#define XPAR_UARTLITE_0_DATA_BITS 8
#define XPAR_UARTLITE_0_SIO_CHAN -1


/******************************************************************/


/* Definitions for peripheral MB_MAILBOX IF 0 */
#define XPAR_MB_MAILBOX_IF_0_DEVICE_ID 0
#define XPAR_MB_MAILBOX_IF_0_BASEADDR 0x43600000
#define XPAR_MB_MAILBOX_IF_0_USE_FSL 0
#define XPAR_MB_MAILBOX_IF_0_SEND_FSL 0
#define XPAR_MB_MAILBOX_IF_0_RECV_FSL 0

/* Definition for TestApp ID */
#define XPAR_MB_MAILBOX_TESTAPP_ID 0

/* Definitions for driver MAILBOX */
#define XPAR_XMBOX_NUM_INSTANCES 1

/******************************************************************/


/* Canonical definitions for peripheral MB_MAILBOX IF 0 */
#define XPAR_MBOX_0_DEVICE_ID XPAR_MB_MAILBOX_IF_0_DEVICE_ID
#define XPAR_MBOX_0_BASEADDR 0x43600000
#define XPAR_MBOX_0_HIGHADDR 0x4360FFFF
#define XPAR_MBOX_0_USE_FSL XPAR_MB_MAILBOX_IF_0_USE_FSL
#define XPAR_MBOX_0_SEND_FSL XPAR_MB_MAILBOX_IF_0_SEND_FSL
#define XPAR_MBOX_0_RECV_FSL XPAR_MB_MAILBOX_IF_0_RECV_FSL


/******************************************************************/

/* Definitions for driver W3_USERIO_AXI */
#define XPAR_W3_USERIO_AXI_NUM_INSTANCES 1

/* Definitions for peripheral W3_USERIO */
#define XPAR_W3_USERIO_DEVICE_ID 0
#define XPAR_W3_USERIO_BASEADDR 0x80000000
#define XPAR_W3_USERIO_HIGHADDR 0x80000FFF


/******************************************************************/

/* Definitions for bus frequencies */
#define XPAR_CPU_M_AXI_DP_FREQ_HZ 160000000
/******************************************************************/

/* Canonical definitions for bus frequencies */
#define XPAR_PROC_BUS_0_FREQ_HZ 160000000
/******************************************************************/

#define XPAR_CPU_CORE_CLOCK_FREQ_HZ 160000000
#define XPAR_MICROBLAZE_CORE_CLOCK_FREQ_HZ 160000000

/******************************************************************/


/* Definitions for peripheral MB_HIGH */
#define XPAR_MB_HIGH_SCO 0
#define XPAR_MB_HIGH_FREQ 160000000
#define XPAR_MB_HIGH_DATA_SIZE 32
#define XPAR_MB_HIGH_DYNAMIC_BUS_SIZING 1
#define XPAR_MB_HIGH_AVOID_PRIMITIVES 0
#define XPAR_MB_HIGH_FAULT_TOLERANT 0
#define XPAR_MB_HIGH_ECC_USE_CE_EXCEPTION 0
#define XPAR_MB_HIGH_LOCKSTEP_SLAVE 0
#define XPAR_MB_HIGH_ENDIANNESS 1
#define XPAR_MB_HIGH_AREA_OPTIMIZED 0
#define XPAR_MB_HIGH_OPTIMIZATION 0
#define XPAR_MB_HIGH_INTERCONNECT 2
#define XPAR_MB_HIGH_STREAM_INTERCONNECT 0
#define XPAR_MB_HIGH_BASE_VECTORS 0x00000000
#define XPAR_MB_HIGH_DPLB_DWIDTH 32
#define XPAR_MB_HIGH_DPLB_NATIVE_DWIDTH 32
#define XPAR_MB_HIGH_DPLB_BURST_EN 0
#define XPAR_MB_HIGH_DPLB_P2P 0
#define XPAR_MB_HIGH_IPLB_DWIDTH 32
#define XPAR_MB_HIGH_IPLB_NATIVE_DWIDTH 32
#define XPAR_MB_HIGH_IPLB_BURST_EN 0
#define XPAR_MB_HIGH_IPLB_P2P 0
#define XPAR_MB_HIGH_M_AXI_DP_SUPPORTS_THREADS 0
#define XPAR_MB_HIGH_M_AXI_DP_THREAD_ID_WIDTH 1
#define XPAR_MB_HIGH_M_AXI_DP_SUPPORTS_READ 1
#define XPAR_MB_HIGH_M_AXI_DP_SUPPORTS_WRITE 1
#define XPAR_MB_HIGH_M_AXI_DP_SUPPORTS_NARROW_BURST 0
#define XPAR_MB_HIGH_M_AXI_DP_DATA_WIDTH 32
#define XPAR_MB_HIGH_M_AXI_DP_ADDR_WIDTH 32
#define XPAR_MB_HIGH_M_AXI_DP_PROTOCOL AXI4LITE
#define XPAR_MB_HIGH_M_AXI_DP_EXCLUSIVE_ACCESS 0
#define XPAR_MB_HIGH_INTERCONNECT_M_AXI_DP_READ_ISSUING 1
#define XPAR_MB_HIGH_INTERCONNECT_M_AXI_DP_WRITE_ISSUING 1
#define XPAR_MB_HIGH_M_AXI_IP_SUPPORTS_THREADS 0
#define XPAR_MB_HIGH_M_AXI_IP_THREAD_ID_WIDTH 1
#define XPAR_MB_HIGH_M_AXI_IP_SUPPORTS_READ 1
#define XPAR_MB_HIGH_M_AXI_IP_SUPPORTS_WRITE 0
#define XPAR_MB_HIGH_M_AXI_IP_SUPPORTS_NARROW_BURST 0
#define XPAR_MB_HIGH_M_AXI_IP_DATA_WIDTH 32
#define XPAR_MB_HIGH_M_AXI_IP_ADDR_WIDTH 32
#define XPAR_MB_HIGH_M_AXI_IP_PROTOCOL AXI4LITE
#define XPAR_MB_HIGH_INTERCONNECT_M_AXI_IP_READ_ISSUING 1
#define XPAR_MB_HIGH_D_AXI 1
#define XPAR_MB_HIGH_D_PLB 0
#define XPAR_MB_HIGH_D_LMB 1
#define XPAR_MB_HIGH_I_AXI 0
#define XPAR_MB_HIGH_I_PLB 0
#define XPAR_MB_HIGH_I_LMB 1
#define XPAR_MB_HIGH_USE_MSR_INSTR 1
#define XPAR_MB_HIGH_USE_PCMP_INSTR 1
#define XPAR_MB_HIGH_USE_BARREL 1
#define XPAR_MB_HIGH_USE_DIV 0
#define XPAR_MB_HIGH_USE_HW_MUL 1
#define XPAR_MB_HIGH_USE_FPU 0
#define XPAR_MB_HIGH_USE_REORDER_INSTR 1
#define XPAR_MB_HIGH_UNALIGNED_EXCEPTIONS 1
#define XPAR_MB_HIGH_ILL_OPCODE_EXCEPTION 1
#define XPAR_MB_HIGH_M_AXI_I_BUS_EXCEPTION 0
#define XPAR_MB_HIGH_M_AXI_D_BUS_EXCEPTION 1
#define XPAR_MB_HIGH_IPLB_BUS_EXCEPTION 0
#define XPAR_MB_HIGH_DPLB_BUS_EXCEPTION 0
#define XPAR_MB_HIGH_DIV_ZERO_EXCEPTION 0
#define XPAR_MB_HIGH_FPU_EXCEPTION 0
#define XPAR_MB_HIGH_FSL_EXCEPTION 0
#define XPAR_MB_HIGH_USE_STACK_PROTECTION 0
#define XPAR_MB_HIGH_PVR 2
#define XPAR_MB_HIGH_PVR_USER1 0x00
#define XPAR_MB_HIGH_PVR_USER2 0x00000000
#define XPAR_MB_HIGH_DEBUG_ENABLED 1
#define XPAR_MB_HIGH_NUMBER_OF_PC_BRK 4
#define XPAR_MB_HIGH_NUMBER_OF_RD_ADDR_BRK 2
#define XPAR_MB_HIGH_NUMBER_OF_WR_ADDR_BRK 2
#define XPAR_MB_HIGH_INTERRUPT_IS_EDGE 0
#define XPAR_MB_HIGH_EDGE_IS_POSITIVE 1
#define XPAR_MB_HIGH_RESET_MSR 0x00000000
#define XPAR_MB_HIGH_OPCODE_0X0_ILLEGAL 1
#define XPAR_MB_HIGH_FSL_LINKS 0
#define XPAR_MB_HIGH_FSL_DATA_SIZE 32
#define XPAR_MB_HIGH_USE_EXTENDED_FSL_INSTR 0
#define XPAR_MB_HIGH_M0_AXIS_PROTOCOL GENERIC
#define XPAR_MB_HIGH_S0_AXIS_PROTOCOL GENERIC
#define XPAR_MB_HIGH_M1_AXIS_PROTOCOL GENERIC
#define XPAR_MB_HIGH_S1_AXIS_PROTOCOL GENERIC
#define XPAR_MB_HIGH_M2_AXIS_PROTOCOL GENERIC
#define XPAR_MB_HIGH_S2_AXIS_PROTOCOL GENERIC
#define XPAR_MB_HIGH_M3_AXIS_PROTOCOL GENERIC
#define XPAR_MB_HIGH_S3_AXIS_PROTOCOL GENERIC
#define XPAR_MB_HIGH_M4_AXIS_PROTOCOL GENERIC
#define XPAR_MB_HIGH_S4_AXIS_PROTOCOL GENERIC
#define XPAR_MB_HIGH_M5_AXIS_PROTOCOL GENERIC
#define XPAR_MB_HIGH_S5_AXIS_PROTOCOL GENERIC
#define XPAR_MB_HIGH_M6_AXIS_PROTOCOL GENERIC
#define XPAR_MB_HIGH_S6_AXIS_PROTOCOL GENERIC
#define XPAR_MB_HIGH_M7_AXIS_PROTOCOL GENERIC
#define XPAR_MB_HIGH_S7_AXIS_PROTOCOL GENERIC
#define XPAR_MB_HIGH_M8_AXIS_PROTOCOL GENERIC
#define XPAR_MB_HIGH_S8_AXIS_PROTOCOL GENERIC
#define XPAR_MB_HIGH_M9_AXIS_PROTOCOL GENERIC
#define XPAR_MB_HIGH_S9_AXIS_PROTOCOL GENERIC
#define XPAR_MB_HIGH_M10_AXIS_PROTOCOL GENERIC
#define XPAR_MB_HIGH_S10_AXIS_PROTOCOL GENERIC
#define XPAR_MB_HIGH_M11_AXIS_PROTOCOL GENERIC
#define XPAR_MB_HIGH_S11_AXIS_PROTOCOL GENERIC
#define XPAR_MB_HIGH_M12_AXIS_PROTOCOL GENERIC
#define XPAR_MB_HIGH_S12_AXIS_PROTOCOL GENERIC
#define XPAR_MB_HIGH_M13_AXIS_PROTOCOL GENERIC
#define XPAR_MB_HIGH_S13_AXIS_PROTOCOL GENERIC
#define XPAR_MB_HIGH_M14_AXIS_PROTOCOL GENERIC
#define XPAR_MB_HIGH_S14_AXIS_PROTOCOL GENERIC
#define XPAR_MB_HIGH_M15_AXIS_PROTOCOL GENERIC
#define XPAR_MB_HIGH_S15_AXIS_PROTOCOL GENERIC
#define XPAR_MB_HIGH_M0_AXIS_DATA_WIDTH 32
#define XPAR_MB_HIGH_S0_AXIS_DATA_WIDTH 32
#define XPAR_MB_HIGH_M1_AXIS_DATA_WIDTH 32
#define XPAR_MB_HIGH_S1_AXIS_DATA_WIDTH 32
#define XPAR_MB_HIGH_M2_AXIS_DATA_WIDTH 32
#define XPAR_MB_HIGH_S2_AXIS_DATA_WIDTH 32
#define XPAR_MB_HIGH_M3_AXIS_DATA_WIDTH 32
#define XPAR_MB_HIGH_S3_AXIS_DATA_WIDTH 32
#define XPAR_MB_HIGH_M4_AXIS_DATA_WIDTH 32
#define XPAR_MB_HIGH_S4_AXIS_DATA_WIDTH 32
#define XPAR_MB_HIGH_M5_AXIS_DATA_WIDTH 32
#define XPAR_MB_HIGH_S5_AXIS_DATA_WIDTH 32
#define XPAR_MB_HIGH_M6_AXIS_DATA_WIDTH 32
#define XPAR_MB_HIGH_S6_AXIS_DATA_WIDTH 32
#define XPAR_MB_HIGH_M7_AXIS_DATA_WIDTH 32
#define XPAR_MB_HIGH_S7_AXIS_DATA_WIDTH 32
#define XPAR_MB_HIGH_M8_AXIS_DATA_WIDTH 32
#define XPAR_MB_HIGH_S8_AXIS_DATA_WIDTH 32
#define XPAR_MB_HIGH_M9_AXIS_DATA_WIDTH 32
#define XPAR_MB_HIGH_S9_AXIS_DATA_WIDTH 32
#define XPAR_MB_HIGH_M10_AXIS_DATA_WIDTH 32
#define XPAR_MB_HIGH_S10_AXIS_DATA_WIDTH 32
#define XPAR_MB_HIGH_M11_AXIS_DATA_WIDTH 32
#define XPAR_MB_HIGH_S11_AXIS_DATA_WIDTH 32
#define XPAR_MB_HIGH_M12_AXIS_DATA_WIDTH 32
#define XPAR_MB_HIGH_S12_AXIS_DATA_WIDTH 32
#define XPAR_MB_HIGH_M13_AXIS_DATA_WIDTH 32
#define XPAR_MB_HIGH_S13_AXIS_DATA_WIDTH 32
#define XPAR_MB_HIGH_M14_AXIS_DATA_WIDTH 32
#define XPAR_MB_HIGH_S14_AXIS_DATA_WIDTH 32
#define XPAR_MB_HIGH_M15_AXIS_DATA_WIDTH 32
#define XPAR_MB_HIGH_S15_AXIS_DATA_WIDTH 32
#define XPAR_MB_HIGH_ICACHE_BASEADDR 0x00000000
#define XPAR_MB_HIGH_ICACHE_HIGHADDR 0x3FFFFFFF
#define XPAR_MB_HIGH_USE_ICACHE 0
#define XPAR_MB_HIGH_ALLOW_ICACHE_WR 1
#define XPAR_MB_HIGH_ADDR_TAG_BITS 0
#define XPAR_MB_HIGH_CACHE_BYTE_SIZE 64
#define XPAR_MB_HIGH_ICACHE_USE_FSL 0
#define XPAR_MB_HIGH_ICACHE_LINE_LEN 4
#define XPAR_MB_HIGH_ICACHE_ALWAYS_USED 0
#define XPAR_MB_HIGH_ICACHE_INTERFACE 0
#define XPAR_MB_HIGH_ICACHE_VICTIMS 0
#define XPAR_MB_HIGH_ICACHE_STREAMS 0
#define XPAR_MB_HIGH_ICACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MB_HIGH_ICACHE_DATA_WIDTH 0
#define XPAR_MB_HIGH_M_AXI_IC_SUPPORTS_THREADS 0
#define XPAR_MB_HIGH_M_AXI_IC_THREAD_ID_WIDTH 1
#define XPAR_MB_HIGH_M_AXI_IC_SUPPORTS_READ 1
#define XPAR_MB_HIGH_M_AXI_IC_SUPPORTS_WRITE 0
#define XPAR_MB_HIGH_M_AXI_IC_SUPPORTS_NARROW_BURST 0
#define XPAR_MB_HIGH_M_AXI_IC_DATA_WIDTH 32
#define XPAR_MB_HIGH_M_AXI_IC_ADDR_WIDTH 32
#define XPAR_MB_HIGH_M_AXI_IC_PROTOCOL AXI4
#define XPAR_MB_HIGH_M_AXI_IC_USER_VALUE 0b11111
#define XPAR_MB_HIGH_M_AXI_IC_SUPPORTS_USER_SIGNALS 1
#define XPAR_MB_HIGH_M_AXI_IC_AWUSER_WIDTH 5
#define XPAR_MB_HIGH_M_AXI_IC_ARUSER_WIDTH 5
#define XPAR_MB_HIGH_M_AXI_IC_WUSER_WIDTH 1
#define XPAR_MB_HIGH_M_AXI_IC_RUSER_WIDTH 1
#define XPAR_MB_HIGH_M_AXI_IC_BUSER_WIDTH 1
#define XPAR_MB_HIGH_INTERCONNECT_M_AXI_IC_READ_ISSUING 2
#define XPAR_MB_HIGH_DCACHE_BASEADDR 0x80000000
#define XPAR_MB_HIGH_DCACHE_HIGHADDR 0xFFFFFFFF
#define XPAR_MB_HIGH_USE_DCACHE 1
#define XPAR_MB_HIGH_ALLOW_DCACHE_WR 1
#define XPAR_MB_HIGH_DCACHE_ADDR_TAG 25
#define XPAR_MB_HIGH_DCACHE_BYTE_SIZE 64
#define XPAR_MB_HIGH_DCACHE_USE_FSL 0
#define XPAR_MB_HIGH_DCACHE_LINE_LEN 4
#define XPAR_MB_HIGH_DCACHE_ALWAYS_USED 1
#define XPAR_MB_HIGH_DCACHE_INTERFACE 0
#define XPAR_MB_HIGH_DCACHE_USE_WRITEBACK 0
#define XPAR_MB_HIGH_DCACHE_VICTIMS 0
#define XPAR_MB_HIGH_DCACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MB_HIGH_DCACHE_DATA_WIDTH 0
#define XPAR_MB_HIGH_M_AXI_DC_SUPPORTS_THREADS 0
#define XPAR_MB_HIGH_M_AXI_DC_THREAD_ID_WIDTH 1
#define XPAR_MB_HIGH_M_AXI_DC_SUPPORTS_READ 1
#define XPAR_MB_HIGH_M_AXI_DC_SUPPORTS_WRITE 1
#define XPAR_MB_HIGH_M_AXI_DC_SUPPORTS_NARROW_BURST 0
#define XPAR_MB_HIGH_M_AXI_DC_DATA_WIDTH 32
#define XPAR_MB_HIGH_M_AXI_DC_ADDR_WIDTH 32
#define XPAR_MB_HIGH_M_AXI_DC_PROTOCOL AXI4
#define XPAR_MB_HIGH_M_AXI_DC_EXCLUSIVE_ACCESS 0
#define XPAR_MB_HIGH_M_AXI_DC_USER_VALUE 0b11111
#define XPAR_MB_HIGH_M_AXI_DC_SUPPORTS_USER_SIGNALS 1
#define XPAR_MB_HIGH_M_AXI_DC_AWUSER_WIDTH 5
#define XPAR_MB_HIGH_M_AXI_DC_ARUSER_WIDTH 5
#define XPAR_MB_HIGH_M_AXI_DC_WUSER_WIDTH 1
#define XPAR_MB_HIGH_M_AXI_DC_RUSER_WIDTH 1
#define XPAR_MB_HIGH_M_AXI_DC_BUSER_WIDTH 1
#define XPAR_MB_HIGH_INTERCONNECT_M_AXI_DC_READ_ISSUING 2
#define XPAR_MB_HIGH_INTERCONNECT_M_AXI_DC_WRITE_ISSUING 32
#define XPAR_MB_HIGH_USE_MMU 0
#define XPAR_MB_HIGH_MMU_DTLB_SIZE 4
#define XPAR_MB_HIGH_MMU_ITLB_SIZE 2
#define XPAR_MB_HIGH_MMU_TLB_ACCESS 3
#define XPAR_MB_HIGH_MMU_ZONES 16
#define XPAR_MB_HIGH_MMU_PRIVILEGED_INSTR 0
#define XPAR_MB_HIGH_USE_INTERRUPT 1
#define XPAR_MB_HIGH_USE_EXT_BRK 1
#define XPAR_MB_HIGH_USE_EXT_NM_BRK 1
#define XPAR_MB_HIGH_USE_BRANCH_TARGET_CACHE 0
#define XPAR_MB_HIGH_BRANCH_TARGET_CACHE_SIZE 0
#define XPAR_MB_HIGH_PC_WIDTH 32
#define XPAR_MB_HIGH_INTERCONNECT_M_AXI_DC_AW_REGISTER 7
#define XPAR_MB_HIGH_INTERCONNECT_M_AXI_DC_AR_REGISTER 7
#define XPAR_MB_HIGH_INTERCONNECT_M_AXI_DC_W_REGISTER 1
#define XPAR_MB_HIGH_INTERCONNECT_M_AXI_DC_R_REGISTER 1
#define XPAR_MB_HIGH_INTERCONNECT_M_AXI_DC_B_REGISTER 7
#define XPAR_MB_HIGH_INTERCONNECT_M_AXI_DP_AW_REGISTER 8
#define XPAR_MB_HIGH_INTERCONNECT_M_AXI_DP_AR_REGISTER 8
#define XPAR_MB_HIGH_INTERCONNECT_M_AXI_DP_W_REGISTER 8
#define XPAR_MB_HIGH_INTERCONNECT_M_AXI_DP_R_REGISTER 8
#define XPAR_MB_HIGH_INTERCONNECT_M_AXI_DP_B_REGISTER 8

/******************************************************************/

#define XPAR_CPU_ID 1
#define XPAR_MICROBLAZE_ID 1
#define XPAR_MICROBLAZE_SCO 0
#define XPAR_MICROBLAZE_FREQ 160000000
#define XPAR_MICROBLAZE_DATA_SIZE 32
#define XPAR_MICROBLAZE_DYNAMIC_BUS_SIZING 1
#define XPAR_MICROBLAZE_AVOID_PRIMITIVES 0
#define XPAR_MICROBLAZE_FAULT_TOLERANT 0
#define XPAR_MICROBLAZE_ECC_USE_CE_EXCEPTION 0
#define XPAR_MICROBLAZE_LOCKSTEP_SLAVE 0
#define XPAR_MICROBLAZE_ENDIANNESS 1
#define XPAR_MICROBLAZE_AREA_OPTIMIZED 0
#define XPAR_MICROBLAZE_OPTIMIZATION 0
#define XPAR_MICROBLAZE_INTERCONNECT 2
#define XPAR_MICROBLAZE_STREAM_INTERCONNECT 0
#define XPAR_MICROBLAZE_BASE_VECTORS 0x00000000
#define XPAR_MICROBLAZE_DPLB_DWIDTH 32
#define XPAR_MICROBLAZE_DPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_DPLB_BURST_EN 0
#define XPAR_MICROBLAZE_DPLB_P2P 0
#define XPAR_MICROBLAZE_IPLB_DWIDTH 32
#define XPAR_MICROBLAZE_IPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_IPLB_BURST_EN 0
#define XPAR_MICROBLAZE_IPLB_P2P 0
#define XPAR_MICROBLAZE_M_AXI_DP_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_M_AXI_DP_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DP_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_M_AXI_DP_SUPPORTS_WRITE 1
#define XPAR_MICROBLAZE_M_AXI_DP_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_M_AXI_DP_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DP_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DP_PROTOCOL AXI4LITE
#define XPAR_MICROBLAZE_M_AXI_DP_EXCLUSIVE_ACCESS 0
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DP_READ_ISSUING 1
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DP_WRITE_ISSUING 1
#define XPAR_MICROBLAZE_M_AXI_IP_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_M_AXI_IP_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IP_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_M_AXI_IP_SUPPORTS_WRITE 0
#define XPAR_MICROBLAZE_M_AXI_IP_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_M_AXI_IP_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IP_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IP_PROTOCOL AXI4LITE
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_IP_READ_ISSUING 1
#define XPAR_MICROBLAZE_D_AXI 1
#define XPAR_MICROBLAZE_D_PLB 0
#define XPAR_MICROBLAZE_D_LMB 1
#define XPAR_MICROBLAZE_I_AXI 0
#define XPAR_MICROBLAZE_I_PLB 0
#define XPAR_MICROBLAZE_I_LMB 1
#define XPAR_MICROBLAZE_USE_MSR_INSTR 1
#define XPAR_MICROBLAZE_USE_PCMP_INSTR 1
#define XPAR_MICROBLAZE_USE_BARREL 1
#define XPAR_MICROBLAZE_USE_DIV 0
#define XPAR_MICROBLAZE_USE_HW_MUL 1
#define XPAR_MICROBLAZE_USE_FPU 0
#define XPAR_MICROBLAZE_USE_REORDER_INSTR 1
#define XPAR_MICROBLAZE_UNALIGNED_EXCEPTIONS 1
#define XPAR_MICROBLAZE_ILL_OPCODE_EXCEPTION 1
#define XPAR_MICROBLAZE_M_AXI_I_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_M_AXI_D_BUS_EXCEPTION 1
#define XPAR_MICROBLAZE_IPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_DPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_DIV_ZERO_EXCEPTION 0
#define XPAR_MICROBLAZE_FPU_EXCEPTION 0
#define XPAR_MICROBLAZE_FSL_EXCEPTION 0
#define XPAR_MICROBLAZE_USE_STACK_PROTECTION 0
#define XPAR_MICROBLAZE_PVR 2
#define XPAR_MICROBLAZE_PVR_USER1 0x00
#define XPAR_MICROBLAZE_PVR_USER2 0x00000000
#define XPAR_MICROBLAZE_DEBUG_ENABLED 1
#define XPAR_MICROBLAZE_NUMBER_OF_PC_BRK 4
#define XPAR_MICROBLAZE_NUMBER_OF_RD_ADDR_BRK 2
#define XPAR_MICROBLAZE_NUMBER_OF_WR_ADDR_BRK 2
#define XPAR_MICROBLAZE_INTERRUPT_IS_EDGE 0
#define XPAR_MICROBLAZE_EDGE_IS_POSITIVE 1
#define XPAR_MICROBLAZE_RESET_MSR 0x00000000
#define XPAR_MICROBLAZE_OPCODE_0X0_ILLEGAL 1
#define XPAR_MICROBLAZE_FSL_LINKS 0
#define XPAR_MICROBLAZE_FSL_DATA_SIZE 32
#define XPAR_MICROBLAZE_USE_EXTENDED_FSL_INSTR 0
#define XPAR_MICROBLAZE_M0_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S0_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M1_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S1_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M2_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S2_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M3_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S3_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M4_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S4_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M5_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S5_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M6_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S6_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M7_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S7_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M8_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S8_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M9_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S9_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M10_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S10_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M11_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S11_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M12_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S12_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M13_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S13_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M14_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S14_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M15_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S15_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M0_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S0_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M1_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S1_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M2_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S2_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M3_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S3_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M4_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S4_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M5_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S5_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M6_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S6_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M7_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S7_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M8_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S8_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M9_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S9_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M10_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S10_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M11_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S11_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M12_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S12_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M13_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S13_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M14_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S14_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M15_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S15_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_ICACHE_BASEADDR 0x00000000
#define XPAR_MICROBLAZE_ICACHE_HIGHADDR 0x3FFFFFFF
#define XPAR_MICROBLAZE_USE_ICACHE 0
#define XPAR_MICROBLAZE_ALLOW_ICACHE_WR 1
#define XPAR_MICROBLAZE_ADDR_TAG_BITS 0
#define XPAR_MICROBLAZE_CACHE_BYTE_SIZE 64
#define XPAR_MICROBLAZE_ICACHE_USE_FSL 0
#define XPAR_MICROBLAZE_ICACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_ICACHE_ALWAYS_USED 0
#define XPAR_MICROBLAZE_ICACHE_INTERFACE 0
#define XPAR_MICROBLAZE_ICACHE_VICTIMS 0
#define XPAR_MICROBLAZE_ICACHE_STREAMS 0
#define XPAR_MICROBLAZE_ICACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MICROBLAZE_ICACHE_DATA_WIDTH 0
#define XPAR_MICROBLAZE_M_AXI_IC_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_M_AXI_IC_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IC_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_M_AXI_IC_SUPPORTS_WRITE 0
#define XPAR_MICROBLAZE_M_AXI_IC_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_M_AXI_IC_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IC_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IC_PROTOCOL AXI4
#define XPAR_MICROBLAZE_M_AXI_IC_USER_VALUE 0b11111
#define XPAR_MICROBLAZE_M_AXI_IC_SUPPORTS_USER_SIGNALS 1
#define XPAR_MICROBLAZE_M_AXI_IC_AWUSER_WIDTH 5
#define XPAR_MICROBLAZE_M_AXI_IC_ARUSER_WIDTH 5
#define XPAR_MICROBLAZE_M_AXI_IC_WUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IC_RUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IC_BUSER_WIDTH 1
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_IC_READ_ISSUING 2
#define XPAR_MICROBLAZE_DCACHE_BASEADDR 0x80000000
#define XPAR_MICROBLAZE_DCACHE_HIGHADDR 0xFFFFFFFF
#define XPAR_MICROBLAZE_USE_DCACHE 1
#define XPAR_MICROBLAZE_ALLOW_DCACHE_WR 1
#define XPAR_MICROBLAZE_DCACHE_ADDR_TAG 25
#define XPAR_MICROBLAZE_DCACHE_BYTE_SIZE 64
#define XPAR_MICROBLAZE_DCACHE_USE_FSL 0
#define XPAR_MICROBLAZE_DCACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_DCACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_DCACHE_INTERFACE 0
#define XPAR_MICROBLAZE_DCACHE_USE_WRITEBACK 0
#define XPAR_MICROBLAZE_DCACHE_VICTIMS 0
#define XPAR_MICROBLAZE_DCACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MICROBLAZE_DCACHE_DATA_WIDTH 0
#define XPAR_MICROBLAZE_M_AXI_DC_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_M_AXI_DC_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DC_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_M_AXI_DC_SUPPORTS_WRITE 1
#define XPAR_MICROBLAZE_M_AXI_DC_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_M_AXI_DC_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DC_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DC_PROTOCOL AXI4
#define XPAR_MICROBLAZE_M_AXI_DC_EXCLUSIVE_ACCESS 0
#define XPAR_MICROBLAZE_M_AXI_DC_USER_VALUE 0b11111
#define XPAR_MICROBLAZE_M_AXI_DC_SUPPORTS_USER_SIGNALS 1
#define XPAR_MICROBLAZE_M_AXI_DC_AWUSER_WIDTH 5
#define XPAR_MICROBLAZE_M_AXI_DC_ARUSER_WIDTH 5
#define XPAR_MICROBLAZE_M_AXI_DC_WUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DC_RUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DC_BUSER_WIDTH 1
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DC_READ_ISSUING 2
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DC_WRITE_ISSUING 32
#define XPAR_MICROBLAZE_USE_MMU 0
#define XPAR_MICROBLAZE_MMU_DTLB_SIZE 4
#define XPAR_MICROBLAZE_MMU_ITLB_SIZE 2
#define XPAR_MICROBLAZE_MMU_TLB_ACCESS 3
#define XPAR_MICROBLAZE_MMU_ZONES 16
#define XPAR_MICROBLAZE_MMU_PRIVILEGED_INSTR 0
#define XPAR_MICROBLAZE_USE_INTERRUPT 1
#define XPAR_MICROBLAZE_USE_EXT_BRK 1
#define XPAR_MICROBLAZE_USE_EXT_NM_BRK 1
#define XPAR_MICROBLAZE_USE_BRANCH_TARGET_CACHE 0
#define XPAR_MICROBLAZE_BRANCH_TARGET_CACHE_SIZE 0
#define XPAR_MICROBLAZE_PC_WIDTH 32
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DC_AW_REGISTER 7
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DC_AR_REGISTER 7
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DC_W_REGISTER 1
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DC_R_REGISTER 1
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DC_B_REGISTER 7
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DP_AW_REGISTER 8
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DP_AR_REGISTER 8
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DP_W_REGISTER 8
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DP_R_REGISTER 8
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DP_B_REGISTER 8
#define XPAR_MICROBLAZE_HW_VER "8.40.b"

/******************************************************************/

