module clock_60(clk,reset,led1,led2);

input clk; // 1 Hz
input reset;


output [6:0] led1;
output [6:0] led2;
//reg [7:0] counter;
reg [3:0]count_10;
reg [3:0]count_6;

always@(posedge clk or negedge reset)
	if(!reset)begin
		//counter<=0;
		count_10<=0;
		count_6<=0;
		end
	else if (count_6=3'd5 and count_10==3'd9)begin
		count_10<=0;
		count_6<=0;
		end
	else if(count_10==3'd9)begin
		count_10<=0;
		count_6<=count_6+1;
		end
	else
		count_10<=count_10+1;
			

always@(count_10)
		begin
			case(count_10)
				4'b0000:led1=7'b0111111;//0   //g->a
				4'b0001:led1=7'b0000110;//1
				4'b0010:led1=7'b1011011;//2
				4'b0011:led1=7'b1001111;//3
				4'b0100:led1=7'b1100110;//4
				4'b0101:led1=7'b1101101;//5
				4'b0110:led1=7'b1111101;//6
				4'b0111:led1=7'b0000111;//7
				4'b1000:led1=7'b1111111;//8
				4'b1001:led1=7'b1101111;//9
			default:led1=7'b1111001;//E
	endcase
	end
	
always@(count_6)
		begin
			case(count_6)
				4'b0000:led2=7'b0111111;//0   //g->a
				4'b0001:led2=7'b0000110;//1
				4'b0010:led2=7'b1011011;//2
				4'b0011:led2=7'b1001111;//3
				4'b0100:led2=7'b1100110;//4
				4'b0101:led2=7'b1101101;//5
				4'b0110:led2=7'b1111101;//6
				4'b0111:led2=7'b0000111;//7
				4'b1000:led2t=7'b1111111;//8
				4'b1001:led2=7'b1101111;//9
			default:led2=7'b1111001;//E
	endcase
	end
endmodule