/* SPDX-License-Identifier: MIT
 *
 * Copyright 2016-2020 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_DCORE1_MME_QM_ARC_ACP_ENG_REGS_H_
#define ASIC_REG_DCORE1_MME_QM_ARC_ACP_ENG_REGS_H_

/*
 *****************************************
 *   DCORE1_MME_QM_ARC_ACP_ENG
 *   (Prototype: ARC_ACP_ENG)
 *****************************************
 */

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_0 0x42CF000

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_1 0x42CF004

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_2 0x42CF008

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_3 0x42CF00C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_4 0x42CF010

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_5 0x42CF014

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_6 0x42CF018

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_7 0x42CF01C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_8 0x42CF020

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_9 0x42CF024

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_10 0x42CF028

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_11 0x42CF02C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_12 0x42CF030

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_13 0x42CF034

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_14 0x42CF038

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_15 0x42CF03C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_16 0x42CF040

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_17 0x42CF044

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_18 0x42CF048

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_19 0x42CF04C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_20 0x42CF050

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_21 0x42CF054

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_22 0x42CF058

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_23 0x42CF05C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_24 0x42CF060

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_25 0x42CF064

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_26 0x42CF068

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_27 0x42CF06C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_28 0x42CF070

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_29 0x42CF074

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_30 0x42CF078

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_31 0x42CF07C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_32 0x42CF080

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_33 0x42CF084

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_34 0x42CF088

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_35 0x42CF08C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_36 0x42CF090

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_37 0x42CF094

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_38 0x42CF098

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_39 0x42CF09C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_40 0x42CF0A0

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_41 0x42CF0A4

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_42 0x42CF0A8

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_43 0x42CF0AC

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_44 0x42CF0B0

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_45 0x42CF0B4

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_46 0x42CF0B8

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_47 0x42CF0BC

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_48 0x42CF0C0

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_49 0x42CF0C4

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_50 0x42CF0C8

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_51 0x42CF0CC

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_52 0x42CF0D0

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_53 0x42CF0D4

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_54 0x42CF0D8

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_55 0x42CF0DC

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_56 0x42CF0E0

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_57 0x42CF0E4

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_58 0x42CF0E8

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_59 0x42CF0EC

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_60 0x42CF0F0

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_61 0x42CF0F4

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_62 0x42CF0F8

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PI_REG_63 0x42CF0FC

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_0 0x42CF100

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_1 0x42CF104

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_2 0x42CF108

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_3 0x42CF10C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_4 0x42CF110

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_5 0x42CF114

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_6 0x42CF118

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_7 0x42CF11C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_8 0x42CF120

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_9 0x42CF124

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_10 0x42CF128

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_11 0x42CF12C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_12 0x42CF130

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_13 0x42CF134

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_14 0x42CF138

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_15 0x42CF13C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_16 0x42CF140

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_17 0x42CF144

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_18 0x42CF148

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_19 0x42CF14C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_20 0x42CF150

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_21 0x42CF154

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_22 0x42CF158

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_23 0x42CF15C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_24 0x42CF160

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_25 0x42CF164

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_26 0x42CF168

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_27 0x42CF16C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_28 0x42CF170

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_29 0x42CF174

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_30 0x42CF178

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_31 0x42CF17C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_32 0x42CF180

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_33 0x42CF184

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_34 0x42CF188

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_35 0x42CF18C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_36 0x42CF190

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_37 0x42CF194

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_38 0x42CF198

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_39 0x42CF19C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_40 0x42CF1A0

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_41 0x42CF1A4

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_42 0x42CF1A8

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_43 0x42CF1AC

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_44 0x42CF1B0

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_45 0x42CF1B4

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_46 0x42CF1B8

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_47 0x42CF1BC

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_48 0x42CF1C0

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_49 0x42CF1C4

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_50 0x42CF1C8

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_51 0x42CF1CC

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_52 0x42CF1D0

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_53 0x42CF1D4

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_54 0x42CF1D8

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_55 0x42CF1DC

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_56 0x42CF1E0

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_57 0x42CF1E4

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_58 0x42CF1E8

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_59 0x42CF1EC

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_60 0x42CF1F0

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_61 0x42CF1F4

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_62 0x42CF1F8

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_CI_REG_63 0x42CF1FC

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_0 0x42CF200

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_1 0x42CF204

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_2 0x42CF208

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_3 0x42CF20C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_4 0x42CF210

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_5 0x42CF214

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_6 0x42CF218

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_7 0x42CF21C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_8 0x42CF220

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_9 0x42CF224

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_10 0x42CF228

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_11 0x42CF22C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_12 0x42CF230

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_13 0x42CF234

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_14 0x42CF238

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_15 0x42CF23C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_16 0x42CF240

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_17 0x42CF244

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_18 0x42CF248

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_19 0x42CF24C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_20 0x42CF250

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_21 0x42CF254

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_22 0x42CF258

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_23 0x42CF25C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_24 0x42CF260

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_25 0x42CF264

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_26 0x42CF268

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_27 0x42CF26C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_28 0x42CF270

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_29 0x42CF274

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_30 0x42CF278

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_31 0x42CF27C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_32 0x42CF280

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_33 0x42CF284

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_34 0x42CF288

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_35 0x42CF28C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_36 0x42CF290

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_37 0x42CF294

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_38 0x42CF298

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_39 0x42CF29C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_40 0x42CF2A0

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_41 0x42CF2A4

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_42 0x42CF2A8

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_43 0x42CF2AC

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_44 0x42CF2B0

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_45 0x42CF2B4

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_46 0x42CF2B8

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_47 0x42CF2BC

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_48 0x42CF2C0

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_49 0x42CF2C4

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_50 0x42CF2C8

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_51 0x42CF2CC

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_52 0x42CF2D0

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_53 0x42CF2D4

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_54 0x42CF2D8

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_55 0x42CF2DC

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_56 0x42CF2E0

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_57 0x42CF2E4

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_58 0x42CF2E8

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_59 0x42CF2EC

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_60 0x42CF2F0

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_61 0x42CF2F4

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_62 0x42CF2F8

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_PR_REG_63 0x42CF2FC

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_0 0x42CF300

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_1 0x42CF304

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_2 0x42CF308

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_3 0x42CF30C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_4 0x42CF310

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_5 0x42CF314

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_6 0x42CF318

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_7 0x42CF31C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_8 0x42CF320

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_9 0x42CF324

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_10 0x42CF328

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_11 0x42CF32C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_12 0x42CF330

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_13 0x42CF334

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_14 0x42CF338

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_15 0x42CF33C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_16 0x42CF340

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_17 0x42CF344

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_18 0x42CF348

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_19 0x42CF34C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_20 0x42CF350

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_21 0x42CF354

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_22 0x42CF358

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_23 0x42CF35C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_24 0x42CF360

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_25 0x42CF364

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_26 0x42CF368

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_27 0x42CF36C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_28 0x42CF370

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_29 0x42CF374

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_30 0x42CF378

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_31 0x42CF37C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_32 0x42CF380

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_33 0x42CF384

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_34 0x42CF388

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_35 0x42CF38C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_36 0x42CF390

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_37 0x42CF394

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_38 0x42CF398

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_39 0x42CF39C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_40 0x42CF3A0

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_41 0x42CF3A4

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_42 0x42CF3A8

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_43 0x42CF3AC

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_44 0x42CF3B0

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_45 0x42CF3B4

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_46 0x42CF3B8

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_47 0x42CF3BC

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_48 0x42CF3C0

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_49 0x42CF3C4

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_50 0x42CF3C8

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_51 0x42CF3CC

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_52 0x42CF3D0

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_53 0x42CF3D4

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_54 0x42CF3D8

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_55 0x42CF3DC

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_56 0x42CF3E0

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_57 0x42CF3E4

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_58 0x42CF3E8

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_59 0x42CF3EC

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_60 0x42CF3F0

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_61 0x42CF3F4

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_62 0x42CF3F8

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_MK_REG_63 0x42CF3FC

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_SELECTED_QUEUE_ID 0x42CF400

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_GRANTS_WEIGHT_PRIO_0 0x42CF404

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_GRANTS_WEIGHT_PRIO_1 0x42CF408

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_GRANTS_WEIGHT_PRIO_2 0x42CF40C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_GRANTS_COUNTER_PRIO_0 0x42CF410

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_GRANTS_COUNTER_PRIO_1 0x42CF414

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_GRANTS_COUNTER_PRIO_2 0x42CF418

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_DBG_PRIO_OUT_CNT_0 0x42CF41C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_DBG_PRIO_OUT_CNT_1 0x42CF420

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_DBG_PRIO_OUT_CNT_2 0x42CF424

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_DBG_PRIO_OUT_CNT_3 0x42CF428

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_DBG_PRIO_RD_CNT_0 0x42CF42C

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_DBG_PRIO_RD_CNT_1 0x42CF430

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_DBG_PRIO_RD_CNT_2 0x42CF434

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_DBG_PRIO_RD_CNT_3 0x42CF438

#define mmDCORE1_MME_QM_ARC_ACP_ENG_ACP_DBG_REG 0x42CF43C

#endif /* ASIC_REG_DCORE1_MME_QM_ARC_ACP_ENG_REGS_H_ */
