***********************************************************************************
*Package models:
*
*This library automatically inserts a package model into the spice deck calling it
*between nodes pkg_die and pkg_board.  Users can connect to these nodes by using
*dummy resistors of value 0.001 ohms.
***********************************************************************************   
* 3C25F324 Feasibility Package Model Trace - Die Pad to Ball - Generic for all IOs   
* Generic wire and trace total length set at 7.0mm     
***********************************************************************************   
.lib pkglib_F324
.subckt PKG_F324 pkg_die pkg_board
.prot
Wpkg      N=1  L=0.007  RLGCMODEL=pkg_model  pkg_die 0 pkg_board 0
.model pkg_model  w modeltype=rlgc, n=1 
+ Lo = 0.000000693
+ Co = 0.0000000000882
+ Ro = 55.0
+ Go = 0
+ Rs = 0.03
+ Gd = 0
.unpr
.ends
.endl
***********************************************************************************
* 3C120F484 Feasibility Package Model Trace - Die Pad to Ball - Generic for all IOs
* Generic wire and trace total length set at 8.0mm
***********************************************************************************
.lib pkglib_F484
.subckt PKG_F484 pkg_die pkg_board
.prot
Wpkg      N=1  L=0.008  RLGCMODEL=pkg_model  pkg_die 0 pkg_board 0
.model pkg_model  w modeltype=rlgc, n=1 
+ Lo = 0.000000661
+ Co = 0.0000000000875
+ Ro = 80.0
+ Go = 0
+ Rs = 0.03
+ Gd = 0
.unpr
.ends
.endl
***********************************************************************************
* 3C120F780 Feasibility Package Model Trace - Die Pad to Ball - Generic for all IOs
* Generic wire and trace total length set at 11.0mm
***********************************************************************************
.lib pkglib_F780
.subckt PKG_F780 pkg_die pkg_board
.prot
Wpkg      N=1  L=0.011  RLGCMODEL=pkg_model  pkg_die 0 pkg_board 0
.model pkg_model  w modeltype=rlgc, n=1 
+ Lo = 0.000000654
+ Co = 0.0000000000778
+ Ro = 80.0
+ Go = 0
+ Rs = 0.03
+ Gd = 0
.unpr
.ends
.endl
***********************************************************************************
* 3C25Q240 Feasibility Package Model Trace - Die Pad to Lead - Generic for all IOs	
* Generic wire and trace total length set at 16.0mm	
***********************************************************************************
.lib pkglib_Q240
.subckt PKG_Q240 pkg_die pkg_board
.prot
Wpkg      N=1  L=0.016  RLGCMODEL=pkg_model  pkg_die 0 pkg_board 0
.model pkg_model  w modeltype=rlgc, n=1 	
+ Lo =0.00000086	
+ Co = 0.000000000117	
+ Ro = 20	
+ Go = 0	
+ Rs = 0.01	
+ Gd = 0.000000000008	
.unpr
.ends
.endl
***********************************************************************************
* Generic wire and trace total length set at 7.0mm     
***********************************************************************************   
.lib pkglib_F256
.subckt PKG_F256 pkg_die pkg_board
.prot
Wpkg      N=1  L=0.007  RLGCMODEL=pkg_model  pkg_die 0 pkg_board 0
.model pkg_model  w modeltype=rlgc, n=1 
+ Lo = 0.000000693
+ Co = 0.0000000000882
+ Ro = 55.0
+ Go = 0
+ Rs = 0.03
+ Gd = 0
.unpr
.ends
.endl
***********************************************************************************
* Generic wire and trace total length set at 7.0mm     
***********************************************************************************   
.lib pkglib_U256
.subckt PKG_U256 pkg_die pkg_board
.prot
Wpkg      N=1  L=0.007  RLGCMODEL=pkg_model  pkg_die 0 pkg_board 0
.model pkg_model  w modeltype=rlgc, n=1 
+ Lo = 0.000000693
+ Co = 0.0000000000882
+ Ro = 55.0
+ Go = 0
+ Rs = 0.03
+ Gd = 0
.unpr
.ends
.endl
***********************************************************************************
* Generic wire and trace total length set at 7.0mm     
***********************************************************************************   
.lib pkglib_U484
.subckt PKG_U484 pkg_die pkg_board
.prot
Wpkg      N=1  L=0.007  RLGCMODEL=pkg_model  pkg_die 0 pkg_board 0
.model pkg_model  w modeltype=rlgc, n=1 
+ Lo = 0.000000693
+ Co = 0.0000000000882
+ Ro = 55.0
+ Go = 0
+ Rs = 0.03
+ Gd = 0
.unpr
.ends
.endl
***********************************************************************************
* Generic wire and trace total length set at 7.0mm     
***********************************************************************************   
.lib pkglib_E144
.subckt PKG_E144 pkg_die pkg_board
.prot
Wpkg      N=1  L=0.007  RLGCMODEL=pkg_model  pkg_die 0 pkg_board 0
.model pkg_model  w modeltype=rlgc, n=1 
+ Lo = 0.000000693
+ Co = 0.0000000000882
+ Ro = 55.0
+ Go = 0
+ Rs = 0.03
+ Gd = 0
.unpr
.ends
.endl
***********************************************************************************
* Generic wire and trace total length set at 7.0mm     
***********************************************************************************   
.lib pkglib_P240
.subckt PKG_P240 pkg_die pkg_board
.prot
Wpkg      N=1  L=0.007  RLGCMODEL=pkg_model  pkg_die 0 pkg_board 0
.model pkg_model  w modeltype=rlgc, n=1 
+ Lo = 0.000000693
+ Co = 0.0000000000882
+ Ro = 55.0
+ Go = 0
+ Rs = 0.03
+ Gd = 0
.unpr
.ends
.endl
***********************************************************************************
* Generic wire and trace total length set at 7.0mm     
***********************************************************************************   
.lib pkglib_M164
.subckt PKG_M164 pkg_die pkg_board
.prot
Wpkg      N=1  L=0.007  RLGCMODEL=pkg_model  pkg_die 0 pkg_board 0
.model pkg_model  w modeltype=rlgc, n=1 
+ Lo = 0.000000693
+ Co = 0.0000000000882
+ Ro = 55.0
+ Go = 0
+ Rs = 0.03
+ Gd = 0
.unpr
.ends
.endl