INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sanjai Kumar Agrawal/Desktop/SEM 4/CS223/VHDL/project_7/project_7.srcs/sources_1/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sanjai Kumar Agrawal/Desktop/SEM 4/CS223/VHDL/project_7/project_7.srcs/sim_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench
