
*** Running vivado
    with args -log seg7decimal.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source seg7decimal.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source seg7decimal.tcl -notrace
Command: synth_design -top seg7decimal -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25871 
WARNING: [Synth 8-2292] literal value truncated to fit in 7 bits [/home/2017csb1062/Downloads/Puzzle-Gadget-FPGA-master/try_3/try_3.srcs/sources_1/new/main2.v:218]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1268.180 ; gain = 85.238 ; free physical = 4197 ; free virtual = 22898
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'seg7decimal' [/home/2017csb1062/Downloads/Puzzle-Gadget-FPGA-master/try_3/try_3.srcs/sources_1/new/main2.v:22]
INFO: [Synth 8-6157] synthesizing module 'randomGen' [/home/2017csb1062/Downloads/Puzzle-Gadget-FPGA-master/try_3/try_3.srcs/sources_1/new/randomGen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'randomGen' (1#1) [/home/2017csb1062/Downloads/Puzzle-Gadget-FPGA-master/try_3/try_3.srcs/sources_1/new/randomGen.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/2017csb1062/Downloads/Puzzle-Gadget-FPGA-master/try_3/try_3.srcs/sources_1/new/main2.v:67]
INFO: [Synth 8-155] case statement is not full and has no default [/home/2017csb1062/Downloads/Puzzle-Gadget-FPGA-master/try_3/try_3.srcs/sources_1/new/main2.v:95]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [/home/2017csb1062/Downloads/Puzzle-Gadget-FPGA-master/try_3/try_3.srcs/sources_1/new/main2.v:202]
WARNING: [Synth 8-3848] Net aen in module/entity seg7decimal does not have driver. [/home/2017csb1062/Downloads/Puzzle-Gadget-FPGA-master/try_3/try_3.srcs/sources_1/new/main2.v:41]
WARNING: [Synth 8-3848] Net dp in module/entity seg7decimal does not have driver. [/home/2017csb1062/Downloads/Puzzle-Gadget-FPGA-master/try_3/try_3.srcs/sources_1/new/main2.v:29]
INFO: [Synth 8-6155] done synthesizing module 'seg7decimal' (2#1) [/home/2017csb1062/Downloads/Puzzle-Gadget-FPGA-master/try_3/try_3.srcs/sources_1/new/main2.v:22]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port dp
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[15]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[14]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[13]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[12]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[11]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[10]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[9]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[8]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[7]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[6]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[5]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[4]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1297.430 ; gain = 114.488 ; free physical = 4214 ; free virtual = 22916
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1297.430 ; gain = 114.488 ; free physical = 4215 ; free virtual = 22917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1297.430 ; gain = 114.488 ; free physical = 4215 ; free virtual = 22917
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/2017csb1062/Downloads/Puzzle-Gadget-FPGA-master/try_3/try_3.srcs/constrs_1/new/myxdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnu'. [/home/2017csb1062/Downloads/Puzzle-Gadget-FPGA-master/try_3/try_3.srcs/constrs_1/new/myxdc.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/2017csb1062/Downloads/Puzzle-Gadget-FPGA-master/try_3/try_3.srcs/constrs_1/new/myxdc.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnu'. [/home/2017csb1062/Downloads/Puzzle-Gadget-FPGA-master/try_3/try_3.srcs/constrs_1/new/myxdc.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/2017csb1062/Downloads/Puzzle-Gadget-FPGA-master/try_3/try_3.srcs/constrs_1/new/myxdc.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnr'. [/home/2017csb1062/Downloads/Puzzle-Gadget-FPGA-master/try_3/try_3.srcs/constrs_1/new/myxdc.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/2017csb1062/Downloads/Puzzle-Gadget-FPGA-master/try_3/try_3.srcs/constrs_1/new/myxdc.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnr'. [/home/2017csb1062/Downloads/Puzzle-Gadget-FPGA-master/try_3/try_3.srcs/constrs_1/new/myxdc.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/2017csb1062/Downloads/Puzzle-Gadget-FPGA-master/try_3/try_3.srcs/constrs_1/new/myxdc.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnd'. [/home/2017csb1062/Downloads/Puzzle-Gadget-FPGA-master/try_3/try_3.srcs/constrs_1/new/myxdc.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/2017csb1062/Downloads/Puzzle-Gadget-FPGA-master/try_3/try_3.srcs/constrs_1/new/myxdc.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnd'. [/home/2017csb1062/Downloads/Puzzle-Gadget-FPGA-master/try_3/try_3.srcs/constrs_1/new/myxdc.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/2017csb1062/Downloads/Puzzle-Gadget-FPGA-master/try_3/try_3.srcs/constrs_1/new/myxdc.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/2017csb1062/Downloads/Puzzle-Gadget-FPGA-master/try_3/try_3.srcs/constrs_1/new/myxdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/2017csb1062/Downloads/Puzzle-Gadget-FPGA-master/try_3/try_3.srcs/constrs_1/new/myxdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/seg7decimal_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/seg7decimal_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1653.797 ; gain = 0.000 ; free physical = 3965 ; free virtual = 22667
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1653.797 ; gain = 470.855 ; free physical = 4042 ; free virtual = 22744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1653.797 ; gain = 470.855 ; free physical = 4042 ; free virtual = 22744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1653.797 ; gain = 470.855 ; free physical = 4044 ; free virtual = 22746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1653.797 ; gain = 470.855 ; free physical = 4035 ; free virtual = 22737
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 12    
	  10 Input     12 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module seg7decimal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 12    
	  10 Input     12 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module randomGen 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design seg7decimal has unconnected port dp
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[15]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[14]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[13]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[12]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[11]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[10]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[9]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[8]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[7]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[6]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[5]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[4]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[3]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\btnonce_reg[1] )
WARNING: [Synth 8-3332] Sequential element (btnonce_reg[1]) is unused and will be removed from module seg7decimal.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1653.797 ; gain = 470.855 ; free physical = 4018 ; free virtual = 22721
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1653.797 ; gain = 470.855 ; free physical = 3895 ; free virtual = 22599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1653.797 ; gain = 470.855 ; free physical = 3891 ; free virtual = 22595
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1653.797 ; gain = 470.855 ; free physical = 3891 ; free virtual = 22594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1653.797 ; gain = 470.855 ; free physical = 3891 ; free virtual = 22594
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1653.797 ; gain = 470.855 ; free physical = 3891 ; free virtual = 22594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1653.797 ; gain = 470.855 ; free physical = 3891 ; free virtual = 22594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1653.797 ; gain = 470.855 ; free physical = 3891 ; free virtual = 22594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1653.797 ; gain = 470.855 ; free physical = 3891 ; free virtual = 22594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1653.797 ; gain = 470.855 ; free physical = 3891 ; free virtual = 22594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT1   |     1|
|4     |LUT2   |    13|
|5     |LUT3   |     7|
|6     |LUT4   |    25|
|7     |LUT5   |    26|
|8     |LUT6   |    41|
|9     |FDCE   |    20|
|10    |FDRE   |    54|
|11    |IBUF   |     6|
|12    |OBUF   |    11|
|13    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |   216|
|2     |  A      |randomGen |    76|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1653.797 ; gain = 470.855 ; free physical = 3891 ; free virtual = 22594
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1653.797 ; gain = 114.488 ; free physical = 3944 ; free virtual = 22648
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1653.797 ; gain = 470.855 ; free physical = 3944 ; free virtual = 22648
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 39 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1654.805 ; gain = 472.000 ; free physical = 3943 ; free virtual = 22647
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/2017csb1062/Downloads/Puzzle-Gadget-FPGA-master/try_3/try_3.runs/synth_1/seg7decimal.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file seg7decimal_utilization_synth.rpt -pb seg7decimal_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1678.816 ; gain = 0.000 ; free physical = 3943 ; free virtual = 22646
INFO: [Common 17-206] Exiting Vivado at Tue Nov 20 14:05:33 2018...
