{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581454438903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581454438906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 11 15:53:58 2020 " "Processing started: Tue Feb 11 15:53:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581454438906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454438906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454438906 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581454439328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab3_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab3_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab3_top-Energy_Monitor " "Found design unit 1: LogicalStep_Lab3_top-Energy_Monitor" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE124/Lab3/LogicalStep_Lab3_top.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454451232 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab3_top " "Found entity 1: LogicalStep_Lab3_top" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE124/Lab3/LogicalStep_Lab3_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454451232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454451232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab3/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454451232 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab3/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454451232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454451232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab3/SevenSegment.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454451242 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab3/SevenSegment.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454451242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454451242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compx1-compx1_logic " "Found design unit 1: compx1-compx1_logic" {  } { { "Compx1.vhd" "" { Text "N:/ECE124/Lab3/Compx1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454451242 ""} { "Info" "ISGN_ENTITY_NAME" "1 compx1 " "Found entity 1: compx1" {  } { { "Compx1.vhd" "" { Text "N:/ECE124/Lab3/Compx1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454451242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454451242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compx4-compx4_logic " "Found design unit 1: compx4-compx4_logic" {  } { { "Compx4.vhd" "" { Text "N:/ECE124/Lab3/Compx4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454451252 ""} { "Info" "ISGN_ENTITY_NAME" "1 compx4 " "Found entity 1: compx4" {  } { { "Compx4.vhd" "" { Text "N:/ECE124/Lab3/Compx4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454451252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454451252 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab3_top " "Elaborating entity \"LogicalStep_Lab3_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581454451312 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "seg7_data LogicalStep_Lab3_top.vhd(11) " "VHDL Signal Declaration warning at LogicalStep_Lab3_top.vhd(11): used implicit default value for signal \"seg7_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE124/Lab3/LogicalStep_Lab3_top.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1581454451322 "|LogicalStep_Lab3_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "seg7_char1 LogicalStep_Lab3_top.vhd(12) " "VHDL Signal Declaration warning at LogicalStep_Lab3_top.vhd(12): used implicit default value for signal \"seg7_char1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE124/Lab3/LogicalStep_Lab3_top.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1581454451322 "|LogicalStep_Lab3_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "seg7_char2 LogicalStep_Lab3_top.vhd(13) " "VHDL Signal Declaration warning at LogicalStep_Lab3_top.vhd(13): used implicit default value for signal \"seg7_char2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE124/Lab3/LogicalStep_Lab3_top.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1581454451322 "|LogicalStep_Lab3_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[7..3\] LogicalStep_Lab3_top.vhd(10) " "Using initial value X (don't care) for net \"leds\[7..3\]\" at LogicalStep_Lab3_top.vhd(10)" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE124/Lab3/LogicalStep_Lab3_top.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454451322 "|LogicalStep_Lab3_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compx4 compx4:INST1 " "Elaborating entity \"compx4\" for hierarchy \"compx4:INST1\"" {  } { { "LogicalStep_Lab3_top.vhd" "INST1" { Text "N:/ECE124/Lab3/LogicalStep_Lab3_top.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581454451322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compx1 compx4:INST1\|compx1:INST1 " "Elaborating entity \"compx1\" for hierarchy \"compx4:INST1\|compx1:INST1\"" {  } { { "Compx4.vhd" "INST1" { Text "N:/ECE124/Lab3/Compx4.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581454451362 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE124/Lab3/LogicalStep_Lab3_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581454451833 "|LogicalStep_Lab3_top|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE124/Lab3/LogicalStep_Lab3_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581454451833 "|LogicalStep_Lab3_top|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] GND " "Pin \"leds\[5\]\" is stuck at GND" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE124/Lab3/LogicalStep_Lab3_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581454451833 "|LogicalStep_Lab3_top|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE124/Lab3/LogicalStep_Lab3_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581454451833 "|LogicalStep_Lab3_top|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE124/Lab3/LogicalStep_Lab3_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581454451833 "|LogicalStep_Lab3_top|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[0\] GND " "Pin \"seg7_data\[0\]\" is stuck at GND" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE124/Lab3/LogicalStep_Lab3_top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581454451833 "|LogicalStep_Lab3_top|seg7_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[1\] GND " "Pin \"seg7_data\[1\]\" is stuck at GND" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE124/Lab3/LogicalStep_Lab3_top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581454451833 "|LogicalStep_Lab3_top|seg7_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[2\] GND " "Pin \"seg7_data\[2\]\" is stuck at GND" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE124/Lab3/LogicalStep_Lab3_top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581454451833 "|LogicalStep_Lab3_top|seg7_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[3\] GND " "Pin \"seg7_data\[3\]\" is stuck at GND" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE124/Lab3/LogicalStep_Lab3_top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581454451833 "|LogicalStep_Lab3_top|seg7_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[4\] GND " "Pin \"seg7_data\[4\]\" is stuck at GND" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE124/Lab3/LogicalStep_Lab3_top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581454451833 "|LogicalStep_Lab3_top|seg7_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[5\] GND " "Pin \"seg7_data\[5\]\" is stuck at GND" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE124/Lab3/LogicalStep_Lab3_top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581454451833 "|LogicalStep_Lab3_top|seg7_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[6\] GND " "Pin \"seg7_data\[6\]\" is stuck at GND" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE124/Lab3/LogicalStep_Lab3_top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581454451833 "|LogicalStep_Lab3_top|seg7_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_char1 GND " "Pin \"seg7_char1\" is stuck at GND" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE124/Lab3/LogicalStep_Lab3_top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581454451833 "|LogicalStep_Lab3_top|seg7_char1"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_char2 GND " "Pin \"seg7_char2\" is stuck at GND" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE124/Lab3/LogicalStep_Lab3_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581454451833 "|LogicalStep_Lab3_top|seg7_char2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1581454451833 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1581454451873 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581454452893 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581454452893 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clkin_50 " "No output dependent on input pin \"clkin_50\"" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE124/Lab3/LogicalStep_Lab3_top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581454453042 "|LogicalStep_Lab3_top|clkin_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[0\] " "No output dependent on input pin \"pb\[0\]\"" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE124/Lab3/LogicalStep_Lab3_top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581454453042 "|LogicalStep_Lab3_top|pb[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[1\] " "No output dependent on input pin \"pb\[1\]\"" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE124/Lab3/LogicalStep_Lab3_top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581454453042 "|LogicalStep_Lab3_top|pb[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[2\] " "No output dependent on input pin \"pb\[2\]\"" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE124/Lab3/LogicalStep_Lab3_top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581454453042 "|LogicalStep_Lab3_top|pb[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[3\] " "No output dependent on input pin \"pb\[3\]\"" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE124/Lab3/LogicalStep_Lab3_top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581454453042 "|LogicalStep_Lab3_top|pb[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1581454453042 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581454453052 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581454453052 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1581454453052 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581454453052 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4986 " "Peak virtual memory: 4986 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581454453212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 11 15:54:13 2020 " "Processing ended: Tue Feb 11 15:54:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581454453212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581454453212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581454453212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454453212 ""}
