ISim log file
Running: E:\Xilinx_XIE\Project_final\Main_Test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb E:/Xilinx_XIE/Project_final/Main_Test_isim_beh.wdb 
ISim P.58f (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "E:/Xilinx_XIE/Project_final/Main.v" Line 23.  For instance uut/Multiply/, width 32 of formal port mult is not equal to width 16 of actual signal mult_out1.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
