//Verilog generated by VPR  from post-place-and-route implementation
module dsp_mul_unsigned_reg_inf_dsp19x2_post_route (
    input \clk ,
    input \reset ,
    input \A[0] ,
    input \A[1] ,
    input \A[2] ,
    input \A[3] ,
    input \A[4] ,
    input \A[5] ,
    input \A[6] ,
    input \A[7] ,
    input \A[8] ,
    input \A[9] ,
    input \A[10] ,
    input \A[11] ,
    input \A[12] ,
    input \A[13] ,
    input \A[14] ,
    input \A[15] ,
    input \A[16] ,
    input \A[17] ,
    input \A[18] ,
    input \A[19] ,
    input \B[0] ,
    input \B[1] ,
    input \B[2] ,
    input \B[3] ,
    input \B[4] ,
    input \B[5] ,
    input \B[6] ,
    input \B[7] ,
    input \B[8] ,
    input \B[9] ,
    input \B[10] ,
    input \B[11] ,
    input \B[12] ,
    input \B[13] ,
    input \B[14] ,
    input \B[15] ,
    input \B[16] ,
    input \B[17] ,
    output \P[0] ,
    output \P[1] ,
    output \P[2] ,
    output \P[3] ,
    output \P[4] ,
    output \P[5] ,
    output \P[6] ,
    output \P[7] ,
    output \P[8] ,
    output \P[9] ,
    output \P[10] ,
    output \P[11] ,
    output \P[12] ,
    output \P[13] ,
    output \P[14] ,
    output \P[15] ,
    output \P[16] ,
    output \P[17] ,
    output \P[18] ,
    output \P[32] ,
    output \P[33] ,
    output \P[34] ,
    output \P[35] ,
    output \P[36] ,
    output \P[37] ,
    output \P[19] ,
    output \P[20] ,
    output \P[21] ,
    output \P[22] ,
    output \P[23] ,
    output \P[24] ,
    output \P[25] ,
    output \P[26] ,
    output \P[27] ,
    output \P[28] ,
    output \P[29] ,
    output \P[30] ,
    output \P[31] 
);

    //Wires
    wire \clk_output_0_0 ;
    wire \reset_output_0_0 ;
    wire \A[0]_output_0_0 ;
    wire \A[1]_output_0_0 ;
    wire \A[2]_output_0_0 ;
    wire \A[3]_output_0_0 ;
    wire \A[4]_output_0_0 ;
    wire \A[5]_output_0_0 ;
    wire \A[6]_output_0_0 ;
    wire \A[7]_output_0_0 ;
    wire \A[8]_output_0_0 ;
    wire \A[9]_output_0_0 ;
    wire \A[10]_output_0_0 ;
    wire \A[11]_output_0_0 ;
    wire \A[12]_output_0_0 ;
    wire \A[13]_output_0_0 ;
    wire \A[14]_output_0_0 ;
    wire \A[15]_output_0_0 ;
    wire \A[16]_output_0_0 ;
    wire \A[17]_output_0_0 ;
    wire \A[18]_output_0_0 ;
    wire \A[19]_output_0_0 ;
    wire \B[0]_output_0_0 ;
    wire \B[1]_output_0_0 ;
    wire \B[2]_output_0_0 ;
    wire \B[3]_output_0_0 ;
    wire \B[4]_output_0_0 ;
    wire \B[5]_output_0_0 ;
    wire \B[6]_output_0_0 ;
    wire \B[7]_output_0_0 ;
    wire \B[8]_output_0_0 ;
    wire \B[9]_output_0_0 ;
    wire \B[10]_output_0_0 ;
    wire \B[11]_output_0_0 ;
    wire \B[12]_output_0_0 ;
    wire \B[13]_output_0_0 ;
    wire \B[14]_output_0_0 ;
    wire \B[15]_output_0_0 ;
    wire \B[16]_output_0_0 ;
    wire \B[17]_output_0_0 ;
    wire \dffre_P[0]_output_0_0 ;
    wire \dffre_P[1]_output_0_0 ;
    wire \dffre_P[2]_output_0_0 ;
    wire \dffre_P[3]_output_0_0 ;
    wire \dffre_P[4]_output_0_0 ;
    wire \dffre_P[5]_output_0_0 ;
    wire \dffre_P[6]_output_0_0 ;
    wire \dffre_P[7]_output_0_0 ;
    wire \dffre_P[8]_output_0_0 ;
    wire \dffre_P[9]_output_0_0 ;
    wire \dffre_P[10]_output_0_0 ;
    wire \dffre_P[11]_output_0_0 ;
    wire \dffre_P[12]_output_0_0 ;
    wire \dffre_P[13]_output_0_0 ;
    wire \dffre_P[14]_output_0_0 ;
    wire \dffre_P[15]_output_0_0 ;
    wire \dffre_P[16]_output_0_0 ;
    wire \dffre_P[17]_output_0_0 ;
    wire \dffre_P[18]_output_0_0 ;
    wire \lut_P[19]_output_0_0 ;
    wire \lut_P[20]_output_0_0 ;
    wire \lut_P[21]_output_0_0 ;
    wire \lut_P[22]_output_0_0 ;
    wire \lut_P[23]_output_0_0 ;
    wire \lut_P[24]_output_0_0 ;
    wire \lut_P[25]_output_0_0 ;
    wire \lut_P[26]_output_0_0 ;
    wire \lut_P[27]_output_0_0 ;
    wire \lut_P[28]_output_0_0 ;
    wire \lut_P[29]_output_0_0 ;
    wire \lut_P[30]_output_0_0 ;
    wire \lut_P[31]_output_0_0 ;
    wire \dffre_P[32]_output_0_0 ;
    wire \dffre_P[33]_output_0_0 ;
    wire \dffre_P[34]_output_0_0 ;
    wire \dffre_P[35]_output_0_0 ;
    wire \dffre_P[36]_output_0_0 ;
    wire \dffre_P[37]_output_0_0 ;
    wire \lut_$false_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_output_0_0 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_output_0_1 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_output_0_2 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_output_0_3 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_output_0_4 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_output_0_5 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_output_0_6 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_output_0_7 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_output_0_8 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_output_0_9 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_output_0_10 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_output_0_11 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_output_0_12 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_output_0_13 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_output_0_14 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_output_0_15 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_output_0_16 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_output_0_17 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_output_0_18 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_output_0_19 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_output_0_20 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_output_0_21 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_output_0_22 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_output_0_23 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_output_0_24 ;
    wire \lut_$abc$227$auto$rtlil.cc:2384:Not$22_output_0_0 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_clock_0_0 ;
    wire \dffre_P[35]_clock_0_0 ;
    wire \dffre_P[34]_clock_0_0 ;
    wire \dffre_P[33]_clock_0_0 ;
    wire \dffre_P[32]_clock_0_0 ;
    wire \dffre_P[18]_clock_0_0 ;
    wire \dffre_P[17]_clock_0_0 ;
    wire \dffre_P[16]_clock_0_0 ;
    wire \dffre_P[15]_clock_0_0 ;
    wire \dffre_P[14]_clock_0_0 ;
    wire \dffre_P[13]_clock_0_0 ;
    wire \dffre_P[12]_clock_0_0 ;
    wire \dffre_P[11]_clock_0_0 ;
    wire \dffre_P[36]_clock_0_0 ;
    wire \dffre_P[37]_clock_0_0 ;
    wire \dffre_P[0]_clock_0_0 ;
    wire \dffre_P[5]_clock_0_0 ;
    wire \dffre_P[6]_clock_0_0 ;
    wire \dffre_P[2]_clock_0_0 ;
    wire \dffre_P[3]_clock_0_0 ;
    wire \dffre_P[4]_clock_0_0 ;
    wire \dffre_P[9]_clock_0_0 ;
    wire \dffre_P[10]_clock_0_0 ;
    wire \dffre_P[1]_clock_0_0 ;
    wire \dffre_P[8]_clock_0_0 ;
    wire \dffre_P[7]_clock_0_0 ;
    wire \dffre_P[35]_input_1_0 ;
    wire \dffre_P[34]_input_1_0 ;
    wire \dffre_P[33]_input_1_0 ;
    wire \dffre_P[32]_input_1_0 ;
    wire \dffre_P[18]_input_1_0 ;
    wire \dffre_P[17]_input_1_0 ;
    wire \dffre_P[16]_input_1_0 ;
    wire \dffre_P[15]_input_1_0 ;
    wire \dffre_P[14]_input_1_0 ;
    wire \dffre_P[13]_input_1_0 ;
    wire \dffre_P[12]_input_1_0 ;
    wire \dffre_P[11]_input_1_0 ;
    wire \dffre_P[36]_input_1_0 ;
    wire \dffre_P[37]_input_1_0 ;
    wire \dffre_P[0]_input_1_0 ;
    wire \dffre_P[5]_input_1_0 ;
    wire \dffre_P[6]_input_1_0 ;
    wire \dffre_P[2]_input_1_0 ;
    wire \dffre_P[3]_input_1_0 ;
    wire \dffre_P[4]_input_1_0 ;
    wire \dffre_P[9]_input_1_0 ;
    wire \dffre_P[10]_input_1_0 ;
    wire \lut_$abc$227$auto$rtlil.cc:2384:Not$22_input_0_1 ;
    wire \dffre_P[1]_input_1_0 ;
    wire \dffre_P[8]_input_1_0 ;
    wire \dffre_P[7]_input_1_0 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_0_10 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_0_11 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_0_12 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_0_13 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_0_14 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_0_15 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_0_16 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_0_17 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_0_18 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_0_19 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_0_1 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_0_2 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_0_3 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_0_4 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_0_5 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_0_6 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_0_7 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_0_8 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_0_9 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_1_9 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_1_10 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_1_11 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_1_12 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_1_13 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_1_14 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_1_15 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_1_16 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_1_17 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_1_0 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_1_1 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_1_2 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_1_3 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_1_4 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_1_5 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_1_6 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_1_7 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_1_8 ;
    wire \P[0]_input_0_0 ;
    wire \P[1]_input_0_0 ;
    wire \P[2]_input_0_0 ;
    wire \P[3]_input_0_0 ;
    wire \P[4]_input_0_0 ;
    wire \P[5]_input_0_0 ;
    wire \P[6]_input_0_0 ;
    wire \P[7]_input_0_0 ;
    wire \P[8]_input_0_0 ;
    wire \P[9]_input_0_0 ;
    wire \P[10]_input_0_0 ;
    wire \P[11]_input_0_0 ;
    wire \P[12]_input_0_0 ;
    wire \P[13]_input_0_0 ;
    wire \P[14]_input_0_0 ;
    wire \P[15]_input_0_0 ;
    wire \P[16]_input_0_0 ;
    wire \P[17]_input_0_0 ;
    wire \P[18]_input_0_0 ;
    wire \P[19]_input_0_0 ;
    wire \P[20]_input_0_0 ;
    wire \P[21]_input_0_0 ;
    wire \P[22]_input_0_0 ;
    wire \P[23]_input_0_0 ;
    wire \P[24]_input_0_0 ;
    wire \P[25]_input_0_0 ;
    wire \P[26]_input_0_0 ;
    wire \P[27]_input_0_0 ;
    wire \P[28]_input_0_0 ;
    wire \P[29]_input_0_0 ;
    wire \P[30]_input_0_0 ;
    wire \P[31]_input_0_0 ;
    wire \P[32]_input_0_0 ;
    wire \P[33]_input_0_0 ;
    wire \P[34]_input_0_0 ;
    wire \P[35]_input_0_0 ;
    wire \P[36]_input_0_0 ;
    wire \P[37]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_4_0 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_4_1 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_4_2 ;
    wire \lut_P[19]_input_0_2 ;
    wire \lut_P[31]_input_0_2 ;
    wire \lut_P[29]_input_0_2 ;
    wire \lut_P[30]_input_0_2 ;
    wire \lut_P[25]_input_0_1 ;
    wire \lut_P[24]_input_0_1 ;
    wire \lut_P[26]_input_0_1 ;
    wire \lut_P[27]_input_0_1 ;
    wire \lut_P[20]_input_0_1 ;
    wire \lut_P[28]_input_0_1 ;
    wire \lut_P[23]_input_0_3 ;
    wire \lut_P[22]_input_0_3 ;
    wire \lut_P[21]_input_0_1 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_3_0 ;
    wire \dffre_P[35]_input_2_0 ;
    wire \dffre_P[34]_input_2_0 ;
    wire \dffre_P[33]_input_2_0 ;
    wire \dffre_P[32]_input_2_0 ;
    wire \dffre_P[18]_input_2_0 ;
    wire \dffre_P[17]_input_2_0 ;
    wire \dffre_P[16]_input_2_0 ;
    wire \dffre_P[15]_input_2_0 ;
    wire \dffre_P[14]_input_2_0 ;
    wire \dffre_P[13]_input_2_0 ;
    wire \dffre_P[12]_input_2_0 ;
    wire \dffre_P[11]_input_2_0 ;
    wire \dffre_P[36]_input_2_0 ;
    wire \dffre_P[37]_input_2_0 ;
    wire \dffre_P[0]_input_2_0 ;
    wire \dffre_P[5]_input_2_0 ;
    wire \dffre_P[6]_input_2_0 ;
    wire \dffre_P[2]_input_2_0 ;
    wire \dffre_P[3]_input_2_0 ;
    wire \dffre_P[4]_input_2_0 ;
    wire \dffre_P[9]_input_2_0 ;
    wire \dffre_P[10]_input_2_0 ;
    wire \dffre_P[1]_input_2_0 ;
    wire \dffre_P[8]_input_2_0 ;
    wire \dffre_P[7]_input_2_0 ;
    wire \dffre_P[0]_input_0_0 ;
    wire \dffre_P[1]_input_0_0 ;
    wire \dffre_P[2]_input_0_0 ;
    wire \dffre_P[3]_input_0_0 ;
    wire \dffre_P[4]_input_0_0 ;
    wire \dffre_P[5]_input_0_0 ;
    wire \dffre_P[6]_input_0_0 ;
    wire \dffre_P[7]_input_0_0 ;
    wire \dffre_P[8]_input_0_0 ;
    wire \dffre_P[9]_input_0_0 ;
    wire \dffre_P[10]_input_0_0 ;
    wire \dffre_P[11]_input_0_0 ;
    wire \dffre_P[12]_input_0_0 ;
    wire \dffre_P[13]_input_0_0 ;
    wire \dffre_P[14]_input_0_0 ;
    wire \dffre_P[15]_input_0_0 ;
    wire \dffre_P[16]_input_0_0 ;
    wire \dffre_P[17]_input_0_0 ;
    wire \dffre_P[18]_input_0_0 ;
    wire \dffre_P[32]_input_0_0 ;
    wire \dffre_P[33]_input_0_0 ;
    wire \dffre_P[34]_input_0_0 ;
    wire \dffre_P[35]_input_0_0 ;
    wire \dffre_P[36]_input_0_0 ;
    wire \dffre_P[37]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_mul2[1]_input_5_0 ;

    //IO assignments
    assign \P[0]  = \P[0]_input_0_0 ;
    assign \P[1]  = \P[1]_input_0_0 ;
    assign \P[2]  = \P[2]_input_0_0 ;
    assign \P[3]  = \P[3]_input_0_0 ;
    assign \P[4]  = \P[4]_input_0_0 ;
    assign \P[5]  = \P[5]_input_0_0 ;
    assign \P[6]  = \P[6]_input_0_0 ;
    assign \P[7]  = \P[7]_input_0_0 ;
    assign \P[8]  = \P[8]_input_0_0 ;
    assign \P[9]  = \P[9]_input_0_0 ;
    assign \P[10]  = \P[10]_input_0_0 ;
    assign \P[11]  = \P[11]_input_0_0 ;
    assign \P[12]  = \P[12]_input_0_0 ;
    assign \P[13]  = \P[13]_input_0_0 ;
    assign \P[14]  = \P[14]_input_0_0 ;
    assign \P[15]  = \P[15]_input_0_0 ;
    assign \P[16]  = \P[16]_input_0_0 ;
    assign \P[17]  = \P[17]_input_0_0 ;
    assign \P[18]  = \P[18]_input_0_0 ;
    assign \P[32]  = \P[32]_input_0_0 ;
    assign \P[33]  = \P[33]_input_0_0 ;
    assign \P[34]  = \P[34]_input_0_0 ;
    assign \P[35]  = \P[35]_input_0_0 ;
    assign \P[36]  = \P[36]_input_0_0 ;
    assign \P[37]  = \P[37]_input_0_0 ;
    assign \P[19]  = \P[19]_input_0_0 ;
    assign \P[20]  = \P[20]_input_0_0 ;
    assign \P[21]  = \P[21]_input_0_0 ;
    assign \P[22]  = \P[22]_input_0_0 ;
    assign \P[23]  = \P[23]_input_0_0 ;
    assign \P[24]  = \P[24]_input_0_0 ;
    assign \P[25]  = \P[25]_input_0_0 ;
    assign \P[26]  = \P[26]_input_0_0 ;
    assign \P[27]  = \P[27]_input_0_0 ;
    assign \P[28]  = \P[28]_input_0_0 ;
    assign \P[29]  = \P[29]_input_0_0 ;
    assign \P[30]  = \P[30]_input_0_0 ;
    assign \P[31]  = \P[31]_input_0_0 ;
    assign \clk_output_0_0  = \clk ;
    assign \reset_output_0_0  = \reset ;
    assign \A[0]_output_0_0  = \A[0] ;
    assign \A[1]_output_0_0  = \A[1] ;
    assign \A[2]_output_0_0  = \A[2] ;
    assign \A[3]_output_0_0  = \A[3] ;
    assign \A[4]_output_0_0  = \A[4] ;
    assign \A[5]_output_0_0  = \A[5] ;
    assign \A[6]_output_0_0  = \A[6] ;
    assign \A[7]_output_0_0  = \A[7] ;
    assign \A[8]_output_0_0  = \A[8] ;
    assign \A[9]_output_0_0  = \A[9] ;
    assign \A[10]_output_0_0  = \A[10] ;
    assign \A[11]_output_0_0  = \A[11] ;
    assign \A[12]_output_0_0  = \A[12] ;
    assign \A[13]_output_0_0  = \A[13] ;
    assign \A[14]_output_0_0  = \A[14] ;
    assign \A[15]_output_0_0  = \A[15] ;
    assign \A[16]_output_0_0  = \A[16] ;
    assign \A[17]_output_0_0  = \A[17] ;
    assign \A[18]_output_0_0  = \A[18] ;
    assign \A[19]_output_0_0  = \A[19] ;
    assign \B[0]_output_0_0  = \B[0] ;
    assign \B[1]_output_0_0  = \B[1] ;
    assign \B[2]_output_0_0  = \B[2] ;
    assign \B[3]_output_0_0  = \B[3] ;
    assign \B[4]_output_0_0  = \B[4] ;
    assign \B[5]_output_0_0  = \B[5] ;
    assign \B[6]_output_0_0  = \B[6] ;
    assign \B[7]_output_0_0  = \B[7] ;
    assign \B[8]_output_0_0  = \B[8] ;
    assign \B[9]_output_0_0  = \B[9] ;
    assign \B[10]_output_0_0  = \B[10] ;
    assign \B[11]_output_0_0  = \B[11] ;
    assign \B[12]_output_0_0  = \B[12] ;
    assign \B[13]_output_0_0  = \B[13] ;
    assign \B[14]_output_0_0  = \B[14] ;
    assign \B[15]_output_0_0  = \B[15] ;
    assign \B[16]_output_0_0  = \B[16] ;
    assign \B[17]_output_0_0  = \B[17] ;

    //Interconnect
    fpga_interconnect \routing_segment_clk_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[35]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[35]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[34]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[34]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[33]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[33]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[32]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[32]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[18]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[18]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[17]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[17]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[16]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[16]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[15]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[15]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[14]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[13]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[12]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[11]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[36]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[36]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[37]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[37]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[5]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[6]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[2]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[3]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[4]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[9]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[10]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[1]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[8]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[7]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_dffre_P[35]_input_1_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\dffre_P[35]_input_1_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_dffre_P[34]_input_1_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\dffre_P[34]_input_1_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_dffre_P[33]_input_1_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\dffre_P[33]_input_1_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_dffre_P[32]_input_1_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\dffre_P[32]_input_1_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_dffre_P[18]_input_1_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\dffre_P[18]_input_1_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_dffre_P[17]_input_1_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\dffre_P[17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_dffre_P[16]_input_1_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\dffre_P[16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_dffre_P[15]_input_1_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\dffre_P[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_dffre_P[14]_input_1_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\dffre_P[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_dffre_P[13]_input_1_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\dffre_P[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_dffre_P[12]_input_1_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\dffre_P[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_dffre_P[11]_input_1_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\dffre_P[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_dffre_P[36]_input_1_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\dffre_P[36]_input_1_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_dffre_P[37]_input_1_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\dffre_P[37]_input_1_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_dffre_P[0]_input_1_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\dffre_P[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_dffre_P[5]_input_1_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\dffre_P[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_dffre_P[6]_input_1_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\dffre_P[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_dffre_P[2]_input_1_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\dffre_P[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_dffre_P[3]_input_1_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\dffre_P[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_dffre_P[4]_input_1_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\dffre_P[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_dffre_P[9]_input_1_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\dffre_P[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_dffre_P[10]_input_1_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\dffre_P[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$227$auto$rtlil.cc:2384:Not$22_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$227$auto$rtlil.cc:2384:Not$22_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_dffre_P[1]_input_1_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\dffre_P[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_dffre_P[8]_input_1_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\dffre_P[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_dffre_P[7]_input_1_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\dffre_P[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_A[0]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_10  (
        .datain(\A[0]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_0_10 )
    );

    fpga_interconnect \routing_segment_A[1]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_11  (
        .datain(\A[1]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_0_11 )
    );

    fpga_interconnect \routing_segment_A[2]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_12  (
        .datain(\A[2]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_0_12 )
    );

    fpga_interconnect \routing_segment_A[3]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_13  (
        .datain(\A[3]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_0_13 )
    );

    fpga_interconnect \routing_segment_A[4]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_14  (
        .datain(\A[4]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_0_14 )
    );

    fpga_interconnect \routing_segment_A[5]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_15  (
        .datain(\A[5]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_0_15 )
    );

    fpga_interconnect \routing_segment_A[6]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_16  (
        .datain(\A[6]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_0_16 )
    );

    fpga_interconnect \routing_segment_A[7]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_17  (
        .datain(\A[7]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_0_17 )
    );

    fpga_interconnect \routing_segment_A[8]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_18  (
        .datain(\A[8]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_0_18 )
    );

    fpga_interconnect \routing_segment_A[9]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_19  (
        .datain(\A[9]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_0_19 )
    );

    fpga_interconnect \routing_segment_A[10]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_0  (
        .datain(\A[10]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_A[11]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_1  (
        .datain(\A[11]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_0_1 )
    );

    fpga_interconnect \routing_segment_A[12]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_2  (
        .datain(\A[12]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_0_2 )
    );

    fpga_interconnect \routing_segment_A[13]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_3  (
        .datain(\A[13]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_0_3 )
    );

    fpga_interconnect \routing_segment_A[14]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_4  (
        .datain(\A[14]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_0_4 )
    );

    fpga_interconnect \routing_segment_A[15]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_5  (
        .datain(\A[15]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_0_5 )
    );

    fpga_interconnect \routing_segment_A[16]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_6  (
        .datain(\A[16]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_0_6 )
    );

    fpga_interconnect \routing_segment_A[17]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_7  (
        .datain(\A[17]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_0_7 )
    );

    fpga_interconnect \routing_segment_A[18]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_8  (
        .datain(\A[18]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_0_8 )
    );

    fpga_interconnect \routing_segment_A[19]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_9  (
        .datain(\A[19]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_0_9 )
    );

    fpga_interconnect \routing_segment_B[0]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_1_9  (
        .datain(\B[0]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_1_9 )
    );

    fpga_interconnect \routing_segment_B[1]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_1_10  (
        .datain(\B[1]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_1_10 )
    );

    fpga_interconnect \routing_segment_B[2]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_1_11  (
        .datain(\B[2]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_1_11 )
    );

    fpga_interconnect \routing_segment_B[3]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_1_12  (
        .datain(\B[3]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_1_12 )
    );

    fpga_interconnect \routing_segment_B[4]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_1_13  (
        .datain(\B[4]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_1_13 )
    );

    fpga_interconnect \routing_segment_B[5]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_1_14  (
        .datain(\B[5]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_1_14 )
    );

    fpga_interconnect \routing_segment_B[6]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_1_15  (
        .datain(\B[6]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_1_15 )
    );

    fpga_interconnect \routing_segment_B[7]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_1_16  (
        .datain(\B[7]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_1_16 )
    );

    fpga_interconnect \routing_segment_B[8]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_1_17  (
        .datain(\B[8]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_1_17 )
    );

    fpga_interconnect \routing_segment_B[9]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_1_0  (
        .datain(\B[9]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_B[10]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_1_1  (
        .datain(\B[10]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_1_1 )
    );

    fpga_interconnect \routing_segment_B[11]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_1_2  (
        .datain(\B[11]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_1_2 )
    );

    fpga_interconnect \routing_segment_B[12]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_1_3  (
        .datain(\B[12]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_1_3 )
    );

    fpga_interconnect \routing_segment_B[13]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_1_4  (
        .datain(\B[13]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_1_4 )
    );

    fpga_interconnect \routing_segment_B[14]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_1_5  (
        .datain(\B[14]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_1_5 )
    );

    fpga_interconnect \routing_segment_B[15]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_1_6  (
        .datain(\B[15]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_1_6 )
    );

    fpga_interconnect \routing_segment_B[16]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_1_7  (
        .datain(\B[16]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_1_7 )
    );

    fpga_interconnect \routing_segment_B[17]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_1_8  (
        .datain(\B[17]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_1_8 )
    );

    fpga_interconnect \routing_segment_dffre_P[0]_output_0_0_to_P[0]_input_0_0  (
        .datain(\dffre_P[0]_output_0_0 ),
        .dataout(\P[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[1]_output_0_0_to_P[1]_input_0_0  (
        .datain(\dffre_P[1]_output_0_0 ),
        .dataout(\P[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[2]_output_0_0_to_P[2]_input_0_0  (
        .datain(\dffre_P[2]_output_0_0 ),
        .dataout(\P[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[3]_output_0_0_to_P[3]_input_0_0  (
        .datain(\dffre_P[3]_output_0_0 ),
        .dataout(\P[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[4]_output_0_0_to_P[4]_input_0_0  (
        .datain(\dffre_P[4]_output_0_0 ),
        .dataout(\P[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[5]_output_0_0_to_P[5]_input_0_0  (
        .datain(\dffre_P[5]_output_0_0 ),
        .dataout(\P[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[6]_output_0_0_to_P[6]_input_0_0  (
        .datain(\dffre_P[6]_output_0_0 ),
        .dataout(\P[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[7]_output_0_0_to_P[7]_input_0_0  (
        .datain(\dffre_P[7]_output_0_0 ),
        .dataout(\P[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[8]_output_0_0_to_P[8]_input_0_0  (
        .datain(\dffre_P[8]_output_0_0 ),
        .dataout(\P[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[9]_output_0_0_to_P[9]_input_0_0  (
        .datain(\dffre_P[9]_output_0_0 ),
        .dataout(\P[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[10]_output_0_0_to_P[10]_input_0_0  (
        .datain(\dffre_P[10]_output_0_0 ),
        .dataout(\P[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[11]_output_0_0_to_P[11]_input_0_0  (
        .datain(\dffre_P[11]_output_0_0 ),
        .dataout(\P[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[12]_output_0_0_to_P[12]_input_0_0  (
        .datain(\dffre_P[12]_output_0_0 ),
        .dataout(\P[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[13]_output_0_0_to_P[13]_input_0_0  (
        .datain(\dffre_P[13]_output_0_0 ),
        .dataout(\P[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[14]_output_0_0_to_P[14]_input_0_0  (
        .datain(\dffre_P[14]_output_0_0 ),
        .dataout(\P[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[15]_output_0_0_to_P[15]_input_0_0  (
        .datain(\dffre_P[15]_output_0_0 ),
        .dataout(\P[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[16]_output_0_0_to_P[16]_input_0_0  (
        .datain(\dffre_P[16]_output_0_0 ),
        .dataout(\P[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[17]_output_0_0_to_P[17]_input_0_0  (
        .datain(\dffre_P[17]_output_0_0 ),
        .dataout(\P[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[18]_output_0_0_to_P[18]_input_0_0  (
        .datain(\dffre_P[18]_output_0_0 ),
        .dataout(\P[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_P[19]_output_0_0_to_P[19]_input_0_0  (
        .datain(\lut_P[19]_output_0_0 ),
        .dataout(\P[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_P[20]_output_0_0_to_P[20]_input_0_0  (
        .datain(\lut_P[20]_output_0_0 ),
        .dataout(\P[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_P[21]_output_0_0_to_P[21]_input_0_0  (
        .datain(\lut_P[21]_output_0_0 ),
        .dataout(\P[21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_P[22]_output_0_0_to_P[22]_input_0_0  (
        .datain(\lut_P[22]_output_0_0 ),
        .dataout(\P[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_P[23]_output_0_0_to_P[23]_input_0_0  (
        .datain(\lut_P[23]_output_0_0 ),
        .dataout(\P[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_P[24]_output_0_0_to_P[24]_input_0_0  (
        .datain(\lut_P[24]_output_0_0 ),
        .dataout(\P[24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_P[25]_output_0_0_to_P[25]_input_0_0  (
        .datain(\lut_P[25]_output_0_0 ),
        .dataout(\P[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_P[26]_output_0_0_to_P[26]_input_0_0  (
        .datain(\lut_P[26]_output_0_0 ),
        .dataout(\P[26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_P[27]_output_0_0_to_P[27]_input_0_0  (
        .datain(\lut_P[27]_output_0_0 ),
        .dataout(\P[27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_P[28]_output_0_0_to_P[28]_input_0_0  (
        .datain(\lut_P[28]_output_0_0 ),
        .dataout(\P[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_P[29]_output_0_0_to_P[29]_input_0_0  (
        .datain(\lut_P[29]_output_0_0 ),
        .dataout(\P[29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_P[30]_output_0_0_to_P[30]_input_0_0  (
        .datain(\lut_P[30]_output_0_0 ),
        .dataout(\P[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_P[31]_output_0_0_to_P[31]_input_0_0  (
        .datain(\lut_P[31]_output_0_0 ),
        .dataout(\P[31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[32]_output_0_0_to_P[32]_input_0_0  (
        .datain(\dffre_P[32]_output_0_0 ),
        .dataout(\P[32]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[33]_output_0_0_to_P[33]_input_0_0  (
        .datain(\dffre_P[33]_output_0_0 ),
        .dataout(\P[33]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[34]_output_0_0_to_P[34]_input_0_0  (
        .datain(\dffre_P[34]_output_0_0 ),
        .dataout(\P[34]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[35]_output_0_0_to_P[35]_input_0_0  (
        .datain(\dffre_P[35]_output_0_0 ),
        .dataout(\P[35]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[36]_output_0_0_to_P[36]_input_0_0  (
        .datain(\dffre_P[36]_output_0_0 ),
        .dataout(\P[36]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[37]_output_0_0_to_P[37]_input_0_0  (
        .datain(\dffre_P[37]_output_0_0 ),
        .dataout(\P[37]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_4_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_4_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_4_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_4_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_4_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_4_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_P[19]_input_0_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_P[19]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_P[31]_input_0_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_P[31]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_P[29]_input_0_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_P[29]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_P[30]_input_0_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_P[30]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_P[25]_input_0_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_P[25]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_P[24]_input_0_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_P[24]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_P[26]_input_0_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_P[26]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_P[27]_input_0_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_P[27]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_P[20]_input_0_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_P[20]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_P[28]_input_0_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_P[28]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_P[23]_input_0_3  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_P[23]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_P[22]_input_0_3  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_P[22]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_P[21]_input_0_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_P[21]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[35]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[35]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[34]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[34]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[33]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[33]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[32]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[32]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[18]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[18]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[17]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[16]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[15]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[14]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[13]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[12]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[11]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[36]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[36]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[37]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[37]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[9]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[10]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[8]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_0_to_dffre_P[0]_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_mul2[1]_output_0_0 ),
        .dataout(\dffre_P[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_1_to_dffre_P[1]_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_mul2[1]_output_0_1 ),
        .dataout(\dffre_P[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_2_to_dffre_P[2]_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_mul2[1]_output_0_2 ),
        .dataout(\dffre_P[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_3_to_dffre_P[3]_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_mul2[1]_output_0_3 ),
        .dataout(\dffre_P[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_4_to_dffre_P[4]_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_mul2[1]_output_0_4 ),
        .dataout(\dffre_P[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_5_to_dffre_P[5]_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_mul2[1]_output_0_5 ),
        .dataout(\dffre_P[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_6_to_dffre_P[6]_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_mul2[1]_output_0_6 ),
        .dataout(\dffre_P[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_7_to_dffre_P[7]_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_mul2[1]_output_0_7 ),
        .dataout(\dffre_P[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_8_to_dffre_P[8]_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_mul2[1]_output_0_8 ),
        .dataout(\dffre_P[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_9_to_dffre_P[9]_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_mul2[1]_output_0_9 ),
        .dataout(\dffre_P[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_10_to_dffre_P[10]_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_mul2[1]_output_0_10 ),
        .dataout(\dffre_P[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_11_to_dffre_P[11]_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_mul2[1]_output_0_11 ),
        .dataout(\dffre_P[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_12_to_dffre_P[12]_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_mul2[1]_output_0_12 ),
        .dataout(\dffre_P[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_13_to_dffre_P[13]_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_mul2[1]_output_0_13 ),
        .dataout(\dffre_P[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_14_to_dffre_P[14]_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_mul2[1]_output_0_14 ),
        .dataout(\dffre_P[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_15_to_dffre_P[15]_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_mul2[1]_output_0_15 ),
        .dataout(\dffre_P[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_16_to_dffre_P[16]_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_mul2[1]_output_0_16 ),
        .dataout(\dffre_P[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_17_to_dffre_P[17]_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_mul2[1]_output_0_17 ),
        .dataout(\dffre_P[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_18_to_dffre_P[18]_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_mul2[1]_output_0_18 ),
        .dataout(\dffre_P[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_19_to_dffre_P[32]_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_mul2[1]_output_0_19 ),
        .dataout(\dffre_P[32]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_20_to_dffre_P[33]_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_mul2[1]_output_0_20 ),
        .dataout(\dffre_P[33]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_21_to_dffre_P[34]_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_mul2[1]_output_0_21 ),
        .dataout(\dffre_P[34]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_22_to_dffre_P[35]_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_mul2[1]_output_0_22 ),
        .dataout(\dffre_P[35]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_23_to_dffre_P[36]_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_mul2[1]_output_0_23 ),
        .dataout(\dffre_P[36]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_24_to_dffre_P[37]_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_mul2[1]_output_0_24 ),
        .dataout(\dffre_P[37]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$227$auto$rtlil.cc:2384:Not$22_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_5_0  (
        .datain(\lut_$abc$227$auto$rtlil.cc:2384:Not$22_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_mul2[1]_input_5_0 )
    );


    //Unconnected wires
    wire \__vpr__unconn0 ;
    wire \__vpr__unconn1 ;
    wire \__vpr__unconn2 ;
    wire \__vpr__unconn3 ;
    wire \__vpr__unconn4 ;
    wire \__vpr__unconn5 ;
    wire \__vpr__unconn6 ;
    wire \__vpr__unconn7 ;
    wire \__vpr__unconn8 ;
    wire \__vpr__unconn9 ;
    wire \__vpr__unconn10 ;
    wire \__vpr__unconn11 ;
    wire \__vpr__unconn12 ;

    //Cell instances
    DSP38 #(
        .DSP_MODE("MULTIPLY"),
        .OUTPUT_REG_EN("FALSE"),
        .INPUT_REG_EN("TRUE"),
        .COEFF_0(20'b00000000000000000000),
        .COEFF_1(20'b00000000000000000000),
        .COEFF_2(20'b00000000000000000000),
        .COEFF_3(20'b00000000000000000000)
    ) \RS_DSP_MULT_REGIN_mul2[1]  (
        .A({ 
            \RS_DSP_MULT_REGIN_mul2[1]_input_0_19 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_0_18 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_0_17 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_0_16 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_0_15 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_0_14 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_0_13 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_0_12 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_0_11 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_0_10 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_0_9 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_0_8 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_0_7 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_0_6 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_0_5 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_0_4 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_0_3 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_0_2 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_0_1 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_0_0 
         }),
        .B({ 
            \RS_DSP_MULT_REGIN_mul2[1]_input_1_17 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_1_16 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_1_15 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_1_14 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_1_13 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_1_12 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_1_11 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_1_10 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_1_9 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_1_8 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_1_7 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_1_6 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_1_5 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_1_4 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_1_3 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_1_2 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_1_1 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_1_0 
         }),
        .CLK(\RS_DSP_MULT_REGIN_mul2[1]_clock_0_0 ), 
        .FEEDBACK({ 
            \RS_DSP_MULT_REGIN_mul2[1]_input_4_2 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_4_1 ,
            \RS_DSP_MULT_REGIN_mul2[1]_input_4_0 
         }),
        .RESET(\RS_DSP_MULT_REGIN_mul2[1]_input_5_0 ),
        .UNSIGNED_A(\RS_DSP_MULT_REGIN_mul2[1]_input_2_0 ), 
        .UNSIGNED_B(\RS_DSP_MULT_REGIN_mul2[1]_input_3_0 ), 
        .Z({ 
            __vpr__unconn0,
            __vpr__unconn1,
            __vpr__unconn2,
            __vpr__unconn3,
            __vpr__unconn4,
            __vpr__unconn5,
            __vpr__unconn6,
            __vpr__unconn7,
            __vpr__unconn8,
            __vpr__unconn9,
            __vpr__unconn10,
            __vpr__unconn11,
            __vpr__unconn12,
            \RS_DSP_MULT_REGIN_mul2[1]_output_0_24 ,
            \RS_DSP_MULT_REGIN_mul2[1]_output_0_23 ,
            \RS_DSP_MULT_REGIN_mul2[1]_output_0_22 ,
            \RS_DSP_MULT_REGIN_mul2[1]_output_0_21 ,
            \RS_DSP_MULT_REGIN_mul2[1]_output_0_20 ,
            \RS_DSP_MULT_REGIN_mul2[1]_output_0_19 ,
            \RS_DSP_MULT_REGIN_mul2[1]_output_0_18 ,
            \RS_DSP_MULT_REGIN_mul2[1]_output_0_17 ,
            \RS_DSP_MULT_REGIN_mul2[1]_output_0_16 ,
            \RS_DSP_MULT_REGIN_mul2[1]_output_0_15 ,
            \RS_DSP_MULT_REGIN_mul2[1]_output_0_14 ,
            \RS_DSP_MULT_REGIN_mul2[1]_output_0_13 ,
            \RS_DSP_MULT_REGIN_mul2[1]_output_0_12 ,
            \RS_DSP_MULT_REGIN_mul2[1]_output_0_11 ,
            \RS_DSP_MULT_REGIN_mul2[1]_output_0_10 ,
            \RS_DSP_MULT_REGIN_mul2[1]_output_0_9 ,
            \RS_DSP_MULT_REGIN_mul2[1]_output_0_8 ,
            \RS_DSP_MULT_REGIN_mul2[1]_output_0_7 ,
            \RS_DSP_MULT_REGIN_mul2[1]_output_0_6 ,
            \RS_DSP_MULT_REGIN_mul2[1]_output_0_5 ,
            \RS_DSP_MULT_REGIN_mul2[1]_output_0_4 ,
            \RS_DSP_MULT_REGIN_mul2[1]_output_0_3 ,
            \RS_DSP_MULT_REGIN_mul2[1]_output_0_2 ,
            \RS_DSP_MULT_REGIN_mul2[1]_output_0_1 ,
            \RS_DSP_MULT_REGIN_mul2[1]_output_0_0 
         })
    );

    DFFRE #(
    ) \dffre_P[35]  (
        .C(\dffre_P[35]_clock_0_0 ),
        .D(\dffre_P[35]_input_0_0 ),
        .E(\dffre_P[35]_input_2_0 ),
        .R(\dffre_P[35]_input_1_0 ),
        .Q(\dffre_P[35]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_P[34]  (
        .C(\dffre_P[34]_clock_0_0 ),
        .D(\dffre_P[34]_input_0_0 ),
        .E(\dffre_P[34]_input_2_0 ),
        .R(\dffre_P[34]_input_1_0 ),
        .Q(\dffre_P[34]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_P[33]  (
        .C(\dffre_P[33]_clock_0_0 ),
        .D(\dffre_P[33]_input_0_0 ),
        .E(\dffre_P[33]_input_2_0 ),
        .R(\dffre_P[33]_input_1_0 ),
        .Q(\dffre_P[33]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_P[32]  (
        .C(\dffre_P[32]_clock_0_0 ),
        .D(\dffre_P[32]_input_0_0 ),
        .E(\dffre_P[32]_input_2_0 ),
        .R(\dffre_P[32]_input_1_0 ),
        .Q(\dffre_P[32]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_P[18]  (
        .C(\dffre_P[18]_clock_0_0 ),
        .D(\dffre_P[18]_input_0_0 ),
        .E(\dffre_P[18]_input_2_0 ),
        .R(\dffre_P[18]_input_1_0 ),
        .Q(\dffre_P[18]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_P[17]  (
        .C(\dffre_P[17]_clock_0_0 ),
        .D(\dffre_P[17]_input_0_0 ),
        .E(\dffre_P[17]_input_2_0 ),
        .R(\dffre_P[17]_input_1_0 ),
        .Q(\dffre_P[17]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_P[16]  (
        .C(\dffre_P[16]_clock_0_0 ),
        .D(\dffre_P[16]_input_0_0 ),
        .E(\dffre_P[16]_input_2_0 ),
        .R(\dffre_P[16]_input_1_0 ),
        .Q(\dffre_P[16]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_P[15]  (
        .C(\dffre_P[15]_clock_0_0 ),
        .D(\dffre_P[15]_input_0_0 ),
        .E(\dffre_P[15]_input_2_0 ),
        .R(\dffre_P[15]_input_1_0 ),
        .Q(\dffre_P[15]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_P[14]  (
        .C(\dffre_P[14]_clock_0_0 ),
        .D(\dffre_P[14]_input_0_0 ),
        .E(\dffre_P[14]_input_2_0 ),
        .R(\dffre_P[14]_input_1_0 ),
        .Q(\dffre_P[14]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_P[13]  (
        .C(\dffre_P[13]_clock_0_0 ),
        .D(\dffre_P[13]_input_0_0 ),
        .E(\dffre_P[13]_input_2_0 ),
        .R(\dffre_P[13]_input_1_0 ),
        .Q(\dffre_P[13]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_P[12]  (
        .C(\dffre_P[12]_clock_0_0 ),
        .D(\dffre_P[12]_input_0_0 ),
        .E(\dffre_P[12]_input_2_0 ),
        .R(\dffre_P[12]_input_1_0 ),
        .Q(\dffre_P[12]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_P[11]  (
        .C(\dffre_P[11]_clock_0_0 ),
        .D(\dffre_P[11]_input_0_0 ),
        .E(\dffre_P[11]_input_2_0 ),
        .R(\dffre_P[11]_input_1_0 ),
        .Q(\dffre_P[11]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_P[36]  (
        .C(\dffre_P[36]_clock_0_0 ),
        .D(\dffre_P[36]_input_0_0 ),
        .E(\dffre_P[36]_input_2_0 ),
        .R(\dffre_P[36]_input_1_0 ),
        .Q(\dffre_P[36]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_P[37]  (
        .C(\dffre_P[37]_clock_0_0 ),
        .D(\dffre_P[37]_input_0_0 ),
        .E(\dffre_P[37]_input_2_0 ),
        .R(\dffre_P[37]_input_1_0 ),
        .Q(\dffre_P[37]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$true_output_0_0 )
    );

    DFFRE #(
    ) \dffre_P[0]  (
        .C(\dffre_P[0]_clock_0_0 ),
        .D(\dffre_P[0]_input_0_0 ),
        .E(\dffre_P[0]_input_2_0 ),
        .R(\dffre_P[0]_input_1_0 ),
        .Q(\dffre_P[0]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_P[5]  (
        .C(\dffre_P[5]_clock_0_0 ),
        .D(\dffre_P[5]_input_0_0 ),
        .E(\dffre_P[5]_input_2_0 ),
        .R(\dffre_P[5]_input_1_0 ),
        .Q(\dffre_P[5]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_P[6]  (
        .C(\dffre_P[6]_clock_0_0 ),
        .D(\dffre_P[6]_input_0_0 ),
        .E(\dffre_P[6]_input_2_0 ),
        .R(\dffre_P[6]_input_1_0 ),
        .Q(\dffre_P[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_P[19]  (
        .in({
            1'b0,
            1'b0,
            \lut_P[19]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_P[19]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_P[2]  (
        .C(\dffre_P[2]_clock_0_0 ),
        .D(\dffre_P[2]_input_0_0 ),
        .E(\dffre_P[2]_input_2_0 ),
        .R(\dffre_P[2]_input_1_0 ),
        .Q(\dffre_P[2]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_P[3]  (
        .C(\dffre_P[3]_clock_0_0 ),
        .D(\dffre_P[3]_input_0_0 ),
        .E(\dffre_P[3]_input_2_0 ),
        .R(\dffre_P[3]_input_1_0 ),
        .Q(\dffre_P[3]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_P[4]  (
        .C(\dffre_P[4]_clock_0_0 ),
        .D(\dffre_P[4]_input_0_0 ),
        .E(\dffre_P[4]_input_2_0 ),
        .R(\dffre_P[4]_input_1_0 ),
        .Q(\dffre_P[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_P[31]  (
        .in({
            1'b0,
            1'b0,
            \lut_P[31]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_P[31]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000000)
    ) \lut_$false  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$false_output_0_0 )
    );

    DFFRE #(
    ) \dffre_P[9]  (
        .C(\dffre_P[9]_clock_0_0 ),
        .D(\dffre_P[9]_input_0_0 ),
        .E(\dffre_P[9]_input_2_0 ),
        .R(\dffre_P[9]_input_1_0 ),
        .Q(\dffre_P[9]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_P[10]  (
        .C(\dffre_P[10]_clock_0_0 ),
        .D(\dffre_P[10]_input_0_0 ),
        .E(\dffre_P[10]_input_2_0 ),
        .R(\dffre_P[10]_input_1_0 ),
        .Q(\dffre_P[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$227$auto$rtlil.cc:2384:Not$22  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$227$auto$rtlil.cc:2384:Not$22_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$227$auto$rtlil.cc:2384:Not$22_output_0_0 )
    );

    DFFRE #(
    ) \dffre_P[1]  (
        .C(\dffre_P[1]_clock_0_0 ),
        .D(\dffre_P[1]_input_0_0 ),
        .E(\dffre_P[1]_input_2_0 ),
        .R(\dffre_P[1]_input_1_0 ),
        .Q(\dffre_P[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_P[29]  (
        .in({
            1'b0,
            1'b0,
            \lut_P[29]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_P[29]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_P[30]  (
        .in({
            1'b0,
            1'b0,
            \lut_P[30]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_P[30]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_P[8]  (
        .C(\dffre_P[8]_clock_0_0 ),
        .D(\dffre_P[8]_input_0_0 ),
        .E(\dffre_P[8]_input_2_0 ),
        .R(\dffre_P[8]_input_1_0 ),
        .Q(\dffre_P[8]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_P[7]  (
        .C(\dffre_P[7]_clock_0_0 ),
        .D(\dffre_P[7]_input_0_0 ),
        .E(\dffre_P[7]_input_2_0 ),
        .R(\dffre_P[7]_input_1_0 ),
        .Q(\dffre_P[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_P[25]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_P[25]_input_0_1 ,
            1'b0
         }),
        .out(\lut_P[25]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_P[24]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_P[24]_input_0_1 ,
            1'b0
         }),
        .out(\lut_P[24]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_P[26]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_P[26]_input_0_1 ,
            1'b0
         }),
        .out(\lut_P[26]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_P[27]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_P[27]_input_0_1 ,
            1'b0
         }),
        .out(\lut_P[27]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_P[20]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_P[20]_input_0_1 ,
            1'b0
         }),
        .out(\lut_P[20]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_P[28]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_P[28]_input_0_1 ,
            1'b0
         }),
        .out(\lut_P[28]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_P[23]  (
        .in({
            1'b0,
            \lut_P[23]_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_P[23]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_P[22]  (
        .in({
            1'b0,
            \lut_P[22]_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_P[22]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_P[21]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_P[21]_input_0_1 ,
            1'b0
         }),
        .out(\lut_P[21]_output_0_0 )
    );


endmodule

