<stg><name>max_pool<16, 16></name>


<trans_list>

<trans id="68" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.loopexit:0  %m_0 = phi i5 [ 0, %0 ], [ %m, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="m_0"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:1  %icmp_ln89 = icmp eq i5 %m_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln89"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:3  %m = add i5 %m_0, 1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln89, label %3, label %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader3.preheader:0  %tmp = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %m_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="9" op_0_bw="8">
<![CDATA[
.preheader3.preheader:1  %zext_ln90 = zext i8 %tmp to i9

]]></Node>
<StgValue><ssdm name="zext_ln90"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:2  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln103"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader3:0  %x_0 = phi i4 [ 0, %.preheader3.preheader ], [ %x, %.preheader3.loopexit ]

]]></Node>
<StgValue><ssdm name="x_0"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3:1  %icmp_ln90 = icmp eq i4 %x_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln90"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3:3  %x = add i4 %x_0, 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %icmp_ln90, label %.loopexit.loopexit, label %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader2.preheader:0  %shl_ln95 = shl i4 %x_0, 1

]]></Node>
<StgValue><ssdm name="shl_ln95"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="4">
<![CDATA[
.preheader2.preheader:1  %zext_ln91 = zext i4 %x_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:2  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader2:0  %y_0 = phi i4 [ %y, %2 ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="y_0"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader2:1  %icmp_ln91 = icmp eq i4 %y_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader2:3  %y = add i4 %y_0, 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4  br i1 %icmp_ln91, label %.preheader3.loopexit, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1.preheader:0  %shl_ln95_2 = shl i4 %y_0, 1

]]></Node>
<StgValue><ssdm name="shl_ln95_2"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:1  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.loopexit:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.preheader1:0  %max_0 = phi i1 [ false, %.preheader1.preheader ], [ %max_1, %.preheader1.loopexit ]

]]></Node>
<StgValue><ssdm name="max_0"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader1:1  %c_0 = phi i2 [ 0, %.preheader1.preheader ], [ %c, %.preheader1.loopexit ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="2">
<![CDATA[
.preheader1:2  %zext_ln93 = zext i2 %c_0 to i4

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1:3  %icmp_ln93 = icmp eq i2 %c_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln93"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:4  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1:5  %c = add i2 %c_0, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:6  br i1 %icmp_ln93, label %2, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:0  %add_ln95 = add i4 %shl_ln95, %zext_ln93

]]></Node>
<StgValue><ssdm name="add_ln95"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="4">
<![CDATA[
:0  %zext_ln99 = zext i4 %y_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln99"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %add_ln99 = add i9 %zext_ln99, %zext_ln90

]]></Node>
<StgValue><ssdm name="add_ln99"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
:2  %tmp_15_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln99, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln99_2 = add i12 %zext_ln91, %tmp_15_cast

]]></Node>
<StgValue><ssdm name="add_ln99_2"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="12">
<![CDATA[
:4  %zext_ln99_2 = zext i12 %add_ln99_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln99_2"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %output_addr = getelementptr [1024 x i1]* %output_r, i64 0, i64 %zext_ln99_2

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
:6  store i1 %max_0, i1* %output_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.preheader:0  %max_1 = phi i1 [ %or_ln95, %1 ], [ %max_0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="max_1"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:1  %r_0 = phi i2 [ %r, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="2">
<![CDATA[
.preheader:2  %zext_ln94 = zext i2 %r_0 to i4

]]></Node>
<StgValue><ssdm name="zext_ln94"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:3  %icmp_ln94 = icmp eq i2 %r_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:5  %r = add i2 %r_0, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %icmp_ln94, label %.preheader1.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %add_ln95_2 = add i4 %shl_ln95_2, %zext_ln94

]]></Node>
<StgValue><ssdm name="add_ln95_2"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="4" op_3_bw="4">
<![CDATA[
:1  %tmp_s = call i13 @_ssdm_op_BitConcatenate.i13.i5.i4.i4(i5 %m_0, i4 %add_ln95_2, i4 %add_ln95)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="13">
<![CDATA[
:2  %zext_ln95 = zext i13 %tmp_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln95"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %input_addr = getelementptr [4096 x i1]* %input_r, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="12">
<![CDATA[
:4  %input_load = load i1* %input_addr, align 1

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.loopexit:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="65" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="12">
<![CDATA[
:4  %input_load = load i1* %input_addr, align 1

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %or_ln95 = or i1 %input_load, %max_1

]]></Node>
<StgValue><ssdm name="or_ln95"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="80" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="81" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="83" from="StgValue_82" to="m_0" fromId="82" toId="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="84" from="br_ln89" to="m_0" fromId="8" toId="9">
</dataflow>
<dataflow id="85" from="m" to="m_0" fromId="12" toId="9">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="86" from="br_ln0" to="m_0" fromId="26" toId="9">
<BackEdge/>
</dataflow>
<dataflow id="87" from="m_0" to="icmp_ln89" fromId="9" toId="10">
</dataflow>
<dataflow id="89" from="StgValue_88" to="icmp_ln89" fromId="88" toId="10">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="90" toId="11">
</dataflow>
<dataflow id="93" from="StgValue_92" to="empty" fromId="92" toId="11">
</dataflow>
<dataflow id="94" from="StgValue_92" to="empty" fromId="92" toId="11">
</dataflow>
<dataflow id="95" from="StgValue_92" to="empty" fromId="92" toId="11">
</dataflow>
<dataflow id="96" from="m_0" to="m" fromId="9" toId="12">
</dataflow>
<dataflow id="98" from="StgValue_97" to="m" fromId="97" toId="12">
</dataflow>
<dataflow id="99" from="icmp_ln89" to="br_ln89" fromId="10" toId="13">
</dataflow>
<dataflow id="101" from="_ssdm_op_BitConcatenate.i8.i5.i3" to="tmp" fromId="100" toId="14">
</dataflow>
<dataflow id="102" from="m_0" to="tmp" fromId="9" toId="14">
</dataflow>
<dataflow id="104" from="StgValue_103" to="tmp" fromId="103" toId="14">
</dataflow>
<dataflow id="105" from="tmp" to="zext_ln90" fromId="14" toId="15">
</dataflow>
<dataflow id="107" from="StgValue_106" to="x_0" fromId="106" toId="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="108" from="br_ln90" to="x_0" fromId="16" toId="18">
</dataflow>
<dataflow id="109" from="x" to="x_0" fromId="21" toId="18">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="110" from="br_ln0" to="x_0" fromId="34" toId="18">
<BackEdge/>
</dataflow>
<dataflow id="111" from="x_0" to="icmp_ln90" fromId="18" toId="19">
</dataflow>
<dataflow id="113" from="StgValue_112" to="icmp_ln90" fromId="112" toId="19">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecLoopTripCount" to="empty_10" fromId="90" toId="20">
</dataflow>
<dataflow id="116" from="StgValue_115" to="empty_10" fromId="115" toId="20">
</dataflow>
<dataflow id="117" from="StgValue_115" to="empty_10" fromId="115" toId="20">
</dataflow>
<dataflow id="118" from="StgValue_115" to="empty_10" fromId="115" toId="20">
</dataflow>
<dataflow id="119" from="x_0" to="x" fromId="18" toId="21">
</dataflow>
<dataflow id="121" from="StgValue_120" to="x" fromId="120" toId="21">
</dataflow>
<dataflow id="122" from="icmp_ln90" to="br_ln90" fromId="19" toId="22">
</dataflow>
<dataflow id="123" from="x_0" to="shl_ln95" fromId="18" toId="23">
</dataflow>
<dataflow id="124" from="StgValue_120" to="shl_ln95" fromId="120" toId="23">
</dataflow>
<dataflow id="125" from="x_0" to="zext_ln91" fromId="18" toId="24">
</dataflow>
<dataflow id="126" from="y" to="y_0" fromId="30" toId="27">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="127" from="br_ln91" to="y_0" fromId="51" toId="27">
<BackEdge/>
</dataflow>
<dataflow id="128" from="StgValue_106" to="y_0" fromId="106" toId="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="129" from="br_ln91" to="y_0" fromId="25" toId="27">
</dataflow>
<dataflow id="130" from="y_0" to="icmp_ln91" fromId="27" toId="28">
</dataflow>
<dataflow id="131" from="StgValue_112" to="icmp_ln91" fromId="112" toId="28">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecLoopTripCount" to="empty_11" fromId="90" toId="29">
</dataflow>
<dataflow id="133" from="StgValue_115" to="empty_11" fromId="115" toId="29">
</dataflow>
<dataflow id="134" from="StgValue_115" to="empty_11" fromId="115" toId="29">
</dataflow>
<dataflow id="135" from="StgValue_115" to="empty_11" fromId="115" toId="29">
</dataflow>
<dataflow id="136" from="y_0" to="y" fromId="27" toId="30">
</dataflow>
<dataflow id="137" from="StgValue_120" to="y" fromId="120" toId="30">
</dataflow>
<dataflow id="138" from="icmp_ln91" to="br_ln91" fromId="28" toId="31">
</dataflow>
<dataflow id="139" from="y_0" to="shl_ln95_2" fromId="27" toId="32">
</dataflow>
<dataflow id="140" from="StgValue_120" to="shl_ln95_2" fromId="120" toId="32">
</dataflow>
<dataflow id="142" from="StgValue_141" to="max_0" fromId="141" toId="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="143" from="br_ln93" to="max_0" fromId="33" toId="35">
</dataflow>
<dataflow id="144" from="max_1" to="max_0" fromId="52" toId="35">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="145" from="br_ln0" to="max_0" fromId="64" toId="35">
<BackEdge/>
</dataflow>
<dataflow id="147" from="StgValue_146" to="c_0" fromId="146" toId="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="148" from="br_ln93" to="c_0" fromId="33" toId="36">
</dataflow>
<dataflow id="149" from="c" to="c_0" fromId="40" toId="36">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="150" from="br_ln0" to="c_0" fromId="64" toId="36">
<BackEdge/>
</dataflow>
<dataflow id="151" from="c_0" to="zext_ln93" fromId="36" toId="37">
</dataflow>
<dataflow id="152" from="c_0" to="icmp_ln93" fromId="36" toId="38">
</dataflow>
<dataflow id="154" from="StgValue_153" to="icmp_ln93" fromId="153" toId="38">
</dataflow>
<dataflow id="155" from="_ssdm_op_SpecLoopTripCount" to="empty_12" fromId="90" toId="39">
</dataflow>
<dataflow id="157" from="StgValue_156" to="empty_12" fromId="156" toId="39">
</dataflow>
<dataflow id="158" from="StgValue_156" to="empty_12" fromId="156" toId="39">
</dataflow>
<dataflow id="159" from="StgValue_156" to="empty_12" fromId="156" toId="39">
</dataflow>
<dataflow id="160" from="c_0" to="c" fromId="36" toId="40">
</dataflow>
<dataflow id="162" from="StgValue_161" to="c" fromId="161" toId="40">
</dataflow>
<dataflow id="163" from="icmp_ln93" to="br_ln93" fromId="38" toId="41">
</dataflow>
<dataflow id="164" from="shl_ln95" to="add_ln95" fromId="23" toId="42">
</dataflow>
<dataflow id="165" from="zext_ln93" to="add_ln95" fromId="37" toId="42">
</dataflow>
<dataflow id="166" from="y_0" to="zext_ln99" fromId="27" toId="44">
</dataflow>
<dataflow id="167" from="zext_ln99" to="add_ln99" fromId="44" toId="45">
</dataflow>
<dataflow id="168" from="zext_ln90" to="add_ln99" fromId="15" toId="45">
</dataflow>
<dataflow id="170" from="_ssdm_op_BitConcatenate.i12.i9.i3" to="tmp_15_cast" fromId="169" toId="46">
</dataflow>
<dataflow id="171" from="add_ln99" to="tmp_15_cast" fromId="45" toId="46">
</dataflow>
<dataflow id="172" from="StgValue_103" to="tmp_15_cast" fromId="103" toId="46">
</dataflow>
<dataflow id="173" from="zext_ln91" to="add_ln99_2" fromId="24" toId="47">
</dataflow>
<dataflow id="174" from="tmp_15_cast" to="add_ln99_2" fromId="46" toId="47">
</dataflow>
<dataflow id="175" from="add_ln99_2" to="zext_ln99_2" fromId="47" toId="48">
</dataflow>
<dataflow id="176" from="output_r" to="output_addr" fromId="81" toId="49">
</dataflow>
<dataflow id="178" from="StgValue_177" to="output_addr" fromId="177" toId="49">
</dataflow>
<dataflow id="179" from="zext_ln99_2" to="output_addr" fromId="48" toId="49">
</dataflow>
<dataflow id="180" from="max_0" to="store_ln99" fromId="35" toId="50">
</dataflow>
<dataflow id="181" from="output_addr" to="store_ln99" fromId="49" toId="50">
</dataflow>
<dataflow id="182" from="or_ln95" to="max_1" fromId="66" toId="52">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="183" from="br_ln94" to="max_1" fromId="67" toId="52">
<BackEdge/>
</dataflow>
<dataflow id="184" from="max_0" to="max_1" fromId="35" toId="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="185" from="br_ln94" to="max_1" fromId="43" toId="52">
</dataflow>
<dataflow id="186" from="r" to="r_0" fromId="57" toId="53">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="187" from="br_ln94" to="r_0" fromId="67" toId="53">
<BackEdge/>
</dataflow>
<dataflow id="188" from="StgValue_146" to="r_0" fromId="146" toId="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="189" from="br_ln94" to="r_0" fromId="43" toId="53">
</dataflow>
<dataflow id="190" from="r_0" to="zext_ln94" fromId="53" toId="54">
</dataflow>
<dataflow id="191" from="r_0" to="icmp_ln94" fromId="53" toId="55">
</dataflow>
<dataflow id="192" from="StgValue_153" to="icmp_ln94" fromId="153" toId="55">
</dataflow>
<dataflow id="193" from="_ssdm_op_SpecLoopTripCount" to="empty_13" fromId="90" toId="56">
</dataflow>
<dataflow id="194" from="StgValue_156" to="empty_13" fromId="156" toId="56">
</dataflow>
<dataflow id="195" from="StgValue_156" to="empty_13" fromId="156" toId="56">
</dataflow>
<dataflow id="196" from="StgValue_156" to="empty_13" fromId="156" toId="56">
</dataflow>
<dataflow id="197" from="r_0" to="r" fromId="53" toId="57">
</dataflow>
<dataflow id="198" from="StgValue_161" to="r" fromId="161" toId="57">
</dataflow>
<dataflow id="199" from="icmp_ln94" to="br_ln94" fromId="55" toId="58">
</dataflow>
<dataflow id="200" from="shl_ln95_2" to="add_ln95_2" fromId="32" toId="59">
</dataflow>
<dataflow id="201" from="zext_ln94" to="add_ln95_2" fromId="54" toId="59">
</dataflow>
<dataflow id="203" from="_ssdm_op_BitConcatenate.i13.i5.i4.i4" to="tmp_s" fromId="202" toId="60">
</dataflow>
<dataflow id="204" from="m_0" to="tmp_s" fromId="9" toId="60">
</dataflow>
<dataflow id="205" from="add_ln95_2" to="tmp_s" fromId="59" toId="60">
</dataflow>
<dataflow id="206" from="add_ln95" to="tmp_s" fromId="42" toId="60">
</dataflow>
<dataflow id="207" from="tmp_s" to="zext_ln95" fromId="60" toId="61">
</dataflow>
<dataflow id="208" from="input_r" to="input_addr" fromId="80" toId="62">
</dataflow>
<dataflow id="209" from="StgValue_177" to="input_addr" fromId="177" toId="62">
</dataflow>
<dataflow id="210" from="zext_ln95" to="input_addr" fromId="61" toId="62">
</dataflow>
<dataflow id="211" from="input_addr" to="input_load" fromId="62" toId="63">
</dataflow>
<dataflow id="212" from="input_addr" to="input_load" fromId="62" toId="65">
</dataflow>
<dataflow id="213" from="input_load" to="or_ln95" fromId="65" toId="66">
</dataflow>
<dataflow id="214" from="max_1" to="or_ln95" fromId="52" toId="66">
</dataflow>
<dataflow id="215" from="icmp_ln89" to="StgValue_2" fromId="10" toId="2">
</dataflow>
<dataflow id="216" from="icmp_ln90" to="StgValue_3" fromId="19" toId="3">
</dataflow>
<dataflow id="217" from="icmp_ln91" to="StgValue_4" fromId="28" toId="4">
</dataflow>
<dataflow id="218" from="icmp_ln93" to="StgValue_5" fromId="38" toId="5">
</dataflow>
<dataflow id="219" from="icmp_ln94" to="StgValue_6" fromId="55" toId="6">
</dataflow>
</dataflows>


</stg>
