{:input (genetic.crossover/dumb-crossover 1414509737 (genetic.mutation/change-names-remove-clause 62385258 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-names-remove-clause 1407173735 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_10 , \\wire1_:missing , \\wire29_34_35_:missing , \\wire30_:missing , wire31_43, wire32_42);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_10 ;\n  wire \\wire0_:missing_10 ;\n  wire wire13_14_16_18;\n  wire wire13_14_16_45;\n  wire wire13_22;\n  wire wire14_11;\n  wire wire14_15;\n  wire wire14_34_35_37;\n  wire wire14_36;\n  wire wire14_38;\n  wire wire14_39;\n  wire wire14_40;\n  wire wire14_9;\n  wire \\wire14_9_:missing ;\n  wire \\wire14_:missing_10 ;\n  wire \\wire14_:missing_37 ;\n  wire \\wire14_:missing_44_45 ;\n  wire \\wire14_:missing_46 ;\n  wire wire15_17_39;\n  wire wire16_17;\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  wire wire20;\n  wire wire21;\n  wire wire24;\n  wire wire25_28;\n  input \\wire29_34_35_:missing ;\n  wire \\wire29_34_35_:missing ;\n  wire \\wire2_20_24_:missing ;\n  input \\wire30_:missing ;\n  wire \\wire30_:missing ;\n  output wire31_43;\n  wire wire31_43;\n  output wire32_42;\n  wire wire32_42;\n  wire wire33_17;\n  wire wire33_43;\n  wire \\wire34_:missing ;\n  wire wire36_38;\n  wire \\wire3_21_:missing_26_27 ;\n  wire wire4_11;\n  wire wire4_17;\n  wire wire5_12;\n  wire wire5_17;\n  wire wire6_12_28;\n  wire wire6_19;\n  wire wire7_25;\n  wire \\wire7_:missing ;\n  wire wire8_15;\n  wire wire8_23;\n  wire \\wire:missing_10 ;\n  wire \\wire:missing_22 ;\n  wire \\wire:missing_35 ;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_39_41 ;\n  wire \\wire:missing_edge ;\n  assign wire4_11 = 2'h1 >> wire4_17;\n  assign wire13_22 = 4'h4 >> { wire13_14_16_45, wire13_14_16_18 };\n  assign wire14_11 = 4'h8 >> { wire13_14_16_45, wire13_14_16_18 };\n  assign wire8_15 = 4'h6 >> { wire14_15, wire15_17_39 };\n  assign wire16_17 = 4'h8 >> { wire13_14_16_45, wire13_14_16_18 };\n  assign wire5_17 = 4'h8 >> { wire15_17_39, wire16_17 };\n  assign wire5_12 = 2'h1 >> wire5_17;\n  assign \\wire:missing_edge  = 2'hx >> \\wire3_21_:missing_26_27 ;\n  assign \\wire:missing_edge  = 2'hx >> \\wire3_21_:missing_26_27 ;\n  assign wire33_43 = 2'h1 >> wire33_17;\n  assign \\wire34_:missing  = 4'h6 >> { wire14_34_35_37, \\wire29_34_35_:missing  };\n  assign \\wire:missing_35  = 4'h8 >> { wire14_34_35_37, \\wire29_34_35_:missing  };\n  assign wire36_38 = 4'h8 >> { wire14_36, wire14_36 };\n  assign wire6_19 = 2'h1 >> wire6_12_28;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire14_:missing_37 , wire14_34_35_37 };\n  assign \\wire:missing_38  = 4'h8 >> { wire14_38, wire36_38 };\n  assign wire15_17_39 = 4'h8 >> { \\wire:missing_39_41 , wire14_39 };\n  assign \\wire:missing_edge  = 2'hx >> wire14_40;\n  assign \\wire:missing_edge  = 2'hx >> \\wire14_:missing_46 ;\n  assign \\wire7_:missing  = 2'h1 >> wire7_25;\n  assign wire8_23 = 2'h1 >> wire8_15;\n  assign \\wire:missing_edge  = 4'h2 >> { \\wire14_9_:missing , wire14_9 };\n  assign \\wire:missing_10  = 4'h8 >> { \\wire0_:missing_10 , \\wire14_:missing_10  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire4_11, wire14_11 };\n  assign wire6_12_28 = 4'h8 >> { wire5_12, \\wire:missing_edge  };\n  assign \\wire2_20_24_:missing  = 1'h0;\n  assign \\wire3_21_:missing_26_27  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire13_14_16_45 = \\wire14_:missing_44_45 ;\n  assign \\wire:missing_edge  = \\wire14_:missing_44_45 ;\n  assign wire31_43 = wire33_43;\n  assign wire32_42 = \\wire:missing_edge ;\n  assign \\wire:missing_39_41  = \\wire:missing_edge ;\n  assign wire25_28 = wire6_12_28;\n  assign wire7_25 = wire25_28;\n  assign wire24 = \\wire2_20_24_:missing ;\n  assign \\wire:missing_edge  = wire8_23;\n  assign \\wire:missing_22  = wire13_22;\n  assign wire21 = \\wire3_21_:missing_26_27 ;\n  assign wire20 = \\wire2_20_24_:missing ;\n  assign \\wire:missing_edge  = wire6_19;\n  assign wire13_14_16_18 = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:3.1-103.10\" *)\nmodule postsynth(\\wire0_:missing_10 , \\wire1_:missing , \\wire29_34_35_:missing , \\wire30_:missing , wire31_43, wire32_42);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:5.9-5.27\" *)\n  input \\wire0_:missing_10 ;\n  wire \\wire0_:missing_10 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:7.8-7.23\" *)\n  wire wire13_14_16_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:8.8-8.23\" *)\n  wire wire13_14_16_45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:9.8-9.17\" *)\n  wire wire13_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:10.8-10.17\" *)\n  wire wire14_11;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:21.8-21.30\" *)\n  wire \\wire14_:missing_44_45 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:23.8-23.20\" *)\n  wire wire15_17_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:24.8-24.17\" *)\n  wire wire16_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:25.9-25.24\" *)\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:27.8-27.14\" *)\n  wire wire20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:28.8-28.14\" *)\n  wire wire21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:29.8-29.14\" *)\n  wire wire24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:30.8-30.17\" *)\n  wire wire25_28;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:31.9-31.31\" *)\n  input \\wire29_34_35_:missing ;\n  wire \\wire29_34_35_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:33.8-33.29\" *)\n  wire \\wire2_20_24_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:34.9-34.25\" *)\n  input \\wire30_:missing ;\n  wire \\wire30_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:36.10-36.19\" *)\n  output wire31_43;\n  wire wire31_43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:38.10-38.19\" *)\n  output wire32_42;\n  wire wire32_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:40.8-40.17\" *)\n  wire wire33_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:41.8-41.17\" *)\n  wire wire33_43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:44.8-44.32\" *)\n  wire \\wire3_21_:missing_26_27 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:47.8-47.16\" *)\n  wire wire5_12;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:48.8-48.16\" *)\n  wire wire5_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:49.8-49.19\" *)\n  wire wire6_12_28;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:50.8-50.16\" *)\n  wire wire6_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:51.8-51.16\" *)\n  wire wire7_25;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:52.8-52.23\" *)\n  wire \\wire7_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:53.8-53.16\" *)\n  wire wire8_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:54.8-54.16\" *)\n  wire wire8_23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:56.8-56.24\" *)\n  wire \\wire:missing_22 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:59.8-59.27\" *)\n  wire \\wire:missing_39_41 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:60.8-60.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire13_14_16_18 = 1'hx;\n  assign wire13_14_16_45 = 1'hx;\n  assign wire13_22 = 1'hx;\n  assign wire14_11 = 1'hx;\n  assign \\wire14_:missing_44_45  = 1'hx;\n  assign wire15_17_39 = 1'hx;\n  assign wire16_17 = 1'hx;\n  assign wire20 = 1'h0;\n  assign wire21 = 1'h1;\n  assign wire24 = 1'h0;\n  assign wire25_28 = 1'hx;\n  assign \\wire2_20_24_:missing  = 1'h0;\n  assign wire31_43 = 1'hx;\n  assign wire32_42 = 1'hx;\n  assign wire33_17 = 1'hx;\n  assign wire33_43 = 1'hx;\n  assign \\wire3_21_:missing_26_27  = 1'h1;\n  assign wire5_12 = 1'hx;\n  assign wire5_17 = 1'hx;\n  assign wire6_12_28 = 1'hx;\n  assign wire6_19 = 1'hx;\n  assign wire7_25 = 1'hx;\n  assign \\wire7_:missing  = 1'hx;\n  assign wire8_15 = 1'hx;\n  assign wire8_23 = 1'hx;\n  assign \\wire:missing_22  = 1'hx;\n  assign \\wire:missing_39_41  = 1'hx;\n  assign \\wire:missing_edge  = 1'hx;\nendmodule\n", :proof {:exit 2, :out "SBY  3:16:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0u82cg6] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0u82cg6/src/top.v'.\nSBY  3:16:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0u82cg6] Copy '/tmp/fuzzmount2DDF5D8C/22B4F3B1.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0u82cg6/src/22B4F3B1.v'.\nSBY  3:16:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0u82cg6] Copy '/tmp/fuzzmount2DDF5D8C/22B4F3B1.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0u82cg6/src/22B4F3B1.post.v'.\nSBY  3:16:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0u82cg6] engine_0: abc pdr\nSBY  3:16:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0u82cg6] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0u82cg6/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:16:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0u82cg6] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:78$33_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:78$33.Y and constant 1'x in presynth: Resolved using constant.\nSBY  3:16:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0u82cg6] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:79$34_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:79$34.Y and constant 1'x in presynth: Resolved using constant.\nSBY  3:16:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0u82cg6] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:75$30_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:75$30.Y and constant 1'x in presynth: Resolved using constant.\nSBY  3:16:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0u82cg6] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:82$37_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/22B4F3B1.v:82$37.Y and constant 1'x in presynth: Resolved using constant.\nSBY  3:16:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0u82cg6] base: Warning: Wire presynth.\\wire33_17 is used but has no driver.\nSBY  3:16:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0u82cg6] base: finished (returncode=0)\nSBY  3:16:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0u82cg6] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0u82cg6/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:16:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0u82cg6] aig: Warning: Wire presynth.\\wire33_17 is used but has no driver.\nSBY  3:16:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0u82cg6] aig: finished (returncode=0)\nSBY  3:16:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0u82cg6] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0u82cg6; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:16:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0u82cg6] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:16:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0u82cg6] engine_0: Warning: The network has no constraints.\nSBY  3:16:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0u82cg6] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.02 sec\nSBY  3:16:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0u82cg6] engine_0: finished (returncode=0)\nSBY  3:16:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0u82cg6] engine_0: Status returned by engine: FAIL\nSBY  3:16:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0u82cg6] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  3:16:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0u82cg6] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:16:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0u82cg6] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:16:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0u82cg6] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0u82cg6'.\nSBY  3:16:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0u82cg6] DONE (FAIL, rc=2)\n", :err ""}}}