<stg><name>aes_expandEncKey.1</name>


<trans_list>

<trans id="172" from="1" to="2">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="2" to="3">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="3" to="4">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="4" to="5">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="5" to="6">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="6" to="7">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="7" to="8">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="8" to="9">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="9" to="10">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="10" to="11">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="11" to="12">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="12" to="13">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="13" to="14">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="14" to="15">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="15" to="16">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="16" to="17">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="17" to="18">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="18" to="19">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="19" to="20">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="20" to="21">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="21" to="22">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="22" to="23">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="23" to="24">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:1  %k_offset_read = call i25 @_ssdm_op_Read.ap_auto.i25(i25 %k_offset)

]]></Node>
<StgValue><ssdm name="k_offset_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="25">
<![CDATA[
:2  %k_offset_cast = zext i25 %k_offset_read to i32

]]></Node>
<StgValue><ssdm name="k_offset_cast"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:3  %k_addr = getelementptr i1024* %k, i32 %k_offset_cast

]]></Node>
<StgValue><ssdm name="k_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:5  %k_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i1024P(i1024* %k_addr, i32 1)

]]></Node>
<StgValue><ssdm name="k_load_req"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:5  %k_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i1024P(i1024* %k_addr, i32 1)

]]></Node>
<StgValue><ssdm name="k_load_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:5  %k_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i1024P(i1024* %k_addr, i32 1)

]]></Node>
<StgValue><ssdm name="k_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:5  %k_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i1024P(i1024* %k_addr, i32 1)

]]></Node>
<StgValue><ssdm name="k_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="32" st_id="5" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:5  %k_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i1024P(i1024* %k_addr, i32 1)

]]></Node>
<StgValue><ssdm name="k_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="33" st_id="6" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:5  %k_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i1024P(i1024* %k_addr, i32 1)

]]></Node>
<StgValue><ssdm name="k_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="34" st_id="7" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:5  %k_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i1024P(i1024* %k_addr, i32 1)

]]></Node>
<StgValue><ssdm name="k_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="35" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:6  %k_addr_read = call i1024 @_ssdm_op_Read.m_axi.i1024P(i1024* %k_addr)

]]></Node>
<StgValue><ssdm name="k_addr_read"/></StgValue>
</operation>

<operation id="36" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 744, i32 751)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="37" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 752, i32 759)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="38" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 520, i32 527)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="39" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 760, i32 767)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="40" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:24  %tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 528, i32 535)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="41" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:26  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 736, i32 743)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="42" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:30  %tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 536, i32 543)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="43" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:36  %tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 544, i32 551)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="44" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:38  %tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 552, i32 559)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="45" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:40  %tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 560, i32 567)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="46" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:42  %tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 568, i32 575)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="47" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:44  %tmp_30 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 576, i32 583)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="48" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:46  %tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 584, i32 591)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="49" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:48  %tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 592, i32 599)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="50" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:50  %tmp_33 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 600, i32 607)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:52  %tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 608, i32 615)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:54  %tmp_35 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 616, i32 623)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:56  %tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 624, i32 631)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:58  %tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 632, i32 639)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:63  %tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 640, i32 647)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:68  %tmp_42 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 648, i32 655)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:73  %tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 656, i32 663)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:78  %tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 664, i32 671)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:80  %tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 672, i32 679)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:82  %tmp_52 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 680, i32 687)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:84  %tmp_54 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 688, i32 695)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:86  %tmp_56 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 696, i32 703)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:88  %tmp_58 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 704, i32 711)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:90  %tmp_59 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 712, i32 719)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:92  %tmp_60 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 720, i32 727)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:94  %tmp_61 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 728, i32 735)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="67" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="8">
<![CDATA[
:8  %tmp = zext i8 %tmp_3 to i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %sbox_addr = getelementptr inbounds [256 x i8]* @sbox, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="sbox_addr"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8">
<![CDATA[
:10  %sbox_load = load i8* %sbox_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="70" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %rc_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %rc_read)

]]></Node>
<StgValue><ssdm name="rc_read_1"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8">
<![CDATA[
:10  %sbox_load = load i8* %sbox_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_load"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 512, i32 519)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %tmp1 = xor i8 %tmp_4, %rc_read_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %tmp_s = xor i8 %tmp1, %sbox_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="8">
<![CDATA[
:15  %tmp_1 = zext i8 %tmp_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %sbox_addr_1 = getelementptr inbounds [256 x i8]* @sbox, i32 0, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="sbox_addr_1"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8">
<![CDATA[
:17  %sbox_load_1 = load i8* %sbox_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_1"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:32  %tmp_21 = shl i8 %rc_read_1, 1

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:33  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %rc_read_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:34  %tmp_29_cast_cast = select i1 %tmp_22, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="tmp_29_cast_cast"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:35  %tmp_23 = xor i8 %tmp_29_cast_cast, %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="82" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8">
<![CDATA[
:17  %sbox_load_1 = load i8* %sbox_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_1"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  %tmp_2 = xor i8 %sbox_load_1, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="84" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="8">
<![CDATA[
:21  %tmp_15 = zext i8 %tmp_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="85" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %sbox_addr_2 = getelementptr inbounds [256 x i8]* @sbox, i32 0, i32 %tmp_15

]]></Node>
<StgValue><ssdm name="sbox_addr_2"/></StgValue>
</operation>

<operation id="86" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8">
<![CDATA[
:23  %sbox_load_2 = load i8* %sbox_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="87" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8">
<![CDATA[
:23  %sbox_load_2 = load i8* %sbox_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_2"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:25  %tmp_16 = xor i8 %sbox_load_2, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="8">
<![CDATA[
:27  %tmp_18 = zext i8 %tmp_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  %sbox_addr_3 = getelementptr inbounds [256 x i8]* @sbox, i32 0, i32 %tmp_18

]]></Node>
<StgValue><ssdm name="sbox_addr_3"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8">
<![CDATA[
:29  %sbox_load_3 = load i8* %sbox_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_3"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:37  %tmp_24 = xor i8 %tmp_17, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:45  %tmp_36_1 = xor i8 %tmp_30, %tmp_24

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="94" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8">
<![CDATA[
:29  %sbox_load_3 = load i8* %sbox_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_3"/></StgValue>
</operation>

<operation id="95" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:31  %tmp_20 = xor i8 %sbox_load_3, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="96" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:39  %tmp_25 = xor i8 %tmp_19, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="97" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:47  %tmp_39_1 = xor i8 %tmp_31, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_39_1"/></StgValue>
</operation>

<operation id="98" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:53  %tmp_36_2 = xor i8 %tmp_34, %tmp_36_1

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>

<operation id="99" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="8">
<![CDATA[
:60  %tmp_38 = zext i8 %tmp_36_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="100" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:61  %sbox_addr_4 = getelementptr inbounds [256 x i8]* @sbox, i32 0, i32 %tmp_38

]]></Node>
<StgValue><ssdm name="sbox_addr_4"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8">
<![CDATA[
:62  %sbox_load_4 = load i8* %sbox_addr_4, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_4"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="102" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:41  %tmp_27 = xor i8 %tmp_26, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="103" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:49  %tmp_42_1 = xor i8 %tmp_32, %tmp_27

]]></Node>
<StgValue><ssdm name="tmp_42_1"/></StgValue>
</operation>

<operation id="104" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:55  %tmp_39_2 = xor i8 %tmp_35, %tmp_39_1

]]></Node>
<StgValue><ssdm name="tmp_39_2"/></StgValue>
</operation>

<operation id="105" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8">
<![CDATA[
:62  %sbox_load_4 = load i8* %sbox_addr_4, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_4"/></StgValue>
</operation>

<operation id="106" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:64  %tmp_40 = xor i8 %sbox_load_4, %tmp_39

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="107" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="8">
<![CDATA[
:65  %tmp_41 = zext i8 %tmp_39_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="108" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:66  %sbox_addr_5 = getelementptr inbounds [256 x i8]* @sbox, i32 0, i32 %tmp_41

]]></Node>
<StgValue><ssdm name="sbox_addr_5"/></StgValue>
</operation>

<operation id="109" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8">
<![CDATA[
:67  %sbox_load_5 = load i8* %sbox_addr_5, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_5"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="110" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:43  %tmp_29 = xor i8 %tmp_28, %tmp_20

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="111" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:51  %tmp_45_1 = xor i8 %tmp_33, %tmp_29

]]></Node>
<StgValue><ssdm name="tmp_45_1"/></StgValue>
</operation>

<operation id="112" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:57  %tmp_42_2 = xor i8 %tmp_36, %tmp_42_1

]]></Node>
<StgValue><ssdm name="tmp_42_2"/></StgValue>
</operation>

<operation id="113" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8">
<![CDATA[
:67  %sbox_load_5 = load i8* %sbox_addr_5, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_5"/></StgValue>
</operation>

<operation id="114" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:69  %tmp_43 = xor i8 %sbox_load_5, %tmp_42

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="115" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="8">
<![CDATA[
:70  %tmp_44 = zext i8 %tmp_42_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="116" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:71  %sbox_addr_6 = getelementptr inbounds [256 x i8]* @sbox, i32 0, i32 %tmp_44

]]></Node>
<StgValue><ssdm name="sbox_addr_6"/></StgValue>
</operation>

<operation id="117" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8">
<![CDATA[
:72  %sbox_load_6 = load i8* %sbox_addr_6, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_6"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="118" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:59  %tmp_45_2 = xor i8 %tmp_37, %tmp_45_1

]]></Node>
<StgValue><ssdm name="tmp_45_2"/></StgValue>
</operation>

<operation id="119" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8">
<![CDATA[
:72  %sbox_load_6 = load i8* %sbox_addr_6, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_6"/></StgValue>
</operation>

<operation id="120" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:74  %tmp_46 = xor i8 %sbox_load_6, %tmp_45

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="121" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="8">
<![CDATA[
:75  %tmp_47 = zext i8 %tmp_45_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="122" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:76  %sbox_addr_7 = getelementptr inbounds [256 x i8]* @sbox, i32 0, i32 %tmp_47

]]></Node>
<StgValue><ssdm name="sbox_addr_7"/></StgValue>
</operation>

<operation id="123" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8">
<![CDATA[
:77  %sbox_load_7 = load i8* %sbox_addr_7, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="124" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8">
<![CDATA[
:77  %sbox_load_7 = load i8* %sbox_addr_7, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_7"/></StgValue>
</operation>

<operation id="125" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:79  %tmp_49 = xor i8 %sbox_load_7, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="126" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:81  %tmp_51 = xor i8 %tmp_50, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="127" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:83  %tmp_53 = xor i8 %tmp_52, %tmp_43

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="128" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:85  %tmp_55 = xor i8 %tmp_54, %tmp_46

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="129" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:87  %tmp_57 = xor i8 %tmp_56, %tmp_49

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="130" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:89  %tmp_57_1 = xor i8 %tmp_58, %tmp_51

]]></Node>
<StgValue><ssdm name="tmp_57_1"/></StgValue>
</operation>

<operation id="131" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:91  %tmp_60_1 = xor i8 %tmp_59, %tmp_53

]]></Node>
<StgValue><ssdm name="tmp_60_1"/></StgValue>
</operation>

<operation id="132" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:93  %tmp_63_1 = xor i8 %tmp_60, %tmp_55

]]></Node>
<StgValue><ssdm name="tmp_63_1"/></StgValue>
</operation>

<operation id="133" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:95  %tmp_66_1 = xor i8 %tmp_61, %tmp_57

]]></Node>
<StgValue><ssdm name="tmp_66_1"/></StgValue>
</operation>

<operation id="134" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:96  %tmp_57_2 = xor i8 %tmp_12, %tmp_57_1

]]></Node>
<StgValue><ssdm name="tmp_57_2"/></StgValue>
</operation>

<operation id="135" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:97  %tmp_60_2 = xor i8 %tmp_3, %tmp_60_1

]]></Node>
<StgValue><ssdm name="tmp_60_2"/></StgValue>
</operation>

<operation id="136" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:98  %tmp_63_2 = xor i8 %tmp_6, %tmp_63_1

]]></Node>
<StgValue><ssdm name="tmp_63_2"/></StgValue>
</operation>

<operation id="137" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:99  %tmp_66_2 = xor i8 %tmp_9, %tmp_66_1

]]></Node>
<StgValue><ssdm name="tmp_66_2"/></StgValue>
</operation>

<operation id="138" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:101  %k_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i1024P(i1024* %k_addr, i32 1)

]]></Node>
<StgValue><ssdm name="k_addr_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="139" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1024" op_0_bw="1024" op_1_bw="256" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="512">
<![CDATA[
:100  %gep11011_part_set_2 = call i1024 @_ssdm_op_BitConcatenate.i1024.i256.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i512(i256 0, i8 %tmp_66_2, i8 %tmp_63_2, i8 %tmp_60_2, i8 %tmp_57_2, i8 %tmp_66_1, i8 %tmp_63_1, i8 %tmp_60_1, i8 %tmp_57_1, i8 %tmp_57, i8 %tmp_55, i8 %tmp_53, i8 %tmp_51, i8 %tmp_49, i8 %tmp_46, i8 %tmp_43, i8 %tmp_40, i8 %tmp_45_2, i8 %tmp_42_2, i8 %tmp_39_2, i8 %tmp_36_2, i8 %tmp_45_1, i8 %tmp_42_1, i8 %tmp_39_1, i8 %tmp_36_1, i8 %tmp_29, i8 %tmp_27, i8 %tmp_25, i8 %tmp_24, i8 %tmp_20, i8 %tmp_16, i8 %tmp_2, i8 %tmp_s, i512 0)

]]></Node>
<StgValue><ssdm name="gep11011_part_set_2"/></StgValue>
</operation>

<operation id="140" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="1024" op_3_bw="128">
<![CDATA[
:102  call void @_ssdm_op_Write.m_axi.i1024P(i1024* %k_addr, i1024 %gep11011_part_set_2, i128 79228162495817593519834398720)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="141" st_id="20" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1024">
<![CDATA[
:103  %k_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i1024P(i1024* %k_addr)

]]></Node>
<StgValue><ssdm name="k_addr_resp"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="142" st_id="21" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1024">
<![CDATA[
:103  %k_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i1024P(i1024* %k_addr)

]]></Node>
<StgValue><ssdm name="k_addr_resp"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="143" st_id="22" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1024">
<![CDATA[
:103  %k_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i1024P(i1024* %k_addr)

]]></Node>
<StgValue><ssdm name="k_addr_resp"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="144" st_id="23" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1024">
<![CDATA[
:103  %k_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i1024P(i1024* %k_addr)

]]></Node>
<StgValue><ssdm name="k_addr_resp"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="145" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(i1024* %k, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str8, [7 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="24" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1024">
<![CDATA[
:103  %k_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i1024P(i1024* %k_addr)

]]></Node>
<StgValue><ssdm name="k_addr_resp"/></StgValue>
</operation>

<operation id="147" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="8">
<![CDATA[
:104  ret i8 %tmp_23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
