// Seed: 2371681900
module module_0 ();
  logic id_1;
  assign id_1 = id_1 - id_1;
  wire id_2;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1
);
  logic [7:0][1 'h0][1 'b0] \id_3 = 1, id_4;
  not primCall (id_1, id_4);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    input uwire id_1,
    output tri id_2,
    input tri1 id_3,
    output wand id_4,
    output wand id_5,
    output tri id_6,
    output wire id_7,
    input supply1 id_8,
    input supply0 id_9,
    input tri id_10,
    input wor id_11,
    output wand id_12,
    output wand id_13,
    input tri id_14,
    output supply0 id_15
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic id_17;
  ;
  assign id_6 = id_1;
endmodule
