
Dashboard.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000258  00800100  00002a8e  00002b22  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002a8e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000011c  00800358  00800358  00002d7a  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00002d7c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  00003448  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000002a0  00000000  00000000  000034d0  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00004d6b  00000000  00000000  00003770  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000014ba  00000000  00000000  000084db  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001c95  00000000  00000000  00009995  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000bec  00000000  00000000  0000b62c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000118b  00000000  00000000  0000c218  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000030d0  00000000  00000000  0000d3a3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4a 00 	jmp	0x94	; 0x94 <__ctors_end>
       4:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
       8:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
       c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      10:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      14:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      18:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      1c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      20:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      24:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      28:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      2c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      30:	0c 94 70 13 	jmp	0x26e0	; 0x26e0 <__vector_12>
      34:	0c 94 9d 13 	jmp	0x273a	; 0x273a <__vector_13>
      38:	0c 94 ca 13 	jmp	0x2794	; 0x2794 <__vector_14>
      3c:	0c 94 7e 14 	jmp	0x28fc	; 0x28fc <__vector_15>
      40:	0c 94 5c 13 	jmp	0x26b8	; 0x26b8 <__vector_16>
      44:	0c 94 66 13 	jmp	0x26cc	; 0x26cc <__vector_17>
      48:	0c 94 15 02 	jmp	0x42a	; 0x42a <__vector_18>
      4c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      50:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      54:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      58:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      5c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      60:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      64:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      68:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      6c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      70:	0c 94 f7 13 	jmp	0x27ee	; 0x27ee <__vector_28>
      74:	0c 94 24 14 	jmp	0x2848	; 0x2848 <__vector_29>
      78:	0c 94 51 14 	jmp	0x28a2	; 0x28a2 <__vector_30>
      7c:	0c 94 88 14 	jmp	0x2910	; 0x2910 <__vector_31>
      80:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      84:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      88:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      8c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      90:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>

00000094 <__ctors_end>:
      94:	11 24       	eor	r1, r1
      96:	1f be       	out	0x3f, r1	; 63
      98:	cf ef       	ldi	r28, 0xFF	; 255
      9a:	d8 e0       	ldi	r29, 0x08	; 8
      9c:	de bf       	out	0x3e, r29	; 62
      9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
      a0:	13 e0       	ldi	r17, 0x03	; 3
      a2:	a0 e0       	ldi	r26, 0x00	; 0
      a4:	b1 e0       	ldi	r27, 0x01	; 1
      a6:	ee e8       	ldi	r30, 0x8E	; 142
      a8:	fa e2       	ldi	r31, 0x2A	; 42
      aa:	02 c0       	rjmp	.+4      	; 0xb0 <__do_copy_data+0x10>
      ac:	05 90       	lpm	r0, Z+
      ae:	0d 92       	st	X+, r0
      b0:	a8 35       	cpi	r26, 0x58	; 88
      b2:	b1 07       	cpc	r27, r17
      b4:	d9 f7       	brne	.-10     	; 0xac <__do_copy_data+0xc>

000000b6 <__do_clear_bss>:
      b6:	14 e0       	ldi	r17, 0x04	; 4
      b8:	a8 e5       	ldi	r26, 0x58	; 88
      ba:	b3 e0       	ldi	r27, 0x03	; 3
      bc:	01 c0       	rjmp	.+2      	; 0xc0 <.do_clear_bss_start>

000000be <.do_clear_bss_loop>:
      be:	1d 92       	st	X+, r1

000000c0 <.do_clear_bss_start>:
      c0:	a4 37       	cpi	r26, 0x74	; 116
      c2:	b1 07       	cpc	r27, r17
      c4:	e1 f7       	brne	.-8      	; 0xbe <.do_clear_bss_loop>
      c6:	0e 94 69 00 	call	0xd2	; 0xd2 <main>
      ca:	0c 94 45 15 	jmp	0x2a8a	; 0x2a8a <_exit>

000000ce <__bad_interrupt>:
      ce:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d2 <main>:
#include "includes/Led.h"


int main(void){	

	main_init();
      d2:	0e 94 06 13 	call	0x260c	; 0x260c <main_init>
	
	while(1){	
		wdt_reset();
      d6:	a8 95       	wdr
		EventHandleEvent();
      d8:	0e 94 98 11 	call	0x2330	; 0x2330 <EventHandleEvent>
      dc:	fc cf       	rjmp	.-8      	; 0xd6 <main+0x4>

000000de <button_read_col>:
		uint8_t r4=0;
				
		/* ROW 1 READ */

		
		r1=PINE;
      de:	9c b1       	in	r25, 0x0c	; 12
		
		if(!((r1>>ROW_1_PIN)&1)){
      e0:	92 95       	swap	r25
      e2:	9f 70       	andi	r25, 0x0F	; 15
      e4:	90 fd       	sbrc	r25, 0
      e6:	0b c0       	rjmp	.+22     	; 0xfe <button_read_col+0x20>
			button_state[0+col*BUTTON_ROW_NUMBER]=1;
      e8:	e8 2f       	mov	r30, r24
      ea:	f0 e0       	ldi	r31, 0x00	; 0
      ec:	ee 0f       	add	r30, r30
      ee:	ff 1f       	adc	r31, r31
      f0:	ee 0f       	add	r30, r30
      f2:	ff 1f       	adc	r31, r31
      f4:	e9 51       	subi	r30, 0x19	; 25
      f6:	fc 4f       	sbci	r31, 0xFC	; 252
      f8:	91 e0       	ldi	r25, 0x01	; 1
      fa:	90 83       	st	Z, r25
      fc:	09 c0       	rjmp	.+18     	; 0x110 <button_read_col+0x32>
		}else{
			button_state[0+col*BUTTON_ROW_NUMBER]=0;
      fe:	e8 2f       	mov	r30, r24
     100:	f0 e0       	ldi	r31, 0x00	; 0
     102:	ee 0f       	add	r30, r30
     104:	ff 1f       	adc	r31, r31
     106:	ee 0f       	add	r30, r30
     108:	ff 1f       	adc	r31, r31
     10a:	e9 51       	subi	r30, 0x19	; 25
     10c:	fc 4f       	sbci	r31, 0xFC	; 252
     10e:	10 82       	st	Z, r1
		}
	
		/* ROW 2 READ */
		
		r2=PINE;
     110:	9c b1       	in	r25, 0x0c	; 12
		if(!((r2>>ROW_2_PIN)&1)){		
     112:	92 95       	swap	r25
     114:	96 95       	lsr	r25
     116:	97 70       	andi	r25, 0x07	; 7
     118:	90 fd       	sbrc	r25, 0
     11a:	0b c0       	rjmp	.+22     	; 0x132 <button_read_col+0x54>
			button_state[1+col*BUTTON_ROW_NUMBER]=1;
     11c:	e8 2f       	mov	r30, r24
     11e:	f0 e0       	ldi	r31, 0x00	; 0
     120:	ee 0f       	add	r30, r30
     122:	ff 1f       	adc	r31, r31
     124:	ee 0f       	add	r30, r30
     126:	ff 1f       	adc	r31, r31
     128:	e9 51       	subi	r30, 0x19	; 25
     12a:	fc 4f       	sbci	r31, 0xFC	; 252
     12c:	91 e0       	ldi	r25, 0x01	; 1
     12e:	91 83       	std	Z+1, r25	; 0x01
     130:	09 c0       	rjmp	.+18     	; 0x144 <button_read_col+0x66>
		}else{
			button_state[1+col*BUTTON_ROW_NUMBER]=0;
     132:	e8 2f       	mov	r30, r24
     134:	f0 e0       	ldi	r31, 0x00	; 0
     136:	ee 0f       	add	r30, r30
     138:	ff 1f       	adc	r31, r31
     13a:	ee 0f       	add	r30, r30
     13c:	ff 1f       	adc	r31, r31
     13e:	e9 51       	subi	r30, 0x19	; 25
     140:	fc 4f       	sbci	r31, 0xFC	; 252
     142:	11 82       	std	Z+1, r1	; 0x01
		}
		
		/* ROW 3 READ */
		
		r3=PINC;
     144:	96 b1       	in	r25, 0x06	; 6
		if(!((r3>>ROW_3_PIN)&1)){	
     146:	92 95       	swap	r25
     148:	96 95       	lsr	r25
     14a:	96 95       	lsr	r25
     14c:	93 70       	andi	r25, 0x03	; 3
     14e:	90 fd       	sbrc	r25, 0
     150:	0b c0       	rjmp	.+22     	; 0x168 <button_read_col+0x8a>
			button_state[2+col*BUTTON_ROW_NUMBER]=1;
     152:	e8 2f       	mov	r30, r24
     154:	f0 e0       	ldi	r31, 0x00	; 0
     156:	ee 0f       	add	r30, r30
     158:	ff 1f       	adc	r31, r31
     15a:	ee 0f       	add	r30, r30
     15c:	ff 1f       	adc	r31, r31
     15e:	e9 51       	subi	r30, 0x19	; 25
     160:	fc 4f       	sbci	r31, 0xFC	; 252
     162:	91 e0       	ldi	r25, 0x01	; 1
     164:	92 83       	std	Z+2, r25	; 0x02
     166:	09 c0       	rjmp	.+18     	; 0x17a <button_read_col+0x9c>
		}else{
			button_state[2+col*BUTTON_ROW_NUMBER]=0;
     168:	e8 2f       	mov	r30, r24
     16a:	f0 e0       	ldi	r31, 0x00	; 0
     16c:	ee 0f       	add	r30, r30
     16e:	ff 1f       	adc	r31, r31
     170:	ee 0f       	add	r30, r30
     172:	ff 1f       	adc	r31, r31
     174:	e9 51       	subi	r30, 0x19	; 25
     176:	fc 4f       	sbci	r31, 0xFC	; 252
     178:	12 82       	std	Z+2, r1	; 0x02
			
		}
		
		/* ROW 3 READ */
				
		r4=PINC;
     17a:	96 b1       	in	r25, 0x06	; 6
		if(!((r4>>ROW_4_PIN)&1)){
     17c:	96 95       	lsr	r25
     17e:	96 95       	lsr	r25
     180:	96 95       	lsr	r25
     182:	90 fd       	sbrc	r25, 0
     184:	0b c0       	rjmp	.+22     	; 0x19c <button_read_col+0xbe>
			button_state[3+col*BUTTON_ROW_NUMBER]=1;
     186:	e8 2f       	mov	r30, r24
     188:	f0 e0       	ldi	r31, 0x00	; 0
     18a:	ee 0f       	add	r30, r30
     18c:	ff 1f       	adc	r31, r31
     18e:	ee 0f       	add	r30, r30
     190:	ff 1f       	adc	r31, r31
     192:	e9 51       	subi	r30, 0x19	; 25
     194:	fc 4f       	sbci	r31, 0xFC	; 252
     196:	81 e0       	ldi	r24, 0x01	; 1
     198:	83 83       	std	Z+3, r24	; 0x03
     19a:	08 95       	ret
			
		}else{
			button_state[3+col*BUTTON_ROW_NUMBER]=0;
     19c:	e8 2f       	mov	r30, r24
     19e:	f0 e0       	ldi	r31, 0x00	; 0
     1a0:	ee 0f       	add	r30, r30
     1a2:	ff 1f       	adc	r31, r31
     1a4:	ee 0f       	add	r30, r30
     1a6:	ff 1f       	adc	r31, r31
     1a8:	e9 51       	subi	r30, 0x19	; 25
     1aa:	fc 4f       	sbci	r31, 0xFC	; 252
     1ac:	13 82       	std	Z+3, r1	; 0x03
     1ae:	08 95       	ret

000001b0 <col1_input_high>:
}


void col1_input_high(void){
	/* COL 1 INPUT HIGH */
	DDRE&=~(1<<COLOUMN_1_PIN);
     1b0:	6e 98       	cbi	0x0d, 6	; 13
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     1b2:	76 9a       	sbi	0x0e, 6	; 14
}
     1b4:	08 95       	ret

000001b6 <col2_input_high>:

void col2_input_high(void){
	/* COL 2 INPUT HIGH */
	DDRE&=~(1<<COLOUMN_2_PIN);
     1b6:	6f 98       	cbi	0x0d, 7	; 13
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     1b8:	77 9a       	sbi	0x0e, 7	; 14
}
     1ba:	08 95       	ret

000001bc <col3_input_high>:

void col3_input_high(void){
	/* COL 3 HIGH */
	DDRB&=~(1<<COLOUMN_3_PIN);
     1bc:	24 98       	cbi	0x04, 4	; 4
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     1be:	2c 9a       	sbi	0x05, 4	; 5
	
}	
     1c0:	08 95       	ret

000001c2 <col1_low>:

void col1_low(void){
	/* COL 1 LOW */
	PORTE&=~(1<<COLOUMN_1_PIN);
     1c2:	76 98       	cbi	0x0e, 6	; 14
	DDRE|=(0x01)<<COLOUMN_1_PIN;
     1c4:	6e 9a       	sbi	0x0d, 6	; 13
}
     1c6:	08 95       	ret

000001c8 <col2_low>:

void col2_low(void){
	/* COL 2 LOW */
	PORTE&=~(1<<COLOUMN_2_PIN);
     1c8:	77 98       	cbi	0x0e, 7	; 14
	DDRE|=(0x01)<<COLOUMN_2_PIN;
     1ca:	6f 9a       	sbi	0x0d, 7	; 13
}
     1cc:	08 95       	ret

000001ce <col3_low>:

void col3_low(void){
	/* COL 3 LOW  */
	PORTB&=~(1<<COLOUMN_3_PIN);
     1ce:	2c 98       	cbi	0x05, 4	; 5
	DDRB|=(0x01)<<COLOUMN_3_PIN;
     1d0:	24 9a       	sbi	0x04, 4	; 4

}
     1d2:	08 95       	ret

000001d4 <buttons_react>:

void buttons_react(void){

	
	if(button_press[BUTTON_ID_UP]){
     1d4:	80 91 08 04 	lds	r24, 0x0408
     1d8:	88 23       	and	r24, r24
     1da:	21 f0       	breq	.+8      	; 0x1e4 <buttons_react+0x10>
		button_press[BUTTON_ID_UP]=0;
     1dc:	10 92 08 04 	sts	0x0408, r1
		display_up();
     1e0:	0e 94 8b 10 	call	0x2116	; 0x2116 <display_up>
	}
	
	if(button_press[BUTTON_ID_DOWN]){
     1e4:	80 91 09 04 	lds	r24, 0x0409
     1e8:	88 23       	and	r24, r24
     1ea:	21 f0       	breq	.+8      	; 0x1f4 <buttons_react+0x20>
		button_press[BUTTON_ID_DOWN]=0;
     1ec:	10 92 09 04 	sts	0x0409, r1
		display_down();		
     1f0:	0e 94 a0 10 	call	0x2140	; 0x2140 <display_down>
	}
	
	button_key1=0;
     1f4:	10 92 59 03 	sts	0x0359, r1
	if(button_press[BUTTON_ID_TMS]){
     1f8:	80 91 02 04 	lds	r24, 0x0402
     1fc:	88 23       	and	r24, r24
     1fe:	29 f0       	breq	.+10     	; 0x20a <buttons_react+0x36>
		button_press[BUTTON_ID_TMS]=0;
     200:	10 92 02 04 	sts	0x0402, r1
		button_key1|=1;
     204:	81 e0       	ldi	r24, 0x01	; 1
     206:	80 93 59 03 	sts	0x0359, r24
	}
	if(button_press[BUTTON_ID_TV]){
     20a:	80 91 0a 04 	lds	r24, 0x040A
     20e:	88 23       	and	r24, r24
     210:	39 f0       	breq	.+14     	; 0x220 <buttons_react+0x4c>
		button_press[BUTTON_ID_TV]=0;
     212:	10 92 0a 04 	sts	0x040A, r1
		button_key1|=1<<1;
     216:	80 91 59 03 	lds	r24, 0x0359
     21a:	82 60       	ori	r24, 0x02	; 2
     21c:	80 93 59 03 	sts	0x0359, r24
	}
	if(button_press[BUTTON_ID_TC]){
     220:	80 91 06 04 	lds	r24, 0x0406
     224:	88 23       	and	r24, r24
     226:	39 f0       	breq	.+14     	; 0x236 <buttons_react+0x62>
		button_press[BUTTON_ID_TC]=0;
     228:	10 92 06 04 	sts	0x0406, r1
		button_key1|=1<<2;
     22c:	80 91 59 03 	lds	r24, 0x0359
     230:	84 60       	ori	r24, 0x04	; 4
     232:	80 93 59 03 	sts	0x0359, r24
	}
	if(button_press[BUTTON_ID_RECUP]){
     236:	80 91 03 04 	lds	r24, 0x0403
     23a:	88 23       	and	r24, r24
     23c:	39 f0       	breq	.+14     	; 0x24c <buttons_react+0x78>
		button_press[BUTTON_ID_RECUP]=0;
     23e:	10 92 03 04 	sts	0x0403, r1
		button_key1|=1<<3;
     242:	80 91 59 03 	lds	r24, 0x0359
     246:	88 60       	ori	r24, 0x08	; 8
     248:	80 93 59 03 	sts	0x0359, r24
	}
	if(button_press[BUTTON_ID_KOBI]){
     24c:	80 91 07 04 	lds	r24, 0x0407
     250:	88 23       	and	r24, r24
     252:	39 f0       	breq	.+14     	; 0x262 <buttons_react+0x8e>
		button_press[BUTTON_ID_KOBI]=0;
     254:	10 92 07 04 	sts	0x0407, r1
		button_key1|=1<<4;
     258:	80 91 59 03 	lds	r24, 0x0359
     25c:	80 61       	ori	r24, 0x10	; 16
     25e:	80 93 59 03 	sts	0x0359, r24
	}
	if(button_press[BUTTON_ID_AD]){
     262:	80 91 0b 04 	lds	r24, 0x040B
     266:	88 23       	and	r24, r24
     268:	39 f0       	breq	.+14     	; 0x278 <buttons_react+0xa4>
		button_press[BUTTON_ID_AD]=0;
     26a:	10 92 0b 04 	sts	0x040B, r1
		button_key1|=1<<5;
     26e:	80 91 59 03 	lds	r24, 0x0359
     272:	80 62       	ori	r24, 0x20	; 32
     274:	80 93 59 03 	sts	0x0359, r24
	}
	
	button_key2=0;
     278:	10 92 58 03 	sts	0x0358, r1
	if(button_state[BUTTON_ID_PLUS]){
     27c:	80 91 eb 03 	lds	r24, 0x03EB
     280:	88 23       	and	r24, r24
     282:	19 f0       	breq	.+6      	; 0x28a <buttons_react+0xb6>
		button_key2|=1;
     284:	81 e0       	ldi	r24, 0x01	; 1
     286:	80 93 58 03 	sts	0x0358, r24
	}
	if(button_state[BUTTON_ID_MINUS]){
     28a:	80 91 ec 03 	lds	r24, 0x03EC
     28e:	88 23       	and	r24, r24
     290:	29 f0       	breq	.+10     	; 0x29c <buttons_react+0xc8>
		button_key2|=1<<1;
     292:	80 91 58 03 	lds	r24, 0x0358
     296:	82 60       	ori	r24, 0x02	; 2
     298:	80 93 58 03 	sts	0x0358, r24
	}
	
	if(button_state[BUTTON_ID_FLAPPY_DRS]){
     29c:	80 91 e7 03 	lds	r24, 0x03E7
     2a0:	88 23       	and	r24, r24
     2a2:	29 f0       	breq	.+10     	; 0x2ae <buttons_react+0xda>
		button_key2|=1<<2;
     2a4:	80 91 58 03 	lds	r24, 0x0358
     2a8:	84 60       	ori	r24, 0x04	; 4
     2aa:	80 93 58 03 	sts	0x0358, r24
     2ae:	08 95       	ret

000002b0 <button_init>:
{

	
	/* enable pull-ups */
	
	MCUCR&=~(1<<PUD);
     2b0:	85 b7       	in	r24, 0x35	; 53
     2b2:	8f 7e       	andi	r24, 0xEF	; 239
     2b4:	85 bf       	out	0x35, r24	; 53
	
	
	/* COL 1 INPUT HIGH */
	DDRE|=~(1<<COLOUMN_1_PIN);
     2b6:	8d b1       	in	r24, 0x0d	; 13
     2b8:	8f 6b       	ori	r24, 0xBF	; 191
     2ba:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     2bc:	76 9a       	sbi	0x0e, 6	; 14
	/* COL 2 INPUT HIGH */
	DDRE|=~(1<<COLOUMN_2_PIN);
     2be:	8d b1       	in	r24, 0x0d	; 13
     2c0:	8f 67       	ori	r24, 0x7F	; 127
     2c2:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     2c4:	77 9a       	sbi	0x0e, 7	; 14
	/* COL 3 INPUT HIGH */
	DDRB|=~(1<<COLOUMN_3_PIN);
     2c6:	84 b1       	in	r24, 0x04	; 4
     2c8:	8f 6e       	ori	r24, 0xEF	; 239
     2ca:	84 b9       	out	0x04, r24	; 4
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     2cc:	2c 9a       	sbi	0x05, 4	; 5
	
	
	/* ROW 1 INPUT, PULLUP */
	DDRE&=~(1<<ROW_1_PIN);
     2ce:	6c 98       	cbi	0x0d, 4	; 13
	PORTE|=1<<ROW_1_PIN;
     2d0:	74 9a       	sbi	0x0e, 4	; 14
	/* ROW 2 INPUT, PULLUP */
	DDRE&=~(1<<ROW_2_PIN);
     2d2:	6d 98       	cbi	0x0d, 5	; 13
	PORTE|=1<<ROW_2_PIN;
     2d4:	75 9a       	sbi	0x0e, 5	; 14
	/* ROW 3 INPUT, PULLUP */
	DDRC&=~(1<<ROW_3_PIN);
     2d6:	3e 98       	cbi	0x07, 6	; 7
	PORTC|=1<<ROW_3_PIN;
     2d8:	46 9a       	sbi	0x08, 6	; 8
	/* ROW 4 INPUT, PULLUP */
	DDRC&=~(1<<ROW_4_PIN);
     2da:	3b 98       	cbi	0x07, 3	; 7
	PORTC|=1<<ROW_4_PIN;
     2dc:	43 9a       	sbi	0x08, 3	; 8
     2de:	ee e0       	ldi	r30, 0x0E	; 14
     2e0:	f4 e0       	ldi	r31, 0x04	; 4
#include "../includes/Display.h"

 uint8_t button_key1=0;
 uint8_t button_key2=0;

void button_init( void )
     2e2:	cf 01       	movw	r24, r30
     2e4:	0c 96       	adiw	r24, 0x0c	; 12
	DDRC&=~(1<<ROW_4_PIN);
	PORTC|=1<<ROW_4_PIN;
	
	uint8_t i;
	for(i=0;i<12;i++){
		button_released[i]=1;
     2e6:	21 e0       	ldi	r18, 0x01	; 1
     2e8:	21 93       	st	Z+, r18
	/* ROW 4 INPUT, PULLUP */
	DDRC&=~(1<<ROW_4_PIN);
	PORTC|=1<<ROW_4_PIN;
	
	uint8_t i;
	for(i=0;i<12;i++){
     2ea:	e8 17       	cp	r30, r24
     2ec:	f9 07       	cpc	r31, r25
     2ee:	e1 f7       	brne	.-8      	; 0x2e8 <button_init+0x38>
		button_released[i]=1;
	}
	
} /* end button_init */
     2f0:	08 95       	ret

000002f2 <button_multiplex_cycle>:

void button_multiplex_cycle(void){
     2f2:	cf 92       	push	r12
     2f4:	df 92       	push	r13
     2f6:	ef 92       	push	r14
     2f8:	ff 92       	push	r15
     2fa:	0f 93       	push	r16
     2fc:	1f 93       	push	r17
     2fe:	cf 93       	push	r28
     300:	df 93       	push	r29
		
		
	col1_input_high();
     302:	c8 ed       	ldi	r28, 0xD8	; 216
     304:	d0 e0       	ldi	r29, 0x00	; 0
     306:	fe 01       	movw	r30, r28
     308:	09 95       	icall
	col2_input_high();
     30a:	0b ed       	ldi	r16, 0xDB	; 219
     30c:	10 e0       	ldi	r17, 0x00	; 0
     30e:	f8 01       	movw	r30, r16
     310:	09 95       	icall
	col3_input_high();
     312:	0f 2e       	mov	r0, r31
     314:	fe ed       	ldi	r31, 0xDE	; 222
     316:	ef 2e       	mov	r14, r31
     318:	f0 e0       	ldi	r31, 0x00	; 0
     31a:	ff 2e       	mov	r15, r31
     31c:	f0 2d       	mov	r31, r0
     31e:	f7 01       	movw	r30, r14
     320:	09 95       	icall
	
	/* Cycle 1 */

	col2_input_high();
     322:	f8 01       	movw	r30, r16
     324:	09 95       	icall
	col3_input_high();
     326:	f7 01       	movw	r30, r14
     328:	09 95       	icall
	col1_low();
     32a:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <col1_low>
	
		
	button_read_col(0);
     32e:	0f 2e       	mov	r0, r31
     330:	ff e6       	ldi	r31, 0x6F	; 111
     332:	cf 2e       	mov	r12, r31
     334:	f0 e0       	ldi	r31, 0x00	; 0
     336:	df 2e       	mov	r13, r31
     338:	f0 2d       	mov	r31, r0
     33a:	80 e0       	ldi	r24, 0x00	; 0
     33c:	90 e0       	ldi	r25, 0x00	; 0
     33e:	f6 01       	movw	r30, r12
     340:	09 95       	icall

	/* Cycle 2 */

	
	col1_input_high();
     342:	fe 01       	movw	r30, r28
     344:	09 95       	icall
	col3_input_high();
     346:	f7 01       	movw	r30, r14
     348:	09 95       	icall
	col2_low();
     34a:	0e 94 e4 00 	call	0x1c8	; 0x1c8 <col2_low>
	
	button_read_col(1);
     34e:	81 e0       	ldi	r24, 0x01	; 1
     350:	90 e0       	ldi	r25, 0x00	; 0
     352:	f6 01       	movw	r30, r12
     354:	09 95       	icall
	
	
	/* Cycle 3 */
	
	col1_input_high();
     356:	fe 01       	movw	r30, r28
     358:	09 95       	icall
	col2_input_high();
     35a:	f8 01       	movw	r30, r16
     35c:	09 95       	icall
	col3_low();	
     35e:	0e 94 e7 00 	call	0x1ce	; 0x1ce <col3_low>
	
	button_read_col(2);
     362:	82 e0       	ldi	r24, 0x02	; 2
     364:	90 e0       	ldi	r25, 0x00	; 0
     366:	f6 01       	movw	r30, r12
     368:	09 95       	icall
	
			
	col1_input_high();
     36a:	fe 01       	movw	r30, r28
     36c:	09 95       	icall
	col2_input_high();
     36e:	f8 01       	movw	r30, r16
     370:	09 95       	icall
	col3_input_high();
     372:	f7 01       	movw	r30, r14
     374:	09 95       	icall
     376:	e4 ef       	ldi	r30, 0xF4	; 244
     378:	f3 e0       	ldi	r31, 0x03	; 3
     37a:	a7 ee       	ldi	r26, 0xE7	; 231
     37c:	b3 e0       	ldi	r27, 0x03	; 3
     37e:	0e e0       	ldi	r16, 0x0E	; 14
     380:	14 e0       	ldi	r17, 0x04	; 4
     382:	80 e0       	ldi	r24, 0x00	; 0
     384:	94 e0       	ldi	r25, 0x04	; 4
		button_released[i]=1;
	}
	
} /* end button_init */

void button_multiplex_cycle(void){
     386:	af 01       	movw	r20, r30
     388:	44 5f       	subi	r20, 0xF4	; 244
     38a:	5f 4f       	sbci	r21, 0xFF	; 255
		if(button_previous_state[i]==0 && button_state[i]==1 && button_released[i]==1){
			button_press[i]=1;
			button_released[i]=0;
		}
		if(button_previous_state[i]==1 && button_state[i]==0 && button_released[i]==0){
			button_released[i]=1;
     38c:	71 e0       	ldi	r23, 0x01	; 1
		button_released[i]=1;
	}
	
} /* end button_init */

void button_multiplex_cycle(void){
     38e:	9f 01       	movw	r18, r30
	col2_input_high();
	col3_input_high();
	
	uint8_t i=0;
	for(i;i<12;i++){
		if(button_previous_state[i]==0 && button_state[i]==1 && button_released[i]==1){
     390:	60 81       	ld	r22, Z
     392:	66 23       	and	r22, r22
     394:	59 f4       	brne	.+22     	; 0x3ac <button_multiplex_cycle+0xba>
     396:	6c 91       	ld	r22, X
     398:	61 30       	cpi	r22, 0x01	; 1
     39a:	41 f4       	brne	.+16     	; 0x3ac <button_multiplex_cycle+0xba>
     39c:	e8 01       	movw	r28, r16
     39e:	68 81       	ld	r22, Y
     3a0:	61 30       	cpi	r22, 0x01	; 1
     3a2:	81 f4       	brne	.+32     	; 0x3c4 <button_multiplex_cycle+0xd2>
			button_press[i]=1;
     3a4:	ec 01       	movw	r28, r24
     3a6:	78 83       	st	Y, r23
			button_released[i]=0;
     3a8:	e8 01       	movw	r28, r16
     3aa:	18 82       	st	Y, r1
		}
		if(button_previous_state[i]==1 && button_state[i]==0 && button_released[i]==0){
     3ac:	e9 01       	movw	r28, r18
     3ae:	28 81       	ld	r18, Y
     3b0:	21 30       	cpi	r18, 0x01	; 1
     3b2:	41 f4       	brne	.+16     	; 0x3c4 <button_multiplex_cycle+0xd2>
     3b4:	2c 91       	ld	r18, X
     3b6:	22 23       	and	r18, r18
     3b8:	29 f4       	brne	.+10     	; 0x3c4 <button_multiplex_cycle+0xd2>
     3ba:	e8 01       	movw	r28, r16
     3bc:	28 81       	ld	r18, Y
     3be:	22 23       	and	r18, r18
     3c0:	09 f4       	brne	.+2      	; 0x3c4 <button_multiplex_cycle+0xd2>
			button_released[i]=1;
     3c2:	78 83       	st	Y, r23
     3c4:	31 96       	adiw	r30, 0x01	; 1
     3c6:	11 96       	adiw	r26, 0x01	; 1
     3c8:	0f 5f       	subi	r16, 0xFF	; 255
     3ca:	1f 4f       	sbci	r17, 0xFF	; 255
     3cc:	01 96       	adiw	r24, 0x01	; 1
	col1_input_high();
	col2_input_high();
	col3_input_high();
	
	uint8_t i=0;
	for(i;i<12;i++){
     3ce:	e4 17       	cp	r30, r20
     3d0:	f5 07       	cpc	r31, r21
     3d2:	e9 f6       	brne	.-70     	; 0x38e <button_multiplex_cycle+0x9c>
			button_released[i]=1;
		}			
	}
	
	
	buttons_react();
     3d4:	0e 94 ea 00 	call	0x1d4	; 0x1d4 <buttons_react>
	
	
	memcpy(button_previous_state,button_state,12);
     3d8:	a4 ef       	ldi	r26, 0xF4	; 244
     3da:	b3 e0       	ldi	r27, 0x03	; 3
     3dc:	e7 ee       	ldi	r30, 0xE7	; 231
     3de:	f3 e0       	ldi	r31, 0x03	; 3
     3e0:	8c e0       	ldi	r24, 0x0C	; 12
     3e2:	01 90       	ld	r0, Z+
     3e4:	0d 92       	st	X+, r0
     3e6:	81 50       	subi	r24, 0x01	; 1
     3e8:	e1 f7       	brne	.-8      	; 0x3e2 <button_multiplex_cycle+0xf0>
	
} /* end button_multiplex_cycle */
     3ea:	df 91       	pop	r29
     3ec:	cf 91       	pop	r28
     3ee:	1f 91       	pop	r17
     3f0:	0f 91       	pop	r16
     3f2:	ff 90       	pop	r15
     3f4:	ef 90       	pop	r14
     3f6:	df 90       	pop	r13
     3f8:	cf 90       	pop	r12
     3fa:	08 95       	ret

000003fc <button_get_button_state>:
	
}/*end button_read_rows */


uint8_t button_get_button_state(uint8_t button_id){
	return button_state[button_id];
     3fc:	27 ee       	ldi	r18, 0xE7	; 231
     3fe:	33 e0       	ldi	r19, 0x03	; 3
     400:	28 0f       	add	r18, r24
     402:	31 1d       	adc	r19, r1
}
     404:	f9 01       	movw	r30, r18
     406:	80 81       	ld	r24, Z
     408:	08 95       	ret

0000040a <buzzer_init>:
uint8_t buzzer_count=0;
uint8_t buzz_cycles=0;

void buzzer_init( void )
{
	DDRA|=(1)<<BUZZER_PIN;
     40a:	08 9a       	sbi	0x01, 0	; 1
	PORTA&=~((1)<<BUZZER_PIN);
     40c:	10 98       	cbi	0x02, 0	; 2
}
     40e:	08 95       	ret

00000410 <buzzer_on>:

void buzzer_on( void )
{
	PORTA|=1<<BUZZER_PIN;
     410:	10 9a       	sbi	0x02, 0	; 2
}
     412:	08 95       	ret

00000414 <buzzer_off>:

void buzzer_off( void )
{
	PORTA&=~(1<<BUZZER_PIN);
     414:	10 98       	cbi	0x02, 0	; 2
}
     416:	08 95       	ret

00000418 <buzzer_buzz_ready_to_drive>:


void buzzer_buzz_ready_to_drive(){
	buzzer_on();
     418:	0e 94 08 02 	call	0x410	; 0x410 <buzzer_on>
	buzz_cycles=3;
     41c:	83 e0       	ldi	r24, 0x03	; 3
     41e:	80 93 5a 03 	sts	0x035A, r24
	buzzer_count=4;	
     422:	84 e0       	ldi	r24, 0x04	; 4
     424:	80 93 5b 03 	sts	0x035B, r24
}
     428:	08 95       	ret

0000042a <__vector_18>:

/* +--------------------------------+ */
/* | CODE							| */
/* +--------------------------------+ */

ISR(CANIT_vect){
     42a:	1f 92       	push	r1
     42c:	0f 92       	push	r0
     42e:	0f b6       	in	r0, 0x3f	; 63
     430:	0f 92       	push	r0
     432:	11 24       	eor	r1, r1
     434:	2f 93       	push	r18
     436:	3f 93       	push	r19
     438:	4f 93       	push	r20
     43a:	5f 93       	push	r21
     43c:	6f 93       	push	r22
     43e:	7f 93       	push	r23
     440:	8f 93       	push	r24
     442:	9f 93       	push	r25
     444:	af 93       	push	r26
     446:	bf 93       	push	r27
     448:	cf 93       	push	r28
     44a:	ef 93       	push	r30
     44c:	ff 93       	push	r31
	U8 interrupts=CANSTMOB;
     44e:	c0 91 ee 00 	lds	r28, 0x00EE
	if(interrupts&(1<<AERR)){
     452:	c0 ff       	sbrs	r28, 0
     454:	08 c0       	rjmp	.+16     	; 0x466 <__vector_18+0x3c>
		EventAddEvent(EVENT_CANERROR);
     456:	87 e0       	ldi	r24, 0x07	; 7
     458:	0e 94 da 10 	call	0x21b4	; 0x21b4 <EventAddEvent>
		CANSTMOB&=~(1<<AERR);
     45c:	ee ee       	ldi	r30, 0xEE	; 238
     45e:	f0 e0       	ldi	r31, 0x00	; 0
     460:	80 81       	ld	r24, Z
     462:	8e 7f       	andi	r24, 0xFE	; 254
     464:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<TXOK)){
     466:	c6 ff       	sbrs	r28, 6
     468:	08 c0       	rjmp	.+16     	; 0x47a <__vector_18+0x50>
		EventAddEvent(EVENT_CANTX);
     46a:	88 e0       	ldi	r24, 0x08	; 8
     46c:	0e 94 da 10 	call	0x21b4	; 0x21b4 <EventAddEvent>
		CANSTMOB&=~(1<<TXOK);
     470:	ee ee       	ldi	r30, 0xEE	; 238
     472:	f0 e0       	ldi	r31, 0x00	; 0
     474:	80 81       	ld	r24, Z
     476:	8f 7b       	andi	r24, 0xBF	; 191
     478:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<RXOK)){
     47a:	c5 ff       	sbrs	r28, 5
     47c:	08 c0       	rjmp	.+16     	; 0x48e <__vector_18+0x64>
		EventAddEvent(EVENT_CANRX);
     47e:	89 e0       	ldi	r24, 0x09	; 9
     480:	0e 94 da 10 	call	0x21b4	; 0x21b4 <EventAddEvent>
		//can_get_status(RxT);
		//CANSTMOB&=~(1<<RXOK);
		CANGIE&=~(1<<ENIT);
     484:	eb ed       	ldi	r30, 0xDB	; 219
     486:	f0 e0       	ldi	r31, 0x00	; 0
     488:	80 81       	ld	r24, Z
     48a:	8f 77       	andi	r24, 0x7F	; 127
     48c:	80 83       	st	Z, r24
	}
	return;
}
     48e:	ff 91       	pop	r31
     490:	ef 91       	pop	r30
     492:	cf 91       	pop	r28
     494:	bf 91       	pop	r27
     496:	af 91       	pop	r26
     498:	9f 91       	pop	r25
     49a:	8f 91       	pop	r24
     49c:	7f 91       	pop	r23
     49e:	6f 91       	pop	r22
     4a0:	5f 91       	pop	r21
     4a2:	4f 91       	pop	r20
     4a4:	3f 91       	pop	r19
     4a6:	2f 91       	pop	r18
     4a8:	0f 90       	pop	r0
     4aa:	0f be       	out	0x3f, r0	; 63
     4ac:	0f 90       	pop	r0
     4ae:	1f 90       	pop	r1
     4b0:	18 95       	reti

000004b2 <CANInit>:

void CANInit(void){
	can_init(CAN_BAUDRATE);
     4b2:	85 e0       	ldi	r24, 0x05	; 5
     4b4:	0e 94 10 06 	call	0xc20	; 0xc20 <can_init>
	CANSTMOB=0;
     4b8:	10 92 ee 00 	sts	0x00EE, r1
	CANGIE|=((1<<ENRX)|(1<<ENTX)|(1<<ENERR)|(1<<ENIT));
     4bc:	eb ed       	ldi	r30, 0xDB	; 219
     4be:	f0 e0       	ldi	r31, 0x00	; 0
     4c0:	80 81       	ld	r24, Z
     4c2:	88 6b       	ori	r24, 0xB8	; 184
     4c4:	80 83       	st	Z, r24
	CANIE1=0x7F;
     4c6:	8f e7       	ldi	r24, 0x7F	; 127
     4c8:	80 93 df 00 	sts	0x00DF, r24
	CANIE2=0xFF;
     4cc:	8f ef       	ldi	r24, 0xFF	; 255
     4ce:	80 93 de 00 	sts	0x00DE, r24
	can_queue_head=0;
     4d2:	10 92 24 04 	sts	0x0424, r1
	can_queue_tail=0;
     4d6:	10 92 26 04 	sts	0x0426, r1
	can_Status=CAN_Ready;
     4da:	10 92 25 04 	sts	0x0425, r1
	can_rx=0;
     4de:	10 92 28 04 	sts	0x0428, r1
     4e2:	10 92 27 04 	sts	0x0427, r1
}
     4e6:	08 95       	ret

000004e8 <CANGetStruct>:

void CANGetStruct(st_cmd_t* st,U8* datapt, U16 ID, U8 length){
     4e8:	fc 01       	movw	r30, r24
	st->pt_data=datapt;
     4ea:	70 87       	std	Z+8, r23	; 0x08
     4ec:	67 83       	std	Z+7, r22	; 0x07
	st->ctrl.ide=0;
     4ee:	17 86       	std	Z+15, r1	; 0x0f
	st->ctrl.rtr=0;
     4f0:	16 86       	std	Z+14, r1	; 0x0e
	st->id.std=ID;
     4f2:	53 83       	std	Z+3, r21	; 0x03
     4f4:	42 83       	std	Z+2, r20	; 0x02
	st->dlc=length;
     4f6:	26 83       	std	Z+6, r18	; 0x06
	st->id_mask=0x07FF;
     4f8:	8f ef       	ldi	r24, 0xFF	; 255
     4fa:	97 e0       	ldi	r25, 0x07	; 7
     4fc:	a0 e0       	ldi	r26, 0x00	; 0
     4fe:	b0 e0       	ldi	r27, 0x00	; 0
     500:	82 87       	std	Z+10, r24	; 0x0a
     502:	93 87       	std	Z+11, r25	; 0x0b
     504:	a4 87       	std	Z+12, r26	; 0x0c
     506:	b5 87       	std	Z+13, r27	; 0x0d
}
     508:	08 95       	ret

0000050a <CANStartRx>:

void CANStartRx(st_cmd_t* Rx){
	can_rx=Rx;
     50a:	90 93 28 04 	sts	0x0428, r25
     50e:	80 93 27 04 	sts	0x0427, r24
	can_rx->cmd=CMD_RX_DATA;
     512:	25 e0       	ldi	r18, 0x05	; 5
     514:	fc 01       	movw	r30, r24
     516:	21 83       	std	Z+1, r18	; 0x01
	can_cmd(can_rx);
     518:	80 91 27 04 	lds	r24, 0x0427
     51c:	90 91 28 04 	lds	r25, 0x0428
     520:	0e 94 25 06 	call	0xc4a	; 0xc4a <can_cmd>
}
     524:	08 95       	ret

00000526 <CANGetData>:

void CANGetData(st_cmd_t* Rx){
	can_get_status(Rx);
     526:	0e 94 ff 0b 	call	0x17fe	; 0x17fe <can_get_status>
	CANGIE|=(1<<ENIT);
     52a:	eb ed       	ldi	r30, 0xDB	; 219
     52c:	f0 e0       	ldi	r31, 0x00	; 0
     52e:	80 81       	ld	r24, Z
     530:	80 68       	ori	r24, 0x80	; 128
     532:	80 83       	st	Z, r24
}
     534:	08 95       	ret

00000536 <CANSendData>:

void CANSendData(void){
	if(can_queue_head!=can_queue_tail){
     536:	90 91 24 04 	lds	r25, 0x0424
     53a:	80 91 26 04 	lds	r24, 0x0426
     53e:	98 17       	cp	r25, r24
     540:	41 f1       	breq	.+80     	; 0x592 <CANSendData+0x5c>
		if(can_rx!=0){
     542:	e0 91 27 04 	lds	r30, 0x0427
     546:	f0 91 28 04 	lds	r31, 0x0428
     54a:	30 97       	sbiw	r30, 0x00	; 0
     54c:	41 f0       	breq	.+16     	; 0x55e <CANSendData+0x28>
			can_rx->cmd=CMD_ABORT;
     54e:	8c e0       	ldi	r24, 0x0C	; 12
     550:	81 83       	std	Z+1, r24	; 0x01
			can_cmd(can_rx);
     552:	80 91 27 04 	lds	r24, 0x0427
     556:	90 91 28 04 	lds	r25, 0x0428
     55a:	0e 94 25 06 	call	0xc4a	; 0xc4a <can_cmd>
		}
		can_queue[can_queue_tail]->cmd=CMD_TX_DATA;
     55e:	e0 91 26 04 	lds	r30, 0x0426
     562:	f0 e0       	ldi	r31, 0x00	; 0
     564:	ee 0f       	add	r30, r30
     566:	ff 1f       	adc	r31, r31
     568:	e6 5e       	subi	r30, 0xE6	; 230
     56a:	fb 4f       	sbci	r31, 0xFB	; 251
     56c:	a0 81       	ld	r26, Z
     56e:	b1 81       	ldd	r27, Z+1	; 0x01
     570:	82 e0       	ldi	r24, 0x02	; 2
     572:	11 96       	adiw	r26, 0x01	; 1
     574:	8c 93       	st	X, r24
		if(can_cmd(can_queue[can_queue_tail])!=CAN_CMD_ACCEPTED){
     576:	80 81       	ld	r24, Z
     578:	91 81       	ldd	r25, Z+1	; 0x01
     57a:	0e 94 25 06 	call	0xc4a	; 0xc4a <can_cmd>
     57e:	88 23       	and	r24, r24
     580:	21 f0       	breq	.+8      	; 0x58a <CANSendData+0x54>
			AddError(ERROR_CAN_ACCEPTED);
     582:	81 e0       	ldi	r24, 0x01	; 1
     584:	0e 94 c7 10 	call	0x218e	; 0x218e <AddError>
     588:	08 95       	ret
		}else{
			can_Status=CAN_Send;
     58a:	81 e0       	ldi	r24, 0x01	; 1
     58c:	80 93 25 04 	sts	0x0425, r24
     590:	08 95       	ret
		}		
	}else if(can_rx!=0){
     592:	e0 91 27 04 	lds	r30, 0x0427
     596:	f0 91 28 04 	lds	r31, 0x0428
     59a:	30 97       	sbiw	r30, 0x00	; 0
     59c:	41 f0       	breq	.+16     	; 0x5ae <CANSendData+0x78>
		can_rx->cmd=CMD_RX_DATA;
     59e:	85 e0       	ldi	r24, 0x05	; 5
     5a0:	81 83       	std	Z+1, r24	; 0x01
		can_cmd(can_rx);
     5a2:	80 91 27 04 	lds	r24, 0x0427
     5a6:	90 91 28 04 	lds	r25, 0x0428
     5aa:	0e 94 25 06 	call	0xc4a	; 0xc4a <can_cmd>
     5ae:	08 95       	ret

000005b0 <CANAddSendData>:
	}
}

void CANAddSendData(st_cmd_t* Tx){
     5b0:	cf 93       	push	r28
     5b2:	df 93       	push	r29
     5b4:	ec 01       	movw	r28, r24
	if((can_queue_head+1)%CAN_QUEUE_SIZE!=can_queue_tail){
     5b6:	e0 91 24 04 	lds	r30, 0x0424
     5ba:	f0 e0       	ldi	r31, 0x00	; 0
     5bc:	cf 01       	movw	r24, r30
     5be:	01 96       	adiw	r24, 0x01	; 1
     5c0:	65 e0       	ldi	r22, 0x05	; 5
     5c2:	70 e0       	ldi	r23, 0x00	; 0
     5c4:	0e 94 1e 15 	call	0x2a3c	; 0x2a3c <__divmodhi4>
     5c8:	20 91 26 04 	lds	r18, 0x0426
     5cc:	30 e0       	ldi	r19, 0x00	; 0
     5ce:	82 17       	cp	r24, r18
     5d0:	93 07       	cpc	r25, r19
     5d2:	49 f0       	breq	.+18     	; 0x5e6 <CANAddSendData+0x36>
		can_queue[can_queue_head]=Tx;
     5d4:	ee 0f       	add	r30, r30
     5d6:	ff 1f       	adc	r31, r31
     5d8:	e6 5e       	subi	r30, 0xE6	; 230
     5da:	fb 4f       	sbci	r31, 0xFB	; 251
     5dc:	d1 83       	std	Z+1, r29	; 0x01
     5de:	c0 83       	st	Z, r28
		can_queue_head=(can_queue_head+1)%CAN_QUEUE_SIZE;
     5e0:	80 93 24 04 	sts	0x0424, r24
     5e4:	03 c0       	rjmp	.+6      	; 0x5ec <CANAddSendData+0x3c>
	}else{
		AddError(ERROR_CANQUEUE_FULL);
     5e6:	84 e0       	ldi	r24, 0x04	; 4
     5e8:	0e 94 c7 10 	call	0x218e	; 0x218e <AddError>
	}
	if(can_Status==CAN_Ready){
     5ec:	80 91 25 04 	lds	r24, 0x0425
     5f0:	88 23       	and	r24, r24
     5f2:	11 f4       	brne	.+4      	; 0x5f8 <CANAddSendData+0x48>
		CANSendData();
     5f4:	0e 94 9b 02 	call	0x536	; 0x536 <CANSendData>
	}
}
     5f8:	df 91       	pop	r29
     5fa:	cf 91       	pop	r28
     5fc:	08 95       	ret

000005fe <CANGetCurrentTx>:

st_cmd_t* CANGetCurrentTx(void){
	return can_queue[can_queue_tail];
     5fe:	e0 91 26 04 	lds	r30, 0x0426
     602:	f0 e0       	ldi	r31, 0x00	; 0
     604:	ee 0f       	add	r30, r30
     606:	ff 1f       	adc	r31, r31
     608:	e6 5e       	subi	r30, 0xE6	; 230
     60a:	fb 4f       	sbci	r31, 0xFB	; 251
}
     60c:	80 81       	ld	r24, Z
     60e:	91 81       	ldd	r25, Z+1	; 0x01
     610:	08 95       	ret

00000612 <CANSendNext>:

void CANSendNext(void){
	can_queue[can_queue_tail]->cmd = CMD_ABORT;
     612:	e0 91 26 04 	lds	r30, 0x0426
     616:	f0 e0       	ldi	r31, 0x00	; 0
     618:	ee 0f       	add	r30, r30
     61a:	ff 1f       	adc	r31, r31
     61c:	e6 5e       	subi	r30, 0xE6	; 230
     61e:	fb 4f       	sbci	r31, 0xFB	; 251
     620:	a0 81       	ld	r26, Z
     622:	b1 81       	ldd	r27, Z+1	; 0x01
     624:	8c e0       	ldi	r24, 0x0C	; 12
     626:	11 96       	adiw	r26, 0x01	; 1
     628:	8c 93       	st	X, r24
	can_cmd(can_queue[can_queue_tail]);
     62a:	80 81       	ld	r24, Z
     62c:	91 81       	ldd	r25, Z+1	; 0x01
     62e:	0e 94 25 06 	call	0xc4a	; 0xc4a <can_cmd>
	can_Status=CAN_Ready;
     632:	10 92 25 04 	sts	0x0425, r1
	can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     636:	80 91 26 04 	lds	r24, 0x0426
     63a:	90 e0       	ldi	r25, 0x00	; 0
     63c:	01 96       	adiw	r24, 0x01	; 1
     63e:	65 e0       	ldi	r22, 0x05	; 5
     640:	70 e0       	ldi	r23, 0x00	; 0
     642:	0e 94 1e 15 	call	0x2a3c	; 0x2a3c <__divmodhi4>
     646:	80 93 26 04 	sts	0x0426, r24
	CANSendData();
     64a:	0e 94 9b 02 	call	0x536	; 0x536 <CANSendData>
}
     64e:	08 95       	ret

00000650 <CANAbortCMD>:

void CANAbortCMD(void){
	if(can_Status==CAN_Send){
     650:	80 91 25 04 	lds	r24, 0x0425
     654:	81 30       	cpi	r24, 0x01	; 1
     656:	f9 f4       	brne	.+62     	; 0x696 <CANAbortCMD+0x46>
		can_queue[can_queue_tail]->cmd = CMD_ABORT;
     658:	e0 91 26 04 	lds	r30, 0x0426
     65c:	f0 e0       	ldi	r31, 0x00	; 0
     65e:	ee 0f       	add	r30, r30
     660:	ff 1f       	adc	r31, r31
     662:	e6 5e       	subi	r30, 0xE6	; 230
     664:	fb 4f       	sbci	r31, 0xFB	; 251
     666:	a0 81       	ld	r26, Z
     668:	b1 81       	ldd	r27, Z+1	; 0x01
     66a:	8c e0       	ldi	r24, 0x0C	; 12
     66c:	11 96       	adiw	r26, 0x01	; 1
     66e:	8c 93       	st	X, r24
		can_cmd(can_queue[can_queue_tail]);
     670:	80 81       	ld	r24, Z
     672:	91 81       	ldd	r25, Z+1	; 0x01
     674:	0e 94 25 06 	call	0xc4a	; 0xc4a <can_cmd>
		AddError(ERROR_CAN_SEND);
     678:	82 e0       	ldi	r24, 0x02	; 2
     67a:	0e 94 c7 10 	call	0x218e	; 0x218e <AddError>
		can_Status=CAN_Ready;
     67e:	10 92 25 04 	sts	0x0425, r1
		can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     682:	80 91 26 04 	lds	r24, 0x0426
     686:	90 e0       	ldi	r25, 0x00	; 0
     688:	01 96       	adiw	r24, 0x01	; 1
     68a:	65 e0       	ldi	r22, 0x05	; 5
     68c:	70 e0       	ldi	r23, 0x00	; 0
     68e:	0e 94 1e 15 	call	0x2a3c	; 0x2a3c <__divmodhi4>
     692:	80 93 26 04 	sts	0x0426, r24
     696:	08 95       	ret

00000698 <CANRestartReceive>:
	if(canstate == CAN_STATUS_ERROR)
	{
	}
}*/

void CANRestartReceive(st_cmd_t* Rx){// Braucht es fieleicht nicht
     698:	cf 93       	push	r28
     69a:	df 93       	push	r29
     69c:	ec 01       	movw	r28, r24
	Rx->cmd = CMD_ABORT;
     69e:	8c e0       	ldi	r24, 0x0C	; 12
     6a0:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     6a2:	ce 01       	movw	r24, r28
     6a4:	0e 94 25 06 	call	0xc4a	; 0xc4a <can_cmd>
	while(can_get_status(Rx) == CAN_STATUS_NOT_COMPLETED);
     6a8:	ce 01       	movw	r24, r28
     6aa:	0e 94 ff 0b 	call	0x17fe	; 0x17fe <can_get_status>
     6ae:	81 30       	cpi	r24, 0x01	; 1
     6b0:	d9 f3       	breq	.-10     	; 0x6a8 <CANRestartReceive+0x10>
	Rx->cmd = CMD_RX_DATA;
     6b2:	85 e0       	ldi	r24, 0x05	; 5
     6b4:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     6b6:	ce 01       	movw	r24, r28
     6b8:	0e 94 25 06 	call	0xc4a	; 0xc4a <can_cmd>
}
     6bc:	df 91       	pop	r29
     6be:	cf 91       	pop	r28
     6c0:	08 95       	ret

000006c2 <can_clear_all_mob>:
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     6c2:	20 e0       	ldi	r18, 0x00	; 0
    {
        CANPAGE = (mob_number << 4);    //! Page index
     6c4:	ad ee       	ldi	r26, 0xED	; 237
     6c6:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();                //! All MOb Registers=0
     6c8:	8e ee       	ldi	r24, 0xEE	; 238
     6ca:	90 e0       	ldi	r25, 0x00	; 0
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        CANPAGE = (mob_number << 4);    //! Page index
     6cc:	32 2f       	mov	r19, r18
     6ce:	32 95       	swap	r19
     6d0:	30 7f       	andi	r19, 0xF0	; 240
     6d2:	3c 93       	st	X, r19
        Can_clear_mob();                //! All MOb Registers=0
     6d4:	fc 01       	movw	r30, r24
     6d6:	11 92       	st	Z+, r1
     6d8:	e8 3f       	cpi	r30, 0xF8	; 248
     6da:	f1 05       	cpc	r31, r1
     6dc:	e1 f7       	brne	.-8      	; 0x6d6 <can_clear_all_mob+0x14>
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     6de:	2f 5f       	subi	r18, 0xFF	; 255
     6e0:	2f 30       	cpi	r18, 0x0F	; 15
     6e2:	a1 f7       	brne	.-24     	; 0x6cc <can_clear_all_mob+0xa>
        {
            CANMSG = 0;                 //! MOb data FIFO
        }
*/
    }
}
     6e4:	08 95       	ret

000006e6 <can_get_mob_free>:
//------------------------------------------------------------------------------
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
     6e6:	ed ee       	ldi	r30, 0xED	; 237
     6e8:	f0 e0       	ldi	r31, 0x00	; 0
     6ea:	20 81       	ld	r18, Z
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     6ec:	10 82       	st	Z, r1
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     6ee:	80 91 ef 00 	lds	r24, 0x00EF
     6f2:	80 7c       	andi	r24, 0xC0	; 192
     6f4:	69 f0       	breq	.+26     	; 0x710 <can_get_mob_free+0x2a>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     6f6:	81 e0       	ldi	r24, 0x01	; 1
    {
        Can_set_mob(mob_number);
     6f8:	ad ee       	ldi	r26, 0xED	; 237
     6fa:	b0 e0       	ldi	r27, 0x00	; 0
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     6fc:	ef ee       	ldi	r30, 0xEF	; 239
     6fe:	f0 e0       	ldi	r31, 0x00	; 0
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     700:	98 2f       	mov	r25, r24
     702:	92 95       	swap	r25
     704:	90 7f       	andi	r25, 0xF0	; 240
     706:	9c 93       	st	X, r25
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     708:	90 81       	ld	r25, Z
     70a:	90 7c       	andi	r25, 0xC0	; 192
     70c:	29 f4       	brne	.+10     	; 0x718 <can_get_mob_free+0x32>
     70e:	01 c0       	rjmp	.+2      	; 0x712 <can_get_mob_free+0x2c>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     710:	80 e0       	ldi	r24, 0x00	; 0
    {
        Can_set_mob(mob_number);
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
        {
            CANPAGE = page_saved;
     712:	20 93 ed 00 	sts	0x00ED, r18
            return (mob_number);
     716:	08 95       	ret
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     718:	8f 5f       	subi	r24, 0xFF	; 255
     71a:	8f 30       	cpi	r24, 0x0F	; 15
     71c:	89 f7       	brne	.-30     	; 0x700 <can_get_mob_free+0x1a>
        {
            CANPAGE = page_saved;
            return (mob_number);
        }
    }
    CANPAGE = page_saved;
     71e:	20 93 ed 00 	sts	0x00ED, r18
    return (NO_MOB);
     722:	8f ef       	ldi	r24, 0xFF	; 255
}
     724:	08 95       	ret

00000726 <can_get_mob_status>:
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     726:	80 91 ef 00 	lds	r24, 0x00EF
     72a:	80 7c       	andi	r24, 0xC0	; 192
     72c:	69 f0       	breq	.+26     	; 0x748 <can_get_mob_status+0x22>

    canstmob_copy = CANSTMOB; // Copy for test integrity
     72e:	90 91 ee 00 	lds	r25, 0x00EE

    // If MOb is ENABLE, test if MOb is COMPLETED
    // - MOb Status = 0x20 then MOB_RX_COMPLETED
    // - MOb Status = 0x40 then MOB_TX_COMPLETED
    // - MOb Status = 0xA0 then MOB_RX_COMPLETED_DLCW
    mob_status = canstmob_copy & ((1<<DLCW)|(1<<TXOK)|(1<<RXOK));
     732:	89 2f       	mov	r24, r25
     734:	80 7e       	andi	r24, 0xE0	; 224
    if ( (mob_status==MOB_RX_COMPLETED) ||   \
     736:	80 32       	cpi	r24, 0x20	; 32
     738:	41 f0       	breq	.+16     	; 0x74a <can_get_mob_status+0x24>
     73a:	80 34       	cpi	r24, 0x40	; 64
     73c:	31 f0       	breq	.+12     	; 0x74a <can_get_mob_status+0x24>
         (mob_status==MOB_TX_COMPLETED) ||   \
     73e:	80 3a       	cpi	r24, 0xA0	; 160
     740:	21 f0       	breq	.+8      	; 0x74a <can_get_mob_status+0x24>
    // - MOb Status bit_0 = MOB_ACK_ERROR
    // - MOb Status bit_1 = MOB_FORM_ERROR
    // - MOb Status bit_2 = MOB_CRC_ERROR
    // - MOb Status bit_3 = MOB_STUFF_ERROR
    // - MOb Status bit_4 = MOB_BIT_ERROR
    mob_status = canstmob_copy & ERR_MOB_MSK;
     742:	89 2f       	mov	r24, r25
     744:	8f 71       	andi	r24, 0x1F	; 31
     746:	08 95       	ret
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     748:	8f ef       	ldi	r24, 0xFF	; 255
    mob_status = canstmob_copy & ERR_MOB_MSK;
    if (mob_status != 0) { return(mob_status); }

    // If CANSTMOB = 0 then MOB_NOT_COMPLETED
    return(MOB_NOT_COMPLETED);
}
     74a:	08 95       	ret

0000074c <can_get_data>:
//! @param CAN message data address.
//!
//! @return none.
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
     74c:	cf 93       	push	r28
     74e:	df 93       	push	r29
     750:	ac 01       	movw	r20, r24
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     752:	80 91 ef 00 	lds	r24, 0x00EF
     756:	90 e0       	ldi	r25, 0x00	; 0
     758:	8f 70       	andi	r24, 0x0F	; 15
     75a:	90 70       	andi	r25, 0x00	; 0
     75c:	18 16       	cp	r1, r24
     75e:	19 06       	cpc	r1, r25
     760:	a4 f4       	brge	.+40     	; 0x78a <can_get_data+0x3e>
     762:	60 e0       	ldi	r22, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     764:	ea ef       	ldi	r30, 0xFA	; 250
     766:	f0 e0       	ldi	r31, 0x00	; 0
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     768:	cf ee       	ldi	r28, 0xEF	; 239
     76a:	d0 e0       	ldi	r29, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     76c:	80 81       	ld	r24, Z
     76e:	da 01       	movw	r26, r20
     770:	a6 0f       	add	r26, r22
     772:	b1 1d       	adc	r27, r1
     774:	8c 93       	st	X, r24
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     776:	6f 5f       	subi	r22, 0xFF	; 255
     778:	88 81       	ld	r24, Y
     77a:	26 2f       	mov	r18, r22
     77c:	30 e0       	ldi	r19, 0x00	; 0
     77e:	90 e0       	ldi	r25, 0x00	; 0
     780:	8f 70       	andi	r24, 0x0F	; 15
     782:	90 70       	andi	r25, 0x00	; 0
     784:	28 17       	cp	r18, r24
     786:	39 07       	cpc	r19, r25
     788:	8c f3       	brlt	.-30     	; 0x76c <can_get_data+0x20>
    {
        *(p_can_message_data + data_index) = CANMSG;
    }
}
     78a:	df 91       	pop	r29
     78c:	cf 91       	pop	r28
     78e:	08 95       	ret

00000790 <can_auto_baudrate>:
//! @return Baudrate Status
//!         ==0: research of bit timing configuration failed
//!         ==1: baudrate performed
//------------------------------------------------------------------------------
U8 can_auto_baudrate (U8 mode)
{
     790:	2f 92       	push	r2
     792:	3f 92       	push	r3
     794:	4f 92       	push	r4
     796:	5f 92       	push	r5
     798:	6f 92       	push	r6
     79a:	7f 92       	push	r7
     79c:	8f 92       	push	r8
     79e:	9f 92       	push	r9
     7a0:	af 92       	push	r10
     7a2:	bf 92       	push	r11
     7a4:	cf 92       	push	r12
     7a6:	df 92       	push	r13
     7a8:	ef 92       	push	r14
     7aa:	ff 92       	push	r15
     7ac:	0f 93       	push	r16
     7ae:	1f 93       	push	r17
     7b0:	cf 93       	push	r28
     7b2:	df 93       	push	r29
     7b4:	00 d0       	rcall	.+0      	; 0x7b6 <can_auto_baudrate+0x26>
     7b6:	00 d0       	rcall	.+0      	; 0x7b8 <can_auto_baudrate+0x28>
     7b8:	00 d0       	rcall	.+0      	; 0x7ba <can_auto_baudrate+0x2a>
     7ba:	cd b7       	in	r28, 0x3d	; 61
     7bc:	de b7       	in	r29, 0x3e	; 62
    conf_index = 0;
    bt_not_found = 1;

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
     7be:	88 23       	and	r24, r24
     7c0:	09 f4       	brne	.+2      	; 0x7c4 <can_auto_baudrate+0x34>
     7c2:	7c c0       	rjmp	.+248    	; 0x8bc <can_auto_baudrate+0x12c>
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
    }
    else //! mode = 1
    {
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
     7c4:	80 91 e2 00 	lds	r24, 0x00E2
     7c8:	90 e0       	ldi	r25, 0x00	; 0
     7ca:	8e 77       	andi	r24, 0x7E	; 126
     7cc:	90 70       	andi	r25, 0x00	; 0
     7ce:	95 95       	asr	r25
     7d0:	87 95       	ror	r24
     7d2:	01 96       	adiw	r24, 0x01	; 1
     7d4:	82 30       	cpi	r24, 0x02	; 2
     7d6:	91 05       	cpc	r25, r1
     7d8:	5c f0       	brlt	.+22     	; 0x7f0 <can_auto_baudrate+0x60>
     7da:	80 91 e2 00 	lds	r24, 0x00E2
     7de:	90 e0       	ldi	r25, 0x00	; 0
     7e0:	8e 77       	andi	r24, 0x7E	; 126
     7e2:	90 70       	andi	r25, 0x00	; 0
     7e4:	95 95       	asr	r25
     7e6:	87 95       	ror	r24
     7e8:	28 2f       	mov	r18, r24
     7ea:	2f 5f       	subi	r18, 0xFF	; 255
     7ec:	29 83       	std	Y+1, r18	; 0x01
     7ee:	02 c0       	rjmp	.+4      	; 0x7f4 <can_auto_baudrate+0x64>
     7f0:	81 e0       	ldi	r24, 0x01	; 1
     7f2:	89 83       	std	Y+1, r24	; 0x01
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
     7f4:	80 91 e3 00 	lds	r24, 0x00E3
     7f8:	90 e0       	ldi	r25, 0x00	; 0
     7fa:	8e 70       	andi	r24, 0x0E	; 14
     7fc:	90 70       	andi	r25, 0x00	; 0
     7fe:	95 95       	asr	r25
     800:	87 95       	ror	r24
     802:	01 96       	adiw	r24, 0x01	; 1
     804:	82 30       	cpi	r24, 0x02	; 2
     806:	91 05       	cpc	r25, r1
     808:	54 f0       	brlt	.+20     	; 0x81e <can_auto_baudrate+0x8e>
     80a:	80 91 e3 00 	lds	r24, 0x00E3
     80e:	90 e0       	ldi	r25, 0x00	; 0
     810:	8e 70       	andi	r24, 0x0E	; 14
     812:	90 70       	andi	r25, 0x00	; 0
     814:	95 95       	asr	r25
     816:	87 95       	ror	r24
     818:	38 2e       	mov	r3, r24
     81a:	33 94       	inc	r3
     81c:	02 c0       	rjmp	.+4      	; 0x822 <can_auto_baudrate+0x92>
     81e:	33 24       	eor	r3, r3
     820:	33 94       	inc	r3
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
     822:	80 91 e4 00 	lds	r24, 0x00E4
     826:	90 e0       	ldi	r25, 0x00	; 0
     828:	8e 70       	andi	r24, 0x0E	; 14
     82a:	90 70       	andi	r25, 0x00	; 0
     82c:	95 95       	asr	r25
     82e:	87 95       	ror	r24
     830:	01 96       	adiw	r24, 0x01	; 1
     832:	83 30       	cpi	r24, 0x03	; 3
     834:	91 05       	cpc	r25, r1
     836:	54 f0       	brlt	.+20     	; 0x84c <can_auto_baudrate+0xbc>
     838:	80 91 e4 00 	lds	r24, 0x00E4
     83c:	90 e0       	ldi	r25, 0x00	; 0
     83e:	8e 70       	andi	r24, 0x0E	; 14
     840:	90 70       	andi	r25, 0x00	; 0
     842:	95 95       	asr	r25
     844:	87 95       	ror	r24
     846:	78 2e       	mov	r7, r24
     848:	73 94       	inc	r7
     84a:	03 c0       	rjmp	.+6      	; 0x852 <can_auto_baudrate+0xc2>
     84c:	77 24       	eor	r7, r7
     84e:	68 94       	set
     850:	71 f8       	bld	r7, 1
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
     852:	80 91 e4 00 	lds	r24, 0x00E4
     856:	90 e0       	ldi	r25, 0x00	; 0
     858:	80 77       	andi	r24, 0x70	; 112
     85a:	90 70       	andi	r25, 0x00	; 0
     85c:	95 95       	asr	r25
     85e:	87 95       	ror	r24
     860:	95 95       	asr	r25
     862:	87 95       	ror	r24
     864:	95 95       	asr	r25
     866:	87 95       	ror	r24
     868:	95 95       	asr	r25
     86a:	87 95       	ror	r24
     86c:	01 96       	adiw	r24, 0x01	; 1
     86e:	83 30       	cpi	r24, 0x03	; 3
     870:	91 05       	cpc	r25, r1
     872:	84 f0       	brlt	.+32     	; 0x894 <can_auto_baudrate+0x104>
     874:	80 91 e4 00 	lds	r24, 0x00E4
     878:	90 e0       	ldi	r25, 0x00	; 0
     87a:	80 77       	andi	r24, 0x70	; 112
     87c:	90 70       	andi	r25, 0x00	; 0
     87e:	95 95       	asr	r25
     880:	87 95       	ror	r24
     882:	95 95       	asr	r25
     884:	87 95       	ror	r24
     886:	95 95       	asr	r25
     888:	87 95       	ror	r24
     88a:	95 95       	asr	r25
     88c:	87 95       	ror	r24
     88e:	68 2e       	mov	r6, r24
     890:	63 94       	inc	r6
     892:	03 c0       	rjmp	.+6      	; 0x89a <can_auto_baudrate+0x10a>
     894:	66 24       	eor	r6, r6
     896:	68 94       	set
     898:	61 f8       	bld	r6, 1
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
     89a:	87 2d       	mov	r24, r7
     89c:	90 e0       	ldi	r25, 0x00	; 0
     89e:	83 0d       	add	r24, r3
     8a0:	91 1d       	adc	r25, r1
     8a2:	86 0d       	add	r24, r6
     8a4:	91 1d       	adc	r25, r1
     8a6:	01 96       	adiw	r24, 0x01	; 1
     8a8:	88 30       	cpi	r24, 0x08	; 8
     8aa:	91 05       	cpc	r25, r1
     8ac:	14 f4       	brge	.+4      	; 0x8b2 <can_auto_baudrate+0x122>
     8ae:	88 e0       	ldi	r24, 0x08	; 8
     8b0:	90 e0       	ldi	r25, 0x00	; 0
     8b2:	8a 83       	std	Y+2, r24	; 0x02
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
     8b4:	40 e0       	ldi	r20, 0x00	; 0
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
     8b6:	22 24       	eor	r2, r2
     8b8:	23 94       	inc	r2
     8ba:	10 c0       	rjmp	.+32     	; 0x8dc <can_auto_baudrate+0x14c>
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
     8bc:	41 e0       	ldi	r20, 0x01	; 1
    U8  ovrtim_flag=0;                          //! Timer overflow count
    U16 conf_index;                             //! Count of bit timing configuration tried
    U8  bt_performed;                           //! Return flag

    //! --- Default setting
    phs1_inc = evaluate = 0;
     8be:	22 24       	eor	r2, r2
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
     8c0:	66 24       	eor	r6, r6
     8c2:	68 94       	set
     8c4:	61 f8       	bld	r6, 1
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
     8c6:	77 24       	eor	r7, r7
     8c8:	68 94       	set
     8ca:	71 f8       	bld	r7, 1
    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
     8cc:	98 e0       	ldi	r25, 0x08	; 8
     8ce:	9a 83       	std	Y+2, r25	; 0x02
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
     8d0:	0f 2e       	mov	r0, r31
     8d2:	f3 e0       	ldi	r31, 0x03	; 3
     8d4:	3f 2e       	mov	r3, r31
     8d6:	f0 2d       	mov	r31, r0

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
     8d8:	a1 e0       	ldi	r26, 0x01	; 1
     8da:	a9 83       	std	Y+1, r26	; 0x01
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     8dc:	20 e0       	ldi	r18, 0x00	; 0
    {
        Can_set_mob(u8_temp0);  //! Page index
     8de:	ad ee       	ldi	r26, 0xED	; 237
     8e0:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();        //! All MOb Registers = 0x00
     8e2:	8e ee       	ldi	r24, 0xEE	; 238
     8e4:	90 e0       	ldi	r25, 0x00	; 0
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
    {
        Can_set_mob(u8_temp0);  //! Page index
     8e6:	32 2f       	mov	r19, r18
     8e8:	32 95       	swap	r19
     8ea:	30 7f       	andi	r19, 0xF0	; 240
     8ec:	3c 93       	st	X, r19
        Can_clear_mob();        //! All MOb Registers = 0x00
     8ee:	fc 01       	movw	r30, r24
     8f0:	11 92       	st	Z+, r1
     8f2:	e8 3f       	cpi	r30, 0xF8	; 248
     8f4:	f1 05       	cpc	r31, r1
     8f6:	e1 f7       	brne	.-8      	; 0x8f0 <can_auto_baudrate+0x160>
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     8f8:	2f 5f       	subi	r18, 0xFF	; 255
     8fa:	2f 30       	cpi	r18, 0x0F	; 15
     8fc:	a1 f7       	brne	.-24     	; 0x8e6 <can_auto_baudrate+0x156>
     8fe:	a4 2e       	mov	r10, r20
     900:	62 2d       	mov	r22, r2
     902:	dd 24       	eor	r13, r13
     904:	88 24       	eor	r8, r8
     906:	99 24       	eor	r9, r9
     908:	70 e0       	ldi	r23, 0x00	; 0

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
        {
            Can_reset();
     90a:	0f 2e       	mov	r0, r31
     90c:	f8 ed       	ldi	r31, 0xD8	; 216
     90e:	ef 2e       	mov	r14, r31
     910:	ff 24       	eor	r15, r15
     912:	f0 2d       	mov	r31, r0
     914:	51 e0       	ldi	r21, 0x01	; 1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     916:	e9 ed       	ldi	r30, 0xD9	; 217
     918:	f0 e0       	ldi	r31, 0x00	; 0
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     91a:	0a ed       	ldi	r16, 0xDA	; 218
     91c:	10 e0       	ldi	r17, 0x00	; 0
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     91e:	20 e0       	ldi	r18, 0x00	; 0
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     920:	c5 2e       	mov	r12, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     922:	b2 2e       	mov	r11, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     924:	b2 e0       	ldi	r27, 0x02	; 2
     926:	bb 83       	std	Y+3, r27	; 0x03
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     928:	88 e0       	ldi	r24, 0x08	; 8
     92a:	8e 83       	std	Y+6, r24	; 0x06
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
     92c:	91 e0       	ldi	r25, 0x01	; 1
     92e:	a9 16       	cp	r10, r25
     930:	09 f0       	breq	.+2      	; 0x934 <__stack+0x35>
     932:	57 c0       	rjmp	.+174    	; 0x9e2 <__stack+0xe3>
        {
            Can_reset();
     934:	d7 01       	movw	r26, r14
     936:	5c 93       	st	X, r21
            conf_index++;
     938:	08 94       	sec
     93a:	81 1c       	adc	r8, r1
     93c:	91 1c       	adc	r9, r1
            ovrtim_flag=0;

            //! --- CANBTx registers update (sjw = phs2/2, 3 sample points)
            CANBT1 = ((brp-1) << BRP);
     93e:	89 81       	ldd	r24, Y+1	; 0x01
     940:	81 50       	subi	r24, 0x01	; 1
     942:	88 0f       	add	r24, r24
     944:	a2 ee       	ldi	r26, 0xE2	; 226
     946:	b0 e0       	ldi	r27, 0x00	; 0
     948:	8c 93       	st	X, r24
            CANBT2 = (((phs2 >> 1)-1) << SJW) |((prs-1) << PRS);
     94a:	86 2d       	mov	r24, r6
     94c:	86 95       	lsr	r24
     94e:	90 e0       	ldi	r25, 0x00	; 0
     950:	01 97       	sbiw	r24, 0x01	; 1
     952:	2c 01       	movw	r4, r24
     954:	44 0c       	add	r4, r4
     956:	55 1c       	adc	r5, r5
     958:	44 0c       	add	r4, r4
     95a:	55 1c       	adc	r5, r5
     95c:	44 0c       	add	r4, r4
     95e:	55 1c       	adc	r5, r5
     960:	44 0c       	add	r4, r4
     962:	55 1c       	adc	r5, r5
     964:	44 0c       	add	r4, r4
     966:	55 1c       	adc	r5, r5
     968:	83 2d       	mov	r24, r3
     96a:	90 e0       	ldi	r25, 0x00	; 0
     96c:	01 97       	sbiw	r24, 0x01	; 1
     96e:	88 0f       	add	r24, r24
     970:	99 1f       	adc	r25, r25
     972:	84 29       	or	r24, r4
     974:	a3 ee       	ldi	r26, 0xE3	; 227
     976:	b0 e0       	ldi	r27, 0x00	; 0
     978:	8c 93       	st	X, r24
            CANBT3 = (((phs2-1) << PHS2) | ((phs1-1) << PHS1) | (1<<SMP));
     97a:	86 2d       	mov	r24, r6
     97c:	90 e0       	ldi	r25, 0x00	; 0
     97e:	01 97       	sbiw	r24, 0x01	; 1
     980:	2c 01       	movw	r4, r24
     982:	44 0c       	add	r4, r4
     984:	55 1c       	adc	r5, r5
     986:	44 0c       	add	r4, r4
     988:	55 1c       	adc	r5, r5
     98a:	44 0c       	add	r4, r4
     98c:	55 1c       	adc	r5, r5
     98e:	44 0c       	add	r4, r4
     990:	55 1c       	adc	r5, r5
     992:	87 2d       	mov	r24, r7
     994:	90 e0       	ldi	r25, 0x00	; 0
     996:	01 97       	sbiw	r24, 0x01	; 1
     998:	88 0f       	add	r24, r24
     99a:	99 1f       	adc	r25, r25
     99c:	84 29       	or	r24, r4
     99e:	81 60       	ori	r24, 0x01	; 1
     9a0:	a4 ee       	ldi	r26, 0xE4	; 228
     9a2:	b0 e0       	ldi	r27, 0x00	; 0
     9a4:	8c 93       	st	X, r24

            //! --- Set CAN-Timer - Used for time-out
            //!     There are 641 (0x281) possible evaluations. The first one provides the faster
            //!         the faster bit timing, the last one gives the slower. It is necessary to
            //!         modulate the time-out versus bit timing (0x281>>3=0x50, matching an U8).
            CANTCON = (U8)(conf_index >> 3);
     9a6:	c4 01       	movw	r24, r8
     9a8:	96 95       	lsr	r25
     9aa:	87 95       	ror	r24
     9ac:	96 95       	lsr	r25
     9ae:	87 95       	ror	r24
     9b0:	96 95       	lsr	r25
     9b2:	87 95       	ror	r24
     9b4:	a5 ee       	ldi	r26, 0xE5	; 229
     9b6:	b0 e0       	ldi	r27, 0x00	; 0
     9b8:	8c 93       	st	X, r24

            //! --- MOb configuration
            Can_set_mob(MOB_0);                 //! Use MOb-0
     9ba:	ad ee       	ldi	r26, 0xED	; 237
     9bc:	b0 e0       	ldi	r27, 0x00	; 0
     9be:	1c 92       	st	X, r1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
     9c0:	ae ee       	ldi	r26, 0xEE	; 238
     9c2:	b0 e0       	ldi	r27, 0x00	; 0
     9c4:	1c 92       	st	X, r1
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode
     9c6:	80 e8       	ldi	r24, 0x80	; 128
     9c8:	af ee       	ldi	r26, 0xEF	; 239
     9ca:	b0 e0       	ldi	r27, 0x00	; 0
     9cc:	8c 93       	st	X, r24

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
     9ce:	8a e0       	ldi	r24, 0x0A	; 10
     9d0:	d7 01       	movw	r26, r14
     9d2:	8c 93       	st	X, r24
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     9d4:	80 81       	ld	r24, Z
     9d6:	82 ff       	sbrs	r24, 2
     9d8:	fd cf       	rjmp	.-6      	; 0x9d4 <__stack+0xd5>
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     9da:	8f ef       	ldi	r24, 0xFF	; 255
     9dc:	d8 01       	movw	r26, r16
     9de:	8c 93       	st	X, r24
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     9e0:	72 2f       	mov	r23, r18
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     9e2:	41 30       	cpi	r20, 0x01	; 1
     9e4:	b1 f5       	brne	.+108    	; 0xa52 <__stack+0x153>
        {
            u8_temp0 = CANSTMOB;
     9e6:	ae ee       	ldi	r26, 0xEE	; 238
     9e8:	b0 e0       	ldi	r27, 0x00	; 0
     9ea:	8c 91       	ld	r24, X
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
     9ec:	90 e0       	ldi	r25, 0x00	; 0
     9ee:	85 ff       	sbrs	r24, 5
     9f0:	0e c0       	rjmp	.+28     	; 0xa0e <__stack+0x10f>
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
                DISABLE_MOB;        //! Disable MOb-0
     9f2:	af ee       	ldi	r26, 0xEF	; 239
     9f4:	b0 e0       	ldi	r27, 0x00	; 0
     9f6:	8c 91       	ld	r24, X
     9f8:	8f 73       	andi	r24, 0x3F	; 63
     9fa:	8c 93       	st	X, r24
                CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     9fc:	d7 01       	movw	r26, r14
     9fe:	1c 92       	st	X, r1
                while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     a00:	80 81       	ld	r24, Z
     a02:	82 fd       	sbrc	r24, 2
     a04:	fd cf       	rjmp	.-6      	; 0xa00 <__stack+0x101>
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
     a06:	d5 2e       	mov	r13, r21
            u8_temp0 = CANSTMOB;
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
     a08:	62 2f       	mov	r22, r18
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     a0a:	32 2f       	mov	r19, r18
     a0c:	be c0       	rjmp	.+380    	; 0xb8a <__stack+0x28b>
            }
             //! --- Else stop if any errors
             else
            {
                //! --- MOb error ?
                if ((u8_temp0 & ((1<<BERR)|(1<<SERR)|(1<<CERR)|(1<<FERR)|(1<<AERR))) !=0)
     a0e:	8f 71       	andi	r24, 0x1F	; 31
     a10:	90 70       	andi	r25, 0x00	; 0
     a12:	00 97       	sbiw	r24, 0x00	; 0
     a14:	11 f0       	breq	.+4      	; 0xa1a <__stack+0x11b>
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     a16:	6c 2d       	mov	r22, r12
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
     a18:	4b 2d       	mov	r20, r11
                }

                u8_temp0 = CANGIT;
     a1a:	d8 01       	movw	r26, r16
     a1c:	4c 90       	ld	r4, X

                //! --- Time_out reached ?
                if ((u8_temp0 & (1<<OVRTIM)) !=0 )
     a1e:	55 24       	eor	r5, r5
     a20:	45 fe       	sbrs	r4, 5
     a22:	0d c0       	rjmp	.+26     	; 0xa3e <__stack+0x13f>
                {
                    if (ovrtim_flag==0)
     a24:	77 23       	and	r23, r23
     a26:	29 f4       	brne	.+10     	; 0xa32 <__stack+0x133>
                    {
                        //! --- First Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     a28:	8c 91       	ld	r24, X
     a2a:	80 62       	ori	r24, 0x20	; 32
     a2c:	8c 93       	st	X, r24
                        ovrtim_flag++;
     a2e:	7c 2d       	mov	r23, r12
     a30:	06 c0       	rjmp	.+12     	; 0xa3e <__stack+0x13f>
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     a32:	d8 01       	movw	r26, r16
     a34:	8c 91       	ld	r24, X
     a36:	80 62       	ori	r24, 0x20	; 32
     a38:	8c 93       	st	X, r24
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     a3a:	6c 2d       	mov	r22, r12
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     a3c:	4b 2d       	mov	r20, r11
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     a3e:	c2 01       	movw	r24, r4
     a40:	8f 70       	andi	r24, 0x0F	; 15
     a42:	90 70       	andi	r25, 0x00	; 0
     a44:	00 97       	sbiw	r24, 0x00	; 0
     a46:	09 f0       	breq	.+2      	; 0xa4a <__stack+0x14b>
     a48:	9d c0       	rjmp	.+314    	; 0xb84 <__stack+0x285>
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     a4a:	41 30       	cpi	r20, 0x01	; 1
     a4c:	61 f2       	breq	.-104    	; 0x9e6 <__stack+0xe7>
     a4e:	35 2f       	mov	r19, r21
     a50:	01 c0       	rjmp	.+2      	; 0xa54 <__stack+0x155>
     a52:	35 2f       	mov	r19, r21
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     a54:	61 30       	cpi	r22, 0x01	; 1
     a56:	09 f0       	breq	.+2      	; 0xa5a <__stack+0x15b>
     a58:	78 c0       	rjmp	.+240    	; 0xb4a <__stack+0x24b>
     a5a:	83 2f       	mov	r24, r19
     a5c:	37 2d       	mov	r19, r7
     a5e:	7a 2c       	mov	r7, r10
     a60:	ad 2c       	mov	r10, r13
     a62:	d7 2e       	mov	r13, r23
     a64:	78 2f       	mov	r23, r24
        {
            if (phs1_inc != 0) phs1++;
     a66:	21 10       	cpse	r2, r1
     a68:	3f 5f       	subi	r19, 0xFF	; 255
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
     a6a:	39 30       	cpi	r19, 0x09	; 9
     a6c:	78 f1       	brcs	.+94     	; 0xacc <__stack+0x1cd>
     a6e:	b7 e0       	ldi	r27, 0x07	; 7
     a70:	b6 15       	cp	r27, r6
     a72:	60 f5       	brcc	.+88     	; 0xacc <__stack+0x1cd>
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
     a74:	8a 81       	ldd	r24, Y+2	; 0x02
     a76:	89 31       	cpi	r24, 0x19	; 25
     a78:	31 f0       	breq	.+12     	; 0xa86 <__stack+0x187>
     a7a:	8f 5f       	subi	r24, 0xFF	; 255
     a7c:	8a 83       	std	Y+2, r24	; 0x02
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     a7e:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     a80:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     a82:	36 2d       	mov	r19, r6
     a84:	59 c0       	rjmp	.+178    	; 0xb38 <__stack+0x239>
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
                    if (brp != BRP_MAX) brp++;
     a86:	99 81       	ldd	r25, Y+1	; 0x01
     a88:	90 34       	cpi	r25, 0x40	; 64
     a8a:	41 f0       	breq	.+16     	; 0xa9c <__stack+0x19d>
     a8c:	9f 5f       	subi	r25, 0xFF	; 255
     a8e:	99 83       	std	Y+1, r25	; 0x01
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     a90:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     a92:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     a94:	36 2d       	mov	r19, r6
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     a96:	ae 81       	ldd	r26, Y+6	; 0x06
     a98:	aa 83       	std	Y+2, r26	; 0x02
     a9a:	4e c0       	rjmp	.+156    	; 0xb38 <__stack+0x239>
     a9c:	a7 2c       	mov	r10, r7
     a9e:	7d 2d       	mov	r23, r13
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                        DISABLE_MOB;        //! Disable MOb-0
     aa0:	af ee       	ldi	r26, 0xEF	; 239
     aa2:	b0 e0       	ldi	r27, 0x00	; 0
     aa4:	8c 91       	ld	r24, X
     aa6:	8f 73       	andi	r24, 0x3F	; 63
     aa8:	8c 93       	st	X, r24
                        CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     aaa:	d7 01       	movw	r26, r14
     aac:	1c 92       	st	X, r1
                        while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     aae:	80 81       	ld	r24, Z
     ab0:	82 fd       	sbrc	r24, 2
     ab2:	fd cf       	rjmp	.-6      	; 0xaae <__stack+0x1af>
                    if (brp != BRP_MAX) brp++;
                    else
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
     ab4:	d2 2e       	mov	r13, r18
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     ab6:	32 2f       	mov	r19, r18
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     ab8:	22 2e       	mov	r2, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     aba:	66 24       	eor	r6, r6
     abc:	68 94       	set
     abe:	61 f8       	bld	r6, 1
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     ac0:	77 24       	eor	r7, r7
     ac2:	68 94       	set
     ac4:	71 f8       	bld	r7, 1
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     ac6:	b8 e0       	ldi	r27, 0x08	; 8
     ac8:	ba 83       	std	Y+2, r27	; 0x02
     aca:	69 c0       	rjmp	.+210    	; 0xb9e <__stack+0x29f>
                }
            }
            else    // if (phs1 > PHS1_MAX ...
            {
                //! --- If psh1 > 5 then phs1 =phs2 or =phs2+1, else phs1=phs2
                if (phs1>5)
     acc:	36 30       	cpi	r19, 0x06	; 6
     ace:	58 f0       	brcs	.+22     	; 0xae6 <__stack+0x1e7>
                {
                    if (phs1>(phs2+1)) phs1=(++phs2);
     ad0:	43 2e       	mov	r4, r19
     ad2:	55 24       	eor	r5, r5
     ad4:	86 2d       	mov	r24, r6
     ad6:	90 e0       	ldi	r25, 0x00	; 0
     ad8:	01 96       	adiw	r24, 0x01	; 1
     ada:	84 15       	cp	r24, r4
     adc:	95 05       	cpc	r25, r5
     ade:	24 f4       	brge	.+8      	; 0xae8 <__stack+0x1e9>
     ae0:	63 94       	inc	r6
     ae2:	36 2d       	mov	r19, r6
     ae4:	01 c0       	rjmp	.+2      	; 0xae8 <__stack+0x1e9>
                }
                else
                {
                phs2=phs1;
     ae6:	63 2e       	mov	r6, r19
                }
                prs = ntq - ( phs1 + phs2 + 1 );
     ae8:	36 2c       	mov	r3, r6
     aea:	33 0e       	add	r3, r19
     aec:	30 94       	com	r3
     aee:	8a 81       	ldd	r24, Y+2	; 0x02
     af0:	38 0e       	add	r3, r24

                //! --- Test PRS limits
                if ((prs <= PRS_MAX) && (prs >= PRS_MIN))
     af2:	83 2d       	mov	r24, r3
     af4:	81 50       	subi	r24, 0x01	; 1
     af6:	88 30       	cpi	r24, 0x08	; 8
     af8:	e0 f4       	brcc	.+56     	; 0xb32 <__stack+0x233>
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
     afa:	46 2c       	mov	r4, r6
     afc:	55 24       	eor	r5, r5
     afe:	83 2d       	mov	r24, r3
     b00:	90 e0       	ldi	r25, 0x00	; 0
     b02:	dc 01       	movw	r26, r24
     b04:	11 96       	adiw	r26, 0x01	; 1
     b06:	a3 0f       	add	r26, r19
     b08:	b1 1d       	adc	r27, r1
     b0a:	bd 83       	std	Y+5, r27	; 0x05
     b0c:	ac 83       	std	Y+4, r26	; 0x04
     b0e:	c2 01       	movw	r24, r4
     b10:	88 0f       	add	r24, r24
     b12:	99 1f       	adc	r25, r25
     b14:	88 0f       	add	r24, r24
     b16:	99 1f       	adc	r25, r25
     b18:	8a 17       	cp	r24, r26
     b1a:	9b 07       	cpc	r25, r27
     b1c:	64 f0       	brlt	.+24     	; 0xb36 <__stack+0x237>
     b1e:	c2 01       	movw	r24, r4
     b20:	88 0f       	add	r24, r24
     b22:	99 1f       	adc	r25, r25
     b24:	84 0d       	add	r24, r4
     b26:	95 1d       	adc	r25, r5
     b28:	a8 17       	cp	r26, r24
     b2a:	b9 07       	cpc	r27, r25
     b2c:	84 f5       	brge	.+96     	; 0xb8e <__stack+0x28f>
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     b2e:	2c 2c       	mov	r2, r12
     b30:	03 c0       	rjmp	.+6      	; 0xb38 <__stack+0x239>
     b32:	2c 2c       	mov	r2, r12
     b34:	01 c0       	rjmp	.+2      	; 0xb38 <__stack+0x239>
     b36:	2c 2c       	mov	r2, r12
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     b38:	61 30       	cpi	r22, 0x01	; 1
     b3a:	09 f4       	brne	.+2      	; 0xb3e <__stack+0x23f>
     b3c:	94 cf       	rjmp	.-216    	; 0xa66 <__stack+0x167>
     b3e:	87 2f       	mov	r24, r23
     b40:	7d 2d       	mov	r23, r13
     b42:	da 2c       	mov	r13, r10
     b44:	a7 2c       	mov	r10, r7
     b46:	73 2e       	mov	r7, r19
     b48:	38 2f       	mov	r19, r24
    {
        Can_set_mob(u8_temp0);  //! Page index
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
     b4a:	31 30       	cpi	r19, 0x01	; 1
     b4c:	09 f4       	brne	.+2      	; 0xb50 <__stack+0x251>
     b4e:	ee ce       	rjmp	.-548    	; 0x92c <__stack+0x2d>
            }
        } // while (evaluate ...
    } // while (bt_not_found ...

    return (bt_performed);
}
     b50:	8d 2d       	mov	r24, r13
     b52:	26 96       	adiw	r28, 0x06	; 6
     b54:	0f b6       	in	r0, 0x3f	; 63
     b56:	f8 94       	cli
     b58:	de bf       	out	0x3e, r29	; 62
     b5a:	0f be       	out	0x3f, r0	; 63
     b5c:	cd bf       	out	0x3d, r28	; 61
     b5e:	df 91       	pop	r29
     b60:	cf 91       	pop	r28
     b62:	1f 91       	pop	r17
     b64:	0f 91       	pop	r16
     b66:	ff 90       	pop	r15
     b68:	ef 90       	pop	r14
     b6a:	df 90       	pop	r13
     b6c:	cf 90       	pop	r12
     b6e:	bf 90       	pop	r11
     b70:	af 90       	pop	r10
     b72:	9f 90       	pop	r9
     b74:	8f 90       	pop	r8
     b76:	7f 90       	pop	r7
     b78:	6f 90       	pop	r6
     b7a:	5f 90       	pop	r5
     b7c:	4f 90       	pop	r4
     b7e:	3f 90       	pop	r3
     b80:	2f 90       	pop	r2
     b82:	08 95       	ret
                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                    try_conf = 1;       //! Try this configuration
     b84:	a5 2e       	mov	r10, r21
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     b86:	65 2f       	mov	r22, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     b88:	35 2f       	mov	r19, r21
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     b8a:	42 2f       	mov	r20, r18
     b8c:	63 cf       	rjmp	.-314    	; 0xa54 <__stack+0x155>
     b8e:	87 2f       	mov	r24, r23
     b90:	7d 2d       	mov	r23, r13
     b92:	da 2c       	mov	r13, r10
     b94:	a7 2c       	mov	r10, r7
     b96:	73 2e       	mov	r7, r19
     b98:	38 2f       	mov	r19, r24
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
                    {
                        evaluate = 0;     //! Out of "while (evaluate ..." loop &
                        wait_for_rx = 1;  //!    new "while (bt_not_found ..." loop
     b9a:	45 2f       	mov	r20, r21
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     b9c:	25 2e       	mov	r2, r21
     b9e:	62 2f       	mov	r22, r18
     ba0:	d4 cf       	rjmp	.-88     	; 0xb4a <__stack+0x24b>

00000ba2 <Can_conf_bt_flex>:
//!
//! This function programs the CANBTx registers with the Userdefinded values
//! 
U8 Can_conf_bt_flex(U8 bt1, U8 bt2, U8 bt3)
{
	CANBT1=bt1;
     ba2:	80 93 e2 00 	sts	0x00E2, r24
	CANBT2=bt2;
     ba6:	60 93 e3 00 	sts	0x00E3, r22
	CANBT3=bt3;
     baa:	40 93 e4 00 	sts	0x00E4, r20
	
	
    return 1;
}
     bae:	81 e0       	ldi	r24, 0x01	; 1
     bb0:	08 95       	ret

00000bb2 <can_fixed_baudrate>:
		else if (baudrate == CAN_1000) Can_conf_bt_flex(0x00, 0x0C, 0x37 ); //!< -- 1000Kb/s, 16x Tscl, sampling at 75%
		else Can_conf_bt();
		return 1;
	#endif
	#if FOSC == 12000
		Can_reset();
     bb2:	91 e0       	ldi	r25, 0x01	; 1
     bb4:	90 93 d8 00 	sts	0x00D8, r25
		if(baudrate == CAN_500) Can_conf_bt_flex(0x02, 0x08, 0x25); //!< -- 500Kb/s, 8x 2Tscl, sampling at 75%
     bb8:	85 30       	cpi	r24, 0x05	; 5
     bba:	31 f4       	brne	.+12     	; 0xbc8 <can_fixed_baudrate+0x16>
     bbc:	82 e0       	ldi	r24, 0x02	; 2
     bbe:	68 e0       	ldi	r22, 0x08	; 8
     bc0:	45 e2       	ldi	r20, 0x25	; 37
     bc2:	0e 94 d1 05 	call	0xba2	; 0xba2 <Can_conf_bt_flex>
     bc6:	06 c0       	rjmp	.+12     	; 0xbd4 <can_fixed_baudrate+0x22>
		else(Can_conf_bt());
     bc8:	10 92 e2 00 	sts	0x00E2, r1
     bcc:	10 92 e3 00 	sts	0x00E3, r1
     bd0:	10 92 e4 00 	sts	0x00E4, r1
		return 1;
	#else
	#   error This FOSC value is not yet programmed, please add values above
	#endif
}
     bd4:	81 e0       	ldi	r24, 0x01	; 1
     bd6:	08 95       	ret

00000bd8 <get_idmask>:
//!
//!	Autor: 	 Muri Christian
//!
//------------------------------------------------------------------------------
static U32 get_idmask (st_cmd_t* cmd)
{	
     bd8:	0f 93       	push	r16
     bda:	1f 93       	push	r17
     bdc:	fc 01       	movw	r30, r24
	U32 mask;	

	//Maske 11 Bit
	if((cmd->ctrl.ide)==0){
     bde:	87 85       	ldd	r24, Z+15	; 0x0f
     be0:	88 23       	and	r24, r24
     be2:	91 f4       	brne	.+36     	; 0xc08 <get_idmask+0x30>
		mask = cmd->id_mask;
     be4:	02 85       	ldd	r16, Z+10	; 0x0a
     be6:	13 85       	ldd	r17, Z+11	; 0x0b
     be8:	24 85       	ldd	r18, Z+12	; 0x0c
     bea:	35 85       	ldd	r19, Z+13	; 0x0d
		mask = mask << 18;
     bec:	0f 2e       	mov	r0, r31
     bee:	f2 e1       	ldi	r31, 0x12	; 18
     bf0:	00 0f       	add	r16, r16
     bf2:	11 1f       	adc	r17, r17
     bf4:	22 1f       	adc	r18, r18
     bf6:	33 1f       	adc	r19, r19
     bf8:	fa 95       	dec	r31
     bfa:	d1 f7       	brne	.-12     	; 0xbf0 <get_idmask+0x18>
     bfc:	f0 2d       	mov	r31, r0
		mask = mask | 0xE003FFFF;
     bfe:	0f 6f       	ori	r16, 0xFF	; 255
     c00:	1f 6f       	ori	r17, 0xFF	; 255
     c02:	23 60       	ori	r18, 0x03	; 3
     c04:	30 6e       	ori	r19, 0xE0	; 224
		return mask;
     c06:	05 c0       	rjmp	.+10     	; 0xc12 <get_idmask+0x3a>
	}
	
	//Maske 29 Bit
	mask = cmd->id_mask;
     c08:	02 85       	ldd	r16, Z+10	; 0x0a
     c0a:	13 85       	ldd	r17, Z+11	; 0x0b
     c0c:	24 85       	ldd	r18, Z+12	; 0x0c
     c0e:	35 85       	ldd	r19, Z+13	; 0x0d
	mask = mask | 0xE0000000;
     c10:	30 6e       	ori	r19, 0xE0	; 224
	return mask;

}
     c12:	60 2f       	mov	r22, r16
     c14:	71 2f       	mov	r23, r17
     c16:	82 2f       	mov	r24, r18
     c18:	93 2f       	mov	r25, r19
     c1a:	1f 91       	pop	r17
     c1c:	0f 91       	pop	r16
     c1e:	08 95       	ret

00000c20 <can_init>:
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     c20:	0e 94 d9 05 	call	0xbb2	; 0xbb2 <can_fixed_baudrate>
     c24:	88 23       	and	r24, r24
     c26:	49 f0       	breq	.+18     	; 0xc3a <can_init+0x1a>
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
     c28:	0e 94 61 03 	call	0x6c2	; 0x6c2 <can_clear_all_mob>
    Can_enable();                               // c.f. macro in "can_drv.h" 
     c2c:	e8 ed       	ldi	r30, 0xD8	; 216
     c2e:	f0 e0       	ldi	r31, 0x00	; 0
     c30:	80 81       	ld	r24, Z
     c32:	82 60       	ori	r24, 0x02	; 2
     c34:	80 83       	st	Z, r24
    return (1);
     c36:	81 e0       	ldi	r24, 0x01	; 1
     c38:	08 95       	ret
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     c3a:	80 e0       	ldi	r24, 0x00	; 0
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
    Can_enable();                               // c.f. macro in "can_drv.h" 
    return (1);
}
     c3c:	08 95       	ret

00000c3e <can_off>:
//!
//------------------------------------------------------------------------------

void can_off (void)								//nderung Muri Christian
{
	Can_disable();								// c.f. macro in "can_drv.h" 
     c3e:	e8 ed       	ldi	r30, 0xD8	; 216
     c40:	f0 e0       	ldi	r31, 0x00	; 0
     c42:	80 81       	ld	r24, Z
     c44:	8d 7f       	andi	r24, 0xFD	; 253
     c46:	80 83       	st	Z, r24
}
     c48:	08 95       	ret

00000c4a <can_cmd>:
//! @return CAN_CMD_ACCEPTED - command is accepted
//!         CAN_CMD_REFUSED  - command is refused
//!
//------------------------------------------------------------------------------
U8 can_cmd(st_cmd_t* cmd)
{
     c4a:	0f 93       	push	r16
     c4c:	1f 93       	push	r17
     c4e:	cf 93       	push	r28
     c50:	df 93       	push	r29
     c52:	00 d0       	rcall	.+0      	; 0xc54 <can_cmd+0xa>
     c54:	00 d0       	rcall	.+0      	; 0xc56 <can_cmd+0xc>
     c56:	cd b7       	in	r28, 0x3d	; 61
     c58:	de b7       	in	r29, 0x3e	; 62
     c5a:	8c 01       	movw	r16, r24
  U8 mob_handle, cpt;
  U32 u32_temp;
  
  if (cmd->cmd == CMD_ABORT)
     c5c:	dc 01       	movw	r26, r24
     c5e:	11 96       	adiw	r26, 0x01	; 1
     c60:	8c 91       	ld	r24, X
     c62:	11 97       	sbiw	r26, 0x01	; 1
     c64:	8c 30       	cpi	r24, 0x0C	; 12
     c66:	b1 f4       	brne	.+44     	; 0xc94 <can_cmd+0x4a>
  {
    if (cmd->status == MOB_PENDING)
     c68:	19 96       	adiw	r26, 0x09	; 9
     c6a:	8c 91       	ld	r24, X
     c6c:	19 97       	sbiw	r26, 0x09	; 9
     c6e:	80 36       	cpi	r24, 0x60	; 96
     c70:	69 f4       	brne	.+26     	; 0xc8c <can_cmd+0x42>
    {
      // Rx or Tx not yet performed
      Can_set_mob(cmd->handle);
     c72:	8c 91       	ld	r24, X
     c74:	82 95       	swap	r24
     c76:	80 7f       	andi	r24, 0xF0	; 240
     c78:	80 93 ed 00 	sts	0x00ED, r24
      Can_mob_abort();
     c7c:	ef ee       	ldi	r30, 0xEF	; 239
     c7e:	f0 e0       	ldi	r31, 0x00	; 0
     c80:	80 81       	ld	r24, Z
     c82:	8f 73       	andi	r24, 0x3F	; 63
     c84:	80 83       	st	Z, r24
      Can_clear_status_mob();       // To be sure !
     c86:	10 92 ee 00 	sts	0x00EE, r1
      cmd->handle = 0;
     c8a:	1c 92       	st	X, r1
    }
    cmd->status = STATUS_CLEARED; 
     c8c:	f8 01       	movw	r30, r16
     c8e:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     c90:	80 e0       	ldi	r24, 0x00	; 0
     c92:	ac c5       	rjmp	.+2904   	; 0x17ec <can_cmd+0xba2>
    }
    cmd->status = STATUS_CLEARED; 
  }
  else
  {
    mob_handle = can_get_mob_free();
     c94:	0e 94 73 03 	call	0x6e6	; 0x6e6 <can_get_mob_free>
    if (mob_handle!= NO_MOB)
     c98:	8f 3f       	cpi	r24, 0xFF	; 255
     c9a:	09 f4       	brne	.+2      	; 0xc9e <can_cmd+0x54>
     c9c:	a1 c5       	rjmp	.+2882   	; 0x17e0 <can_cmd+0xb96>
    {
      cmd->status = MOB_PENDING; 
     c9e:	90 e6       	ldi	r25, 0x60	; 96
     ca0:	d8 01       	movw	r26, r16
     ca2:	19 96       	adiw	r26, 0x09	; 9
     ca4:	9c 93       	st	X, r25
     ca6:	19 97       	sbiw	r26, 0x09	; 9
      cmd->handle = mob_handle;
     ca8:	8c 93       	st	X, r24
      Can_set_mob(mob_handle);
     caa:	82 95       	swap	r24
     cac:	80 7f       	andi	r24, 0xF0	; 240
     cae:	80 93 ed 00 	sts	0x00ED, r24
      Can_clear_mob();
     cb2:	ee ee       	ldi	r30, 0xEE	; 238
     cb4:	f0 e0       	ldi	r31, 0x00	; 0
     cb6:	11 92       	st	Z+, r1
     cb8:	e8 3f       	cpi	r30, 0xF8	; 248
     cba:	f1 05       	cpc	r31, r1
     cbc:	e1 f7       	brne	.-8      	; 0xcb6 <can_cmd+0x6c>
          
      switch (cmd->cmd)
     cbe:	f8 01       	movw	r30, r16
     cc0:	81 81       	ldd	r24, Z+1	; 0x01
     cc2:	86 30       	cpi	r24, 0x06	; 6
     cc4:	09 f4       	brne	.+2      	; 0xcc8 <can_cmd+0x7e>
     cc6:	56 c2       	rjmp	.+1196   	; 0x1174 <can_cmd+0x52a>
     cc8:	87 30       	cpi	r24, 0x07	; 7
     cca:	90 f4       	brcc	.+36     	; 0xcf0 <can_cmd+0xa6>
     ccc:	83 30       	cpi	r24, 0x03	; 3
     cce:	09 f4       	brne	.+2      	; 0xcd2 <can_cmd+0x88>
     cd0:	12 c1       	rjmp	.+548    	; 0xef6 <can_cmd+0x2ac>
     cd2:	84 30       	cpi	r24, 0x04	; 4
     cd4:	30 f4       	brcc	.+12     	; 0xce2 <can_cmd+0x98>
     cd6:	81 30       	cpi	r24, 0x01	; 1
     cd8:	11 f1       	breq	.+68     	; 0xd1e <can_cmd+0xd4>
     cda:	82 30       	cpi	r24, 0x02	; 2
     cdc:	09 f0       	breq	.+2      	; 0xce0 <can_cmd+0x96>
     cde:	7c c5       	rjmp	.+2808   	; 0x17d8 <can_cmd+0xb8e>
     ce0:	98 c0       	rjmp	.+304    	; 0xe12 <can_cmd+0x1c8>
     ce2:	84 30       	cpi	r24, 0x04	; 4
     ce4:	09 f4       	brne	.+2      	; 0xce8 <can_cmd+0x9e>
     ce6:	67 c1       	rjmp	.+718    	; 0xfb6 <can_cmd+0x36c>
     ce8:	85 30       	cpi	r24, 0x05	; 5
     cea:	09 f0       	breq	.+2      	; 0xcee <can_cmd+0xa4>
     cec:	75 c5       	rjmp	.+2794   	; 0x17d8 <can_cmd+0xb8e>
     cee:	aa c1       	rjmp	.+852    	; 0x1044 <can_cmd+0x3fa>
     cf0:	89 30       	cpi	r24, 0x09	; 9
     cf2:	09 f4       	brne	.+2      	; 0xcf6 <can_cmd+0xac>
     cf4:	be c3       	rjmp	.+1916   	; 0x1472 <can_cmd+0x828>
     cf6:	8a 30       	cpi	r24, 0x0A	; 10
     cf8:	38 f4       	brcc	.+14     	; 0xd08 <can_cmd+0xbe>
     cfa:	87 30       	cpi	r24, 0x07	; 7
     cfc:	09 f4       	brne	.+2      	; 0xd00 <can_cmd+0xb6>
     cfe:	8f c2       	rjmp	.+1310   	; 0x121e <can_cmd+0x5d4>
     d00:	88 30       	cpi	r24, 0x08	; 8
     d02:	09 f0       	breq	.+2      	; 0xd06 <can_cmd+0xbc>
     d04:	69 c5       	rjmp	.+2770   	; 0x17d8 <can_cmd+0xb8e>
     d06:	1b c3       	rjmp	.+1590   	; 0x133e <can_cmd+0x6f4>
     d08:	8a 30       	cpi	r24, 0x0A	; 10
     d0a:	21 f0       	breq	.+8      	; 0xd14 <can_cmd+0xca>
     d0c:	8b 30       	cpi	r24, 0x0B	; 11
     d0e:	09 f0       	breq	.+2      	; 0xd12 <can_cmd+0xc8>
     d10:	63 c5       	rjmp	.+2758   	; 0x17d8 <can_cmd+0xb8e>
     d12:	b1 c4       	rjmp	.+2402   	; 0x1676 <can_cmd+0xa2c>
          Can_set_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     d14:	86 81       	ldd	r24, Z+6	; 0x06
     d16:	88 23       	and	r24, r24
     d18:	09 f0       	breq	.+2      	; 0xd1c <can_cmd+0xd2>
     d1a:	49 c4       	rjmp	.+2194   	; 0x15ae <can_cmd+0x964>
     d1c:	57 c4       	rjmp	.+2222   	; 0x15cc <can_cmd+0x982>
          
      switch (cmd->cmd)
      {
        //------------      
        case CMD_TX:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     d1e:	f8 01       	movw	r30, r16
     d20:	87 85       	ldd	r24, Z+15	; 0x0f
     d22:	88 23       	and	r24, r24
     d24:	69 f1       	breq	.+90     	; 0xd80 <can_cmd+0x136>
     d26:	94 81       	ldd	r25, Z+4	; 0x04
     d28:	92 95       	swap	r25
     d2a:	96 95       	lsr	r25
     d2c:	97 70       	andi	r25, 0x07	; 7
     d2e:	85 81       	ldd	r24, Z+5	; 0x05
     d30:	88 0f       	add	r24, r24
     d32:	88 0f       	add	r24, r24
     d34:	88 0f       	add	r24, r24
     d36:	89 0f       	add	r24, r25
     d38:	80 93 f3 00 	sts	0x00F3, r24
     d3c:	93 81       	ldd	r25, Z+3	; 0x03
     d3e:	92 95       	swap	r25
     d40:	96 95       	lsr	r25
     d42:	97 70       	andi	r25, 0x07	; 7
     d44:	84 81       	ldd	r24, Z+4	; 0x04
     d46:	88 0f       	add	r24, r24
     d48:	88 0f       	add	r24, r24
     d4a:	88 0f       	add	r24, r24
     d4c:	89 0f       	add	r24, r25
     d4e:	80 93 f2 00 	sts	0x00F2, r24
     d52:	92 81       	ldd	r25, Z+2	; 0x02
     d54:	92 95       	swap	r25
     d56:	96 95       	lsr	r25
     d58:	97 70       	andi	r25, 0x07	; 7
     d5a:	83 81       	ldd	r24, Z+3	; 0x03
     d5c:	88 0f       	add	r24, r24
     d5e:	88 0f       	add	r24, r24
     d60:	88 0f       	add	r24, r24
     d62:	89 0f       	add	r24, r25
     d64:	80 93 f1 00 	sts	0x00F1, r24
     d68:	82 81       	ldd	r24, Z+2	; 0x02
     d6a:	88 0f       	add	r24, r24
     d6c:	88 0f       	add	r24, r24
     d6e:	88 0f       	add	r24, r24
     d70:	80 93 f0 00 	sts	0x00F0, r24
     d74:	ef ee       	ldi	r30, 0xEF	; 239
     d76:	f0 e0       	ldi	r31, 0x00	; 0
     d78:	80 81       	ld	r24, Z
     d7a:	80 61       	ori	r24, 0x10	; 16
     d7c:	80 83       	st	Z, r24
     d7e:	16 c0       	rjmp	.+44     	; 0xdac <can_cmd+0x162>
          else              { Can_set_std_id(cmd->id.std);}
     d80:	92 81       	ldd	r25, Z+2	; 0x02
     d82:	96 95       	lsr	r25
     d84:	96 95       	lsr	r25
     d86:	96 95       	lsr	r25
     d88:	83 81       	ldd	r24, Z+3	; 0x03
     d8a:	82 95       	swap	r24
     d8c:	88 0f       	add	r24, r24
     d8e:	80 7e       	andi	r24, 0xE0	; 224
     d90:	89 0f       	add	r24, r25
     d92:	80 93 f3 00 	sts	0x00F3, r24
     d96:	82 81       	ldd	r24, Z+2	; 0x02
     d98:	82 95       	swap	r24
     d9a:	88 0f       	add	r24, r24
     d9c:	80 7e       	andi	r24, 0xE0	; 224
     d9e:	80 93 f2 00 	sts	0x00F2, r24
     da2:	ef ee       	ldi	r30, 0xEF	; 239
     da4:	f0 e0       	ldi	r31, 0x00	; 0
     da6:	80 81       	ld	r24, Z
     da8:	8f 7e       	andi	r24, 0xEF	; 239
     daa:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     dac:	f8 01       	movw	r30, r16
     dae:	86 81       	ldd	r24, Z+6	; 0x06
     db0:	88 23       	and	r24, r24
     db2:	79 f0       	breq	.+30     	; 0xdd2 <can_cmd+0x188>
     db4:	80 e0       	ldi	r24, 0x00	; 0
     db6:	2a ef       	ldi	r18, 0xFA	; 250
     db8:	30 e0       	ldi	r19, 0x00	; 0
     dba:	f8 01       	movw	r30, r16
     dbc:	a7 81       	ldd	r26, Z+7	; 0x07
     dbe:	b0 85       	ldd	r27, Z+8	; 0x08
     dc0:	a8 0f       	add	r26, r24
     dc2:	b1 1d       	adc	r27, r1
     dc4:	9c 91       	ld	r25, X
     dc6:	d9 01       	movw	r26, r18
     dc8:	9c 93       	st	X, r25
     dca:	8f 5f       	subi	r24, 0xFF	; 255
     dcc:	96 81       	ldd	r25, Z+6	; 0x06
     dce:	89 17       	cp	r24, r25
     dd0:	a0 f3       	brcs	.-24     	; 0xdba <can_cmd+0x170>
          if (cmd->ctrl.rtr) Can_set_rtr(); 
     dd2:	f8 01       	movw	r30, r16
     dd4:	86 85       	ldd	r24, Z+14	; 0x0e
     dd6:	88 23       	and	r24, r24
     dd8:	31 f0       	breq	.+12     	; 0xde6 <can_cmd+0x19c>
     dda:	e0 ef       	ldi	r30, 0xF0	; 240
     ddc:	f0 e0       	ldi	r31, 0x00	; 0
     dde:	80 81       	ld	r24, Z
     de0:	84 60       	ori	r24, 0x04	; 4
     de2:	80 83       	st	Z, r24
     de4:	05 c0       	rjmp	.+10     	; 0xdf0 <can_cmd+0x1a6>
            else Can_clear_rtr();    
     de6:	e0 ef       	ldi	r30, 0xF0	; 240
     de8:	f0 e0       	ldi	r31, 0x00	; 0
     dea:	80 81       	ld	r24, Z
     dec:	8b 7f       	andi	r24, 0xFB	; 251
     dee:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     df0:	ef ee       	ldi	r30, 0xEF	; 239
     df2:	f0 e0       	ldi	r31, 0x00	; 0
     df4:	90 81       	ld	r25, Z
     df6:	d8 01       	movw	r26, r16
     df8:	16 96       	adiw	r26, 0x06	; 6
     dfa:	8c 91       	ld	r24, X
     dfc:	16 97       	sbiw	r26, 0x06	; 6
     dfe:	89 2b       	or	r24, r25
     e00:	80 83       	st	Z, r24
          Can_config_tx();
     e02:	80 81       	ld	r24, Z
     e04:	8f 73       	andi	r24, 0x3F	; 63
     e06:	80 83       	st	Z, r24
     e08:	80 81       	ld	r24, Z
     e0a:	80 64       	ori	r24, 0x40	; 64
     e0c:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     e0e:	80 e0       	ldi	r24, 0x00	; 0
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          if (cmd->ctrl.rtr) Can_set_rtr(); 
            else Can_clear_rtr();    
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     e10:	ed c4       	rjmp	.+2522   	; 0x17ec <can_cmd+0xba2>
        //------------      
        case CMD_TX_DATA:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     e12:	f8 01       	movw	r30, r16
     e14:	87 85       	ldd	r24, Z+15	; 0x0f
     e16:	88 23       	and	r24, r24
     e18:	69 f1       	breq	.+90     	; 0xe74 <can_cmd+0x22a>
     e1a:	94 81       	ldd	r25, Z+4	; 0x04
     e1c:	92 95       	swap	r25
     e1e:	96 95       	lsr	r25
     e20:	97 70       	andi	r25, 0x07	; 7
     e22:	85 81       	ldd	r24, Z+5	; 0x05
     e24:	88 0f       	add	r24, r24
     e26:	88 0f       	add	r24, r24
     e28:	88 0f       	add	r24, r24
     e2a:	89 0f       	add	r24, r25
     e2c:	80 93 f3 00 	sts	0x00F3, r24
     e30:	93 81       	ldd	r25, Z+3	; 0x03
     e32:	92 95       	swap	r25
     e34:	96 95       	lsr	r25
     e36:	97 70       	andi	r25, 0x07	; 7
     e38:	84 81       	ldd	r24, Z+4	; 0x04
     e3a:	88 0f       	add	r24, r24
     e3c:	88 0f       	add	r24, r24
     e3e:	88 0f       	add	r24, r24
     e40:	89 0f       	add	r24, r25
     e42:	80 93 f2 00 	sts	0x00F2, r24
     e46:	92 81       	ldd	r25, Z+2	; 0x02
     e48:	92 95       	swap	r25
     e4a:	96 95       	lsr	r25
     e4c:	97 70       	andi	r25, 0x07	; 7
     e4e:	83 81       	ldd	r24, Z+3	; 0x03
     e50:	88 0f       	add	r24, r24
     e52:	88 0f       	add	r24, r24
     e54:	88 0f       	add	r24, r24
     e56:	89 0f       	add	r24, r25
     e58:	80 93 f1 00 	sts	0x00F1, r24
     e5c:	82 81       	ldd	r24, Z+2	; 0x02
     e5e:	88 0f       	add	r24, r24
     e60:	88 0f       	add	r24, r24
     e62:	88 0f       	add	r24, r24
     e64:	80 93 f0 00 	sts	0x00F0, r24
     e68:	ef ee       	ldi	r30, 0xEF	; 239
     e6a:	f0 e0       	ldi	r31, 0x00	; 0
     e6c:	80 81       	ld	r24, Z
     e6e:	80 61       	ori	r24, 0x10	; 16
     e70:	80 83       	st	Z, r24
     e72:	16 c0       	rjmp	.+44     	; 0xea0 <can_cmd+0x256>
          else              { Can_set_std_id(cmd->id.std);}
     e74:	92 81       	ldd	r25, Z+2	; 0x02
     e76:	96 95       	lsr	r25
     e78:	96 95       	lsr	r25
     e7a:	96 95       	lsr	r25
     e7c:	83 81       	ldd	r24, Z+3	; 0x03
     e7e:	82 95       	swap	r24
     e80:	88 0f       	add	r24, r24
     e82:	80 7e       	andi	r24, 0xE0	; 224
     e84:	89 0f       	add	r24, r25
     e86:	80 93 f3 00 	sts	0x00F3, r24
     e8a:	82 81       	ldd	r24, Z+2	; 0x02
     e8c:	82 95       	swap	r24
     e8e:	88 0f       	add	r24, r24
     e90:	80 7e       	andi	r24, 0xE0	; 224
     e92:	80 93 f2 00 	sts	0x00F2, r24
     e96:	ef ee       	ldi	r30, 0xEF	; 239
     e98:	f0 e0       	ldi	r31, 0x00	; 0
     e9a:	80 81       	ld	r24, Z
     e9c:	8f 7e       	andi	r24, 0xEF	; 239
     e9e:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     ea0:	f8 01       	movw	r30, r16
     ea2:	86 81       	ldd	r24, Z+6	; 0x06
     ea4:	88 23       	and	r24, r24
     ea6:	79 f0       	breq	.+30     	; 0xec6 <can_cmd+0x27c>
     ea8:	80 e0       	ldi	r24, 0x00	; 0
     eaa:	2a ef       	ldi	r18, 0xFA	; 250
     eac:	30 e0       	ldi	r19, 0x00	; 0
     eae:	f8 01       	movw	r30, r16
     eb0:	a7 81       	ldd	r26, Z+7	; 0x07
     eb2:	b0 85       	ldd	r27, Z+8	; 0x08
     eb4:	a8 0f       	add	r26, r24
     eb6:	b1 1d       	adc	r27, r1
     eb8:	9c 91       	ld	r25, X
     eba:	d9 01       	movw	r26, r18
     ebc:	9c 93       	st	X, r25
     ebe:	8f 5f       	subi	r24, 0xFF	; 255
     ec0:	96 81       	ldd	r25, Z+6	; 0x06
     ec2:	89 17       	cp	r24, r25
     ec4:	a0 f3       	brcs	.-24     	; 0xeae <can_cmd+0x264>
          cmd->ctrl.rtr=0; Can_clear_rtr();
     ec6:	f8 01       	movw	r30, r16
     ec8:	16 86       	std	Z+14, r1	; 0x0e
     eca:	e0 ef       	ldi	r30, 0xF0	; 240
     ecc:	f0 e0       	ldi	r31, 0x00	; 0
     ece:	80 81       	ld	r24, Z
     ed0:	8b 7f       	andi	r24, 0xFB	; 251
     ed2:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     ed4:	ef ee       	ldi	r30, 0xEF	; 239
     ed6:	f0 e0       	ldi	r31, 0x00	; 0
     ed8:	90 81       	ld	r25, Z
     eda:	d8 01       	movw	r26, r16
     edc:	16 96       	adiw	r26, 0x06	; 6
     ede:	8c 91       	ld	r24, X
     ee0:	16 97       	sbiw	r26, 0x06	; 6
     ee2:	89 2b       	or	r24, r25
     ee4:	80 83       	st	Z, r24
          Can_config_tx();
     ee6:	80 81       	ld	r24, Z
     ee8:	8f 73       	andi	r24, 0x3F	; 63
     eea:	80 83       	st	Z, r24
     eec:	80 81       	ld	r24, Z
     eee:	80 64       	ori	r24, 0x40	; 64
     ef0:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     ef2:	80 e0       	ldi	r24, 0x00	; 0
          else              { Can_set_std_id(cmd->id.std);}
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          cmd->ctrl.rtr=0; Can_clear_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     ef4:	7b c4       	rjmp	.+2294   	; 0x17ec <can_cmd+0xba2>
        //------------      
        case CMD_TX_REMOTE:       
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     ef6:	f8 01       	movw	r30, r16
     ef8:	87 85       	ldd	r24, Z+15	; 0x0f
     efa:	88 23       	and	r24, r24
     efc:	69 f1       	breq	.+90     	; 0xf58 <can_cmd+0x30e>
     efe:	94 81       	ldd	r25, Z+4	; 0x04
     f00:	92 95       	swap	r25
     f02:	96 95       	lsr	r25
     f04:	97 70       	andi	r25, 0x07	; 7
     f06:	85 81       	ldd	r24, Z+5	; 0x05
     f08:	88 0f       	add	r24, r24
     f0a:	88 0f       	add	r24, r24
     f0c:	88 0f       	add	r24, r24
     f0e:	89 0f       	add	r24, r25
     f10:	80 93 f3 00 	sts	0x00F3, r24
     f14:	93 81       	ldd	r25, Z+3	; 0x03
     f16:	92 95       	swap	r25
     f18:	96 95       	lsr	r25
     f1a:	97 70       	andi	r25, 0x07	; 7
     f1c:	84 81       	ldd	r24, Z+4	; 0x04
     f1e:	88 0f       	add	r24, r24
     f20:	88 0f       	add	r24, r24
     f22:	88 0f       	add	r24, r24
     f24:	89 0f       	add	r24, r25
     f26:	80 93 f2 00 	sts	0x00F2, r24
     f2a:	92 81       	ldd	r25, Z+2	; 0x02
     f2c:	92 95       	swap	r25
     f2e:	96 95       	lsr	r25
     f30:	97 70       	andi	r25, 0x07	; 7
     f32:	83 81       	ldd	r24, Z+3	; 0x03
     f34:	88 0f       	add	r24, r24
     f36:	88 0f       	add	r24, r24
     f38:	88 0f       	add	r24, r24
     f3a:	89 0f       	add	r24, r25
     f3c:	80 93 f1 00 	sts	0x00F1, r24
     f40:	82 81       	ldd	r24, Z+2	; 0x02
     f42:	88 0f       	add	r24, r24
     f44:	88 0f       	add	r24, r24
     f46:	88 0f       	add	r24, r24
     f48:	80 93 f0 00 	sts	0x00F0, r24
     f4c:	ef ee       	ldi	r30, 0xEF	; 239
     f4e:	f0 e0       	ldi	r31, 0x00	; 0
     f50:	80 81       	ld	r24, Z
     f52:	80 61       	ori	r24, 0x10	; 16
     f54:	80 83       	st	Z, r24
     f56:	16 c0       	rjmp	.+44     	; 0xf84 <can_cmd+0x33a>
          else              { Can_set_std_id(cmd->id.std);}
     f58:	92 81       	ldd	r25, Z+2	; 0x02
     f5a:	96 95       	lsr	r25
     f5c:	96 95       	lsr	r25
     f5e:	96 95       	lsr	r25
     f60:	83 81       	ldd	r24, Z+3	; 0x03
     f62:	82 95       	swap	r24
     f64:	88 0f       	add	r24, r24
     f66:	80 7e       	andi	r24, 0xE0	; 224
     f68:	89 0f       	add	r24, r25
     f6a:	80 93 f3 00 	sts	0x00F3, r24
     f6e:	82 81       	ldd	r24, Z+2	; 0x02
     f70:	82 95       	swap	r24
     f72:	88 0f       	add	r24, r24
     f74:	80 7e       	andi	r24, 0xE0	; 224
     f76:	80 93 f2 00 	sts	0x00F2, r24
     f7a:	ef ee       	ldi	r30, 0xEF	; 239
     f7c:	f0 e0       	ldi	r31, 0x00	; 0
     f7e:	80 81       	ld	r24, Z
     f80:	8f 7e       	andi	r24, 0xEF	; 239
     f82:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtr();
     f84:	81 e0       	ldi	r24, 0x01	; 1
     f86:	f8 01       	movw	r30, r16
     f88:	86 87       	std	Z+14, r24	; 0x0e
     f8a:	e0 ef       	ldi	r30, 0xF0	; 240
     f8c:	f0 e0       	ldi	r31, 0x00	; 0
     f8e:	80 81       	ld	r24, Z
     f90:	84 60       	ori	r24, 0x04	; 4
     f92:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     f94:	ef ee       	ldi	r30, 0xEF	; 239
     f96:	f0 e0       	ldi	r31, 0x00	; 0
     f98:	90 81       	ld	r25, Z
     f9a:	d8 01       	movw	r26, r16
     f9c:	16 96       	adiw	r26, 0x06	; 6
     f9e:	8c 91       	ld	r24, X
     fa0:	16 97       	sbiw	r26, 0x06	; 6
     fa2:	89 2b       	or	r24, r25
     fa4:	80 83       	st	Z, r24
          Can_config_tx();
     fa6:	80 81       	ld	r24, Z
     fa8:	8f 73       	andi	r24, 0x3F	; 63
     faa:	80 83       	st	Z, r24
     fac:	80 81       	ld	r24, Z
     fae:	80 64       	ori	r24, 0x40	; 64
     fb0:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     fb2:	80 e0       	ldi	r24, 0x00	; 0
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
          else              { Can_set_std_id(cmd->id.std);}
          cmd->ctrl.rtr=1; Can_set_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     fb4:	1b c4       	rjmp	.+2102   	; 0x17ec <can_cmd+0xba2>
        //------------      
        case CMD_RX:

		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
     fb6:	8f ef       	ldi	r24, 0xFF	; 255
     fb8:	9f ef       	ldi	r25, 0xFF	; 255
     fba:	dc 01       	movw	r26, r24
     fbc:	89 83       	std	Y+1, r24	; 0x01
     fbe:	9a 83       	std	Y+2, r25	; 0x02
     fc0:	ab 83       	std	Y+3, r26	; 0x03
     fc2:	bc 83       	std	Y+4, r27	; 0x04
     fc4:	9b 81       	ldd	r25, Y+3	; 0x03
     fc6:	92 95       	swap	r25
     fc8:	96 95       	lsr	r25
     fca:	97 70       	andi	r25, 0x07	; 7
     fcc:	8c 81       	ldd	r24, Y+4	; 0x04
     fce:	88 0f       	add	r24, r24
     fd0:	88 0f       	add	r24, r24
     fd2:	88 0f       	add	r24, r24
     fd4:	89 0f       	add	r24, r25
     fd6:	80 93 f7 00 	sts	0x00F7, r24
     fda:	9a 81       	ldd	r25, Y+2	; 0x02
     fdc:	92 95       	swap	r25
     fde:	96 95       	lsr	r25
     fe0:	97 70       	andi	r25, 0x07	; 7
     fe2:	8b 81       	ldd	r24, Y+3	; 0x03
     fe4:	88 0f       	add	r24, r24
     fe6:	88 0f       	add	r24, r24
     fe8:	88 0f       	add	r24, r24
     fea:	89 0f       	add	r24, r25
     fec:	80 93 f6 00 	sts	0x00F6, r24
     ff0:	99 81       	ldd	r25, Y+1	; 0x01
     ff2:	92 95       	swap	r25
     ff4:	96 95       	lsr	r25
     ff6:	97 70       	andi	r25, 0x07	; 7
     ff8:	8a 81       	ldd	r24, Y+2	; 0x02
     ffa:	88 0f       	add	r24, r24
     ffc:	88 0f       	add	r24, r24
     ffe:	88 0f       	add	r24, r24
    1000:	89 0f       	add	r24, r25
    1002:	80 93 f5 00 	sts	0x00F5, r24
    1006:	89 81       	ldd	r24, Y+1	; 0x01
    1008:	88 0f       	add	r24, r24
    100a:	88 0f       	add	r24, r24
    100c:	88 0f       	add	r24, r24
    100e:	24 ef       	ldi	r18, 0xF4	; 244
    1010:	30 e0       	ldi	r19, 0x00	; 0
    1012:	f9 01       	movw	r30, r18
    1014:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    1016:	ef ee       	ldi	r30, 0xEF	; 239
    1018:	f0 e0       	ldi	r31, 0x00	; 0
    101a:	90 81       	ld	r25, Z
    101c:	d8 01       	movw	r26, r16
    101e:	16 96       	adiw	r26, 0x06	; 6
    1020:	8c 91       	ld	r24, X
    1022:	89 2b       	or	r24, r25
    1024:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    1026:	d9 01       	movw	r26, r18
    1028:	8c 91       	ld	r24, X
    102a:	8b 7f       	andi	r24, 0xFB	; 251
    102c:	8c 93       	st	X, r24
          Can_clear_idemsk();
    102e:	8c 91       	ld	r24, X
    1030:	8e 7f       	andi	r24, 0xFE	; 254
    1032:	8c 93       	st	X, r24
          Can_config_rx();       
    1034:	80 81       	ld	r24, Z
    1036:	8f 73       	andi	r24, 0x3F	; 63
    1038:	80 83       	st	Z, r24
    103a:	80 81       	ld	r24, Z
    103c:	80 68       	ori	r24, 0x80	; 128
    103e:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1040:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    1042:	d4 c3       	rjmp	.+1960   	; 0x17ec <can_cmd+0xba2>
        //------------      
        case CMD_RX_DATA:
		
		  if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1044:	f8 01       	movw	r30, r16
    1046:	87 85       	ldd	r24, Z+15	; 0x0f
    1048:	88 23       	and	r24, r24
    104a:	69 f1       	breq	.+90     	; 0x10a6 <can_cmd+0x45c>
    104c:	94 81       	ldd	r25, Z+4	; 0x04
    104e:	92 95       	swap	r25
    1050:	96 95       	lsr	r25
    1052:	97 70       	andi	r25, 0x07	; 7
    1054:	85 81       	ldd	r24, Z+5	; 0x05
    1056:	88 0f       	add	r24, r24
    1058:	88 0f       	add	r24, r24
    105a:	88 0f       	add	r24, r24
    105c:	89 0f       	add	r24, r25
    105e:	80 93 f3 00 	sts	0x00F3, r24
    1062:	93 81       	ldd	r25, Z+3	; 0x03
    1064:	92 95       	swap	r25
    1066:	96 95       	lsr	r25
    1068:	97 70       	andi	r25, 0x07	; 7
    106a:	84 81       	ldd	r24, Z+4	; 0x04
    106c:	88 0f       	add	r24, r24
    106e:	88 0f       	add	r24, r24
    1070:	88 0f       	add	r24, r24
    1072:	89 0f       	add	r24, r25
    1074:	80 93 f2 00 	sts	0x00F2, r24
    1078:	92 81       	ldd	r25, Z+2	; 0x02
    107a:	92 95       	swap	r25
    107c:	96 95       	lsr	r25
    107e:	97 70       	andi	r25, 0x07	; 7
    1080:	83 81       	ldd	r24, Z+3	; 0x03
    1082:	88 0f       	add	r24, r24
    1084:	88 0f       	add	r24, r24
    1086:	88 0f       	add	r24, r24
    1088:	89 0f       	add	r24, r25
    108a:	80 93 f1 00 	sts	0x00F1, r24
    108e:	82 81       	ldd	r24, Z+2	; 0x02
    1090:	88 0f       	add	r24, r24
    1092:	88 0f       	add	r24, r24
    1094:	88 0f       	add	r24, r24
    1096:	80 93 f0 00 	sts	0x00F0, r24
    109a:	ef ee       	ldi	r30, 0xEF	; 239
    109c:	f0 e0       	ldi	r31, 0x00	; 0
    109e:	80 81       	ld	r24, Z
    10a0:	80 61       	ori	r24, 0x10	; 16
    10a2:	80 83       	st	Z, r24
    10a4:	16 c0       	rjmp	.+44     	; 0x10d2 <can_cmd+0x488>
          else              { Can_set_std_id(cmd->id.std);}
    10a6:	92 81       	ldd	r25, Z+2	; 0x02
    10a8:	96 95       	lsr	r25
    10aa:	96 95       	lsr	r25
    10ac:	96 95       	lsr	r25
    10ae:	83 81       	ldd	r24, Z+3	; 0x03
    10b0:	82 95       	swap	r24
    10b2:	88 0f       	add	r24, r24
    10b4:	80 7e       	andi	r24, 0xE0	; 224
    10b6:	89 0f       	add	r24, r25
    10b8:	80 93 f3 00 	sts	0x00F3, r24
    10bc:	82 81       	ldd	r24, Z+2	; 0x02
    10be:	82 95       	swap	r24
    10c0:	88 0f       	add	r24, r24
    10c2:	80 7e       	andi	r24, 0xE0	; 224
    10c4:	80 93 f2 00 	sts	0x00F2, r24
    10c8:	ef ee       	ldi	r30, 0xEF	; 239
    10ca:	f0 e0       	ldi	r31, 0x00	; 0
    10cc:	80 81       	ld	r24, Z
    10ce:	8f 7e       	andi	r24, 0xEF	; 239
    10d0:	80 83       	st	Z, r24

		  u32_temp = ~0x00;	//nderung durch Muri Christian
    10d2:	8f ef       	ldi	r24, 0xFF	; 255
    10d4:	9f ef       	ldi	r25, 0xFF	; 255
    10d6:	dc 01       	movw	r26, r24
    10d8:	89 83       	std	Y+1, r24	; 0x01
    10da:	9a 83       	std	Y+2, r25	; 0x02
    10dc:	ab 83       	std	Y+3, r26	; 0x03
    10de:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    10e0:	9b 81       	ldd	r25, Y+3	; 0x03
    10e2:	92 95       	swap	r25
    10e4:	96 95       	lsr	r25
    10e6:	97 70       	andi	r25, 0x07	; 7
    10e8:	8c 81       	ldd	r24, Y+4	; 0x04
    10ea:	88 0f       	add	r24, r24
    10ec:	88 0f       	add	r24, r24
    10ee:	88 0f       	add	r24, r24
    10f0:	89 0f       	add	r24, r25
    10f2:	80 93 f7 00 	sts	0x00F7, r24
    10f6:	9a 81       	ldd	r25, Y+2	; 0x02
    10f8:	92 95       	swap	r25
    10fa:	96 95       	lsr	r25
    10fc:	97 70       	andi	r25, 0x07	; 7
    10fe:	8b 81       	ldd	r24, Y+3	; 0x03
    1100:	88 0f       	add	r24, r24
    1102:	88 0f       	add	r24, r24
    1104:	88 0f       	add	r24, r24
    1106:	89 0f       	add	r24, r25
    1108:	80 93 f6 00 	sts	0x00F6, r24
    110c:	99 81       	ldd	r25, Y+1	; 0x01
    110e:	92 95       	swap	r25
    1110:	96 95       	lsr	r25
    1112:	97 70       	andi	r25, 0x07	; 7
    1114:	8a 81       	ldd	r24, Y+2	; 0x02
    1116:	88 0f       	add	r24, r24
    1118:	88 0f       	add	r24, r24
    111a:	88 0f       	add	r24, r24
    111c:	89 0f       	add	r24, r25
    111e:	80 93 f5 00 	sts	0x00F5, r24
    1122:	89 81       	ldd	r24, Y+1	; 0x01
    1124:	88 0f       	add	r24, r24
    1126:	88 0f       	add	r24, r24
    1128:	88 0f       	add	r24, r24
    112a:	44 ef       	ldi	r20, 0xF4	; 244
    112c:	50 e0       	ldi	r21, 0x00	; 0
    112e:	fa 01       	movw	r30, r20
    1130:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1132:	ef ee       	ldi	r30, 0xEF	; 239
    1134:	f0 e0       	ldi	r31, 0x00	; 0
    1136:	90 81       	ld	r25, Z
    1138:	d8 01       	movw	r26, r16
    113a:	16 96       	adiw	r26, 0x06	; 6
    113c:	8c 91       	ld	r24, X
    113e:	16 97       	sbiw	r26, 0x06	; 6
    1140:	89 2b       	or	r24, r25
    1142:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    1144:	1e 96       	adiw	r26, 0x0e	; 14
    1146:	1c 92       	st	X, r1
    1148:	da 01       	movw	r26, r20
    114a:	8c 91       	ld	r24, X
    114c:	84 60       	ori	r24, 0x04	; 4
    114e:	8c 93       	st	X, r24
    1150:	80 ef       	ldi	r24, 0xF0	; 240
    1152:	90 e0       	ldi	r25, 0x00	; 0
    1154:	dc 01       	movw	r26, r24
    1156:	2c 91       	ld	r18, X
    1158:	2b 7f       	andi	r18, 0xFB	; 251
    115a:	2c 93       	st	X, r18
          Can_set_idemsk();
    115c:	da 01       	movw	r26, r20
    115e:	8c 91       	ld	r24, X
    1160:	81 60       	ori	r24, 0x01	; 1
    1162:	8c 93       	st	X, r24
          Can_config_rx()    
    1164:	80 81       	ld	r24, Z
    1166:	8f 73       	andi	r24, 0x3F	; 63
    1168:	80 83       	st	Z, r24
    116a:	80 81       	ld	r24, Z
    116c:	80 68       	ori	r24, 0x80	; 128
    116e:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1170:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx()    
          break;
    1172:	3c c3       	rjmp	.+1656   	; 0x17ec <can_cmd+0xba2>
        //------------      
        case CMD_RX_REMOTE:
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
    1174:	8f ef       	ldi	r24, 0xFF	; 255
    1176:	9f ef       	ldi	r25, 0xFF	; 255
    1178:	dc 01       	movw	r26, r24
    117a:	89 83       	std	Y+1, r24	; 0x01
    117c:	9a 83       	std	Y+2, r25	; 0x02
    117e:	ab 83       	std	Y+3, r26	; 0x03
    1180:	bc 83       	std	Y+4, r27	; 0x04
    1182:	9b 81       	ldd	r25, Y+3	; 0x03
    1184:	92 95       	swap	r25
    1186:	96 95       	lsr	r25
    1188:	97 70       	andi	r25, 0x07	; 7
    118a:	8c 81       	ldd	r24, Y+4	; 0x04
    118c:	88 0f       	add	r24, r24
    118e:	88 0f       	add	r24, r24
    1190:	88 0f       	add	r24, r24
    1192:	89 0f       	add	r24, r25
    1194:	80 93 f7 00 	sts	0x00F7, r24
    1198:	9a 81       	ldd	r25, Y+2	; 0x02
    119a:	92 95       	swap	r25
    119c:	96 95       	lsr	r25
    119e:	97 70       	andi	r25, 0x07	; 7
    11a0:	8b 81       	ldd	r24, Y+3	; 0x03
    11a2:	88 0f       	add	r24, r24
    11a4:	88 0f       	add	r24, r24
    11a6:	88 0f       	add	r24, r24
    11a8:	89 0f       	add	r24, r25
    11aa:	80 93 f6 00 	sts	0x00F6, r24
    11ae:	99 81       	ldd	r25, Y+1	; 0x01
    11b0:	92 95       	swap	r25
    11b2:	96 95       	lsr	r25
    11b4:	97 70       	andi	r25, 0x07	; 7
    11b6:	8a 81       	ldd	r24, Y+2	; 0x02
    11b8:	88 0f       	add	r24, r24
    11ba:	88 0f       	add	r24, r24
    11bc:	88 0f       	add	r24, r24
    11be:	89 0f       	add	r24, r25
    11c0:	80 93 f5 00 	sts	0x00F5, r24
    11c4:	89 81       	ldd	r24, Y+1	; 0x01
    11c6:	88 0f       	add	r24, r24
    11c8:	88 0f       	add	r24, r24
    11ca:	88 0f       	add	r24, r24
    11cc:	44 ef       	ldi	r20, 0xF4	; 244
    11ce:	50 e0       	ldi	r21, 0x00	; 0
    11d0:	fa 01       	movw	r30, r20
    11d2:	80 83       	st	Z, r24
		  
		  
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //orginal
          Can_set_dlc(cmd->dlc);
    11d4:	ef ee       	ldi	r30, 0xEF	; 239
    11d6:	f0 e0       	ldi	r31, 0x00	; 0
    11d8:	90 81       	ld	r25, Z
    11da:	d8 01       	movw	r26, r16
    11dc:	16 96       	adiw	r26, 0x06	; 6
    11de:	8c 91       	ld	r24, X
    11e0:	16 97       	sbiw	r26, 0x06	; 6
    11e2:	89 2b       	or	r24, r25
    11e4:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    11e6:	81 e0       	ldi	r24, 0x01	; 1
    11e8:	1e 96       	adiw	r26, 0x0e	; 14
    11ea:	8c 93       	st	X, r24
    11ec:	da 01       	movw	r26, r20
    11ee:	8c 91       	ld	r24, X
    11f0:	84 60       	ori	r24, 0x04	; 4
    11f2:	8c 93       	st	X, r24
    11f4:	80 ef       	ldi	r24, 0xF0	; 240
    11f6:	90 e0       	ldi	r25, 0x00	; 0
    11f8:	dc 01       	movw	r26, r24
    11fa:	2c 91       	ld	r18, X
    11fc:	24 60       	ori	r18, 0x04	; 4
    11fe:	2c 93       	st	X, r18
          Can_clear_rplv();
    1200:	80 81       	ld	r24, Z
    1202:	8f 7d       	andi	r24, 0xDF	; 223
    1204:	80 83       	st	Z, r24
          Can_clear_idemsk();
    1206:	da 01       	movw	r26, r20
    1208:	8c 91       	ld	r24, X
    120a:	8e 7f       	andi	r24, 0xFE	; 254
    120c:	8c 93       	st	X, r24
          Can_config_rx();       
    120e:	80 81       	ld	r24, Z
    1210:	8f 73       	andi	r24, 0x3F	; 63
    1212:	80 83       	st	Z, r24
    1214:	80 81       	ld	r24, Z
    1216:	80 68       	ori	r24, 0x80	; 128
    1218:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    121a:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    121c:	e7 c2       	rjmp	.+1486   	; 0x17ec <can_cmd+0xba2>
        //------------      
        case CMD_RX_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    121e:	f8 01       	movw	r30, r16
    1220:	87 85       	ldd	r24, Z+15	; 0x0f
    1222:	88 23       	and	r24, r24
    1224:	69 f1       	breq	.+90     	; 0x1280 <can_cmd+0x636>
    1226:	94 81       	ldd	r25, Z+4	; 0x04
    1228:	92 95       	swap	r25
    122a:	96 95       	lsr	r25
    122c:	97 70       	andi	r25, 0x07	; 7
    122e:	85 81       	ldd	r24, Z+5	; 0x05
    1230:	88 0f       	add	r24, r24
    1232:	88 0f       	add	r24, r24
    1234:	88 0f       	add	r24, r24
    1236:	89 0f       	add	r24, r25
    1238:	80 93 f3 00 	sts	0x00F3, r24
    123c:	93 81       	ldd	r25, Z+3	; 0x03
    123e:	92 95       	swap	r25
    1240:	96 95       	lsr	r25
    1242:	97 70       	andi	r25, 0x07	; 7
    1244:	84 81       	ldd	r24, Z+4	; 0x04
    1246:	88 0f       	add	r24, r24
    1248:	88 0f       	add	r24, r24
    124a:	88 0f       	add	r24, r24
    124c:	89 0f       	add	r24, r25
    124e:	80 93 f2 00 	sts	0x00F2, r24
    1252:	92 81       	ldd	r25, Z+2	; 0x02
    1254:	92 95       	swap	r25
    1256:	96 95       	lsr	r25
    1258:	97 70       	andi	r25, 0x07	; 7
    125a:	83 81       	ldd	r24, Z+3	; 0x03
    125c:	88 0f       	add	r24, r24
    125e:	88 0f       	add	r24, r24
    1260:	88 0f       	add	r24, r24
    1262:	89 0f       	add	r24, r25
    1264:	80 93 f1 00 	sts	0x00F1, r24
    1268:	82 81       	ldd	r24, Z+2	; 0x02
    126a:	88 0f       	add	r24, r24
    126c:	88 0f       	add	r24, r24
    126e:	88 0f       	add	r24, r24
    1270:	80 93 f0 00 	sts	0x00F0, r24
    1274:	ef ee       	ldi	r30, 0xEF	; 239
    1276:	f0 e0       	ldi	r31, 0x00	; 0
    1278:	80 81       	ld	r24, Z
    127a:	80 61       	ori	r24, 0x10	; 16
    127c:	80 83       	st	Z, r24
    127e:	16 c0       	rjmp	.+44     	; 0x12ac <can_cmd+0x662>
          else              { Can_set_std_id(cmd->id.std);}
    1280:	92 81       	ldd	r25, Z+2	; 0x02
    1282:	96 95       	lsr	r25
    1284:	96 95       	lsr	r25
    1286:	96 95       	lsr	r25
    1288:	83 81       	ldd	r24, Z+3	; 0x03
    128a:	82 95       	swap	r24
    128c:	88 0f       	add	r24, r24
    128e:	80 7e       	andi	r24, 0xE0	; 224
    1290:	89 0f       	add	r24, r25
    1292:	80 93 f3 00 	sts	0x00F3, r24
    1296:	82 81       	ldd	r24, Z+2	; 0x02
    1298:	82 95       	swap	r24
    129a:	88 0f       	add	r24, r24
    129c:	80 7e       	andi	r24, 0xE0	; 224
    129e:	80 93 f2 00 	sts	0x00F2, r24
    12a2:	ef ee       	ldi	r30, 0xEF	; 239
    12a4:	f0 e0       	ldi	r31, 0x00	; 0
    12a6:	80 81       	ld	r24, Z
    12a8:	8f 7e       	andi	r24, 0xEF	; 239
    12aa:	80 83       	st	Z, r24
          
		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    12ac:	c8 01       	movw	r24, r16
    12ae:	0e 94 ec 05 	call	0xbd8	; 0xbd8 <get_idmask>
    12b2:	dc 01       	movw	r26, r24
    12b4:	cb 01       	movw	r24, r22
    12b6:	89 83       	std	Y+1, r24	; 0x01
    12b8:	9a 83       	std	Y+2, r25	; 0x02
    12ba:	ab 83       	std	Y+3, r26	; 0x03
    12bc:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    12be:	9b 81       	ldd	r25, Y+3	; 0x03
    12c0:	92 95       	swap	r25
    12c2:	96 95       	lsr	r25
    12c4:	97 70       	andi	r25, 0x07	; 7
    12c6:	8c 81       	ldd	r24, Y+4	; 0x04
    12c8:	88 0f       	add	r24, r24
    12ca:	88 0f       	add	r24, r24
    12cc:	88 0f       	add	r24, r24
    12ce:	89 0f       	add	r24, r25
    12d0:	80 93 f7 00 	sts	0x00F7, r24
    12d4:	9a 81       	ldd	r25, Y+2	; 0x02
    12d6:	92 95       	swap	r25
    12d8:	96 95       	lsr	r25
    12da:	97 70       	andi	r25, 0x07	; 7
    12dc:	8b 81       	ldd	r24, Y+3	; 0x03
    12de:	88 0f       	add	r24, r24
    12e0:	88 0f       	add	r24, r24
    12e2:	88 0f       	add	r24, r24
    12e4:	89 0f       	add	r24, r25
    12e6:	80 93 f6 00 	sts	0x00F6, r24
    12ea:	99 81       	ldd	r25, Y+1	; 0x01
    12ec:	92 95       	swap	r25
    12ee:	96 95       	lsr	r25
    12f0:	97 70       	andi	r25, 0x07	; 7
    12f2:	8a 81       	ldd	r24, Y+2	; 0x02
    12f4:	88 0f       	add	r24, r24
    12f6:	88 0f       	add	r24, r24
    12f8:	88 0f       	add	r24, r24
    12fa:	89 0f       	add	r24, r25
    12fc:	80 93 f5 00 	sts	0x00F5, r24
    1300:	89 81       	ldd	r24, Y+1	; 0x01
    1302:	88 0f       	add	r24, r24
    1304:	88 0f       	add	r24, r24
    1306:	88 0f       	add	r24, r24
    1308:	24 ef       	ldi	r18, 0xF4	; 244
    130a:	30 e0       	ldi	r19, 0x00	; 0
    130c:	f9 01       	movw	r30, r18
    130e:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    1310:	ef ee       	ldi	r30, 0xEF	; 239
    1312:	f0 e0       	ldi	r31, 0x00	; 0
    1314:	90 81       	ld	r25, Z
    1316:	d8 01       	movw	r26, r16
    1318:	16 96       	adiw	r26, 0x06	; 6
    131a:	8c 91       	ld	r24, X
    131c:	89 2b       	or	r24, r25
    131e:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    1320:	d9 01       	movw	r26, r18
    1322:	8c 91       	ld	r24, X
    1324:	8b 7f       	andi	r24, 0xFB	; 251
    1326:	8c 93       	st	X, r24
          Can_set_idemsk();
    1328:	8c 91       	ld	r24, X
    132a:	81 60       	ori	r24, 0x01	; 1
    132c:	8c 93       	st	X, r24
          Can_config_rx();       
    132e:	80 81       	ld	r24, Z
    1330:	8f 73       	andi	r24, 0x3F	; 63
    1332:	80 83       	st	Z, r24
    1334:	80 81       	ld	r24, Z
    1336:	80 68       	ori	r24, 0x80	; 128
    1338:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    133a:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    133c:	57 c2       	rjmp	.+1198   	; 0x17ec <can_cmd+0xba2>
        //------------      
        case CMD_RX_DATA_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    133e:	f8 01       	movw	r30, r16
    1340:	87 85       	ldd	r24, Z+15	; 0x0f
    1342:	88 23       	and	r24, r24
    1344:	69 f1       	breq	.+90     	; 0x13a0 <can_cmd+0x756>
    1346:	94 81       	ldd	r25, Z+4	; 0x04
    1348:	92 95       	swap	r25
    134a:	96 95       	lsr	r25
    134c:	97 70       	andi	r25, 0x07	; 7
    134e:	85 81       	ldd	r24, Z+5	; 0x05
    1350:	88 0f       	add	r24, r24
    1352:	88 0f       	add	r24, r24
    1354:	88 0f       	add	r24, r24
    1356:	89 0f       	add	r24, r25
    1358:	80 93 f3 00 	sts	0x00F3, r24
    135c:	93 81       	ldd	r25, Z+3	; 0x03
    135e:	92 95       	swap	r25
    1360:	96 95       	lsr	r25
    1362:	97 70       	andi	r25, 0x07	; 7
    1364:	84 81       	ldd	r24, Z+4	; 0x04
    1366:	88 0f       	add	r24, r24
    1368:	88 0f       	add	r24, r24
    136a:	88 0f       	add	r24, r24
    136c:	89 0f       	add	r24, r25
    136e:	80 93 f2 00 	sts	0x00F2, r24
    1372:	92 81       	ldd	r25, Z+2	; 0x02
    1374:	92 95       	swap	r25
    1376:	96 95       	lsr	r25
    1378:	97 70       	andi	r25, 0x07	; 7
    137a:	83 81       	ldd	r24, Z+3	; 0x03
    137c:	88 0f       	add	r24, r24
    137e:	88 0f       	add	r24, r24
    1380:	88 0f       	add	r24, r24
    1382:	89 0f       	add	r24, r25
    1384:	80 93 f1 00 	sts	0x00F1, r24
    1388:	82 81       	ldd	r24, Z+2	; 0x02
    138a:	88 0f       	add	r24, r24
    138c:	88 0f       	add	r24, r24
    138e:	88 0f       	add	r24, r24
    1390:	80 93 f0 00 	sts	0x00F0, r24
    1394:	ef ee       	ldi	r30, 0xEF	; 239
    1396:	f0 e0       	ldi	r31, 0x00	; 0
    1398:	80 81       	ld	r24, Z
    139a:	80 61       	ori	r24, 0x10	; 16
    139c:	80 83       	st	Z, r24
    139e:	16 c0       	rjmp	.+44     	; 0x13cc <can_cmd+0x782>
          else              { Can_set_std_id(cmd->id.std);}
    13a0:	92 81       	ldd	r25, Z+2	; 0x02
    13a2:	96 95       	lsr	r25
    13a4:	96 95       	lsr	r25
    13a6:	96 95       	lsr	r25
    13a8:	83 81       	ldd	r24, Z+3	; 0x03
    13aa:	82 95       	swap	r24
    13ac:	88 0f       	add	r24, r24
    13ae:	80 7e       	andi	r24, 0xE0	; 224
    13b0:	89 0f       	add	r24, r25
    13b2:	80 93 f3 00 	sts	0x00F3, r24
    13b6:	82 81       	ldd	r24, Z+2	; 0x02
    13b8:	82 95       	swap	r24
    13ba:	88 0f       	add	r24, r24
    13bc:	80 7e       	andi	r24, 0xE0	; 224
    13be:	80 93 f2 00 	sts	0x00F2, r24
    13c2:	ef ee       	ldi	r30, 0xEF	; 239
    13c4:	f0 e0       	ldi	r31, 0x00	; 0
    13c6:	80 81       	ld	r24, Z
    13c8:	8f 7e       	andi	r24, 0xEF	; 239
    13ca:	80 83       	st	Z, r24

		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    13cc:	c8 01       	movw	r24, r16
    13ce:	0e 94 ec 05 	call	0xbd8	; 0xbd8 <get_idmask>
    13d2:	dc 01       	movw	r26, r24
    13d4:	cb 01       	movw	r24, r22
    13d6:	89 83       	std	Y+1, r24	; 0x01
    13d8:	9a 83       	std	Y+2, r25	; 0x02
    13da:	ab 83       	std	Y+3, r26	; 0x03
    13dc:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    13de:	9b 81       	ldd	r25, Y+3	; 0x03
    13e0:	92 95       	swap	r25
    13e2:	96 95       	lsr	r25
    13e4:	97 70       	andi	r25, 0x07	; 7
    13e6:	8c 81       	ldd	r24, Y+4	; 0x04
    13e8:	88 0f       	add	r24, r24
    13ea:	88 0f       	add	r24, r24
    13ec:	88 0f       	add	r24, r24
    13ee:	89 0f       	add	r24, r25
    13f0:	80 93 f7 00 	sts	0x00F7, r24
    13f4:	9a 81       	ldd	r25, Y+2	; 0x02
    13f6:	92 95       	swap	r25
    13f8:	96 95       	lsr	r25
    13fa:	97 70       	andi	r25, 0x07	; 7
    13fc:	8b 81       	ldd	r24, Y+3	; 0x03
    13fe:	88 0f       	add	r24, r24
    1400:	88 0f       	add	r24, r24
    1402:	88 0f       	add	r24, r24
    1404:	89 0f       	add	r24, r25
    1406:	80 93 f6 00 	sts	0x00F6, r24
    140a:	99 81       	ldd	r25, Y+1	; 0x01
    140c:	92 95       	swap	r25
    140e:	96 95       	lsr	r25
    1410:	97 70       	andi	r25, 0x07	; 7
    1412:	8a 81       	ldd	r24, Y+2	; 0x02
    1414:	88 0f       	add	r24, r24
    1416:	88 0f       	add	r24, r24
    1418:	88 0f       	add	r24, r24
    141a:	89 0f       	add	r24, r25
    141c:	80 93 f5 00 	sts	0x00F5, r24
    1420:	89 81       	ldd	r24, Y+1	; 0x01
    1422:	88 0f       	add	r24, r24
    1424:	88 0f       	add	r24, r24
    1426:	88 0f       	add	r24, r24
    1428:	44 ef       	ldi	r20, 0xF4	; 244
    142a:	50 e0       	ldi	r21, 0x00	; 0
    142c:	fa 01       	movw	r30, r20
    142e:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1430:	ef ee       	ldi	r30, 0xEF	; 239
    1432:	f0 e0       	ldi	r31, 0x00	; 0
    1434:	90 81       	ld	r25, Z
    1436:	d8 01       	movw	r26, r16
    1438:	16 96       	adiw	r26, 0x06	; 6
    143a:	8c 91       	ld	r24, X
    143c:	16 97       	sbiw	r26, 0x06	; 6
    143e:	89 2b       	or	r24, r25
    1440:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    1442:	1e 96       	adiw	r26, 0x0e	; 14
    1444:	1c 92       	st	X, r1
    1446:	da 01       	movw	r26, r20
    1448:	8c 91       	ld	r24, X
    144a:	84 60       	ori	r24, 0x04	; 4
    144c:	8c 93       	st	X, r24
    144e:	80 ef       	ldi	r24, 0xF0	; 240
    1450:	90 e0       	ldi	r25, 0x00	; 0
    1452:	dc 01       	movw	r26, r24
    1454:	2c 91       	ld	r18, X
    1456:	2b 7f       	andi	r18, 0xFB	; 251
    1458:	2c 93       	st	X, r18
          Can_set_idemsk();
    145a:	da 01       	movw	r26, r20
    145c:	8c 91       	ld	r24, X
    145e:	81 60       	ori	r24, 0x01	; 1
    1460:	8c 93       	st	X, r24
          Can_config_rx();       
    1462:	80 81       	ld	r24, Z
    1464:	8f 73       	andi	r24, 0x3F	; 63
    1466:	80 83       	st	Z, r24
    1468:	80 81       	ld	r24, Z
    146a:	80 68       	ori	r24, 0x80	; 128
    146c:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    146e:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1470:	bd c1       	rjmp	.+890    	; 0x17ec <can_cmd+0xba2>
        //------------      
        case CMD_RX_REMOTE_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1472:	f8 01       	movw	r30, r16
    1474:	87 85       	ldd	r24, Z+15	; 0x0f
    1476:	88 23       	and	r24, r24
    1478:	69 f1       	breq	.+90     	; 0x14d4 <can_cmd+0x88a>
    147a:	94 81       	ldd	r25, Z+4	; 0x04
    147c:	92 95       	swap	r25
    147e:	96 95       	lsr	r25
    1480:	97 70       	andi	r25, 0x07	; 7
    1482:	85 81       	ldd	r24, Z+5	; 0x05
    1484:	88 0f       	add	r24, r24
    1486:	88 0f       	add	r24, r24
    1488:	88 0f       	add	r24, r24
    148a:	89 0f       	add	r24, r25
    148c:	80 93 f3 00 	sts	0x00F3, r24
    1490:	93 81       	ldd	r25, Z+3	; 0x03
    1492:	92 95       	swap	r25
    1494:	96 95       	lsr	r25
    1496:	97 70       	andi	r25, 0x07	; 7
    1498:	84 81       	ldd	r24, Z+4	; 0x04
    149a:	88 0f       	add	r24, r24
    149c:	88 0f       	add	r24, r24
    149e:	88 0f       	add	r24, r24
    14a0:	89 0f       	add	r24, r25
    14a2:	80 93 f2 00 	sts	0x00F2, r24
    14a6:	92 81       	ldd	r25, Z+2	; 0x02
    14a8:	92 95       	swap	r25
    14aa:	96 95       	lsr	r25
    14ac:	97 70       	andi	r25, 0x07	; 7
    14ae:	83 81       	ldd	r24, Z+3	; 0x03
    14b0:	88 0f       	add	r24, r24
    14b2:	88 0f       	add	r24, r24
    14b4:	88 0f       	add	r24, r24
    14b6:	89 0f       	add	r24, r25
    14b8:	80 93 f1 00 	sts	0x00F1, r24
    14bc:	82 81       	ldd	r24, Z+2	; 0x02
    14be:	88 0f       	add	r24, r24
    14c0:	88 0f       	add	r24, r24
    14c2:	88 0f       	add	r24, r24
    14c4:	80 93 f0 00 	sts	0x00F0, r24
    14c8:	ef ee       	ldi	r30, 0xEF	; 239
    14ca:	f0 e0       	ldi	r31, 0x00	; 0
    14cc:	80 81       	ld	r24, Z
    14ce:	80 61       	ori	r24, 0x10	; 16
    14d0:	80 83       	st	Z, r24
    14d2:	16 c0       	rjmp	.+44     	; 0x1500 <can_cmd+0x8b6>
          else              { Can_set_std_id(cmd->id.std);}
    14d4:	92 81       	ldd	r25, Z+2	; 0x02
    14d6:	96 95       	lsr	r25
    14d8:	96 95       	lsr	r25
    14da:	96 95       	lsr	r25
    14dc:	83 81       	ldd	r24, Z+3	; 0x03
    14de:	82 95       	swap	r24
    14e0:	88 0f       	add	r24, r24
    14e2:	80 7e       	andi	r24, 0xE0	; 224
    14e4:	89 0f       	add	r24, r25
    14e6:	80 93 f3 00 	sts	0x00F3, r24
    14ea:	82 81       	ldd	r24, Z+2	; 0x02
    14ec:	82 95       	swap	r24
    14ee:	88 0f       	add	r24, r24
    14f0:	80 7e       	andi	r24, 0xE0	; 224
    14f2:	80 93 f2 00 	sts	0x00F2, r24
    14f6:	ef ee       	ldi	r30, 0xEF	; 239
    14f8:	f0 e0       	ldi	r31, 0x00	; 0
    14fa:	80 81       	ld	r24, Z
    14fc:	8f 7e       	andi	r24, 0xEF	; 239
    14fe:	80 83       	st	Z, r24

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1500:	c8 01       	movw	r24, r16
    1502:	0e 94 ec 05 	call	0xbd8	; 0xbd8 <get_idmask>
    1506:	dc 01       	movw	r26, r24
    1508:	cb 01       	movw	r24, r22
    150a:	89 83       	std	Y+1, r24	; 0x01
    150c:	9a 83       	std	Y+2, r25	; 0x02
    150e:	ab 83       	std	Y+3, r26	; 0x03
    1510:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    1512:	9b 81       	ldd	r25, Y+3	; 0x03
    1514:	92 95       	swap	r25
    1516:	96 95       	lsr	r25
    1518:	97 70       	andi	r25, 0x07	; 7
    151a:	8c 81       	ldd	r24, Y+4	; 0x04
    151c:	88 0f       	add	r24, r24
    151e:	88 0f       	add	r24, r24
    1520:	88 0f       	add	r24, r24
    1522:	89 0f       	add	r24, r25
    1524:	80 93 f7 00 	sts	0x00F7, r24
    1528:	9a 81       	ldd	r25, Y+2	; 0x02
    152a:	92 95       	swap	r25
    152c:	96 95       	lsr	r25
    152e:	97 70       	andi	r25, 0x07	; 7
    1530:	8b 81       	ldd	r24, Y+3	; 0x03
    1532:	88 0f       	add	r24, r24
    1534:	88 0f       	add	r24, r24
    1536:	88 0f       	add	r24, r24
    1538:	89 0f       	add	r24, r25
    153a:	80 93 f6 00 	sts	0x00F6, r24
    153e:	99 81       	ldd	r25, Y+1	; 0x01
    1540:	92 95       	swap	r25
    1542:	96 95       	lsr	r25
    1544:	97 70       	andi	r25, 0x07	; 7
    1546:	8a 81       	ldd	r24, Y+2	; 0x02
    1548:	88 0f       	add	r24, r24
    154a:	88 0f       	add	r24, r24
    154c:	88 0f       	add	r24, r24
    154e:	89 0f       	add	r24, r25
    1550:	80 93 f5 00 	sts	0x00F5, r24
    1554:	89 81       	ldd	r24, Y+1	; 0x01
    1556:	88 0f       	add	r24, r24
    1558:	88 0f       	add	r24, r24
    155a:	88 0f       	add	r24, r24
    155c:	44 ef       	ldi	r20, 0xF4	; 244
    155e:	50 e0       	ldi	r21, 0x00	; 0
    1560:	fa 01       	movw	r30, r20
    1562:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1564:	ef ee       	ldi	r30, 0xEF	; 239
    1566:	f0 e0       	ldi	r31, 0x00	; 0
    1568:	90 81       	ld	r25, Z
    156a:	d8 01       	movw	r26, r16
    156c:	16 96       	adiw	r26, 0x06	; 6
    156e:	8c 91       	ld	r24, X
    1570:	16 97       	sbiw	r26, 0x06	; 6
    1572:	89 2b       	or	r24, r25
    1574:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1576:	81 e0       	ldi	r24, 0x01	; 1
    1578:	1e 96       	adiw	r26, 0x0e	; 14
    157a:	8c 93       	st	X, r24
    157c:	da 01       	movw	r26, r20
    157e:	8c 91       	ld	r24, X
    1580:	84 60       	ori	r24, 0x04	; 4
    1582:	8c 93       	st	X, r24
    1584:	80 ef       	ldi	r24, 0xF0	; 240
    1586:	90 e0       	ldi	r25, 0x00	; 0
    1588:	dc 01       	movw	r26, r24
    158a:	2c 91       	ld	r18, X
    158c:	24 60       	ori	r18, 0x04	; 4
    158e:	2c 93       	st	X, r18
          Can_clear_rplv();
    1590:	80 81       	ld	r24, Z
    1592:	8f 7d       	andi	r24, 0xDF	; 223
    1594:	80 83       	st	Z, r24
          Can_set_idemsk();
    1596:	da 01       	movw	r26, r20
    1598:	8c 91       	ld	r24, X
    159a:	81 60       	ori	r24, 0x01	; 1
    159c:	8c 93       	st	X, r24
          Can_config_rx();       
    159e:	80 81       	ld	r24, Z
    15a0:	8f 73       	andi	r24, 0x3F	; 63
    15a2:	80 83       	st	Z, r24
    15a4:	80 81       	ld	r24, Z
    15a6:	80 68       	ori	r24, 0x80	; 128
    15a8:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    15aa:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    15ac:	1f c1       	rjmp	.+574    	; 0x17ec <can_cmd+0xba2>
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    15ae:	80 e0       	ldi	r24, 0x00	; 0
    15b0:	2a ef       	ldi	r18, 0xFA	; 250
    15b2:	30 e0       	ldi	r19, 0x00	; 0
    15b4:	f8 01       	movw	r30, r16
    15b6:	a7 81       	ldd	r26, Z+7	; 0x07
    15b8:	b0 85       	ldd	r27, Z+8	; 0x08
    15ba:	a8 0f       	add	r26, r24
    15bc:	b1 1d       	adc	r27, r1
    15be:	9c 91       	ld	r25, X
    15c0:	d9 01       	movw	r26, r18
    15c2:	9c 93       	st	X, r25
    15c4:	8f 5f       	subi	r24, 0xFF	; 255
    15c6:	96 81       	ldd	r25, Z+6	; 0x06
    15c8:	89 17       	cp	r24, r25
    15ca:	a0 f3       	brcs	.-24     	; 0x15b4 <can_cmd+0x96a>
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian		  
    15cc:	8f ef       	ldi	r24, 0xFF	; 255
    15ce:	9f ef       	ldi	r25, 0xFF	; 255
    15d0:	dc 01       	movw	r26, r24
    15d2:	89 83       	std	Y+1, r24	; 0x01
    15d4:	9a 83       	std	Y+2, r25	; 0x02
    15d6:	ab 83       	std	Y+3, r26	; 0x03
    15d8:	bc 83       	std	Y+4, r27	; 0x04
    15da:	9b 81       	ldd	r25, Y+3	; 0x03
    15dc:	92 95       	swap	r25
    15de:	96 95       	lsr	r25
    15e0:	97 70       	andi	r25, 0x07	; 7
    15e2:	8c 81       	ldd	r24, Y+4	; 0x04
    15e4:	88 0f       	add	r24, r24
    15e6:	88 0f       	add	r24, r24
    15e8:	88 0f       	add	r24, r24
    15ea:	89 0f       	add	r24, r25
    15ec:	80 93 f7 00 	sts	0x00F7, r24
    15f0:	9a 81       	ldd	r25, Y+2	; 0x02
    15f2:	92 95       	swap	r25
    15f4:	96 95       	lsr	r25
    15f6:	97 70       	andi	r25, 0x07	; 7
    15f8:	8b 81       	ldd	r24, Y+3	; 0x03
    15fa:	88 0f       	add	r24, r24
    15fc:	88 0f       	add	r24, r24
    15fe:	88 0f       	add	r24, r24
    1600:	89 0f       	add	r24, r25
    1602:	80 93 f6 00 	sts	0x00F6, r24
    1606:	99 81       	ldd	r25, Y+1	; 0x01
    1608:	92 95       	swap	r25
    160a:	96 95       	lsr	r25
    160c:	97 70       	andi	r25, 0x07	; 7
    160e:	8a 81       	ldd	r24, Y+2	; 0x02
    1610:	88 0f       	add	r24, r24
    1612:	88 0f       	add	r24, r24
    1614:	88 0f       	add	r24, r24
    1616:	89 0f       	add	r24, r25
    1618:	80 93 f5 00 	sts	0x00F5, r24
    161c:	89 81       	ldd	r24, Y+1	; 0x01
    161e:	88 0f       	add	r24, r24
    1620:	88 0f       	add	r24, r24
    1622:	88 0f       	add	r24, r24
    1624:	44 ef       	ldi	r20, 0xF4	; 244
    1626:	50 e0       	ldi	r21, 0x00	; 0
    1628:	fa 01       	movw	r30, r20
    162a:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    162c:	ef ee       	ldi	r30, 0xEF	; 239
    162e:	f0 e0       	ldi	r31, 0x00	; 0
    1630:	90 81       	ld	r25, Z
    1632:	d8 01       	movw	r26, r16
    1634:	16 96       	adiw	r26, 0x06	; 6
    1636:	8c 91       	ld	r24, X
    1638:	16 97       	sbiw	r26, 0x06	; 6
    163a:	89 2b       	or	r24, r25
    163c:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    163e:	81 e0       	ldi	r24, 0x01	; 1
    1640:	1e 96       	adiw	r26, 0x0e	; 14
    1642:	8c 93       	st	X, r24
    1644:	da 01       	movw	r26, r20
    1646:	8c 91       	ld	r24, X
    1648:	84 60       	ori	r24, 0x04	; 4
    164a:	8c 93       	st	X, r24
    164c:	80 ef       	ldi	r24, 0xF0	; 240
    164e:	90 e0       	ldi	r25, 0x00	; 0
    1650:	dc 01       	movw	r26, r24
    1652:	2c 91       	ld	r18, X
    1654:	24 60       	ori	r18, 0x04	; 4
    1656:	2c 93       	st	X, r18
          Can_set_rplv();
    1658:	80 81       	ld	r24, Z
    165a:	80 62       	ori	r24, 0x20	; 32
    165c:	80 83       	st	Z, r24
          Can_clear_idemsk();
    165e:	da 01       	movw	r26, r20
    1660:	8c 91       	ld	r24, X
    1662:	8e 7f       	andi	r24, 0xFE	; 254
    1664:	8c 93       	st	X, r24
          Can_config_rx();       
    1666:	80 81       	ld	r24, Z
    1668:	8f 73       	andi	r24, 0x3F	; 63
    166a:	80 83       	st	Z, r24
    166c:	80 81       	ld	r24, Z
    166e:	80 68       	ori	r24, 0x80	; 128
    1670:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1672:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    1674:	bb c0       	rjmp	.+374    	; 0x17ec <can_cmd+0xba2>
        //------------      
        case CMD_REPLY_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1676:	f8 01       	movw	r30, r16
    1678:	87 85       	ldd	r24, Z+15	; 0x0f
    167a:	88 23       	and	r24, r24
    167c:	69 f1       	breq	.+90     	; 0x16d8 <can_cmd+0xa8e>
    167e:	94 81       	ldd	r25, Z+4	; 0x04
    1680:	92 95       	swap	r25
    1682:	96 95       	lsr	r25
    1684:	97 70       	andi	r25, 0x07	; 7
    1686:	85 81       	ldd	r24, Z+5	; 0x05
    1688:	88 0f       	add	r24, r24
    168a:	88 0f       	add	r24, r24
    168c:	88 0f       	add	r24, r24
    168e:	89 0f       	add	r24, r25
    1690:	80 93 f3 00 	sts	0x00F3, r24
    1694:	93 81       	ldd	r25, Z+3	; 0x03
    1696:	92 95       	swap	r25
    1698:	96 95       	lsr	r25
    169a:	97 70       	andi	r25, 0x07	; 7
    169c:	84 81       	ldd	r24, Z+4	; 0x04
    169e:	88 0f       	add	r24, r24
    16a0:	88 0f       	add	r24, r24
    16a2:	88 0f       	add	r24, r24
    16a4:	89 0f       	add	r24, r25
    16a6:	80 93 f2 00 	sts	0x00F2, r24
    16aa:	92 81       	ldd	r25, Z+2	; 0x02
    16ac:	92 95       	swap	r25
    16ae:	96 95       	lsr	r25
    16b0:	97 70       	andi	r25, 0x07	; 7
    16b2:	83 81       	ldd	r24, Z+3	; 0x03
    16b4:	88 0f       	add	r24, r24
    16b6:	88 0f       	add	r24, r24
    16b8:	88 0f       	add	r24, r24
    16ba:	89 0f       	add	r24, r25
    16bc:	80 93 f1 00 	sts	0x00F1, r24
    16c0:	82 81       	ldd	r24, Z+2	; 0x02
    16c2:	88 0f       	add	r24, r24
    16c4:	88 0f       	add	r24, r24
    16c6:	88 0f       	add	r24, r24
    16c8:	80 93 f0 00 	sts	0x00F0, r24
    16cc:	ef ee       	ldi	r30, 0xEF	; 239
    16ce:	f0 e0       	ldi	r31, 0x00	; 0
    16d0:	80 81       	ld	r24, Z
    16d2:	80 61       	ori	r24, 0x10	; 16
    16d4:	80 83       	st	Z, r24
    16d6:	16 c0       	rjmp	.+44     	; 0x1704 <can_cmd+0xaba>
          else              { Can_set_std_id(cmd->id.std);}
    16d8:	92 81       	ldd	r25, Z+2	; 0x02
    16da:	96 95       	lsr	r25
    16dc:	96 95       	lsr	r25
    16de:	96 95       	lsr	r25
    16e0:	83 81       	ldd	r24, Z+3	; 0x03
    16e2:	82 95       	swap	r24
    16e4:	88 0f       	add	r24, r24
    16e6:	80 7e       	andi	r24, 0xE0	; 224
    16e8:	89 0f       	add	r24, r25
    16ea:	80 93 f3 00 	sts	0x00F3, r24
    16ee:	82 81       	ldd	r24, Z+2	; 0x02
    16f0:	82 95       	swap	r24
    16f2:	88 0f       	add	r24, r24
    16f4:	80 7e       	andi	r24, 0xE0	; 224
    16f6:	80 93 f2 00 	sts	0x00F2, r24
    16fa:	ef ee       	ldi	r30, 0xEF	; 239
    16fc:	f0 e0       	ldi	r31, 0x00	; 0
    16fe:	80 81       	ld	r24, Z
    1700:	8f 7e       	andi	r24, 0xEF	; 239
    1702:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    1704:	f8 01       	movw	r30, r16
    1706:	86 81       	ldd	r24, Z+6	; 0x06
    1708:	88 23       	and	r24, r24
    170a:	79 f0       	breq	.+30     	; 0x172a <can_cmd+0xae0>
    170c:	80 e0       	ldi	r24, 0x00	; 0
    170e:	2a ef       	ldi	r18, 0xFA	; 250
    1710:	30 e0       	ldi	r19, 0x00	; 0
    1712:	f8 01       	movw	r30, r16
    1714:	a7 81       	ldd	r26, Z+7	; 0x07
    1716:	b0 85       	ldd	r27, Z+8	; 0x08
    1718:	a8 0f       	add	r26, r24
    171a:	b1 1d       	adc	r27, r1
    171c:	9c 91       	ld	r25, X
    171e:	d9 01       	movw	r26, r18
    1720:	9c 93       	st	X, r25
    1722:	8f 5f       	subi	r24, 0xFF	; 255
    1724:	96 81       	ldd	r25, Z+6	; 0x06
    1726:	89 17       	cp	r24, r25
    1728:	a0 f3       	brcs	.-24     	; 0x1712 <can_cmd+0xac8>

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    172a:	c8 01       	movw	r24, r16
    172c:	0e 94 ec 05 	call	0xbd8	; 0xbd8 <get_idmask>
    1730:	dc 01       	movw	r26, r24
    1732:	cb 01       	movw	r24, r22
    1734:	89 83       	std	Y+1, r24	; 0x01
    1736:	9a 83       	std	Y+2, r25	; 0x02
    1738:	ab 83       	std	Y+3, r26	; 0x03
    173a:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    173c:	9b 81       	ldd	r25, Y+3	; 0x03
    173e:	92 95       	swap	r25
    1740:	96 95       	lsr	r25
    1742:	97 70       	andi	r25, 0x07	; 7
    1744:	8c 81       	ldd	r24, Y+4	; 0x04
    1746:	88 0f       	add	r24, r24
    1748:	88 0f       	add	r24, r24
    174a:	88 0f       	add	r24, r24
    174c:	89 0f       	add	r24, r25
    174e:	80 93 f7 00 	sts	0x00F7, r24
    1752:	9a 81       	ldd	r25, Y+2	; 0x02
    1754:	92 95       	swap	r25
    1756:	96 95       	lsr	r25
    1758:	97 70       	andi	r25, 0x07	; 7
    175a:	8b 81       	ldd	r24, Y+3	; 0x03
    175c:	88 0f       	add	r24, r24
    175e:	88 0f       	add	r24, r24
    1760:	88 0f       	add	r24, r24
    1762:	89 0f       	add	r24, r25
    1764:	80 93 f6 00 	sts	0x00F6, r24
    1768:	99 81       	ldd	r25, Y+1	; 0x01
    176a:	92 95       	swap	r25
    176c:	96 95       	lsr	r25
    176e:	97 70       	andi	r25, 0x07	; 7
    1770:	8a 81       	ldd	r24, Y+2	; 0x02
    1772:	88 0f       	add	r24, r24
    1774:	88 0f       	add	r24, r24
    1776:	88 0f       	add	r24, r24
    1778:	89 0f       	add	r24, r25
    177a:	80 93 f5 00 	sts	0x00F5, r24
    177e:	89 81       	ldd	r24, Y+1	; 0x01
    1780:	88 0f       	add	r24, r24
    1782:	88 0f       	add	r24, r24
    1784:	88 0f       	add	r24, r24
    1786:	44 ef       	ldi	r20, 0xF4	; 244
    1788:	50 e0       	ldi	r21, 0x00	; 0
    178a:	fa 01       	movw	r30, r20
    178c:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    178e:	ef ee       	ldi	r30, 0xEF	; 239
    1790:	f0 e0       	ldi	r31, 0x00	; 0
    1792:	90 81       	ld	r25, Z
    1794:	d8 01       	movw	r26, r16
    1796:	16 96       	adiw	r26, 0x06	; 6
    1798:	8c 91       	ld	r24, X
    179a:	16 97       	sbiw	r26, 0x06	; 6
    179c:	89 2b       	or	r24, r25
    179e:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    17a0:	81 e0       	ldi	r24, 0x01	; 1
    17a2:	1e 96       	adiw	r26, 0x0e	; 14
    17a4:	8c 93       	st	X, r24
    17a6:	da 01       	movw	r26, r20
    17a8:	8c 91       	ld	r24, X
    17aa:	84 60       	ori	r24, 0x04	; 4
    17ac:	8c 93       	st	X, r24
    17ae:	80 ef       	ldi	r24, 0xF0	; 240
    17b0:	90 e0       	ldi	r25, 0x00	; 0
    17b2:	dc 01       	movw	r26, r24
    17b4:	2c 91       	ld	r18, X
    17b6:	24 60       	ori	r18, 0x04	; 4
    17b8:	2c 93       	st	X, r18
          Can_set_rplv();
    17ba:	80 81       	ld	r24, Z
    17bc:	80 62       	ori	r24, 0x20	; 32
    17be:	80 83       	st	Z, r24
          Can_set_idemsk();
    17c0:	da 01       	movw	r26, r20
    17c2:	8c 91       	ld	r24, X
    17c4:	81 60       	ori	r24, 0x01	; 1
    17c6:	8c 93       	st	X, r24
          Can_config_rx();       
    17c8:	80 81       	ld	r24, Z
    17ca:	8f 73       	andi	r24, 0x3F	; 63
    17cc:	80 83       	st	Z, r24
    17ce:	80 81       	ld	r24, Z
    17d0:	80 68       	ori	r24, 0x80	; 128
    17d2:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    17d4:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    17d6:	0a c0       	rjmp	.+20     	; 0x17ec <can_cmd+0xba2>
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
    17d8:	f8 01       	movw	r30, r16
    17da:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    17dc:	80 e0       	ldi	r24, 0x00	; 0
          break;
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
          break;
    17de:	06 c0       	rjmp	.+12     	; 0x17ec <can_cmd+0xba2>
        //------------      
      } // switch (cmd ...
    } // if (mob_handle ...
    else
    {
      cmd->status = MOB_NOT_REACHED;
    17e0:	8f e1       	ldi	r24, 0x1F	; 31
    17e2:	d8 01       	movw	r26, r16
    17e4:	19 96       	adiw	r26, 0x09	; 9
    17e6:	8c 93       	st	X, r24
    17e8:	19 97       	sbiw	r26, 0x09	; 9
      return CAN_CMD_REFUSED;
    17ea:	8f ef       	ldi	r24, 0xFF	; 255
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
}
    17ec:	0f 90       	pop	r0
    17ee:	0f 90       	pop	r0
    17f0:	0f 90       	pop	r0
    17f2:	0f 90       	pop	r0
    17f4:	df 91       	pop	r29
    17f6:	cf 91       	pop	r28
    17f8:	1f 91       	pop	r17
    17fa:	0f 91       	pop	r16
    17fc:	08 95       	ret

000017fe <can_get_status>:
//!         CAN_STATUS_ERROR         - Error in configuration or in the
//!                                    CAN communication
//!
//------------------------------------------------------------------------------
U8 can_get_status (st_cmd_t* cmd)
{
    17fe:	ef 92       	push	r14
    1800:	ff 92       	push	r15
    1802:	1f 93       	push	r17
    1804:	cf 93       	push	r28
    1806:	df 93       	push	r29
    1808:	ec 01       	movw	r28, r24
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    180a:	89 85       	ldd	r24, Y+9	; 0x09
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    180c:	88 23       	and	r24, r24
    180e:	09 f4       	brne	.+2      	; 0x1812 <can_get_status+0x14>
    1810:	96 c0       	rjmp	.+300    	; 0x193e <can_get_status+0x140>
    1812:	8f 31       	cpi	r24, 0x1F	; 31
    1814:	09 f4       	brne	.+2      	; 0x1818 <can_get_status+0x1a>
    1816:	95 c0       	rjmp	.+298    	; 0x1942 <can_get_status+0x144>
    1818:	8f 3f       	cpi	r24, 0xFF	; 255
    181a:	09 f4       	brne	.+2      	; 0x181e <can_get_status+0x20>
    181c:	94 c0       	rjmp	.+296    	; 0x1946 <can_get_status+0x148>
    {
        return CAN_STATUS_ERROR;
    }

    Can_set_mob(cmd->handle);
    181e:	88 81       	ld	r24, Y
    1820:	82 95       	swap	r24
    1822:	80 7f       	andi	r24, 0xF0	; 240
    1824:	80 93 ed 00 	sts	0x00ED, r24
    a_status = can_get_mob_status();
    1828:	0e 94 93 03 	call	0x726	; 0x726 <can_get_mob_status>
    182c:	18 2f       	mov	r17, r24
    
    switch (a_status)
    182e:	80 32       	cpi	r24, 0x20	; 32
    1830:	61 f0       	breq	.+24     	; 0x184a <can_get_status+0x4c>
    1832:	81 32       	cpi	r24, 0x21	; 33
    1834:	20 f4       	brcc	.+8      	; 0x183e <can_get_status+0x40>
    1836:	88 23       	and	r24, r24
    1838:	09 f4       	brne	.+2      	; 0x183c <can_get_status+0x3e>
    183a:	87 c0       	rjmp	.+270    	; 0x194a <can_get_status+0x14c>
    183c:	76 c0       	rjmp	.+236    	; 0x192a <can_get_status+0x12c>
    183e:	80 34       	cpi	r24, 0x40	; 64
    1840:	09 f4       	brne	.+2      	; 0x1844 <can_get_status+0x46>
    1842:	68 c0       	rjmp	.+208    	; 0x1914 <can_get_status+0x116>
    1844:	80 3a       	cpi	r24, 0xA0	; 160
    1846:	09 f0       	breq	.+2      	; 0x184a <can_get_status+0x4c>
    1848:	70 c0       	rjmp	.+224    	; 0x192a <can_get_status+0x12c>
            rtn_val = CAN_STATUS_NOT_COMPLETED;
            break;
        //---------------      
        case MOB_RX_COMPLETED:     
        case MOB_RX_COMPLETED_DLCW:
            cmd->dlc = Can_get_dlc();
    184a:	0f 2e       	mov	r0, r31
    184c:	ff ee       	ldi	r31, 0xEF	; 239
    184e:	ef 2e       	mov	r14, r31
    1850:	ff 24       	eor	r15, r15
    1852:	f0 2d       	mov	r31, r0
    1854:	f7 01       	movw	r30, r14
    1856:	80 81       	ld	r24, Z
    1858:	8f 70       	andi	r24, 0x0F	; 15
    185a:	8e 83       	std	Y+6, r24	; 0x06
            can_get_data(cmd->pt_data);
    185c:	8f 81       	ldd	r24, Y+7	; 0x07
    185e:	98 85       	ldd	r25, Y+8	; 0x08
    1860:	0e 94 a6 03 	call	0x74c	; 0x74c <can_get_data>
            cmd->ctrl.rtr = Can_get_rtr();
    1864:	80 91 f0 00 	lds	r24, 0x00F0
    1868:	90 e0       	ldi	r25, 0x00	; 0
    186a:	84 70       	andi	r24, 0x04	; 4
    186c:	90 70       	andi	r25, 0x00	; 0
    186e:	95 95       	asr	r25
    1870:	87 95       	ror	r24
    1872:	95 95       	asr	r25
    1874:	87 95       	ror	r24
    1876:	8e 87       	std	Y+14, r24	; 0x0e
            if (Can_get_ide()) // if extended frame
    1878:	f7 01       	movw	r30, r14
    187a:	80 81       	ld	r24, Z
    187c:	84 ff       	sbrs	r24, 4
    187e:	2d c0       	rjmp	.+90     	; 0x18da <can_get_status+0xdc>
            {
                cmd->ctrl.ide = 1; // extended frame
    1880:	81 e0       	ldi	r24, 0x01	; 1
    1882:	8f 87       	std	Y+15, r24	; 0x0f
                Can_get_ext_id(cmd->id.ext);
    1884:	e3 ef       	ldi	r30, 0xF3	; 243
    1886:	f0 e0       	ldi	r31, 0x00	; 0
    1888:	80 81       	ld	r24, Z
    188a:	86 95       	lsr	r24
    188c:	86 95       	lsr	r24
    188e:	86 95       	lsr	r24
    1890:	8d 83       	std	Y+5, r24	; 0x05
    1892:	a2 ef       	ldi	r26, 0xF2	; 242
    1894:	b0 e0       	ldi	r27, 0x00	; 0
    1896:	8c 91       	ld	r24, X
    1898:	90 81       	ld	r25, Z
    189a:	92 95       	swap	r25
    189c:	99 0f       	add	r25, r25
    189e:	90 7e       	andi	r25, 0xE0	; 224
    18a0:	86 95       	lsr	r24
    18a2:	86 95       	lsr	r24
    18a4:	86 95       	lsr	r24
    18a6:	89 0f       	add	r24, r25
    18a8:	8c 83       	std	Y+4, r24	; 0x04
    18aa:	e1 ef       	ldi	r30, 0xF1	; 241
    18ac:	f0 e0       	ldi	r31, 0x00	; 0
    18ae:	80 81       	ld	r24, Z
    18b0:	9c 91       	ld	r25, X
    18b2:	92 95       	swap	r25
    18b4:	99 0f       	add	r25, r25
    18b6:	90 7e       	andi	r25, 0xE0	; 224
    18b8:	86 95       	lsr	r24
    18ba:	86 95       	lsr	r24
    18bc:	86 95       	lsr	r24
    18be:	89 0f       	add	r24, r25
    18c0:	8b 83       	std	Y+3, r24	; 0x03
    18c2:	80 91 f0 00 	lds	r24, 0x00F0
    18c6:	90 81       	ld	r25, Z
    18c8:	92 95       	swap	r25
    18ca:	99 0f       	add	r25, r25
    18cc:	90 7e       	andi	r25, 0xE0	; 224
    18ce:	86 95       	lsr	r24
    18d0:	86 95       	lsr	r24
    18d2:	86 95       	lsr	r24
    18d4:	89 0f       	add	r24, r25
    18d6:	8a 83       	std	Y+2, r24	; 0x02
    18d8:	13 c0       	rjmp	.+38     	; 0x1900 <can_get_status+0x102>
            }
            else // else standard frame
                {
                    cmd->ctrl.ide = 0;
    18da:	1f 86       	std	Y+15, r1	; 0x0f
                    Can_get_std_id(cmd->id.std);
    18dc:	e3 ef       	ldi	r30, 0xF3	; 243
    18de:	f0 e0       	ldi	r31, 0x00	; 0
    18e0:	80 81       	ld	r24, Z
    18e2:	82 95       	swap	r24
    18e4:	86 95       	lsr	r24
    18e6:	87 70       	andi	r24, 0x07	; 7
    18e8:	8b 83       	std	Y+3, r24	; 0x03
    18ea:	80 91 f2 00 	lds	r24, 0x00F2
    18ee:	90 81       	ld	r25, Z
    18f0:	99 0f       	add	r25, r25
    18f2:	99 0f       	add	r25, r25
    18f4:	99 0f       	add	r25, r25
    18f6:	82 95       	swap	r24
    18f8:	86 95       	lsr	r24
    18fa:	87 70       	andi	r24, 0x07	; 7
    18fc:	89 0f       	add	r24, r25
    18fe:	8a 83       	std	Y+2, r24	; 0x02
                }
            // Status field of descriptor: 0x20 if Rx completed
            // Status field of descriptor: 0xA0 if Rx completed with DLCWarning    
            cmd->status = a_status;
    1900:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    1902:	ef ee       	ldi	r30, 0xEF	; 239
    1904:	f0 e0       	ldi	r31, 0x00	; 0
    1906:	80 81       	ld	r24, Z
    1908:	8f 73       	andi	r24, 0x3F	; 63
    190a:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    190c:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    1910:	80 e0       	ldi	r24, 0x00	; 0
            break;
    1912:	1c c0       	rjmp	.+56     	; 0x194c <can_get_status+0x14e>
        //---------------      
        case MOB_TX_COMPLETED:     
            // Status field of descriptor: 0x40 if Tx completed
            cmd->status = a_status;
    1914:	80 e4       	ldi	r24, 0x40	; 64
    1916:	89 87       	std	Y+9, r24	; 0x09
            Can_mob_abort();        // Freed the MOB
    1918:	ef ee       	ldi	r30, 0xEF	; 239
    191a:	f0 e0       	ldi	r31, 0x00	; 0
    191c:	80 81       	ld	r24, Z
    191e:	8f 73       	andi	r24, 0x3F	; 63
    1920:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1922:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    1926:	80 e0       	ldi	r24, 0x00	; 0
            break;
    1928:	11 c0       	rjmp	.+34     	; 0x194c <can_get_status+0x14e>
        //---------------      
        default:
            // Status field of descriptor: (bin)000b.scfa if MOb error
            cmd->status = a_status;
    192a:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    192c:	ef ee       	ldi	r30, 0xEF	; 239
    192e:	f0 e0       	ldi	r31, 0x00	; 0
    1930:	80 81       	ld	r24, Z
    1932:	8f 73       	andi	r24, 0x3F	; 63
    1934:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1936:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_ERROR;
    193a:	82 e0       	ldi	r24, 0x02	; 2
            break;
    193c:	07 c0       	rjmp	.+14     	; 0x194c <can_get_status+0x14e>
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    {
        return CAN_STATUS_ERROR;
    193e:	82 e0       	ldi	r24, 0x02	; 2
    1940:	05 c0       	rjmp	.+10     	; 0x194c <can_get_status+0x14e>
    1942:	82 e0       	ldi	r24, 0x02	; 2
    1944:	03 c0       	rjmp	.+6      	; 0x194c <can_get_status+0x14e>
    1946:	82 e0       	ldi	r24, 0x02	; 2
    1948:	01 c0       	rjmp	.+2      	; 0x194c <can_get_status+0x14e>
    
    switch (a_status)
    {
        case MOB_NOT_COMPLETED:
            // cmd->status not updated
            rtn_val = CAN_STATUS_NOT_COMPLETED;
    194a:	81 e0       	ldi	r24, 0x01	; 1
            break;
             
    } // switch (a_status...
 
    return (rtn_val);
}
    194c:	df 91       	pop	r29
    194e:	cf 91       	pop	r28
    1950:	1f 91       	pop	r17
    1952:	ff 90       	pop	r15
    1954:	ef 90       	pop	r14
    1956:	08 95       	ret

00001958 <display_make_display_line_percent>:

void display_set_display_string(display_string_t s){
	memcpy(s,display_string,20);
}/* end display_set_display_string*/

void display_make_display_line_percent(char* dpl,uint8_t percent){
    1958:	fc 01       	movw	r30, r24
    195a:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_PERCENT(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_PERCENT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_PERCENT(x) (char)(0b00110000+((x)%10))
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
    195c:	86 2f       	mov	r24, r22
    195e:	64 e6       	ldi	r22, 0x64	; 100
    1960:	0e 94 12 15 	call	0x2a24	; 0x2a24 <__udivmodqi4>
    1964:	48 2f       	mov	r20, r24
    1966:	40 5d       	subi	r20, 0xD0	; 208
	char pos_2=GET_DEC_POS2_PERCENT(percent);
    1968:	2a e0       	ldi	r18, 0x0A	; 10
    196a:	83 2f       	mov	r24, r19
    196c:	62 2f       	mov	r22, r18
    196e:	0e 94 12 15 	call	0x2a24	; 0x2a24 <__udivmodqi4>
    1972:	0e 94 12 15 	call	0x2a24	; 0x2a24 <__udivmodqi4>
    1976:	90 5d       	subi	r25, 0xD0	; 208
	
	if(pos_1=='0'){
    1978:	40 33       	cpi	r20, 0x30	; 48
    197a:	31 f4       	brne	.+12     	; 0x1988 <display_make_display_line_percent+0x30>
		pos_1=' ';
		if(pos_2=='0'){
    197c:	90 33       	cpi	r25, 0x30	; 48
    197e:	11 f0       	breq	.+4      	; 0x1984 <display_make_display_line_percent+0x2c>
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
	char pos_2=GET_DEC_POS2_PERCENT(percent);
	
	if(pos_1=='0'){
		pos_1=' ';
    1980:	40 e2       	ldi	r20, 0x20	; 32
    1982:	02 c0       	rjmp	.+4      	; 0x1988 <display_make_display_line_percent+0x30>
		if(pos_2=='0'){
			pos_2=' ';
    1984:	90 e2       	ldi	r25, 0x20	; 32
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
	char pos_2=GET_DEC_POS2_PERCENT(percent);
	
	if(pos_1=='0'){
		pos_1=' ';
    1986:	40 e2       	ldi	r20, 0x20	; 32
			pos_2=' ';
		}
	}	
	
	display_line_t display_line_percent={' ',' ',' ',' ',' ',' ',' ',' ',pos_1,pos_2,GET_DEC_POS3_PERCENT(percent),'%',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,display_line_percent,20);
    1988:	20 e2       	ldi	r18, 0x20	; 32
    198a:	20 83       	st	Z, r18
    198c:	21 83       	std	Z+1, r18	; 0x01
    198e:	22 83       	std	Z+2, r18	; 0x02
    1990:	23 83       	std	Z+3, r18	; 0x03
    1992:	24 83       	std	Z+4, r18	; 0x04
    1994:	25 83       	std	Z+5, r18	; 0x05
    1996:	26 83       	std	Z+6, r18	; 0x06
    1998:	27 83       	std	Z+7, r18	; 0x07
    199a:	40 87       	std	Z+8, r20	; 0x08
    199c:	91 87       	std	Z+9, r25	; 0x09
		if(pos_2=='0'){
			pos_2=' ';
		}
	}	
	
	display_line_t display_line_percent={' ',' ',' ',' ',' ',' ',' ',' ',pos_1,pos_2,GET_DEC_POS3_PERCENT(percent),'%',' ',' ',' ',' ',' ',' ',' ',' '};
    199e:	83 2f       	mov	r24, r19
    19a0:	6a e0       	ldi	r22, 0x0A	; 10
    19a2:	0e 94 12 15 	call	0x2a24	; 0x2a24 <__udivmodqi4>
    19a6:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,display_line_percent,20);
    19a8:	92 87       	std	Z+10, r25	; 0x0a
    19aa:	85 e2       	ldi	r24, 0x25	; 37
    19ac:	83 87       	std	Z+11, r24	; 0x0b
    19ae:	24 87       	std	Z+12, r18	; 0x0c
    19b0:	25 87       	std	Z+13, r18	; 0x0d
    19b2:	26 87       	std	Z+14, r18	; 0x0e
    19b4:	27 87       	std	Z+15, r18	; 0x0f
    19b6:	20 8b       	std	Z+16, r18	; 0x10
    19b8:	21 8b       	std	Z+17, r18	; 0x11
    19ba:	22 8b       	std	Z+18, r18	; 0x12
    19bc:	23 8b       	std	Z+19, r18	; 0x13
}/* end display_make_display_line_percent */
    19be:	08 95       	ret

000019c0 <display_make_display_line_min_av_max_volt>:

void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
    19c0:	cf 93       	push	r28
    19c2:	fc 01       	movw	r30, r24
    19c4:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    19c6:	c4 e6       	ldi	r28, 0x64	; 100
    19c8:	86 2f       	mov	r24, r22
    19ca:	6c 2f       	mov	r22, r28
    19cc:	0e 94 12 15 	call	0x2a24	; 0x2a24 <__udivmodqi4>
    19d0:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    19d2:	80 83       	st	Z, r24
    19d4:	be e2       	ldi	r27, 0x2E	; 46
    19d6:	b1 83       	std	Z+1, r27	; 0x01
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    19d8:	5a e0       	ldi	r21, 0x0A	; 10
    19da:	83 2f       	mov	r24, r19
    19dc:	65 2f       	mov	r22, r21
    19de:	0e 94 12 15 	call	0x2a24	; 0x2a24 <__udivmodqi4>
    19e2:	39 2f       	mov	r19, r25
    19e4:	0e 94 12 15 	call	0x2a24	; 0x2a24 <__udivmodqi4>
    19e8:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    19ea:	92 83       	std	Z+2, r25	; 0x02
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    19ec:	30 5d       	subi	r19, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    19ee:	33 83       	std	Z+3, r19	; 0x03
    19f0:	a6 e5       	ldi	r26, 0x56	; 86
    19f2:	a4 83       	std	Z+4, r26	; 0x04
    19f4:	30 e2       	ldi	r19, 0x20	; 32
    19f6:	35 83       	std	Z+5, r19	; 0x05
    19f8:	36 83       	std	Z+6, r19	; 0x06
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    19fa:	84 2f       	mov	r24, r20
    19fc:	6c 2f       	mov	r22, r28
    19fe:	0e 94 12 15 	call	0x2a24	; 0x2a24 <__udivmodqi4>
    1a02:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1a04:	87 83       	std	Z+7, r24	; 0x07
    1a06:	b0 87       	std	Z+8, r27	; 0x08
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1a08:	84 2f       	mov	r24, r20
    1a0a:	65 2f       	mov	r22, r21
    1a0c:	0e 94 12 15 	call	0x2a24	; 0x2a24 <__udivmodqi4>
    1a10:	49 2f       	mov	r20, r25
    1a12:	0e 94 12 15 	call	0x2a24	; 0x2a24 <__udivmodqi4>
    1a16:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1a18:	91 87       	std	Z+9, r25	; 0x09
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1a1a:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1a1c:	42 87       	std	Z+10, r20	; 0x0a
    1a1e:	a3 87       	std	Z+11, r26	; 0x0b
    1a20:	34 87       	std	Z+12, r19	; 0x0c
    1a22:	35 87       	std	Z+13, r19	; 0x0d
    1a24:	36 87       	std	Z+14, r19	; 0x0e
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1a26:	82 2f       	mov	r24, r18
    1a28:	6c 2f       	mov	r22, r28
    1a2a:	0e 94 12 15 	call	0x2a24	; 0x2a24 <__udivmodqi4>
    1a2e:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1a30:	87 87       	std	Z+15, r24	; 0x0f
    1a32:	b0 8b       	std	Z+16, r27	; 0x10
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1a34:	82 2f       	mov	r24, r18
    1a36:	65 2f       	mov	r22, r21
    1a38:	0e 94 12 15 	call	0x2a24	; 0x2a24 <__udivmodqi4>
    1a3c:	29 2f       	mov	r18, r25
    1a3e:	0e 94 12 15 	call	0x2a24	; 0x2a24 <__udivmodqi4>
    1a42:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1a44:	91 8b       	std	Z+17, r25	; 0x11
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1a46:	20 5d       	subi	r18, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1a48:	22 8b       	std	Z+18, r18	; 0x12
    1a4a:	a3 8b       	std	Z+19, r26	; 0x13
}/*display_make_display_line_min_av_max_volt */
    1a4c:	cf 91       	pop	r28
    1a4e:	08 95       	ret

00001a50 <display_make_display_line_percent_bar>:

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    1a50:	1f 93       	push	r17
    1a52:	cf 93       	push	r28
    1a54:	df 93       	push	r29
    1a56:	cd b7       	in	r28, 0x3d	; 61
    1a58:	de b7       	in	r29, 0x3e	; 62
    1a5a:	64 97       	sbiw	r28, 0x14	; 20
    1a5c:	0f b6       	in	r0, 0x3f	; 63
    1a5e:	f8 94       	cli
    1a60:	de bf       	out	0x3e, r29	; 62
    1a62:	0f be       	out	0x3f, r0	; 63
    1a64:	cd bf       	out	0x3d, r28	; 61
    1a66:	58 2f       	mov	r21, r24
    1a68:	19 2f       	mov	r17, r25
    1a6a:	46 2f       	mov	r20, r22
	#define GET_DEC_POS1_PERCENT_BAR(x) (x/100)
	#define GET_DEC_POS2_PERCENT_BAR(x) (char)(0b00110000+((x/10)%10))
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};
    1a6c:	ce 01       	movw	r24, r28
    1a6e:	01 96       	adiw	r24, 0x01	; 1
    1a70:	e0 e0       	ldi	r30, 0x00	; 0
    1a72:	f1 e0       	ldi	r31, 0x01	; 1
    1a74:	24 e1       	ldi	r18, 0x14	; 20
    1a76:	01 90       	ld	r0, Z+
    1a78:	dc 01       	movw	r26, r24
    1a7a:	0d 92       	st	X+, r0
    1a7c:	cd 01       	movw	r24, r26
    1a7e:	21 50       	subi	r18, 0x01	; 1
    1a80:	d1 f7       	brne	.-12     	; 0x1a76 <display_make_display_line_percent_bar+0x26>

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1a82:	84 2f       	mov	r24, r20
    1a84:	6a e0       	ldi	r22, 0x0A	; 10
    1a86:	0e 94 12 15 	call	0x2a24	; 0x2a24 <__udivmodqi4>
    1a8a:	b8 2f       	mov	r27, r24
    1a8c:	6b e0       	ldi	r22, 0x0B	; 11
    1a8e:	0e 94 12 15 	call	0x2a24	; 0x2a24 <__udivmodqi4>
    1a92:	29 2f       	mov	r18, r25
    1a94:	30 e0       	ldi	r19, 0x00	; 0
    1a96:	12 16       	cp	r1, r18
    1a98:	13 06       	cpc	r1, r19
    1a9a:	44 f0       	brlt	.+16     	; 0x1aac <display_make_display_line_percent_bar+0x5c>
    1a9c:	20 e0       	ldi	r18, 0x00	; 0
    1a9e:	30 e0       	ldi	r19, 0x00	; 0
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
	memcpy(dpl,dpl_volt,20);
}/*display_make_display_line_min_av_max_volt */

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    1aa0:	fe 01       	movw	r30, r28
    1aa2:	e2 0f       	add	r30, r18
    1aa4:	f3 1f       	adc	r31, r19
    1aa6:	35 96       	adiw	r30, 0x05	; 5
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
		display_line_percent[i+4]=0b00101010;
    1aa8:	8a e2       	ldi	r24, 0x2A	; 42
    1aaa:	0f c0       	rjmp	.+30     	; 0x1aca <display_make_display_line_percent_bar+0x7a>
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1aac:	fe 01       	movw	r30, r28
    1aae:	35 96       	adiw	r30, 0x05	; 5
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
	memcpy(dpl,dpl_volt,20);
}/*display_make_display_line_min_av_max_volt */

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    1ab0:	bf 01       	movw	r22, r30
    1ab2:	69 0f       	add	r22, r25
    1ab4:	71 1d       	adc	r23, r1
    1ab6:	cb 01       	movw	r24, r22
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
    1ab8:	66 e1       	ldi	r22, 0x16	; 22
    1aba:	61 93       	st	Z+, r22
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1abc:	e8 17       	cp	r30, r24
    1abe:	f9 07       	cpc	r31, r25
    1ac0:	e1 f7       	brne	.-8      	; 0x1aba <display_make_display_line_percent_bar+0x6a>
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
    1ac2:	2a 30       	cpi	r18, 0x0A	; 10
    1ac4:	31 05       	cpc	r19, r1
    1ac6:	64 f3       	brlt	.-40     	; 0x1aa0 <display_make_display_line_percent_bar+0x50>
    1ac8:	06 c0       	rjmp	.+12     	; 0x1ad6 <display_make_display_line_percent_bar+0x86>
		display_line_percent[i+4]=0b00101010;
    1aca:	81 93       	st	Z+, r24
	int i;
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
    1acc:	2f 5f       	subi	r18, 0xFF	; 255
    1ace:	3f 4f       	sbci	r19, 0xFF	; 255
    1ad0:	2a 30       	cpi	r18, 0x0A	; 10
    1ad2:	31 05       	cpc	r19, r1
    1ad4:	d4 f3       	brlt	.-12     	; 0x1aca <display_make_display_line_percent_bar+0x7a>
		display_line_percent[i+4]=0b00101010;
	}
	i++;
	if(GET_DEC_POS1_PERCENT_BAR(percent)==1){
    1ad6:	44 56       	subi	r20, 0x64	; 100
    1ad8:	44 36       	cpi	r20, 0x64	; 100
    1ada:	30 f4       	brcc	.+12     	; 0x1ae8 <display_make_display_line_percent_bar+0x98>
		display_line_percent[i+4]='1';
    1adc:	fe 01       	movw	r30, r28
    1ade:	e2 0f       	add	r30, r18
    1ae0:	f3 1f       	adc	r31, r19
    1ae2:	81 e3       	ldi	r24, 0x31	; 49
    1ae4:	86 83       	std	Z+6, r24	; 0x06
    1ae6:	05 c0       	rjmp	.+10     	; 0x1af2 <display_make_display_line_percent_bar+0xa2>
	}else{
		display_line_percent[i+4]=' ';
    1ae8:	fe 01       	movw	r30, r28
    1aea:	e2 0f       	add	r30, r18
    1aec:	f3 1f       	adc	r31, r19
    1aee:	80 e2       	ldi	r24, 0x20	; 32
    1af0:	86 83       	std	Z+6, r24	; 0x06
	}
	i++;	
	display_line_percent[i+4]=GET_DEC_POS2_PERCENT_BAR(percent);
    1af2:	fe 01       	movw	r30, r28
    1af4:	e2 0f       	add	r30, r18
    1af6:	f3 1f       	adc	r31, r19
    1af8:	8b 2f       	mov	r24, r27
    1afa:	6a e0       	ldi	r22, 0x0A	; 10
    1afc:	0e 94 12 15 	call	0x2a24	; 0x2a24 <__udivmodqi4>
    1b00:	90 5d       	subi	r25, 0xD0	; 208
    1b02:	97 83       	std	Z+7, r25	; 0x07
	i++;
	display_line_percent[i+4]='0';
    1b04:	fe 01       	movw	r30, r28
    1b06:	e2 0f       	add	r30, r18
    1b08:	f3 1f       	adc	r31, r19
    1b0a:	80 e3       	ldi	r24, 0x30	; 48
    1b0c:	80 87       	std	Z+8, r24	; 0x08
	i++;
	display_line_percent[i+4]='%';
    1b0e:	85 e2       	ldi	r24, 0x25	; 37
    1b10:	81 87       	std	Z+9, r24	; 0x09
	memcpy(dpl,display_line_percent,20);
    1b12:	e5 2f       	mov	r30, r21
    1b14:	f1 2f       	mov	r31, r17
    1b16:	de 01       	movw	r26, r28
    1b18:	11 96       	adiw	r26, 0x01	; 1
    1b1a:	84 e1       	ldi	r24, 0x14	; 20
    1b1c:	0d 90       	ld	r0, X+
    1b1e:	01 92       	st	Z+, r0
    1b20:	81 50       	subi	r24, 0x01	; 1
    1b22:	e1 f7       	brne	.-8      	; 0x1b1c <display_make_display_line_percent_bar+0xcc>
	
}/* end display_make_display_line_percent_bar */	
    1b24:	64 96       	adiw	r28, 0x14	; 20
    1b26:	0f b6       	in	r0, 0x3f	; 63
    1b28:	f8 94       	cli
    1b2a:	de bf       	out	0x3e, r29	; 62
    1b2c:	0f be       	out	0x3f, r0	; 63
    1b2e:	cd bf       	out	0x3d, r28	; 61
    1b30:	df 91       	pop	r29
    1b32:	cf 91       	pop	r28
    1b34:	1f 91       	pop	r17
    1b36:	08 95       	ret

00001b38 <display_make_display_line_min_av_max_temp>:

void display_make_display_line_min_av_max_temp(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
    1b38:	cf 93       	push	r28
    1b3a:	fc 01       	movw	r30, r24
    1b3c:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1b3e:	c4 e6       	ldi	r28, 0x64	; 100
    1b40:	86 2f       	mov	r24, r22
    1b42:	6c 2f       	mov	r22, r28
    1b44:	0e 94 12 15 	call	0x2a24	; 0x2a24 <__udivmodqi4>
    1b48:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1b4a:	80 83       	st	Z, r24
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1b4c:	5a e0       	ldi	r21, 0x0A	; 10
    1b4e:	83 2f       	mov	r24, r19
    1b50:	65 2f       	mov	r22, r21
    1b52:	0e 94 12 15 	call	0x2a24	; 0x2a24 <__udivmodqi4>
    1b56:	39 2f       	mov	r19, r25
    1b58:	0e 94 12 15 	call	0x2a24	; 0x2a24 <__udivmodqi4>
    1b5c:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1b5e:	91 83       	std	Z+1, r25	; 0x01
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1b60:	30 5d       	subi	r19, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1b62:	32 83       	std	Z+2, r19	; 0x02
    1b64:	b0 eb       	ldi	r27, 0xB0	; 176
    1b66:	b3 83       	std	Z+3, r27	; 0x03
    1b68:	a3 e4       	ldi	r26, 0x43	; 67
    1b6a:	a4 83       	std	Z+4, r26	; 0x04
    1b6c:	30 e2       	ldi	r19, 0x20	; 32
    1b6e:	35 83       	std	Z+5, r19	; 0x05
    1b70:	36 83       	std	Z+6, r19	; 0x06
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1b72:	84 2f       	mov	r24, r20
    1b74:	6c 2f       	mov	r22, r28
    1b76:	0e 94 12 15 	call	0x2a24	; 0x2a24 <__udivmodqi4>
    1b7a:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1b7c:	87 83       	std	Z+7, r24	; 0x07
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1b7e:	84 2f       	mov	r24, r20
    1b80:	65 2f       	mov	r22, r21
    1b82:	0e 94 12 15 	call	0x2a24	; 0x2a24 <__udivmodqi4>
    1b86:	49 2f       	mov	r20, r25
    1b88:	0e 94 12 15 	call	0x2a24	; 0x2a24 <__udivmodqi4>
    1b8c:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1b8e:	90 87       	std	Z+8, r25	; 0x08
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1b90:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1b92:	41 87       	std	Z+9, r20	; 0x09
    1b94:	b2 87       	std	Z+10, r27	; 0x0a
    1b96:	a3 87       	std	Z+11, r26	; 0x0b
    1b98:	34 87       	std	Z+12, r19	; 0x0c
    1b9a:	35 87       	std	Z+13, r19	; 0x0d
    1b9c:	36 87       	std	Z+14, r19	; 0x0e
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1b9e:	82 2f       	mov	r24, r18
    1ba0:	6c 2f       	mov	r22, r28
    1ba2:	0e 94 12 15 	call	0x2a24	; 0x2a24 <__udivmodqi4>
    1ba6:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1ba8:	87 87       	std	Z+15, r24	; 0x0f
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1baa:	82 2f       	mov	r24, r18
    1bac:	65 2f       	mov	r22, r21
    1bae:	0e 94 12 15 	call	0x2a24	; 0x2a24 <__udivmodqi4>
    1bb2:	29 2f       	mov	r18, r25
    1bb4:	0e 94 12 15 	call	0x2a24	; 0x2a24 <__udivmodqi4>
    1bb8:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1bba:	90 8b       	std	Z+16, r25	; 0x10
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1bbc:	20 5d       	subi	r18, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1bbe:	21 8b       	std	Z+17, r18	; 0x11
    1bc0:	b2 8b       	std	Z+18, r27	; 0x12
    1bc2:	a3 8b       	std	Z+19, r26	; 0x13
}/* end display_make_display_line_min_av_max_temp*/
    1bc4:	cf 91       	pop	r28
    1bc6:	08 95       	ret

00001bc8 <display_make_display_line_lv_voltage>:



void display_make_display_line_lv_voltage(char *dpl,uint8_t value1){
    1bc8:	fc 01       	movw	r30, r24
    1bca:	46 2f       	mov	r20, r22
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,dpl_volt,20);
    1bcc:	20 e2       	ldi	r18, 0x20	; 32
    1bce:	20 83       	st	Z, r18
    1bd0:	21 83       	std	Z+1, r18	; 0x01
    1bd2:	22 83       	std	Z+2, r18	; 0x02
    1bd4:	23 83       	std	Z+3, r18	; 0x03
    1bd6:	24 83       	std	Z+4, r18	; 0x04
    1bd8:	25 83       	std	Z+5, r18	; 0x05
    1bda:	26 83       	std	Z+6, r18	; 0x06
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1bdc:	86 2f       	mov	r24, r22
    1bde:	64 e6       	ldi	r22, 0x64	; 100
    1be0:	0e 94 12 15 	call	0x2a24	; 0x2a24 <__udivmodqi4>
    1be4:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1be6:	87 83       	std	Z+7, r24	; 0x07
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1be8:	3a e0       	ldi	r19, 0x0A	; 10
    1bea:	84 2f       	mov	r24, r20
    1bec:	63 2f       	mov	r22, r19
    1bee:	0e 94 12 15 	call	0x2a24	; 0x2a24 <__udivmodqi4>
    1bf2:	49 2f       	mov	r20, r25
    1bf4:	0e 94 12 15 	call	0x2a24	; 0x2a24 <__udivmodqi4>
    1bf8:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1bfa:	90 87       	std	Z+8, r25	; 0x08
    1bfc:	8e e2       	ldi	r24, 0x2E	; 46
    1bfe:	81 87       	std	Z+9, r24	; 0x09
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1c00:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1c02:	42 87       	std	Z+10, r20	; 0x0a
    1c04:	86 e5       	ldi	r24, 0x56	; 86
    1c06:	83 87       	std	Z+11, r24	; 0x0b
    1c08:	24 87       	std	Z+12, r18	; 0x0c
    1c0a:	25 87       	std	Z+13, r18	; 0x0d
    1c0c:	26 87       	std	Z+14, r18	; 0x0e
    1c0e:	27 87       	std	Z+15, r18	; 0x0f
    1c10:	20 8b       	std	Z+16, r18	; 0x10
    1c12:	21 8b       	std	Z+17, r18	; 0x11
    1c14:	22 8b       	std	Z+18, r18	; 0x12
    1c16:	23 8b       	std	Z+19, r18	; 0x13
	
} /*end display_make_display_line_lv_voltage */
    1c18:	08 95       	ret

00001c1a <display_make_display_line_error>:
	display_line_t dpl_volt={' ',pos_1a,pos_2a,GET_DEC_POS1_MOTOR_TEMP(value1),'','C',' ',' ',' ',' ',' ',' ',' ',' ',pos_1b,pos_1b,GET_DEC_POS3_MOTOR_TEMP(value2),'','C',' '};
	memcpy(dpl,dpl_volt,20);
	
} /*end display_make_display_line_motor_temp*/

void display_make_display_line_error(char * dpl,uint8_t error_code){
    1c1a:	cf 93       	push	r28
    1c1c:	df 93       	push	r29
    1c1e:	fc 01       	movw	r30, r24
    1c20:	26 2f       	mov	r18, r22
	
	#define GET_DEC_POS3_ERROR(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_ERROR(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS1_ERROR(x) (char)(0b00110000+((x)%10))
		
	switch(error_code){
    1c22:	64 30       	cpi	r22, 0x04	; 4
    1c24:	09 f4       	brne	.+2      	; 0x1c28 <display_make_display_line_error+0xe>
    1c26:	40 c0       	rjmp	.+128    	; 0x1ca8 <display_make_display_line_error+0x8e>
    1c28:	65 30       	cpi	r22, 0x05	; 5
    1c2a:	50 f4       	brcc	.+20     	; 0x1c40 <display_make_display_line_error+0x26>
    1c2c:	61 30       	cpi	r22, 0x01	; 1
    1c2e:	09 f1       	breq	.+66     	; 0x1c72 <display_make_display_line_error+0x58>
    1c30:	61 30       	cpi	r22, 0x01	; 1
    1c32:	b0 f0       	brcs	.+44     	; 0x1c60 <display_make_display_line_error+0x46>
    1c34:	62 30       	cpi	r22, 0x02	; 2
    1c36:	31 f1       	breq	.+76     	; 0x1c84 <display_make_display_line_error+0x6a>
    1c38:	63 30       	cpi	r22, 0x03	; 3
    1c3a:	09 f0       	breq	.+2      	; 0x1c3e <display_make_display_line_error+0x24>
    1c3c:	61 c0       	rjmp	.+194    	; 0x1d00 <display_make_display_line_error+0xe6>
    1c3e:	2b c0       	rjmp	.+86     	; 0x1c96 <display_make_display_line_error+0x7c>
    1c40:	67 30       	cpi	r22, 0x07	; 7
    1c42:	09 f4       	brne	.+2      	; 0x1c46 <display_make_display_line_error+0x2c>
    1c44:	43 c0       	rjmp	.+134    	; 0x1ccc <display_make_display_line_error+0xb2>
    1c46:	68 30       	cpi	r22, 0x08	; 8
    1c48:	20 f4       	brcc	.+8      	; 0x1c52 <display_make_display_line_error+0x38>
    1c4a:	65 30       	cpi	r22, 0x05	; 5
    1c4c:	09 f0       	breq	.+2      	; 0x1c50 <display_make_display_line_error+0x36>
    1c4e:	58 c0       	rjmp	.+176    	; 0x1d00 <display_make_display_line_error+0xe6>
    1c50:	34 c0       	rjmp	.+104    	; 0x1cba <display_make_display_line_error+0xa0>
    1c52:	6b 30       	cpi	r22, 0x0B	; 11
    1c54:	09 f4       	brne	.+2      	; 0x1c58 <display_make_display_line_error+0x3e>
    1c56:	43 c0       	rjmp	.+134    	; 0x1cde <display_make_display_line_error+0xc4>
    1c58:	6c 30       	cpi	r22, 0x0C	; 12
    1c5a:	09 f0       	breq	.+2      	; 0x1c5e <display_make_display_line_error+0x44>
    1c5c:	51 c0       	rjmp	.+162    	; 0x1d00 <display_make_display_line_error+0xe6>
    1c5e:	48 c0       	rjmp	.+144    	; 0x1cf0 <display_make_display_line_error+0xd6>
		case ERRROR_NONE:
			memcpy(dpl,display_line_error_none,20);
    1c60:	dc 01       	movw	r26, r24
    1c62:	c4 e4       	ldi	r28, 0x44	; 68
    1c64:	d3 e0       	ldi	r29, 0x03	; 3
    1c66:	84 e1       	ldi	r24, 0x14	; 20
    1c68:	09 90       	ld	r0, Y+
    1c6a:	0d 92       	st	X+, r0
    1c6c:	81 50       	subi	r24, 0x01	; 1
    1c6e:	e1 f7       	brne	.-8      	; 0x1c68 <display_make_display_line_error+0x4e>
    1c70:	4f c0       	rjmp	.+158    	; 0x1d10 <display_make_display_line_error+0xf6>
			break;
		case ERROR_SC_DOWN:
			memcpy(dpl,display_line_error_sc_down,20);
    1c72:	dc 01       	movw	r26, r24
    1c74:	c0 e3       	ldi	r28, 0x30	; 48
    1c76:	d3 e0       	ldi	r29, 0x03	; 3
    1c78:	84 e1       	ldi	r24, 0x14	; 20
    1c7a:	09 90       	ld	r0, Y+
    1c7c:	0d 92       	st	X+, r0
    1c7e:	81 50       	subi	r24, 0x01	; 1
    1c80:	e1 f7       	brne	.-8      	; 0x1c7a <display_make_display_line_error+0x60>
    1c82:	46 c0       	rjmp	.+140    	; 0x1d10 <display_make_display_line_error+0xf6>
			break;
		case ERROR_PRE_MASTER:
			memcpy(dpl,display_line_error_pre_master,20);
    1c84:	dc 01       	movw	r26, r24
    1c86:	c8 e0       	ldi	r28, 0x08	; 8
    1c88:	d3 e0       	ldi	r29, 0x03	; 3
    1c8a:	84 e1       	ldi	r24, 0x14	; 20
    1c8c:	09 90       	ld	r0, Y+
    1c8e:	0d 92       	st	X+, r0
    1c90:	81 50       	subi	r24, 0x01	; 1
    1c92:	e1 f7       	brne	.-8      	; 0x1c8c <display_make_display_line_error+0x72>
    1c94:	3d c0       	rjmp	.+122    	; 0x1d10 <display_make_display_line_error+0xf6>
			break;
		case ERROR_PRE_BOTS:
			memcpy(dpl,display_line_error_unknown_code,20);
    1c96:	dc 01       	movw	r26, r24
    1c98:	cc e1       	ldi	r28, 0x1C	; 28
    1c9a:	d3 e0       	ldi	r29, 0x03	; 3
    1c9c:	84 e1       	ldi	r24, 0x14	; 20
    1c9e:	09 90       	ld	r0, Y+
    1ca0:	0d 92       	st	X+, r0
    1ca2:	81 50       	subi	r24, 0x01	; 1
    1ca4:	e1 f7       	brne	.-8      	; 0x1c9e <display_make_display_line_error+0x84>
    1ca6:	34 c0       	rjmp	.+104    	; 0x1d10 <display_make_display_line_error+0xf6>
			break;
		case ERROR_HVDI:
			memcpy(dpl,display_line_error_hvdi,20);
    1ca8:	dc 01       	movw	r26, r24
    1caa:	c0 ee       	ldi	r28, 0xE0	; 224
    1cac:	d2 e0       	ldi	r29, 0x02	; 2
    1cae:	84 e1       	ldi	r24, 0x14	; 20
    1cb0:	09 90       	ld	r0, Y+
    1cb2:	0d 92       	st	X+, r0
    1cb4:	81 50       	subi	r24, 0x01	; 1
    1cb6:	e1 f7       	brne	.-8      	; 0x1cb0 <display_make_display_line_error+0x96>
    1cb8:	2b c0       	rjmp	.+86     	; 0x1d10 <display_make_display_line_error+0xf6>
			break;
		case ERROR_IMD:
			memcpy(dpl,display_line_error_imd,20);
    1cba:	dc 01       	movw	r26, r24
    1cbc:	cc ec       	ldi	r28, 0xCC	; 204
    1cbe:	d2 e0       	ldi	r29, 0x02	; 2
    1cc0:	84 e1       	ldi	r24, 0x14	; 20
    1cc2:	09 90       	ld	r0, Y+
    1cc4:	0d 92       	st	X+, r0
    1cc6:	81 50       	subi	r24, 0x01	; 1
    1cc8:	e1 f7       	brne	.-8      	; 0x1cc2 <display_make_display_line_error+0xa8>
    1cca:	22 c0       	rjmp	.+68     	; 0x1d10 <display_make_display_line_error+0xf6>
			break;
		case ERROR_IMDF:
			memcpy(dpl,display_line_error_imdf,20);
    1ccc:	dc 01       	movw	r26, r24
    1cce:	c8 eb       	ldi	r28, 0xB8	; 184
    1cd0:	d2 e0       	ldi	r29, 0x02	; 2
    1cd2:	84 e1       	ldi	r24, 0x14	; 20
    1cd4:	09 90       	ld	r0, Y+
    1cd6:	0d 92       	st	X+, r0
    1cd8:	81 50       	subi	r24, 0x01	; 1
    1cda:	e1 f7       	brne	.-8      	; 0x1cd4 <display_make_display_line_error+0xba>
    1cdc:	19 c0       	rjmp	.+50     	; 0x1d10 <display_make_display_line_error+0xf6>
			break;
		case ERRROR_PBD:
			memcpy(dpl,display_line_error_bpd,20);
    1cde:	dc 01       	movw	r26, r24
    1ce0:	c4 ea       	ldi	r28, 0xA4	; 164
    1ce2:	d2 e0       	ldi	r29, 0x02	; 2
    1ce4:	84 e1       	ldi	r24, 0x14	; 20
    1ce6:	09 90       	ld	r0, Y+
    1ce8:	0d 92       	st	X+, r0
    1cea:	81 50       	subi	r24, 0x01	; 1
    1cec:	e1 f7       	brne	.-8      	; 0x1ce6 <display_make_display_line_error+0xcc>
    1cee:	10 c0       	rjmp	.+32     	; 0x1d10 <display_make_display_line_error+0xf6>
			break;
		case ERROR_BAD_REQUEST_ID:
			memcpy(dpl,display_line_error_bad_request_id,20);
    1cf0:	dc 01       	movw	r26, r24
    1cf2:	c0 e9       	ldi	r28, 0x90	; 144
    1cf4:	d2 e0       	ldi	r29, 0x02	; 2
    1cf6:	84 e1       	ldi	r24, 0x14	; 20
    1cf8:	09 90       	ld	r0, Y+
    1cfa:	0d 92       	st	X+, r0
    1cfc:	81 50       	subi	r24, 0x01	; 1
    1cfe:	e1 f7       	brne	.-8      	; 0x1cf8 <display_make_display_line_error+0xde>
		default:
			memcpy(dpl,display_line_error_unknown_code,20);
    1d00:	df 01       	movw	r26, r30
    1d02:	cc e1       	ldi	r28, 0x1C	; 28
    1d04:	d3 e0       	ldi	r29, 0x03	; 3
    1d06:	84 e1       	ldi	r24, 0x14	; 20
    1d08:	09 90       	ld	r0, Y+
    1d0a:	0d 92       	st	X+, r0
    1d0c:	81 50       	subi	r24, 0x01	; 1
    1d0e:	e1 f7       	brne	.-8      	; 0x1d08 <display_make_display_line_error+0xee>
		break;
	}
	
	dpl[1]=GET_DEC_POS3_ERROR(error_code);
    1d10:	82 2f       	mov	r24, r18
    1d12:	64 e6       	ldi	r22, 0x64	; 100
    1d14:	0e 94 12 15 	call	0x2a24	; 0x2a24 <__udivmodqi4>
    1d18:	80 5d       	subi	r24, 0xD0	; 208
    1d1a:	81 83       	std	Z+1, r24	; 0x01
	dpl[2]=GET_DEC_POS2_ERROR(error_code);
    1d1c:	3a e0       	ldi	r19, 0x0A	; 10
    1d1e:	82 2f       	mov	r24, r18
    1d20:	63 2f       	mov	r22, r19
    1d22:	0e 94 12 15 	call	0x2a24	; 0x2a24 <__udivmodqi4>
    1d26:	29 2f       	mov	r18, r25
    1d28:	0e 94 12 15 	call	0x2a24	; 0x2a24 <__udivmodqi4>
    1d2c:	90 5d       	subi	r25, 0xD0	; 208
    1d2e:	92 83       	std	Z+2, r25	; 0x02
	dpl[3]=GET_DEC_POS1_ERROR(error_code);
    1d30:	20 5d       	subi	r18, 0xD0	; 208
    1d32:	23 83       	std	Z+3, r18	; 0x03
	
} /*end display_make_display_error*/
    1d34:	df 91       	pop	r29
    1d36:	cf 91       	pop	r28
    1d38:	08 95       	ret

00001d3a <display_make_display_line_button_test>:

void display_make_display_line_button_test(char* dpl,uint8_t b1,uint8_t b2){
	

	dpl[b1]=(char) (char)(0b00110000+b2);
    1d3a:	fc 01       	movw	r30, r24
    1d3c:	e6 0f       	add	r30, r22
    1d3e:	f1 1d       	adc	r31, r1
    1d40:	40 5d       	subi	r20, 0xD0	; 208
    1d42:	40 83       	st	Z, r20

	
}	
    1d44:	08 95       	ret

00001d46 <display_make_display_line_blank>:

void display_make_display_line_blank(char *dpl){
    1d46:	cf 93       	push	r28
    1d48:	df 93       	push	r29
    1d4a:	cd b7       	in	r28, 0x3d	; 61
    1d4c:	de b7       	in	r29, 0x3e	; 62
    1d4e:	64 97       	sbiw	r28, 0x14	; 20
    1d50:	0f b6       	in	r0, 0x3f	; 63
    1d52:	f8 94       	cli
    1d54:	de bf       	out	0x3e, r29	; 62
    1d56:	0f be       	out	0x3f, r0	; 63
    1d58:	cd bf       	out	0x3d, r28	; 61
	display_line_t blank={' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' '};
    1d5a:	de 01       	movw	r26, r28
    1d5c:	11 96       	adiw	r26, 0x01	; 1
    1d5e:	e4 e1       	ldi	r30, 0x14	; 20
    1d60:	f1 e0       	ldi	r31, 0x01	; 1
    1d62:	24 e1       	ldi	r18, 0x14	; 20
    1d64:	01 90       	ld	r0, Z+
    1d66:	0d 92       	st	X+, r0
    1d68:	21 50       	subi	r18, 0x01	; 1
    1d6a:	e1 f7       	brne	.-8      	; 0x1d64 <display_make_display_line_blank+0x1e>
	memcpy(dpl,blank,20);
    1d6c:	e8 2f       	mov	r30, r24
    1d6e:	f9 2f       	mov	r31, r25
    1d70:	de 01       	movw	r26, r28
    1d72:	11 96       	adiw	r26, 0x01	; 1
    1d74:	84 e1       	ldi	r24, 0x14	; 20
    1d76:	0d 90       	ld	r0, X+
    1d78:	01 92       	st	Z+, r0
    1d7a:	81 50       	subi	r24, 0x01	; 1
    1d7c:	e1 f7       	brne	.-8      	; 0x1d76 <display_make_display_line_blank+0x30>
}
    1d7e:	64 96       	adiw	r28, 0x14	; 20
    1d80:	0f b6       	in	r0, 0x3f	; 63
    1d82:	f8 94       	cli
    1d84:	de bf       	out	0x3e, r29	; 62
    1d86:	0f be       	out	0x3f, r0	; 63
    1d88:	cd bf       	out	0x3d, r28	; 61
    1d8a:	df 91       	pop	r29
    1d8c:	cf 91       	pop	r28
    1d8e:	08 95       	ret

00001d90 <display_make_display_line_motor_temp>:
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,dpl_volt,20);
	
} /*end display_make_display_line_lv_voltage */

void display_make_display_line_motor_temp(dpl,value1,value2){
    1d90:	cf 92       	push	r12
    1d92:	df 92       	push	r13
    1d94:	ef 92       	push	r14
    1d96:	ff 92       	push	r15
    1d98:	0f 93       	push	r16
    1d9a:	1f 93       	push	r17
    1d9c:	cf 93       	push	r28
    1d9e:	df 93       	push	r29
    1da0:	cd b7       	in	r28, 0x3d	; 61
    1da2:	de b7       	in	r29, 0x3e	; 62
    1da4:	64 97       	sbiw	r28, 0x14	; 20
    1da6:	0f b6       	in	r0, 0x3f	; 63
    1da8:	f8 94       	cli
    1daa:	de bf       	out	0x3e, r29	; 62
    1dac:	0f be       	out	0x3f, r0	; 63
    1dae:	cd bf       	out	0x3d, r28	; 61
    1db0:	f8 2e       	mov	r15, r24
    1db2:	e9 2e       	mov	r14, r25
    1db4:	9b 01       	movw	r18, r22
    1db6:	6a 01       	movw	r12, r20
	
	#define GET_DEC_POS1_MOTOR_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_MOTOR_TEMP(x) (char)(0b00110000+((x/10)%10))		
	#define GET_DEC_POS3_MOTOR_TEMP(x) (char)(0b00110000+((x)%10))
	
	char pos_1a=GET_DEC_POS1_MOTOR_TEMP(value1);
    1db8:	04 e6       	ldi	r16, 0x64	; 100
    1dba:	10 e0       	ldi	r17, 0x00	; 0
    1dbc:	cb 01       	movw	r24, r22
    1dbe:	b8 01       	movw	r22, r16
    1dc0:	0e 94 1e 15 	call	0x2a3c	; 0x2a3c <__divmodhi4>
    1dc4:	46 2f       	mov	r20, r22
    1dc6:	40 5d       	subi	r20, 0xD0	; 208
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
    1dc8:	ea e0       	ldi	r30, 0x0A	; 10
    1dca:	f0 e0       	ldi	r31, 0x00	; 0
    1dcc:	c9 01       	movw	r24, r18
    1dce:	bf 01       	movw	r22, r30
    1dd0:	0e 94 1e 15 	call	0x2a3c	; 0x2a3c <__divmodhi4>
    1dd4:	cb 01       	movw	r24, r22
    1dd6:	bf 01       	movw	r22, r30
    1dd8:	0e 94 1e 15 	call	0x2a3c	; 0x2a3c <__divmodhi4>
    1ddc:	38 2f       	mov	r19, r24
    1dde:	30 5d       	subi	r19, 0xD0	; 208
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
    1de0:	c6 01       	movw	r24, r12
    1de2:	b8 01       	movw	r22, r16
    1de4:	0e 94 1e 15 	call	0x2a3c	; 0x2a3c <__divmodhi4>
    1de8:	60 5d       	subi	r22, 0xD0	; 208
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
    1dea:	40 33       	cpi	r20, 0x30	; 48
    1dec:	21 f4       	brne	.+8      	; 0x1df6 <display_make_display_line_motor_temp+0x66>
		pos_1a=' ';
		if(pos_2a=='0'){
    1dee:	30 33       	cpi	r19, 0x30	; 48
    1df0:	21 f0       	breq	.+8      	; 0x1dfa <display_make_display_line_motor_temp+0x6a>
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
    1df2:	80 e2       	ldi	r24, 0x20	; 32
    1df4:	04 c0       	rjmp	.+8      	; 0x1dfe <display_make_display_line_motor_temp+0x6e>
	
	#define GET_DEC_POS1_MOTOR_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_MOTOR_TEMP(x) (char)(0b00110000+((x/10)%10))		
	#define GET_DEC_POS3_MOTOR_TEMP(x) (char)(0b00110000+((x)%10))
	
	char pos_1a=GET_DEC_POS1_MOTOR_TEMP(value1);
    1df6:	84 2f       	mov	r24, r20
    1df8:	02 c0       	rjmp	.+4      	; 0x1dfe <display_make_display_line_motor_temp+0x6e>
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
		if(pos_2a=='0'){
			pos_2a=' ';			
    1dfa:	30 e2       	ldi	r19, 0x20	; 32
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
    1dfc:	80 e2       	ldi	r24, 0x20	; 32
		if(pos_2a=='0'){
			pos_2a=' ';			
		}
	}	
	
	if(pos_1b=='0'){
    1dfe:	60 33       	cpi	r22, 0x30	; 48
    1e00:	09 f4       	brne	.+2      	; 0x1e04 <display_make_display_line_motor_temp+0x74>
			pos_1b=' ';
    1e02:	60 e2       	ldi	r22, 0x20	; 32
				pos_2b=' ';
			}
	}	
		
			
	display_line_t dpl_volt={' ',pos_1a,pos_2a,GET_DEC_POS1_MOTOR_TEMP(value1),'','C',' ',' ',' ',' ',' ',' ',' ',' ',pos_1b,pos_1b,GET_DEC_POS3_MOTOR_TEMP(value2),'','C',' '};
    1e04:	20 e2       	ldi	r18, 0x20	; 32
    1e06:	29 83       	std	Y+1, r18	; 0x01
    1e08:	8a 83       	std	Y+2, r24	; 0x02
    1e0a:	3b 83       	std	Y+3, r19	; 0x03
    1e0c:	4c 83       	std	Y+4, r20	; 0x04
    1e0e:	40 eb       	ldi	r20, 0xB0	; 176
    1e10:	4d 83       	std	Y+5, r20	; 0x05
    1e12:	33 e4       	ldi	r19, 0x43	; 67
    1e14:	3e 83       	std	Y+6, r19	; 0x06
    1e16:	2f 83       	std	Y+7, r18	; 0x07
    1e18:	28 87       	std	Y+8, r18	; 0x08
    1e1a:	29 87       	std	Y+9, r18	; 0x09
    1e1c:	2a 87       	std	Y+10, r18	; 0x0a
    1e1e:	2b 87       	std	Y+11, r18	; 0x0b
    1e20:	2c 87       	std	Y+12, r18	; 0x0c
    1e22:	2d 87       	std	Y+13, r18	; 0x0d
    1e24:	2e 87       	std	Y+14, r18	; 0x0e
    1e26:	6f 87       	std	Y+15, r22	; 0x0f
    1e28:	68 8b       	std	Y+16, r22	; 0x10
    1e2a:	c6 01       	movw	r24, r12
    1e2c:	6a e0       	ldi	r22, 0x0A	; 10
    1e2e:	70 e0       	ldi	r23, 0x00	; 0
    1e30:	0e 94 1e 15 	call	0x2a3c	; 0x2a3c <__divmodhi4>
    1e34:	80 5d       	subi	r24, 0xD0	; 208
    1e36:	89 8b       	std	Y+17, r24	; 0x11
    1e38:	4a 8b       	std	Y+18, r20	; 0x12
    1e3a:	3b 8b       	std	Y+19, r19	; 0x13
    1e3c:	2c 8b       	std	Y+20, r18	; 0x14
	memcpy(dpl,dpl_volt,20);
    1e3e:	ef 2d       	mov	r30, r15
    1e40:	fe 2d       	mov	r31, r14
    1e42:	de 01       	movw	r26, r28
    1e44:	11 96       	adiw	r26, 0x01	; 1
    1e46:	84 e1       	ldi	r24, 0x14	; 20
    1e48:	0d 90       	ld	r0, X+
    1e4a:	01 92       	st	Z+, r0
    1e4c:	81 50       	subi	r24, 0x01	; 1
    1e4e:	e1 f7       	brne	.-8      	; 0x1e48 <display_make_display_line_motor_temp+0xb8>
	
} /*end display_make_display_line_motor_temp*/
    1e50:	64 96       	adiw	r28, 0x14	; 20
    1e52:	0f b6       	in	r0, 0x3f	; 63
    1e54:	f8 94       	cli
    1e56:	de bf       	out	0x3e, r29	; 62
    1e58:	0f be       	out	0x3f, r0	; 63
    1e5a:	cd bf       	out	0x3d, r28	; 61
    1e5c:	df 91       	pop	r29
    1e5e:	cf 91       	pop	r28
    1e60:	1f 91       	pop	r17
    1e62:	0f 91       	pop	r16
    1e64:	ff 90       	pop	r15
    1e66:	ef 90       	pop	r14
    1e68:	df 90       	pop	r13
    1e6a:	cf 90       	pop	r12
    1e6c:	08 95       	ret

00001e6e <display_write_data>:
					 'A','B','C','D','E','F','G','H','I','J'};




void display_write_data(uint8_t data){
    1e6e:	cf 93       	push	r28
    1e70:	c8 2f       	mov	r28, r24
	SPI_START_PORT&=~(1<<SPI_START_PIN);
    1e72:	28 98       	cbi	0x05, 0	; 5
	spi_putchar(START_BITS_WRITE_DATA);
    1e74:	8a ef       	ldi	r24, 0xFA	; 250
    1e76:	0e 94 43 13 	call	0x2686	; 0x2686 <spi_putchar>
	spi_putchar(data);
    1e7a:	8c 2f       	mov	r24, r28
    1e7c:	0e 94 43 13 	call	0x2686	; 0x2686 <spi_putchar>
	SPI_START_PORT|=(1<<SPI_START_PIN);
    1e80:	28 9a       	sbi	0x05, 0	; 5
}
    1e82:	cf 91       	pop	r28
    1e84:	08 95       	ret

00001e86 <display_write_instruction>:

void display_write_instruction(uint8_t inst){
    1e86:	cf 93       	push	r28
    1e88:	c8 2f       	mov	r28, r24
	SPI_START_PORT&=~(1<<SPI_START_PIN);
    1e8a:	28 98       	cbi	0x05, 0	; 5
	spi_putchar(START_BITS_WRITE_INSTRUCTION);
    1e8c:	88 ef       	ldi	r24, 0xF8	; 248
    1e8e:	0e 94 43 13 	call	0x2686	; 0x2686 <spi_putchar>
	spi_putchar(inst);
    1e92:	8c 2f       	mov	r24, r28
    1e94:	0e 94 43 13 	call	0x2686	; 0x2686 <spi_putchar>
	SPI_START_PORT|=(1<<SPI_START_PIN);
    1e98:	28 9a       	sbi	0x05, 0	; 5
}
    1e9a:	cf 91       	pop	r28
    1e9c:	08 95       	ret

00001e9e <display_write_display_lines>:

void display_write_display_lines(display_line_t s1,display_line_t s2){
    1e9e:	ef 92       	push	r14
    1ea0:	ff 92       	push	r15
    1ea2:	0f 93       	push	r16
    1ea4:	1f 93       	push	r17
    1ea6:	cf 93       	push	r28
    1ea8:	df 93       	push	r29
    1eaa:	d8 2f       	mov	r29, r24
    1eac:	c9 2f       	mov	r28, r25
    1eae:	f6 2e       	mov	r15, r22
    1eb0:	e7 2e       	mov	r14, r23
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
    1eb2:	82 e0       	ldi	r24, 0x02	; 2
    1eb4:	0e 94 43 0f 	call	0x1e86	; 0x1e86 <display_write_instruction>
    1eb8:	0d 2f       	mov	r16, r29
    1eba:	1c 2f       	mov	r17, r28
	for(i=0;i<20;i++){
    1ebc:	c0 e0       	ldi	r28, 0x00	; 0
    1ebe:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_data(s1[i]);
    1ec0:	f8 01       	movw	r30, r16
    1ec2:	81 91       	ld	r24, Z+
    1ec4:	8f 01       	movw	r16, r30
    1ec6:	0e 94 37 0f 	call	0x1e6e	; 0x1e6e <display_write_data>
}

void display_write_display_lines(display_line_t s1,display_line_t s2){
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
	for(i=0;i<20;i++){
    1eca:	21 96       	adiw	r28, 0x01	; 1
    1ecc:	c4 31       	cpi	r28, 0x14	; 20
    1ece:	d1 05       	cpc	r29, r1
    1ed0:	b9 f7       	brne	.-18     	; 0x1ec0 <display_write_display_lines+0x22>
    1ed2:	c4 e1       	ldi	r28, 0x14	; 20
    1ed4:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_data(s1[i]);
	}
	
	for(int i=0;i<20;i++){
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
    1ed6:	84 e1       	ldi	r24, 0x14	; 20
    1ed8:	0e 94 43 0f 	call	0x1e86	; 0x1e86 <display_write_instruction>
    1edc:	21 97       	sbiw	r28, 0x01	; 1
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
	for(i=0;i<20;i++){
		display_write_data(s1[i]);
	}
	
	for(int i=0;i<20;i++){
    1ede:	d9 f7       	brne	.-10     	; 0x1ed6 <display_write_display_lines+0x38>
    1ee0:	0f 2d       	mov	r16, r15
    1ee2:	1e 2d       	mov	r17, r14
    1ee4:	c0 e0       	ldi	r28, 0x00	; 0
    1ee6:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
	};
			
	for(i=0;i<20;i++){
		display_write_data(s2[i]);
    1ee8:	f8 01       	movw	r30, r16
    1eea:	81 91       	ld	r24, Z+
    1eec:	8f 01       	movw	r16, r30
    1eee:	0e 94 37 0f 	call	0x1e6e	; 0x1e6e <display_write_data>
	
	for(int i=0;i<20;i++){
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
	};
			
	for(i=0;i<20;i++){
    1ef2:	21 96       	adiw	r28, 0x01	; 1
    1ef4:	c4 31       	cpi	r28, 0x14	; 20
    1ef6:	d1 05       	cpc	r29, r1
    1ef8:	b9 f7       	brne	.-18     	; 0x1ee8 <display_write_display_lines+0x4a>
		display_write_data(s2[i]);
	}	
}
    1efa:	df 91       	pop	r29
    1efc:	cf 91       	pop	r28
    1efe:	1f 91       	pop	r17
    1f00:	0f 91       	pop	r16
    1f02:	ff 90       	pop	r15
    1f04:	ef 90       	pop	r14
    1f06:	08 95       	ret

00001f08 <display_update>:
	display_update(DISPLAY_MENU_HOME,0,0,0,0,0);
	
	
}

void display_update(uint8_t request_id, uint8_t value1,uint8_t value2,uint8_t value3, uint8_t value4, uint8_t value5){
    1f08:	cf 93       	push	r28
    1f0a:	df 93       	push	r29
	char * dpl=display_line_blank;
	
	switch(request_id){
    1f0c:	86 30       	cpi	r24, 0x06	; 6
    1f0e:	09 f4       	brne	.+2      	; 0x1f12 <display_update+0xa>
    1f10:	75 c0       	rjmp	.+234    	; 0x1ffc <display_update+0xf4>
    1f12:	87 30       	cpi	r24, 0x07	; 7
    1f14:	90 f4       	brcc	.+36     	; 0x1f3a <display_update+0x32>
    1f16:	82 30       	cpi	r24, 0x02	; 2
    1f18:	09 f4       	brne	.+2      	; 0x1f1c <display_update+0x14>
    1f1a:	48 c0       	rjmp	.+144    	; 0x1fac <display_update+0xa4>
    1f1c:	83 30       	cpi	r24, 0x03	; 3
    1f1e:	30 f4       	brcc	.+12     	; 0x1f2c <display_update+0x24>
    1f20:	88 23       	and	r24, r24
    1f22:	09 f1       	breq	.+66     	; 0x1f66 <display_update+0x5e>
    1f24:	81 30       	cpi	r24, 0x01	; 1
    1f26:	09 f0       	breq	.+2      	; 0x1f2a <display_update+0x22>
    1f28:	c9 c0       	rjmp	.+402    	; 0x20bc <display_update+0x1b4>
    1f2a:	34 c0       	rjmp	.+104    	; 0x1f94 <display_update+0x8c>
    1f2c:	84 30       	cpi	r24, 0x04	; 4
    1f2e:	09 f4       	brne	.+2      	; 0x1f32 <display_update+0x2a>
    1f30:	59 c0       	rjmp	.+178    	; 0x1fe4 <display_update+0xdc>
    1f32:	85 30       	cpi	r24, 0x05	; 5
    1f34:	08 f0       	brcs	.+2      	; 0x1f38 <display_update+0x30>
    1f36:	6f c0       	rjmp	.+222    	; 0x2016 <display_update+0x10e>
    1f38:	47 c0       	rjmp	.+142    	; 0x1fc8 <display_update+0xc0>
    1f3a:	8a 30       	cpi	r24, 0x0A	; 10
    1f3c:	09 f4       	brne	.+2      	; 0x1f40 <display_update+0x38>
    1f3e:	9c c0       	rjmp	.+312    	; 0x2078 <display_update+0x170>
    1f40:	8b 30       	cpi	r24, 0x0B	; 11
    1f42:	38 f4       	brcc	.+14     	; 0x1f52 <display_update+0x4a>
    1f44:	88 30       	cpi	r24, 0x08	; 8
    1f46:	09 f4       	brne	.+2      	; 0x1f4a <display_update+0x42>
    1f48:	73 c0       	rjmp	.+230    	; 0x2030 <display_update+0x128>
    1f4a:	89 30       	cpi	r24, 0x09	; 9
    1f4c:	08 f0       	brcs	.+2      	; 0x1f50 <display_update+0x48>
    1f4e:	88 c0       	rjmp	.+272    	; 0x2060 <display_update+0x158>
    1f50:	7b c0       	rjmp	.+246    	; 0x2048 <display_update+0x140>
    1f52:	8d 30       	cpi	r24, 0x0D	; 13
    1f54:	09 f4       	brne	.+2      	; 0x1f58 <display_update+0x50>
    1f56:	9c c0       	rjmp	.+312    	; 0x2090 <display_update+0x188>
    1f58:	8e 30       	cpi	r24, 0x0E	; 14
    1f5a:	09 f4       	brne	.+2      	; 0x1f5e <display_update+0x56>
    1f5c:	a5 c0       	rjmp	.+330    	; 0x20a8 <display_update+0x1a0>
    1f5e:	8c 30       	cpi	r24, 0x0C	; 12
    1f60:	09 f0       	breq	.+2      	; 0x1f64 <display_update+0x5c>
    1f62:	ac c0       	rjmp	.+344    	; 0x20bc <display_update+0x1b4>
    1f64:	0b c0       	rjmp	.+22     	; 0x1f7c <display_update+0x74>
		case DISPLAY_MENU_HOME:
				display_make_display_line_blank(dpl);
    1f66:	c4 e6       	ldi	r28, 0x64	; 100
    1f68:	d1 e0       	ldi	r29, 0x01	; 1
    1f6a:	ce 01       	movw	r24, r28
    1f6c:	0e 94 a3 0e 	call	0x1d46	; 0x1d46 <display_make_display_line_blank>
				display_write_display_lines(display_line_home,dpl);
    1f70:	8c e7       	ldi	r24, 0x7C	; 124
    1f72:	92 e0       	ldi	r25, 0x02	; 2
    1f74:	be 01       	movw	r22, r28
    1f76:	0e 94 4f 0f 	call	0x1e9e	; 0x1e9e <display_write_display_lines>
			break;
    1f7a:	a0 c0       	rjmp	.+320    	; 0x20bc <display_update+0x1b4>
		case DISPLAY_MENU_ERROR:
				display_make_display_line_error(dpl,value1);
    1f7c:	c4 e6       	ldi	r28, 0x64	; 100
    1f7e:	d1 e0       	ldi	r29, 0x01	; 1
    1f80:	ce 01       	movw	r24, r28
    1f82:	70 e0       	ldi	r23, 0x00	; 0
    1f84:	0e 94 0d 0e 	call	0x1c1a	; 0x1c1a <display_make_display_line_error>
				display_write_display_lines(display_line_error,dpl);
    1f88:	88 e6       	ldi	r24, 0x68	; 104
    1f8a:	92 e0       	ldi	r25, 0x02	; 2
    1f8c:	be 01       	movw	r22, r28
    1f8e:	0e 94 4f 0f 	call	0x1e9e	; 0x1e9e <display_write_display_lines>
			break;
    1f92:	94 c0       	rjmp	.+296    	; 0x20bc <display_update+0x1b4>
		case DISPLAY_MENU_SOC:
				display_make_display_line_percent(dpl,value1);
    1f94:	c4 e6       	ldi	r28, 0x64	; 100
    1f96:	d1 e0       	ldi	r29, 0x01	; 1
    1f98:	ce 01       	movw	r24, r28
    1f9a:	70 e0       	ldi	r23, 0x00	; 0
    1f9c:	0e 94 ac 0c 	call	0x1958	; 0x1958 <display_make_display_line_percent>
				display_write_display_lines(display_line_soc,dpl);
    1fa0:	84 e5       	ldi	r24, 0x54	; 84
    1fa2:	92 e0       	ldi	r25, 0x02	; 2
    1fa4:	be 01       	movw	r22, r28
    1fa6:	0e 94 4f 0f 	call	0x1e9e	; 0x1e9e <display_write_display_lines>
			break;
    1faa:	88 c0       	rjmp	.+272    	; 0x20bc <display_update+0x1b4>
		case DISPLAY_MENU_MIN_AV_MAX_VOLT:
				display_make_display_line_min_av_max_volt(dpl,value1,value2,value3);
    1fac:	c4 e6       	ldi	r28, 0x64	; 100
    1fae:	d1 e0       	ldi	r29, 0x01	; 1
    1fb0:	ce 01       	movw	r24, r28
    1fb2:	70 e0       	ldi	r23, 0x00	; 0
    1fb4:	50 e0       	ldi	r21, 0x00	; 0
    1fb6:	30 e0       	ldi	r19, 0x00	; 0
    1fb8:	0e 94 e0 0c 	call	0x19c0	; 0x19c0 <display_make_display_line_min_av_max_volt>
				display_write_display_lines(display_line_min_cv_max,dpl);
    1fbc:	80 e4       	ldi	r24, 0x40	; 64
    1fbe:	92 e0       	ldi	r25, 0x02	; 2
    1fc0:	be 01       	movw	r22, r28
    1fc2:	0e 94 4f 0f 	call	0x1e9e	; 0x1e9e <display_write_display_lines>
			break;
    1fc6:	7a c0       	rjmp	.+244    	; 0x20bc <display_update+0x1b4>
		case DISPLAY_MENU_MIN_AV_MAX_TEMP:
				display_make_display_line_min_av_max_temp(dpl,value1,value2,value3);
    1fc8:	c4 e6       	ldi	r28, 0x64	; 100
    1fca:	d1 e0       	ldi	r29, 0x01	; 1
    1fcc:	ce 01       	movw	r24, r28
    1fce:	70 e0       	ldi	r23, 0x00	; 0
    1fd0:	50 e0       	ldi	r21, 0x00	; 0
    1fd2:	30 e0       	ldi	r19, 0x00	; 0
    1fd4:	0e 94 9c 0d 	call	0x1b38	; 0x1b38 <display_make_display_line_min_av_max_temp>
				display_write_display_lines(display_line_cel_temp,dpl);
    1fd8:	8c e2       	ldi	r24, 0x2C	; 44
    1fda:	92 e0       	ldi	r25, 0x02	; 2
    1fdc:	be 01       	movw	r22, r28
    1fde:	0e 94 4f 0f 	call	0x1e9e	; 0x1e9e <display_write_display_lines>
			break;
    1fe2:	6c c0       	rjmp	.+216    	; 0x20bc <display_update+0x1b4>
		case DISPLAY_MENU_LV_VOLTAGE:
				display_make_display_line_lv_voltage(dpl,value1);
    1fe4:	c4 e6       	ldi	r28, 0x64	; 100
    1fe6:	d1 e0       	ldi	r29, 0x01	; 1
    1fe8:	ce 01       	movw	r24, r28
    1fea:	70 e0       	ldi	r23, 0x00	; 0
    1fec:	0e 94 e4 0d 	call	0x1bc8	; 0x1bc8 <display_make_display_line_lv_voltage>
				display_write_display_lines(display_line_lv_voltage,dpl);
    1ff0:	88 e1       	ldi	r24, 0x18	; 24
    1ff2:	92 e0       	ldi	r25, 0x02	; 2
    1ff4:	be 01       	movw	r22, r28
    1ff6:	0e 94 4f 0f 	call	0x1e9e	; 0x1e9e <display_write_display_lines>
			break;
    1ffa:	60 c0       	rjmp	.+192    	; 0x20bc <display_update+0x1b4>
		case DISPLAY_MENU_MOTOR_TEMP_REAR:
				display_make_display_line_motor_temp(dpl,value1,value2);
    1ffc:	c4 e6       	ldi	r28, 0x64	; 100
    1ffe:	d1 e0       	ldi	r29, 0x01	; 1
    2000:	ce 01       	movw	r24, r28
    2002:	70 e0       	ldi	r23, 0x00	; 0
    2004:	50 e0       	ldi	r21, 0x00	; 0
    2006:	0e 94 c8 0e 	call	0x1d90	; 0x1d90 <display_make_display_line_motor_temp>
				display_write_display_lines(display_line_motor_temp_rear,dpl);
    200a:	88 ec       	ldi	r24, 0xC8	; 200
    200c:	91 e0       	ldi	r25, 0x01	; 1
    200e:	be 01       	movw	r22, r28
    2010:	0e 94 4f 0f 	call	0x1e9e	; 0x1e9e <display_write_display_lines>
			break;
    2014:	53 c0       	rjmp	.+166    	; 0x20bc <display_update+0x1b4>
		case DISPLAY_MENU_MOTOR_TEMP_FRONT:
				display_make_display_line_motor_temp(dpl,value1,value2);
    2016:	c4 e6       	ldi	r28, 0x64	; 100
    2018:	d1 e0       	ldi	r29, 0x01	; 1
    201a:	ce 01       	movw	r24, r28
    201c:	70 e0       	ldi	r23, 0x00	; 0
    201e:	50 e0       	ldi	r21, 0x00	; 0
    2020:	0e 94 c8 0e 	call	0x1d90	; 0x1d90 <display_make_display_line_motor_temp>
				display_write_display_lines(display_line_motor_temp_front,dpl);
    2024:	8c ed       	ldi	r24, 0xDC	; 220
    2026:	91 e0       	ldi	r25, 0x01	; 1
    2028:	be 01       	movw	r22, r28
    202a:	0e 94 4f 0f 	call	0x1e9e	; 0x1e9e <display_write_display_lines>
			break;
    202e:	46 c0       	rjmp	.+140    	; 0x20bc <display_update+0x1b4>
		case DISPLAY_MENU_MOTOR_POWER_REAR:
				display_make_display_line_percent_bar(dpl,value1);
    2030:	c4 e6       	ldi	r28, 0x64	; 100
    2032:	d1 e0       	ldi	r29, 0x01	; 1
    2034:	ce 01       	movw	r24, r28
    2036:	70 e0       	ldi	r23, 0x00	; 0
    2038:	0e 94 28 0d 	call	0x1a50	; 0x1a50 <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_motor_power_rear,dpl);
    203c:	80 ef       	ldi	r24, 0xF0	; 240
    203e:	91 e0       	ldi	r25, 0x01	; 1
    2040:	be 01       	movw	r22, r28
    2042:	0e 94 4f 0f 	call	0x1e9e	; 0x1e9e <display_write_display_lines>
			break;	
    2046:	3a c0       	rjmp	.+116    	; 0x20bc <display_update+0x1b4>
		case DISPLAY_MENU_MOTOR_POWER_FRONT:
				display_make_display_line_percent_bar(dpl,value1);
    2048:	c4 e6       	ldi	r28, 0x64	; 100
    204a:	d1 e0       	ldi	r29, 0x01	; 1
    204c:	ce 01       	movw	r24, r28
    204e:	70 e0       	ldi	r23, 0x00	; 0
    2050:	0e 94 28 0d 	call	0x1a50	; 0x1a50 <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_motor_power_front,dpl);
    2054:	84 e0       	ldi	r24, 0x04	; 4
    2056:	92 e0       	ldi	r25, 0x02	; 2
    2058:	be 01       	movw	r22, r28
    205a:	0e 94 4f 0f 	call	0x1e9e	; 0x1e9e <display_write_display_lines>
			break;
    205e:	2e c0       	rjmp	.+92     	; 0x20bc <display_update+0x1b4>
		case DISPLAY_MENU_TRACTION_CONTROL:
				display_make_display_line_percent_bar(dpl,value1);
    2060:	c4 e6       	ldi	r28, 0x64	; 100
    2062:	d1 e0       	ldi	r29, 0x01	; 1
    2064:	ce 01       	movw	r24, r28
    2066:	70 e0       	ldi	r23, 0x00	; 0
    2068:	0e 94 28 0d 	call	0x1a50	; 0x1a50 <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_traction_control,dpl);
    206c:	84 eb       	ldi	r24, 0xB4	; 180
    206e:	91 e0       	ldi	r25, 0x01	; 1
    2070:	be 01       	movw	r22, r28
    2072:	0e 94 4f 0f 	call	0x1e9e	; 0x1e9e <display_write_display_lines>
			break;				
    2076:	22 c0       	rjmp	.+68     	; 0x20bc <display_update+0x1b4>
		case DISPLAY_MENU_TORQUE_VECTORING:
				display_make_display_line_percent_bar(dpl,value1);
    2078:	c4 e6       	ldi	r28, 0x64	; 100
    207a:	d1 e0       	ldi	r29, 0x01	; 1
    207c:	ce 01       	movw	r24, r28
    207e:	70 e0       	ldi	r23, 0x00	; 0
    2080:	0e 94 28 0d 	call	0x1a50	; 0x1a50 <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_torque_vectoring,dpl);		
    2084:	80 ea       	ldi	r24, 0xA0	; 160
    2086:	91 e0       	ldi	r25, 0x01	; 1
    2088:	be 01       	movw	r22, r28
    208a:	0e 94 4f 0f 	call	0x1e9e	; 0x1e9e <display_write_display_lines>
				break;
    208e:	16 c0       	rjmp	.+44     	; 0x20bc <display_update+0x1b4>
		case DISPLAY_MENU_BUTTON_TEST:
				display_make_display_line_button_test(dpl,value1);
    2090:	c4 e6       	ldi	r28, 0x64	; 100
    2092:	d1 e0       	ldi	r29, 0x01	; 1
    2094:	ce 01       	movw	r24, r28
    2096:	70 e0       	ldi	r23, 0x00	; 0
    2098:	0e 94 9d 0e 	call	0x1d3a	; 0x1d3a <display_make_display_line_button_test>
				display_write_display_lines(display_line_buttons_pressed,dpl);
    209c:	88 e7       	ldi	r24, 0x78	; 120
    209e:	91 e0       	ldi	r25, 0x01	; 1
    20a0:	be 01       	movw	r22, r28
    20a2:	0e 94 4f 0f 	call	0x1e9e	; 0x1e9e <display_write_display_lines>
			break;
    20a6:	0a c0       	rjmp	.+20     	; 0x20bc <display_update+0x1b4>
		case DISPLAY_MENU_TSAL:
				display_make_display_line_blank(dpl);
    20a8:	c4 e6       	ldi	r28, 0x64	; 100
    20aa:	d1 e0       	ldi	r29, 0x01	; 1
    20ac:	ce 01       	movw	r24, r28
    20ae:	0e 94 a3 0e 	call	0x1d46	; 0x1d46 <display_make_display_line_blank>
				display_write_display_lines(display_line_tsal,dpl);
    20b2:	80 e5       	ldi	r24, 0x50	; 80
    20b4:	91 e0       	ldi	r25, 0x01	; 1
    20b6:	be 01       	movw	r22, r28
    20b8:	0e 94 4f 0f 	call	0x1e9e	; 0x1e9e <display_write_display_lines>
			break;
		default:
			break;		
	}/* end switch */
}/* end display update */
    20bc:	df 91       	pop	r29
    20be:	cf 91       	pop	r28
    20c0:	08 95       	ret

000020c2 <display_init>:
		display_write_data(s2[i]);
	}	
}


void display_init(void){
    20c2:	ef 92       	push	r14
    20c4:	0f 93       	push	r16
		/* Clock phase is change on leading edge */
		/* parity is none */
		/* chip select toggle is no */
		/* clock rate index is 0 */
		/* clock rate is CPU clock, so 12MHz and 16Mhz withe new quarz */
	spi_init(SPI_MASTER|SPI_MSB_FIRST|SPI_DATA_MODE_3|SPI_CLKIO_BY_64);
    20c6:	8e e1       	ldi	r24, 0x1E	; 30
    20c8:	0e 94 2d 13 	call	0x265a	; 0x265a <spi_init>
	Spi_disable_it();	
    20cc:	8c b5       	in	r24, 0x2c	; 44
    20ce:	8f 77       	andi	r24, 0x7F	; 127
    20d0:	8c bd       	out	0x2c, r24	; 44
	Spi_select_master_mode();
    20d2:	8c b5       	in	r24, 0x2c	; 44
    20d4:	80 61       	ori	r24, 0x10	; 16
    20d6:	8c bd       	out	0x2c, r24	; 44

	/* Display selected Menu init */
	selected_menu=DISPLAY_MENU_HOME;
    20d8:	10 92 f3 03 	sts	0x03F3, r1
	
	
	/*toggle button init */
	SPI_START_DDR|=(1<<SPI_START_PIN);
    20dc:	20 9a       	sbi	0x04, 0	; 4
	SPI_START_PORT|=(1<<SPI_START_PIN);
    20de:	28 9a       	sbi	0x05, 0	; 5
	
	/* turn display on */
	display_write_instruction(INSTRUCTION_DISPLAY_ON);
    20e0:	8c e0       	ldi	r24, 0x0C	; 12
    20e2:	0e 94 43 0f 	call	0x1e86	; 0x1e86 <display_write_instruction>
	
	/* set brigthness to max*/
	display_write_instruction(INSTRUCTION_BRIGHTNESS_100);
    20e6:	88 e3       	ldi	r24, 0x38	; 56
    20e8:	0e 94 43 0f 	call	0x1e86	; 0x1e86 <display_write_instruction>

	/* set menu to home */
	display_update(DISPLAY_MENU_HOME,0,0,0,0,0);
    20ec:	80 e0       	ldi	r24, 0x00	; 0
    20ee:	60 e0       	ldi	r22, 0x00	; 0
    20f0:	40 e0       	ldi	r20, 0x00	; 0
    20f2:	20 e0       	ldi	r18, 0x00	; 0
    20f4:	00 e0       	ldi	r16, 0x00	; 0
    20f6:	ee 24       	eor	r14, r14
    20f8:	0e 94 84 0f 	call	0x1f08	; 0x1f08 <display_update>
	
	
}
    20fc:	0f 91       	pop	r16
    20fe:	ef 90       	pop	r14
    2100:	08 95       	ret

00002102 <display_set_display_string>:
			break;		
	}/* end switch */
}/* end display update */

void display_set_display_string(display_string_t s){
	memcpy(s,display_string,20);
    2102:	e8 2f       	mov	r30, r24
    2104:	f9 2f       	mov	r31, r25
    2106:	a1 eb       	ldi	r26, 0xB1	; 177
    2108:	b3 e0       	ldi	r27, 0x03	; 3
    210a:	84 e1       	ldi	r24, 0x14	; 20
    210c:	0d 90       	ld	r0, X+
    210e:	01 92       	st	Z+, r0
    2110:	81 50       	subi	r24, 0x01	; 1
    2112:	e1 f7       	brne	.-8      	; 0x210c <display_set_display_string+0xa>
}/* end display_set_display_string*/
    2114:	08 95       	ret

00002116 <display_up>:
	display_line_t blank={' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,blank,20);
}

void display_up( void )
{
    2116:	ef 92       	push	r14
    2118:	0f 93       	push	r16
	selected_menu++;
    211a:	80 91 f3 03 	lds	r24, 0x03F3
    211e:	8f 5f       	subi	r24, 0xFF	; 255
	selected_menu%=(DISPLAY_MENU_NUMBER);
    2120:	6b e0       	ldi	r22, 0x0B	; 11
    2122:	0e 94 12 15 	call	0x2a24	; 0x2a24 <__udivmodqi4>
    2126:	89 2f       	mov	r24, r25
    2128:	90 93 f3 03 	sts	0x03F3, r25
	display_update(selected_menu,0,0,0,0,0);
    212c:	60 e0       	ldi	r22, 0x00	; 0
    212e:	40 e0       	ldi	r20, 0x00	; 0
    2130:	20 e0       	ldi	r18, 0x00	; 0
    2132:	00 e0       	ldi	r16, 0x00	; 0
    2134:	ee 24       	eor	r14, r14
    2136:	0e 94 84 0f 	call	0x1f08	; 0x1f08 <display_update>

}
    213a:	0f 91       	pop	r16
    213c:	ef 90       	pop	r14
    213e:	08 95       	ret

00002140 <display_down>:

void display_down( void )
{
    2140:	ef 92       	push	r14
    2142:	0f 93       	push	r16
	selected_menu--;
    2144:	80 91 f3 03 	lds	r24, 0x03F3
    2148:	81 50       	subi	r24, 0x01	; 1
    214a:	80 93 f3 03 	sts	0x03F3, r24
	if(selected_menu==0||selected_menu>DISPLAY_MENU_NUMBER){
    214e:	98 2f       	mov	r25, r24
    2150:	91 50       	subi	r25, 0x01	; 1
    2152:	9b 30       	cpi	r25, 0x0B	; 11
    2154:	58 f0       	brcs	.+22     	; 0x216c <display_down+0x2c>
		display_update(selected_menu,0,0,0,0,0);
    2156:	60 e0       	ldi	r22, 0x00	; 0
    2158:	40 e0       	ldi	r20, 0x00	; 0
    215a:	20 e0       	ldi	r18, 0x00	; 0
    215c:	00 e0       	ldi	r16, 0x00	; 0
    215e:	ee 24       	eor	r14, r14
    2160:	0e 94 84 0f 	call	0x1f08	; 0x1f08 <display_update>
		selected_menu=DISPLAY_MENU_NUMBER;
    2164:	8b e0       	ldi	r24, 0x0B	; 11
    2166:	80 93 f3 03 	sts	0x03F3, r24
		return;
    216a:	07 c0       	rjmp	.+14     	; 0x217a <display_down+0x3a>
	}
	display_update(selected_menu,0,0,0,0,0);
    216c:	60 e0       	ldi	r22, 0x00	; 0
    216e:	40 e0       	ldi	r20, 0x00	; 0
    2170:	20 e0       	ldi	r18, 0x00	; 0
    2172:	00 e0       	ldi	r16, 0x00	; 0
    2174:	ee 24       	eor	r14, r14
    2176:	0e 94 84 0f 	call	0x1f08	; 0x1f08 <display_update>

}
    217a:	0f 91       	pop	r16
    217c:	ef 90       	pop	r14
    217e:	08 95       	ret

00002180 <InitError>:
#include "../includes/compiler.h"

static U8* errorCode;

void InitError(U8* errorCodeTx){
	errorCode=errorCodeTx;
    2180:	90 93 5d 03 	sts	0x035D, r25
    2184:	80 93 5c 03 	sts	0x035C, r24
	CheckWDT();
    2188:	0e 94 08 15 	call	0x2a10	; 0x2a10 <CheckWDT>
}
    218c:	08 95       	ret

0000218e <AddError>:

void AddError(ERROR_Code er){
	(*errorCode)|=er;
    218e:	e0 91 5c 03 	lds	r30, 0x035C
    2192:	f0 91 5d 03 	lds	r31, 0x035D
    2196:	90 81       	ld	r25, Z
    2198:	89 2b       	or	r24, r25
    219a:	80 83       	st	Z, r24
}
    219c:	08 95       	ret

0000219e <ClearErrors>:

void ClearErrors(void){
	(*errorCode)=0;
    219e:	e0 91 5c 03 	lds	r30, 0x035C
    21a2:	f0 91 5d 03 	lds	r31, 0x035D
    21a6:	10 82       	st	Z, r1
    21a8:	08 95       	ret

000021aa <EventInit>:

EVENT_Handle event_queue[EVENT_QUEUE_SIZE];
U8 event_queue_head, event_queue_tail;

void EventInit(void){
	event_queue_head=0;
    21aa:	10 92 72 04 	sts	0x0472, r1
	event_queue_tail=0;
    21ae:	10 92 73 04 	sts	0x0473, r1
}
    21b2:	08 95       	ret

000021b4 <EventAddEvent>:

void EventAddEvent(EVENT_Handle event){
    21b4:	cf 93       	push	r28
    21b6:	df 93       	push	r29
    21b8:	e8 2f       	mov	r30, r24
	if((event_queue_head+1)%EVENT_QUEUE_SIZE!=event_queue_tail){
    21ba:	c0 91 72 04 	lds	r28, 0x0472
    21be:	d0 e0       	ldi	r29, 0x00	; 0
    21c0:	ce 01       	movw	r24, r28
    21c2:	01 96       	adiw	r24, 0x01	; 1
    21c4:	60 e1       	ldi	r22, 0x10	; 16
    21c6:	70 e0       	ldi	r23, 0x00	; 0
    21c8:	0e 94 1e 15 	call	0x2a3c	; 0x2a3c <__divmodhi4>
    21cc:	40 91 73 04 	lds	r20, 0x0473
    21d0:	50 e0       	ldi	r21, 0x00	; 0
    21d2:	84 17       	cp	r24, r20
    21d4:	95 07       	cpc	r25, r21
    21d6:	31 f0       	breq	.+12     	; 0x21e4 <EventAddEvent+0x30>
		event_queue[event_queue_head]=event;
    21d8:	ce 59       	subi	r28, 0x9E	; 158
    21da:	db 4f       	sbci	r29, 0xFB	; 251
    21dc:	e8 83       	st	Y, r30
		event_queue_head=(event_queue_head+1)%EVENT_QUEUE_SIZE;
    21de:	80 93 72 04 	sts	0x0472, r24
    21e2:	03 c0       	rjmp	.+6      	; 0x21ea <EventAddEvent+0x36>
	}else{
		AddError(ERROR_EVENTQUEUE_FULL);
    21e4:	88 e0       	ldi	r24, 0x08	; 8
    21e6:	0e 94 c7 10 	call	0x218e	; 0x218e <AddError>
	}
}
    21ea:	df 91       	pop	r29
    21ec:	cf 91       	pop	r28
    21ee:	08 95       	ret

000021f0 <EventGetNextEvent>:

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
	if(event_queue_head!=event_queue_tail){
    21f0:	80 91 73 04 	lds	r24, 0x0473
    21f4:	90 91 72 04 	lds	r25, 0x0472
    21f8:	98 17       	cp	r25, r24
    21fa:	31 f0       	breq	.+12     	; 0x2208 <EventGetNextEvent+0x18>
		e=event_queue[event_queue_tail];
    21fc:	e2 e6       	ldi	r30, 0x62	; 98
    21fe:	f4 e0       	ldi	r31, 0x04	; 4
    2200:	e8 0f       	add	r30, r24
    2202:	f1 1d       	adc	r31, r1
    2204:	80 81       	ld	r24, Z
    2206:	08 95       	ret
		AddError(ERROR_EVENTQUEUE_FULL);
	}
}

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
    2208:	8a e0       	ldi	r24, 0x0A	; 10
	if(event_queue_head!=event_queue_tail){
		e=event_queue[event_queue_tail];
	}
	return e;
}
    220a:	08 95       	ret

0000220c <Dashboard>:


void Dashboard(void){
    220c:	ef 92       	push	r14
    220e:	0f 93       	push	r16
    2210:	cf 93       	push	r28
    2212:	df 93       	push	r29
	
	switch(event_queue[event_queue_tail]){
    2214:	80 91 73 04 	lds	r24, 0x0473
    2218:	e2 e6       	ldi	r30, 0x62	; 98
    221a:	f4 e0       	ldi	r31, 0x04	; 4
    221c:	e8 0f       	add	r30, r24
    221e:	f1 1d       	adc	r31, r1
    2220:	80 81       	ld	r24, Z
    2222:	86 30       	cpi	r24, 0x06	; 6
    2224:	09 f4       	brne	.+2      	; 0x2228 <Dashboard+0x1c>
    2226:	46 c0       	rjmp	.+140    	; 0x22b4 <Dashboard+0xa8>
    2228:	87 30       	cpi	r24, 0x07	; 7
    222a:	40 f4       	brcc	.+16     	; 0x223c <Dashboard+0x30>
    222c:	81 30       	cpi	r24, 0x01	; 1
    222e:	79 f1       	breq	.+94     	; 0x228e <Dashboard+0x82>
    2230:	81 30       	cpi	r24, 0x01	; 1
    2232:	70 f0       	brcs	.+28     	; 0x2250 <Dashboard+0x44>
    2234:	84 30       	cpi	r24, 0x04	; 4
    2236:	09 f0       	breq	.+2      	; 0x223a <Dashboard+0x2e>
    2238:	76 c0       	rjmp	.+236    	; 0x2326 <Dashboard+0x11a>
    223a:	22 c0       	rjmp	.+68     	; 0x2280 <Dashboard+0x74>
    223c:	88 30       	cpi	r24, 0x08	; 8
    223e:	09 f4       	brne	.+2      	; 0x2242 <Dashboard+0x36>
    2240:	61 c0       	rjmp	.+194    	; 0x2304 <Dashboard+0xf8>
    2242:	88 30       	cpi	r24, 0x08	; 8
    2244:	08 f4       	brcc	.+2      	; 0x2248 <Dashboard+0x3c>
    2246:	5b c0       	rjmp	.+182    	; 0x22fe <Dashboard+0xf2>
    2248:	89 30       	cpi	r24, 0x09	; 9
    224a:	09 f0       	breq	.+2      	; 0x224e <Dashboard+0x42>
    224c:	6c c0       	rjmp	.+216    	; 0x2326 <Dashboard+0x11a>
    224e:	5d c0       	rjmp	.+186    	; 0x230a <Dashboard+0xfe>
		case EVENT_INIT:
			/* make structs for can  */
			/* Tx Structs */
			/* Tx Frame 1 */
			CANGetStruct(&dashboard_10_tx,dashboard_10_data.dataBuf,CAN_TX_10_ID,CAN_TX_10_LEN);
    2250:	8e e5       	ldi	r24, 0x5E	; 94
    2252:	93 e0       	ldi	r25, 0x03	; 3
    2254:	6e e6       	ldi	r22, 0x6E	; 110
    2256:	73 e0       	ldi	r23, 0x03	; 3
    2258:	42 e0       	ldi	r20, 0x02	; 2
    225a:	55 e0       	ldi	r21, 0x05	; 5
    225c:	28 e0       	ldi	r18, 0x08	; 8
    225e:	0e 94 74 02 	call	0x4e8	; 0x4e8 <CANGetStruct>
			/* Rx Structs*/
			/* Rx Frame*/
			CANGetStruct(&dashboard_rx,dashboard_rx_general_data.dataBuf,CAN_RX_ID,CAN_RX_ID);
    2262:	c6 e7       	ldi	r28, 0x76	; 118
    2264:	d3 e0       	ldi	r29, 0x03	; 3
    2266:	ce 01       	movw	r24, r28
    2268:	66 e8       	ldi	r22, 0x86	; 134
    226a:	73 e0       	ldi	r23, 0x03	; 3
    226c:	41 e0       	ldi	r20, 0x01	; 1
    226e:	55 e0       	ldi	r21, 0x05	; 5
    2270:	21 e0       	ldi	r18, 0x01	; 1
    2272:	0e 94 74 02 	call	0x4e8	; 0x4e8 <CANGetStruct>
			
			sei(); /* enable interrupts*/
    2276:	78 94       	sei
			/* start Rx */
			/* Frame 1 */
			CANStartRx(&dashboard_rx);
    2278:	ce 01       	movw	r24, r28
    227a:	0e 94 85 02 	call	0x50a	; 0x50a <CANStartRx>
			
			return;
    227e:	53 c0       	rjmp	.+166    	; 0x2326 <Dashboard+0x11a>

	
						
	
			//Led Update 
			led_state_set(led_state);
    2280:	80 91 99 03 	lds	r24, 0x0399
    2284:	90 91 9a 03 	lds	r25, 0x039A
    2288:	0e 94 8e 12 	call	0x251c	; 0x251c <led_state_set>
			uint8_t i=0;
			


			
		return;
    228c:	4c c0       	rjmp	.+152    	; 0x2326 <Dashboard+0x11a>
		break;
		case EVENT_50HZ:
			/* Multiplex */
			#if HAS_BUTTONS
				button_multiplex_cycle();				
    228e:	0e 94 79 01 	call	0x2f2	; 0x2f2 <button_multiplex_cycle>
			#endif	

			
			dashboard_10_data.dataStruct.REQUEST_ID=selected_menu;
    2292:	80 91 f3 03 	lds	r24, 0x03F3
    2296:	80 93 6e 03 	sts	0x036E, r24
			
			
			dashboard_10_data.dataStruct.KEYS_1=button_key1;
    229a:	80 91 59 03 	lds	r24, 0x0359
    229e:	80 93 6f 03 	sts	0x036F, r24

			dashboard_10_data.dataStruct.KEYS_2=button_key2;
    22a2:	80 91 58 03 	lds	r24, 0x0358
    22a6:	80 93 70 03 	sts	0x0370, r24

			
			// Send tx Frame
			CANAddSendData(&dashboard_10_tx);
    22aa:	8e e5       	ldi	r24, 0x5E	; 94
    22ac:	93 e0       	ldi	r25, 0x03	; 3
    22ae:	0e 94 d8 02 	call	0x5b0	; 0x5b0 <CANAddSendData>
			
			
		return;
    22b2:	39 c0       	rjmp	.+114    	; 0x2326 <Dashboard+0x11a>
		break;
		case EVENT_4HZ:
	
		if(buzz_cycles!=0){
    22b4:	80 91 5a 03 	lds	r24, 0x035A
    22b8:	88 23       	and	r24, r24
    22ba:	f1 f0       	breq	.+60     	; 0x22f8 <Dashboard+0xec>
			if(buzzer_count<=2){
    22bc:	80 91 5b 03 	lds	r24, 0x035B
    22c0:	83 30       	cpi	r24, 0x03	; 3
    22c2:	40 f4       	brcc	.+16     	; 0x22d4 <Dashboard+0xc8>
				buzzer_off();
    22c4:	0e 94 0a 02 	call	0x414	; 0x414 <buzzer_off>
				buzzer_count--;
    22c8:	80 91 5b 03 	lds	r24, 0x035B
    22cc:	81 50       	subi	r24, 0x01	; 1
    22ce:	80 93 5b 03 	sts	0x035B, r24
    22d2:	03 c0       	rjmp	.+6      	; 0x22da <Dashboard+0xce>
			}else{
				buzzer_count--;
    22d4:	81 50       	subi	r24, 0x01	; 1
    22d6:	80 93 5b 03 	sts	0x035B, r24
			}
			if(buzzer_count==0){
    22da:	80 91 5b 03 	lds	r24, 0x035B
    22de:	88 23       	and	r24, r24
    22e0:	11 f5       	brne	.+68     	; 0x2326 <Dashboard+0x11a>
				buzzer_count=4;
    22e2:	84 e0       	ldi	r24, 0x04	; 4
    22e4:	80 93 5b 03 	sts	0x035B, r24
				buzzer_on();
    22e8:	0e 94 08 02 	call	0x410	; 0x410 <buzzer_on>
				buzz_cycles--;
    22ec:	80 91 5a 03 	lds	r24, 0x035A
    22f0:	81 50       	subi	r24, 0x01	; 1
    22f2:	80 93 5a 03 	sts	0x035A, r24
    22f6:	17 c0       	rjmp	.+46     	; 0x2326 <Dashboard+0x11a>
			}
		}else{
			buzzer_off();
    22f8:	0e 94 0a 02 	call	0x414	; 0x414 <buzzer_off>
    22fc:	14 c0       	rjmp	.+40     	; 0x2326 <Dashboard+0x11a>
				
		return;
		break;
		case EVENT_CANERROR:
			/* Catch Can Errors*/
			CANAbortCMD();
    22fe:	0e 94 28 03 	call	0x650	; 0x650 <CANAbortCMD>
		return;
    2302:	11 c0       	rjmp	.+34     	; 0x2326 <Dashboard+0x11a>
		break;
		case EVENT_CANTX:
			CANSendNext();
    2304:	0e 94 09 03 	call	0x612	; 0x612 <CANSendNext>
		break;
    2308:	0e c0       	rjmp	.+28     	; 0x2326 <Dashboard+0x11a>
		case EVENT_CANRX:
			// ToDo use RX to build display
			CANGetData(&dashboard_rx);
    230a:	86 e7       	ldi	r24, 0x76	; 118
    230c:	93 e0       	ldi	r25, 0x03	; 3
    230e:	0e 94 93 02 	call	0x526	; 0x526 <CANGetData>
				display_update(DISPLAY_MENU_ERROR,ERROR_BAD_REQUEST_ID,0,0,0,0);
			}*/
			uint8_t id=dashboard_rx_general_data.dataStruct.REQUEST_ID;
			
			if(id=0xFF){
				buzzer_buzz_ready_to_drive();
    2312:	0e 94 0c 02 	call	0x418	; 0x418 <buzzer_buzz_ready_to_drive>
				display_update(DISPLAY_MENU_TSAL,0,0,0,0,0);
    2316:	8e e0       	ldi	r24, 0x0E	; 14
    2318:	60 e0       	ldi	r22, 0x00	; 0
    231a:	40 e0       	ldi	r20, 0x00	; 0
    231c:	20 e0       	ldi	r18, 0x00	; 0
    231e:	00 e0       	ldi	r16, 0x00	; 0
    2320:	ee 24       	eor	r14, r14
    2322:	0e 94 84 0f 	call	0x1f08	; 0x1f08 <display_update>
		return;
		break;
		default:
		break;
	}
}
    2326:	df 91       	pop	r29
    2328:	cf 91       	pop	r28
    232a:	0f 91       	pop	r16
    232c:	ef 90       	pop	r14
    232e:	08 95       	ret

00002330 <EventHandleEvent>:


void EventHandleEvent(void){
	if(event_queue_head!=event_queue_tail){
    2330:	90 91 72 04 	lds	r25, 0x0472
    2334:	80 91 73 04 	lds	r24, 0x0473
    2338:	98 17       	cp	r25, r24
    233a:	61 f0       	breq	.+24     	; 0x2354 <EventHandleEvent+0x24>
		Dashboard();		
    233c:	0e 94 06 11 	call	0x220c	; 0x220c <Dashboard>
		event_queue_tail=(event_queue_tail+1)%EVENT_QUEUE_SIZE;
    2340:	80 91 73 04 	lds	r24, 0x0473
    2344:	90 e0       	ldi	r25, 0x00	; 0
    2346:	01 96       	adiw	r24, 0x01	; 1
    2348:	60 e1       	ldi	r22, 0x10	; 16
    234a:	70 e0       	ldi	r23, 0x00	; 0
    234c:	0e 94 1e 15 	call	0x2a3c	; 0x2a3c <__divmodhi4>
    2350:	80 93 73 04 	sts	0x0473, r24
    2354:	08 95       	ret

00002356 <led_set>:
	led_state_set(led_state);
	
}

void led_set(uint8_t led_id){	
	if(led_id>11) return; /* illegal id */
    2356:	8c 30       	cpi	r24, 0x0C	; 12
    2358:	70 f5       	brcc	.+92     	; 0x23b6 <led_set+0x60>
	
	switch(led_id){
    235a:	84 30       	cpi	r24, 0x04	; 4
    235c:	39 f1       	breq	.+78     	; 0x23ac <led_set+0x56>
    235e:	85 30       	cpi	r24, 0x05	; 5
    2360:	48 f4       	brcc	.+18     	; 0x2374 <led_set+0x1e>
    2362:	81 30       	cpi	r24, 0x01	; 1
    2364:	f9 f0       	breq	.+62     	; 0x23a4 <led_set+0x4e>
    2366:	81 30       	cpi	r24, 0x01	; 1
    2368:	98 f0       	brcs	.+38     	; 0x2390 <led_set+0x3a>
    236a:	82 30       	cpi	r24, 0x02	; 2
    236c:	e9 f0       	breq	.+58     	; 0x23a8 <led_set+0x52>
    236e:	83 30       	cpi	r24, 0x03	; 3
    2370:	11 f5       	brne	.+68     	; 0x23b6 <led_set+0x60>
    2372:	1e c0       	rjmp	.+60     	; 0x23b0 <led_set+0x5a>
    2374:	88 30       	cpi	r24, 0x08	; 8
    2376:	91 f0       	breq	.+36     	; 0x239c <led_set+0x46>
    2378:	89 30       	cpi	r24, 0x09	; 9
    237a:	28 f4       	brcc	.+10     	; 0x2386 <led_set+0x30>
    237c:	85 30       	cpi	r24, 0x05	; 5
    237e:	51 f0       	breq	.+20     	; 0x2394 <led_set+0x3e>
    2380:	87 30       	cpi	r24, 0x07	; 7
    2382:	c9 f4       	brne	.+50     	; 0x23b6 <led_set+0x60>
    2384:	09 c0       	rjmp	.+18     	; 0x2398 <led_set+0x42>
    2386:	89 30       	cpi	r24, 0x09	; 9
    2388:	59 f0       	breq	.+22     	; 0x23a0 <led_set+0x4a>
    238a:	8a 30       	cpi	r24, 0x0A	; 10
    238c:	a1 f4       	brne	.+40     	; 0x23b6 <led_set+0x60>
    238e:	12 c0       	rjmp	.+36     	; 0x23b4 <led_set+0x5e>
		case LED_ID_AMS:
				PORTC|=(0x01)<<LED_PIN_AMS;	/* turn on led */
    2390:	41 9a       	sbi	0x08, 1	; 8
			break;
    2392:	08 95       	ret
		case LED_ID_TV:
				PORTA|=(0x01)<<LED_PIN_TV;/* turn on led */
    2394:	11 9a       	sbi	0x02, 1	; 2
			break;
    2396:	08 95       	ret
		case LED_ID_RECUP:
				PORTA|=(0x01)<<LED_PIN_RECUP;/* turn on led */
    2398:	13 9a       	sbi	0x02, 3	; 2
			break;
    239a:	08 95       	ret
		case LED_ID_KOBI:
				PORTA|=(0x01)<<LED_PIN_KOBI;/* turn on led */
    239c:	14 9a       	sbi	0x02, 4	; 2
				break;
    239e:	08 95       	ret
		case LED_ID_AD:
				PORTA|=(0x01)<<LED_PIN_AD;/* turn on led */
    23a0:	12 9a       	sbi	0x02, 2	; 2
				break;
    23a2:	08 95       	ret
		case LED_ID_LV_LOW:
				PORTG|=(0x01)<<LED_PIN_LV_LOW;/* turn on led */
    23a4:	a4 9a       	sbi	0x14, 4	; 20
				break;
    23a6:	08 95       	ret
		case LED_ID_IMD:
				PORTC|=(0x01)<<LED_PIN_IMD;/* turn on led */
    23a8:	40 9a       	sbi	0x08, 0	; 8
				break;
    23aa:	08 95       	ret
		case LED_ID_BRAKE:
				PORTG|=(0x01)<<LED_PIN_BRAKE;/* turn on led */
    23ac:	a1 9a       	sbi	0x14, 1	; 20
				break;
    23ae:	08 95       	ret
		case LED_ID_OK:
				PORTG|=(0x01)<<LED_PIN_OK;/* turn on led */
    23b0:	a0 9a       	sbi	0x14, 0	; 20
				break;
    23b2:	08 95       	ret
		case LED_ID_START:
				PORTD|=(0x01)<<LED_PIN_START;/* turn on led */
    23b4:	5f 9a       	sbi	0x0b, 7	; 11
    23b6:	08 95       	ret

000023b8 <led_clear>:
				
				
}

void led_clear(uint8_t led_id){
	if(led_id>11) return; /* illegal id */
    23b8:	8c 30       	cpi	r24, 0x0C	; 12
    23ba:	90 f5       	brcc	.+100    	; 0x2420 <led_clear+0x68>
	
	switch(led_id){
    23bc:	84 30       	cpi	r24, 0x04	; 4
    23be:	49 f1       	breq	.+82     	; 0x2412 <led_clear+0x5a>
    23c0:	85 30       	cpi	r24, 0x05	; 5
    23c2:	48 f4       	brcc	.+18     	; 0x23d6 <led_clear+0x1e>
    23c4:	81 30       	cpi	r24, 0x01	; 1
    23c6:	f9 f0       	breq	.+62     	; 0x2406 <led_clear+0x4e>
    23c8:	81 30       	cpi	r24, 0x01	; 1
    23ca:	98 f0       	brcs	.+38     	; 0x23f2 <led_clear+0x3a>
    23cc:	82 30       	cpi	r24, 0x02	; 2
    23ce:	f9 f0       	breq	.+62     	; 0x240e <led_clear+0x56>
    23d0:	83 30       	cpi	r24, 0x03	; 3
    23d2:	31 f5       	brne	.+76     	; 0x2420 <led_clear+0x68>
    23d4:	22 c0       	rjmp	.+68     	; 0x241a <led_clear+0x62>
    23d6:	88 30       	cpi	r24, 0x08	; 8
    23d8:	91 f0       	breq	.+36     	; 0x23fe <led_clear+0x46>
    23da:	89 30       	cpi	r24, 0x09	; 9
    23dc:	28 f4       	brcc	.+10     	; 0x23e8 <led_clear+0x30>
    23de:	85 30       	cpi	r24, 0x05	; 5
    23e0:	51 f0       	breq	.+20     	; 0x23f6 <led_clear+0x3e>
    23e2:	87 30       	cpi	r24, 0x07	; 7
    23e4:	e9 f4       	brne	.+58     	; 0x2420 <led_clear+0x68>
    23e6:	09 c0       	rjmp	.+18     	; 0x23fa <led_clear+0x42>
    23e8:	89 30       	cpi	r24, 0x09	; 9
    23ea:	59 f0       	breq	.+22     	; 0x2402 <led_clear+0x4a>
    23ec:	8a 30       	cpi	r24, 0x0A	; 10
    23ee:	c1 f4       	brne	.+48     	; 0x2420 <led_clear+0x68>
    23f0:	16 c0       	rjmp	.+44     	; 0x241e <led_clear+0x66>
		case LED_ID_AMS:
				PORTC&=~(1<<LED_PIN_AMS);	/* turn off led */
    23f2:	41 98       	cbi	0x08, 1	; 8
				break;
    23f4:	08 95       	ret
		case LED_ID_TV:
				PORTA&=~(1<<LED_PIN_TV);/* turn off led */
    23f6:	11 98       	cbi	0x02, 1	; 2
				break;
    23f8:	08 95       	ret
		case LED_ID_RECUP:
				PORTA&=~(1<<LED_PIN_RECUP);/* turn off led */
    23fa:	13 98       	cbi	0x02, 3	; 2
				break;
    23fc:	08 95       	ret
		case LED_ID_KOBI:
				PORTA&=~(1<<LED_PIN_KOBI);/* turn off led */
    23fe:	14 98       	cbi	0x02, 4	; 2
				break;
    2400:	08 95       	ret
		case LED_ID_AD:
				PORTA&=~(1<<LED_PIN_AD);/* turn off led */
    2402:	12 98       	cbi	0x02, 2	; 2
				break;
    2404:	08 95       	ret
		case LED_ID_LV_LOW:
				PORTG&=~(0x01)<<LED_PIN_LV_LOW;/* turn off led */
    2406:	84 b3       	in	r24, 0x14	; 20
    2408:	80 7e       	andi	r24, 0xE0	; 224
    240a:	84 bb       	out	0x14, r24	; 20
				break;
    240c:	08 95       	ret
		case LED_ID_IMD:
				PORTC&=~(1<<LED_PIN_IMD);/* turn off led */
    240e:	40 98       	cbi	0x08, 0	; 8
				break;
    2410:	08 95       	ret
		case LED_ID_BRAKE:
				PORTG&=~(0x01)<<LED_PIN_BRAKE;/* turn off led */
    2412:	84 b3       	in	r24, 0x14	; 20
    2414:	8c 7f       	andi	r24, 0xFC	; 252
    2416:	84 bb       	out	0x14, r24	; 20
				break;
    2418:	08 95       	ret
		case LED_ID_OK:
				PORTG&=~(1<<LED_PIN_OK);/* turn off led */
    241a:	a0 98       	cbi	0x14, 0	; 20
				break;
    241c:	08 95       	ret
		case LED_ID_START:
				PORTD&=~(1<<LED_PIN_START);/* turn off led */
    241e:	5f 98       	cbi	0x0b, 7	; 11
    2420:	08 95       	ret

00002422 <led_is_set>:
				break;
	}			
}				
			
uint8_t led_is_set(uint8_t led_id){
	if(led_id>11) return; /* illegal id */
    2422:	8c 30       	cpi	r24, 0x0C	; 12
    2424:	08 f0       	brcs	.+2      	; 0x2428 <led_is_set+0x6>
    2426:	6a c0       	rjmp	.+212    	; 0x24fc <led_is_set+0xda>
	
	switch(led_id){
    2428:	84 30       	cpi	r24, 0x04	; 4
    242a:	09 f4       	brne	.+2      	; 0x242e <led_is_set+0xc>
    242c:	54 c0       	rjmp	.+168    	; 0x24d6 <led_is_set+0xb4>
    242e:	85 30       	cpi	r24, 0x05	; 5
    2430:	60 f4       	brcc	.+24     	; 0x244a <led_is_set+0x28>
    2432:	81 30       	cpi	r24, 0x01	; 1
    2434:	09 f4       	brne	.+2      	; 0x2438 <led_is_set+0x16>
    2436:	41 c0       	rjmp	.+130    	; 0x24ba <led_is_set+0x98>
    2438:	81 30       	cpi	r24, 0x01	; 1
    243a:	b8 f0       	brcs	.+46     	; 0x246a <led_is_set+0x48>
    243c:	82 30       	cpi	r24, 0x02	; 2
    243e:	09 f4       	brne	.+2      	; 0x2442 <led_is_set+0x20>
    2440:	44 c0       	rjmp	.+136    	; 0x24ca <led_is_set+0xa8>
    2442:	83 30       	cpi	r24, 0x03	; 3
    2444:	09 f0       	breq	.+2      	; 0x2448 <led_is_set+0x26>
    2446:	59 c0       	rjmp	.+178    	; 0x24fa <led_is_set+0xd8>
    2448:	4d c0       	rjmp	.+154    	; 0x24e4 <led_is_set+0xc2>
    244a:	88 30       	cpi	r24, 0x08	; 8
    244c:	31 f1       	breq	.+76     	; 0x249a <led_is_set+0x78>
    244e:	89 30       	cpi	r24, 0x09	; 9
    2450:	30 f4       	brcc	.+12     	; 0x245e <led_is_set+0x3c>
    2452:	85 30       	cpi	r24, 0x05	; 5
    2454:	91 f0       	breq	.+36     	; 0x247a <led_is_set+0x58>
    2456:	87 30       	cpi	r24, 0x07	; 7
    2458:	09 f0       	breq	.+2      	; 0x245c <led_is_set+0x3a>
    245a:	4f c0       	rjmp	.+158    	; 0x24fa <led_is_set+0xd8>
    245c:	15 c0       	rjmp	.+42     	; 0x2488 <led_is_set+0x66>
    245e:	89 30       	cpi	r24, 0x09	; 9
    2460:	21 f1       	breq	.+72     	; 0x24aa <led_is_set+0x88>
    2462:	8a 30       	cpi	r24, 0x0A	; 10
    2464:	09 f0       	breq	.+2      	; 0x2468 <led_is_set+0x46>
    2466:	49 c0       	rjmp	.+146    	; 0x24fa <led_is_set+0xd8>
    2468:	43 c0       	rjmp	.+134    	; 0x24f0 <led_is_set+0xce>
		case LED_ID_AMS:
			return 0x01==(PORTC>>LED_PIN_AMS);	
    246a:	98 b1       	in	r25, 0x08	; 8
    246c:	96 95       	lsr	r25
    246e:	81 e0       	ldi	r24, 0x01	; 1
    2470:	91 30       	cpi	r25, 0x01	; 1
    2472:	09 f4       	brne	.+2      	; 0x2476 <led_is_set+0x54>
    2474:	43 c0       	rjmp	.+134    	; 0x24fc <led_is_set+0xda>
    2476:	80 e0       	ldi	r24, 0x00	; 0
    2478:	08 95       	ret
			break;
		case LED_ID_TV:
			return 0x01==(PORTA>>LED_PIN_TV);
    247a:	92 b1       	in	r25, 0x02	; 2
    247c:	96 95       	lsr	r25
    247e:	81 e0       	ldi	r24, 0x01	; 1
    2480:	91 30       	cpi	r25, 0x01	; 1
    2482:	e1 f1       	breq	.+120    	; 0x24fc <led_is_set+0xda>
    2484:	80 e0       	ldi	r24, 0x00	; 0
    2486:	08 95       	ret
			break;
		case LED_ID_RECUP:
			return 0x01==(PORTA>>LED_PIN_RECUP);
    2488:	92 b1       	in	r25, 0x02	; 2
    248a:	96 95       	lsr	r25
    248c:	96 95       	lsr	r25
    248e:	96 95       	lsr	r25
    2490:	81 e0       	ldi	r24, 0x01	; 1
    2492:	91 30       	cpi	r25, 0x01	; 1
    2494:	99 f1       	breq	.+102    	; 0x24fc <led_is_set+0xda>
    2496:	80 e0       	ldi	r24, 0x00	; 0
    2498:	08 95       	ret
			break;
		case LED_ID_KOBI:
			return 0x01==(PORTA>>LED_PIN_KOBI);
    249a:	92 b1       	in	r25, 0x02	; 2
    249c:	92 95       	swap	r25
    249e:	9f 70       	andi	r25, 0x0F	; 15
    24a0:	81 e0       	ldi	r24, 0x01	; 1
    24a2:	91 30       	cpi	r25, 0x01	; 1
    24a4:	59 f1       	breq	.+86     	; 0x24fc <led_is_set+0xda>
    24a6:	80 e0       	ldi	r24, 0x00	; 0
    24a8:	08 95       	ret
			break;
		case LED_ID_AD:
			return 0x01==(PORTA>>LED_PIN_AD);
    24aa:	92 b1       	in	r25, 0x02	; 2
    24ac:	96 95       	lsr	r25
    24ae:	96 95       	lsr	r25
    24b0:	81 e0       	ldi	r24, 0x01	; 1
    24b2:	91 30       	cpi	r25, 0x01	; 1
    24b4:	19 f1       	breq	.+70     	; 0x24fc <led_is_set+0xda>
    24b6:	80 e0       	ldi	r24, 0x00	; 0
    24b8:	08 95       	ret
			break;
		case LED_ID_LV_LOW:
			return 0x01==(PORTG>>LED_PIN_LV_LOW);
    24ba:	94 b3       	in	r25, 0x14	; 20
    24bc:	92 95       	swap	r25
    24be:	9f 70       	andi	r25, 0x0F	; 15
    24c0:	81 e0       	ldi	r24, 0x01	; 1
    24c2:	91 30       	cpi	r25, 0x01	; 1
    24c4:	d9 f0       	breq	.+54     	; 0x24fc <led_is_set+0xda>
    24c6:	80 e0       	ldi	r24, 0x00	; 0
    24c8:	08 95       	ret
			break;
		case LED_ID_IMD:
			return 0x01==(PORTC>>LED_PIN_IMD);
    24ca:	98 b1       	in	r25, 0x08	; 8
    24cc:	81 e0       	ldi	r24, 0x01	; 1
    24ce:	91 30       	cpi	r25, 0x01	; 1
    24d0:	a9 f0       	breq	.+42     	; 0x24fc <led_is_set+0xda>
    24d2:	80 e0       	ldi	r24, 0x00	; 0
    24d4:	08 95       	ret
			break;
		case LED_ID_BRAKE:
			return 0x01==(PORTG>>LED_PIN_BRAKE);
    24d6:	94 b3       	in	r25, 0x14	; 20
    24d8:	96 95       	lsr	r25
    24da:	81 e0       	ldi	r24, 0x01	; 1
    24dc:	91 30       	cpi	r25, 0x01	; 1
    24de:	71 f0       	breq	.+28     	; 0x24fc <led_is_set+0xda>
    24e0:	80 e0       	ldi	r24, 0x00	; 0
    24e2:	08 95       	ret
			break;
		case LED_ID_OK:
			return 0x01==(PORTG>>LED_PIN_OK);
    24e4:	94 b3       	in	r25, 0x14	; 20
    24e6:	81 e0       	ldi	r24, 0x01	; 1
    24e8:	91 30       	cpi	r25, 0x01	; 1
    24ea:	41 f0       	breq	.+16     	; 0x24fc <led_is_set+0xda>
    24ec:	80 e0       	ldi	r24, 0x00	; 0
    24ee:	08 95       	ret
			break;
		case LED_ID_START:
			return 0x01==(PORTD>>LED_PIN_START);
    24f0:	81 e0       	ldi	r24, 0x01	; 1
    24f2:	5f 99       	sbic	0x0b, 7	; 11
    24f4:	03 c0       	rjmp	.+6      	; 0x24fc <led_is_set+0xda>
    24f6:	80 e0       	ldi	r24, 0x00	; 0
    24f8:	08 95       	ret
    24fa:	08 95       	ret
			break;
		default:
		break;
	}
}
    24fc:	08 95       	ret

000024fe <led_toggle>:



void led_toggle(uint8_t led_id){
    24fe:	cf 93       	push	r28
    2500:	c8 2f       	mov	r28, r24
	if(led_is_set(led_id)){
    2502:	0e 94 11 12 	call	0x2422	; 0x2422 <led_is_set>
    2506:	88 23       	and	r24, r24
    2508:	21 f0       	breq	.+8      	; 0x2512 <led_toggle+0x14>
		led_clear(led_id);
    250a:	8c 2f       	mov	r24, r28
    250c:	0e 94 dc 11 	call	0x23b8	; 0x23b8 <led_clear>
    2510:	03 c0       	rjmp	.+6      	; 0x2518 <led_toggle+0x1a>
	}else{
		led_set(led_id);
    2512:	8c 2f       	mov	r24, r28
    2514:	0e 94 ab 11 	call	0x2356	; 0x2356 <led_set>
	}
}
    2518:	cf 91       	pop	r28
    251a:	08 95       	ret

0000251c <led_state_set>:


void led_state_set(uint16_t led_new_state){
    251c:	ef 92       	push	r14
    251e:	ff 92       	push	r15
    2520:	0f 93       	push	r16
    2522:	1f 93       	push	r17
    2524:	cf 93       	push	r28
    2526:	df 93       	push	r29
    2528:	7c 01       	movw	r14, r24
    252a:	c0 e0       	ldi	r28, 0x00	; 0
    252c:	d0 e0       	ldi	r29, 0x00	; 0
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    252e:	01 e0       	ldi	r16, 0x01	; 1
    2530:	10 e0       	ldi	r17, 0x00	; 0
		led_set(led_id);
	}
}


void led_state_set(uint16_t led_new_state){
    2532:	8c 2f       	mov	r24, r28
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    2534:	98 01       	movw	r18, r16
    2536:	0c 2e       	mov	r0, r28
    2538:	02 c0       	rjmp	.+4      	; 0x253e <led_state_set+0x22>
    253a:	22 0f       	add	r18, r18
    253c:	33 1f       	adc	r19, r19
    253e:	0a 94       	dec	r0
    2540:	e2 f7       	brpl	.-8      	; 0x253a <led_state_set+0x1e>
    2542:	2e 21       	and	r18, r14
    2544:	3f 21       	and	r19, r15
    2546:	21 15       	cp	r18, r1
    2548:	31 05       	cpc	r19, r1
    254a:	11 f0       	breq	.+4      	; 0x2550 <led_state_set+0x34>
			led_set(i);
    254c:	0e 94 ab 11 	call	0x2356	; 0x2356 <led_set>
    2550:	21 96       	adiw	r28, 0x01	; 1
}


void led_state_set(uint16_t led_new_state){
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
    2552:	cb 30       	cpi	r28, 0x0B	; 11
    2554:	d1 05       	cpc	r29, r1
    2556:	69 f7       	brne	.-38     	; 0x2532 <led_state_set+0x16>
		if(led_new_state&(1<<i)){
			led_set(i);
		}
	}
}
    2558:	df 91       	pop	r29
    255a:	cf 91       	pop	r28
    255c:	1f 91       	pop	r17
    255e:	0f 91       	pop	r16
    2560:	ff 90       	pop	r15
    2562:	ef 90       	pop	r14
    2564:	08 95       	ret

00002566 <led_init>:
void led_init(void){
	
	
	// Set Data Direction of LED I/O Pins 
	
	DDRC|=(0x01)<<LED_PIN_AMS;/* set data direction to output*/
    2566:	39 9a       	sbi	0x07, 1	; 7
	DDRA|=(0x01)<<LED_PIN_TV;/* set data direction to output*/
    2568:	09 9a       	sbi	0x01, 1	; 1
	DDRA|=(0x01)<<LED_PIN_RECUP;/* set data direction to output*/
    256a:	0b 9a       	sbi	0x01, 3	; 1
	DDRA|=(0x01)<<LED_PIN_KOBI;/* set data direction to output*/
    256c:	0c 9a       	sbi	0x01, 4	; 1
	DDRA|=(0x01)<<LED_PIN_AD;/* set data direction to output*/
    256e:	0a 9a       	sbi	0x01, 2	; 1
	DDRG|=(0x01)<<LED_PIN_LV_LOW;/* set data direction to output*/
    2570:	9c 9a       	sbi	0x13, 4	; 19
	DDRC|=(0x01)<<LED_PIN_IMD;/* set data direction to output*/
    2572:	38 9a       	sbi	0x07, 0	; 7
	DDRG|=(0x01)<<LED_PIN_BRAKE;/* set data direction to output*/
    2574:	99 9a       	sbi	0x13, 1	; 19
	DDRG|=(0x01)<<LED_PIN_OK;/* set data direction to output*/
    2576:	98 9a       	sbi	0x13, 0	; 19
	DDRD|=(0x01)<<LED_PIN_START;/* set data direction to output*/
    2578:	57 9a       	sbi	0x0a, 7	; 10
	
	// Set I/O Pins High (all leds on)	
	PORTC|=(0x01)<<LED_PIN_AMS;	/* turn on led */
    257a:	41 9a       	sbi	0x08, 1	; 8
	PORTA|=(0x01)<<LED_PIN_TV;/* turn on led */
    257c:	11 9a       	sbi	0x02, 1	; 2
	PORTA|=(0x01)<<LED_PIN_RECUP;/* turn on led */
    257e:	13 9a       	sbi	0x02, 3	; 2
	PORTA|=(0x01)<<LED_PIN_KOBI;/* turn on led */
    2580:	14 9a       	sbi	0x02, 4	; 2
	PORTA|=(0x01)<<LED_PIN_AD;/* turn on led */
    2582:	12 9a       	sbi	0x02, 2	; 2
	PORTG|=(0x01)<<LED_PIN_LV_LOW;/* turn on led */
    2584:	a4 9a       	sbi	0x14, 4	; 20
	PORTC|=(0x01)<<LED_PIN_IMD;/* turn on led */
    2586:	40 9a       	sbi	0x08, 0	; 8
	PORTG|=(0x01)<<LED_PIN_BRAKE;/* turn on led */
    2588:	a1 9a       	sbi	0x14, 1	; 20
	PORTG|=(0x01)<<LED_PIN_OK;/* turn on led */
    258a:	a0 9a       	sbi	0x14, 0	; 20
	PORTD|=(0x01)<<LED_PIN_START;/* turn on led */
    258c:	5f 9a       	sbi	0x0b, 7	; 11
	
	
	
	led_state=0xFFFF;
    258e:	8f ef       	ldi	r24, 0xFF	; 255
    2590:	9f ef       	ldi	r25, 0xFF	; 255
    2592:	90 93 9a 03 	sts	0x039A, r25
    2596:	80 93 99 03 	sts	0x0399, r24
	led_state_set(led_state);
    259a:	0e 94 8e 12 	call	0x251c	; 0x251c <led_state_set>
	
}
    259e:	08 95       	ret

000025a0 <led_state_return>:
			led_set(i);
		}
	}
}

uint16_t led_state_return(void){
    25a0:	0f 93       	push	r16
    25a2:	1f 93       	push	r17
    25a4:	cf 93       	push	r28
    25a6:	df 93       	push	r29
    25a8:	c0 e0       	ldi	r28, 0x00	; 0
    25aa:	d0 e0       	ldi	r29, 0x00	; 0
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
			led_state|=led_is_set(i)<<i;
    25ac:	8c 2f       	mov	r24, r28
    25ae:	0e 94 11 12 	call	0x2422	; 0x2422 <led_is_set>
    25b2:	90 e0       	ldi	r25, 0x00	; 0
    25b4:	0c 2e       	mov	r0, r28
    25b6:	02 c0       	rjmp	.+4      	; 0x25bc <led_state_return+0x1c>
    25b8:	88 0f       	add	r24, r24
    25ba:	99 1f       	adc	r25, r25
    25bc:	0a 94       	dec	r0
    25be:	e2 f7       	brpl	.-8      	; 0x25b8 <led_state_return+0x18>
    25c0:	08 2b       	or	r16, r24
    25c2:	19 2b       	or	r17, r25
    25c4:	21 96       	adiw	r28, 0x01	; 1
}

uint16_t led_state_return(void){
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
    25c6:	cb 30       	cpi	r28, 0x0B	; 11
    25c8:	d1 05       	cpc	r29, r1
    25ca:	81 f7       	brne	.-32     	; 0x25ac <led_state_return+0xc>
			led_state|=led_is_set(i)<<i;
		}
	return led_state;
}
    25cc:	80 2f       	mov	r24, r16
    25ce:	91 2f       	mov	r25, r17
    25d0:	df 91       	pop	r29
    25d2:	cf 91       	pop	r28
    25d4:	1f 91       	pop	r17
    25d6:	0f 91       	pop	r16
    25d8:	08 95       	ret

000025da <main_deinit>:
		
}

void main_deinit(){
	
}
    25da:	08 95       	ret

000025dc <ports_init>:
	*/
	
	
	/* Init Ports */
	// Default Pin config for PORT A,B,C,D,E,F (Input with pull up)
	DDRA=0x00;
    25dc:	11 b8       	out	0x01, r1	; 1
	DDRB=0x00;
    25de:	14 b8       	out	0x04, r1	; 4
	DDRC&=~(0b10011111);;
    25e0:	87 b1       	in	r24, 0x07	; 7
    25e2:	80 76       	andi	r24, 0x60	; 96
    25e4:	87 b9       	out	0x07, r24	; 7
	DDRD=0xFF;
    25e6:	8f ef       	ldi	r24, 0xFF	; 255
    25e8:	8a b9       	out	0x0a, r24	; 10
	DDRE=0x00;
    25ea:	1d b8       	out	0x0d, r1	; 13
	DDRF=0x00;
    25ec:	10 ba       	out	0x10, r1	; 16
	DDRG&=~(0b00011111); // Port G Pins 7,8 and 6 not written
    25ee:	93 b3       	in	r25, 0x13	; 19
    25f0:	90 7e       	andi	r25, 0xE0	; 224
    25f2:	93 bb       	out	0x13, r25	; 19
	
	PORTA=0xFF;
    25f4:	82 b9       	out	0x02, r24	; 2
	PORTB=0xFF;
    25f6:	85 b9       	out	0x05, r24	; 5
	PORTC=0xFF;
    25f8:	88 b9       	out	0x08, r24	; 8
	PORTD|=(0b10011111);
    25fa:	9b b1       	in	r25, 0x0b	; 11
    25fc:	9f 69       	ori	r25, 0x9F	; 159
    25fe:	9b b9       	out	0x0b, r25	; 11
	PORTE=0xFF;
    2600:	8e b9       	out	0x0e, r24	; 14
	PORTF=0xFF;
    2602:	81 bb       	out	0x11, r24	; 17
	PORTG|=(0b00011111); // Port G Pins 7,8 and 6 not written
    2604:	84 b3       	in	r24, 0x14	; 20
    2606:	8f 61       	ori	r24, 0x1F	; 31
    2608:	84 bb       	out	0x14, r24	; 20
	
}
    260a:	08 95       	ret

0000260c <main_init>:


void main_init(){


	ports_init();
    260c:	0e 94 ee 12 	call	0x25dc	; 0x25dc <ports_init>
	
	CANInit();
    2610:	0e 94 59 02 	call	0x4b2	; 0x4b2 <CANInit>

	#if HAS_50HZ|HAS_200HZ|HAS_50HZ
	Timer1_init(TMR1_PRESCALER,FALSE);
    2614:	82 e0       	ldi	r24, 0x02	; 2
    2616:	60 e0       	ldi	r22, 0x00	; 0
    2618:	0e 94 92 14 	call	0x2924	; 0x2924 <Timer1_init>
	#endif

	#if HAS_10HZ|HAS_5HZ|HAS_4HZ
	Timer3_init(TMR3_PRESCALER,FALSE);
    261c:	83 e0       	ldi	r24, 0x03	; 3
    261e:	60 e0       	ldi	r22, 0x00	; 0
    2620:	0e 94 97 14 	call	0x292e	; 0x292e <Timer3_init>
	#endif

	#if HAS_50HZ
	TIMER_Timer1_OCR1A_on();
    2624:	0e 94 9c 14 	call	0x2938	; 0x2938 <TIMER_Timer1_OCR1A_on>
	#if HAS_200HZ
	TIMER_Timer1_OCR1C_on();
	#endif

	#if HAS_10HZ
	TIMER_Timer3_OCR3A_on();
    2628:	0e 94 cc 14 	call	0x2998	; 0x2998 <TIMER_Timer3_OCR3A_on>
	#endif

	#if HAS_BUZZER
	buzzer_init();
    262c:	0e 94 05 02 	call	0x40a	; 0x40a <buzzer_init>
	TIMER_Timer3_OCR3C_on();
    2630:	0e 94 ec 14 	call	0x29d8	; 0x29d8 <TIMER_Timer3_OCR3C_on>
	#endif
	
	#if HAS_LEDS
	led_init();
    2634:	0e 94 b3 12 	call	0x2566	; 0x2566 <led_init>
	#endif
	
	#if HAS_BUTTONS
	button_init();
    2638:	0e 94 58 01 	call	0x2b0	; 0x2b0 <button_init>
	#endif
	
	#if HAS_DISPLAY
	display_init();
    263c:	0e 94 61 10 	call	0x20c2	; 0x20c2 <display_init>
	
	#if HAS_RADIO
	radio_init();
	#endif
	
	InitWDT();
    2640:	0e 94 fc 14 	call	0x29f8	; 0x29f8 <InitWDT>
	
	EventAddEvent(EVENT_INIT);
    2644:	80 e0       	ldi	r24, 0x00	; 0
    2646:	0e 94 da 10 	call	0x21b4	; 0x21b4 <EventAddEvent>
	
		
}
    264a:	08 95       	ret

0000264c <radio_init>:
#include <stdint.h>
#include <avr/io.h>
#include "../includes/Radio.h"

void radio_init(void){
	RADIO_DDR|=1<<RADIO_PIN;
    264c:	52 9a       	sbi	0x0a, 2	; 10
	RADIO_PORT&=~(1<<RADIO_PIN);
    264e:	5a 98       	cbi	0x0b, 2	; 11
}
    2650:	08 95       	ret

00002652 <radio_on>:

void radio_on(void){
	RADIO_PORT|=(1<<RADIO_PIN);
    2652:	5a 9a       	sbi	0x0b, 2	; 11
}
    2654:	08 95       	ret

00002656 <radio_off>:

void radio_off(void){
	RADIO_PORT&=~(1<<RADIO_PIN);
    2656:	5a 98       	cbi	0x0b, 2	; 11
}
    2658:	08 95       	ret

0000265a <spi_init>:
//! @return == TRUE:  (always)
//!
//------------------------------------------------------------------------------
Bool spi_init (U8 config)
{
	Spi_init_ss();
    265a:	20 9a       	sbi	0x04, 0	; 4
	
    Spi_init_config(config);
    265c:	20 9a       	sbi	0x04, 0	; 4
    265e:	94 b1       	in	r25, 0x04	; 4
    2660:	96 60       	ori	r25, 0x06	; 6
    2662:	94 b9       	out	0x04, r25	; 4
    2664:	9c b5       	in	r25, 0x2c	; 44
    2666:	90 7c       	andi	r25, 0xC0	; 192
    2668:	9c bd       	out	0x2c, r25	; 44
    266a:	9c b5       	in	r25, 0x2c	; 44
    266c:	8f 73       	andi	r24, 0x3F	; 63
    266e:	89 2b       	or	r24, r25
    2670:	8c bd       	out	0x2c, r24	; 44
    2672:	8d b5       	in	r24, 0x2d	; 45
    2674:	8d bd       	out	0x2d, r24	; 45
    Spi_enable();
    2676:	8c b5       	in	r24, 0x2c	; 44
    2678:	80 64       	ori	r24, 0x40	; 64
    267a:	8c bd       	out	0x2c, r24	; 44
	
    return TRUE;
}
    267c:	81 e0       	ldi	r24, 0x01	; 1
    267e:	08 95       	ret

00002680 <spi_test_hit>:
//!         == FALSE: NO byte received
//!
//------------------------------------------------------------------------------
Bool spi_test_hit (void)
{
    return Spi_rx_ready();
    2680:	8d b5       	in	r24, 0x2d	; 45
}
    2682:	80 78       	andi	r24, 0x80	; 128
    2684:	08 95       	ret

00002686 <spi_putchar>:
//! @return  character sent.
//!
//------------------------------------------------------------------------------
U8 spi_putchar (U8 ch)
{
    Spi_send_byte(ch);
    2686:	8e bd       	out	0x2e, r24	; 46
    Spi_wait_spif();
    2688:	0d b4       	in	r0, 0x2d	; 45
    268a:	07 fe       	sbrs	r0, 7
    268c:	fd cf       	rjmp	.-6      	; 0x2688 <spi_putchar+0x2>
    return ch;
}
    268e:	08 95       	ret

00002690 <spi_getchar>:
//------------------------------------------------------------------------------
U8 spi_getchar (void)
{
    U8 ch;

    Spi_wait_spif();
    2690:	0d b4       	in	r0, 0x2d	; 45
    2692:	07 fe       	sbrs	r0, 7
    2694:	fd cf       	rjmp	.-6      	; 0x2690 <spi_getchar>
    ch = Spi_get_byte();
    2696:	8e b5       	in	r24, 0x2e	; 46
    return ch;
}
    2698:	08 95       	ret

0000269a <spi_transmit_master>:
//!
//------------------------------------------------------------------------------
void  spi_transmit_master(U8 ch)
{
    //-- Wait for transmission complete
    Spi_wait_eot();
    269a:	0d b4       	in	r0, 0x2d	; 45
    269c:	07 fe       	sbrs	r0, 7
    269e:	fd cf       	rjmp	.-6      	; 0x269a <spi_transmit_master>
    
    //-- Start new transmission
    Spi_send_byte(ch);
    26a0:	8e bd       	out	0x2e, r24	; 46
}
    26a2:	08 95       	ret

000026a4 <__vector_20>:
//! @param  buffer:  buffer of length 2 with characters to send on the SPI
//!
//! @return  none
//!

static ISR(SPI_STC_vect){
    26a4:	1f 92       	push	r1
    26a6:	0f 92       	push	r0
    26a8:	0f b6       	in	r0, 0x3f	; 63
    26aa:	0f 92       	push	r0
    26ac:	11 24       	eor	r1, r1
}
    26ae:	0f 90       	pop	r0
    26b0:	0f be       	out	0x3f, r0	; 63
    26b2:	0f 90       	pop	r0
    26b4:	1f 90       	pop	r1
    26b6:	18 95       	reti

000026b8 <__vector_16>:

/* +--------------------------------+ */
/* | Interrupt Service Routines		| */
/* +--------------------------------+ */

ISR(TIMER0_COMP_vect){
    26b8:	1f 92       	push	r1
    26ba:	0f 92       	push	r0
    26bc:	0f b6       	in	r0, 0x3f	; 63
    26be:	0f 92       	push	r0
    26c0:	11 24       	eor	r1, r1
	return;
}
    26c2:	0f 90       	pop	r0
    26c4:	0f be       	out	0x3f, r0	; 63
    26c6:	0f 90       	pop	r0
    26c8:	1f 90       	pop	r1
    26ca:	18 95       	reti

000026cc <__vector_17>:

ISR(TIMER0_OVF_vect){
    26cc:	1f 92       	push	r1
    26ce:	0f 92       	push	r0
    26d0:	0f b6       	in	r0, 0x3f	; 63
    26d2:	0f 92       	push	r0
    26d4:	11 24       	eor	r1, r1
	return;
}
    26d6:	0f 90       	pop	r0
    26d8:	0f be       	out	0x3f, r0	; 63
    26da:	0f 90       	pop	r0
    26dc:	1f 90       	pop	r1
    26de:	18 95       	reti

000026e0 <__vector_12>:

ISR(TIMER1_COMPA_vect){
    26e0:	1f 92       	push	r1
    26e2:	0f 92       	push	r0
    26e4:	0f b6       	in	r0, 0x3f	; 63
    26e6:	0f 92       	push	r0
    26e8:	11 24       	eor	r1, r1
    26ea:	2f 93       	push	r18
    26ec:	3f 93       	push	r19
    26ee:	4f 93       	push	r20
    26f0:	5f 93       	push	r21
    26f2:	6f 93       	push	r22
    26f4:	7f 93       	push	r23
    26f6:	8f 93       	push	r24
    26f8:	9f 93       	push	r25
    26fa:	af 93       	push	r26
    26fc:	bf 93       	push	r27
    26fe:	ef 93       	push	r30
    2700:	ff 93       	push	r31
	OCR1A+=OCR1A_PERIOD_CNT;
    2702:	e8 e8       	ldi	r30, 0x88	; 136
    2704:	f0 e0       	ldi	r31, 0x00	; 0
    2706:	80 81       	ld	r24, Z
    2708:	91 81       	ldd	r25, Z+1	; 0x01
    270a:	80 5d       	subi	r24, 0xD0	; 208
    270c:	9a 48       	sbci	r25, 0x8A	; 138
    270e:	91 83       	std	Z+1, r25	; 0x01
    2710:	80 83       	st	Z, r24
	EventAddEvent(EVENT_50HZ);
    2712:	81 e0       	ldi	r24, 0x01	; 1
    2714:	0e 94 da 10 	call	0x21b4	; 0x21b4 <EventAddEvent>
	return;
}
    2718:	ff 91       	pop	r31
    271a:	ef 91       	pop	r30
    271c:	bf 91       	pop	r27
    271e:	af 91       	pop	r26
    2720:	9f 91       	pop	r25
    2722:	8f 91       	pop	r24
    2724:	7f 91       	pop	r23
    2726:	6f 91       	pop	r22
    2728:	5f 91       	pop	r21
    272a:	4f 91       	pop	r20
    272c:	3f 91       	pop	r19
    272e:	2f 91       	pop	r18
    2730:	0f 90       	pop	r0
    2732:	0f be       	out	0x3f, r0	; 63
    2734:	0f 90       	pop	r0
    2736:	1f 90       	pop	r1
    2738:	18 95       	reti

0000273a <__vector_13>:

ISR(TIMER1_COMPB_vect){
    273a:	1f 92       	push	r1
    273c:	0f 92       	push	r0
    273e:	0f b6       	in	r0, 0x3f	; 63
    2740:	0f 92       	push	r0
    2742:	11 24       	eor	r1, r1
    2744:	2f 93       	push	r18
    2746:	3f 93       	push	r19
    2748:	4f 93       	push	r20
    274a:	5f 93       	push	r21
    274c:	6f 93       	push	r22
    274e:	7f 93       	push	r23
    2750:	8f 93       	push	r24
    2752:	9f 93       	push	r25
    2754:	af 93       	push	r26
    2756:	bf 93       	push	r27
    2758:	ef 93       	push	r30
    275a:	ff 93       	push	r31
	OCR1B+=OCR1B_PERIOD_CNT;
    275c:	ea e8       	ldi	r30, 0x8A	; 138
    275e:	f0 e0       	ldi	r31, 0x00	; 0
    2760:	80 81       	ld	r24, Z
    2762:	91 81       	ldd	r25, Z+1	; 0x01
    2764:	80 5a       	subi	r24, 0xA0	; 160
    2766:	95 41       	sbci	r25, 0x15	; 21
    2768:	91 83       	std	Z+1, r25	; 0x01
    276a:	80 83       	st	Z, r24
	EventAddEvent(EVENT_25HZ);
    276c:	82 e0       	ldi	r24, 0x02	; 2
    276e:	0e 94 da 10 	call	0x21b4	; 0x21b4 <EventAddEvent>
	return;
}
    2772:	ff 91       	pop	r31
    2774:	ef 91       	pop	r30
    2776:	bf 91       	pop	r27
    2778:	af 91       	pop	r26
    277a:	9f 91       	pop	r25
    277c:	8f 91       	pop	r24
    277e:	7f 91       	pop	r23
    2780:	6f 91       	pop	r22
    2782:	5f 91       	pop	r21
    2784:	4f 91       	pop	r20
    2786:	3f 91       	pop	r19
    2788:	2f 91       	pop	r18
    278a:	0f 90       	pop	r0
    278c:	0f be       	out	0x3f, r0	; 63
    278e:	0f 90       	pop	r0
    2790:	1f 90       	pop	r1
    2792:	18 95       	reti

00002794 <__vector_14>:

ISR(TIMER1_COMPC_vect){
    2794:	1f 92       	push	r1
    2796:	0f 92       	push	r0
    2798:	0f b6       	in	r0, 0x3f	; 63
    279a:	0f 92       	push	r0
    279c:	11 24       	eor	r1, r1
    279e:	2f 93       	push	r18
    27a0:	3f 93       	push	r19
    27a2:	4f 93       	push	r20
    27a4:	5f 93       	push	r21
    27a6:	6f 93       	push	r22
    27a8:	7f 93       	push	r23
    27aa:	8f 93       	push	r24
    27ac:	9f 93       	push	r25
    27ae:	af 93       	push	r26
    27b0:	bf 93       	push	r27
    27b2:	ef 93       	push	r30
    27b4:	ff 93       	push	r31
	OCR1C+=OCR1C_PERIOD_CNT;
    27b6:	ec e8       	ldi	r30, 0x8C	; 140
    27b8:	f0 e0       	ldi	r31, 0x00	; 0
    27ba:	80 81       	ld	r24, Z
    27bc:	91 81       	ldd	r25, Z+1	; 0x01
    27be:	88 56       	subi	r24, 0x68	; 104
    27c0:	95 4c       	sbci	r25, 0xC5	; 197
    27c2:	91 83       	std	Z+1, r25	; 0x01
    27c4:	80 83       	st	Z, r24
	EventAddEvent(EVENT_200HZ);
    27c6:	83 e0       	ldi	r24, 0x03	; 3
    27c8:	0e 94 da 10 	call	0x21b4	; 0x21b4 <EventAddEvent>
	return;
}
    27cc:	ff 91       	pop	r31
    27ce:	ef 91       	pop	r30
    27d0:	bf 91       	pop	r27
    27d2:	af 91       	pop	r26
    27d4:	9f 91       	pop	r25
    27d6:	8f 91       	pop	r24
    27d8:	7f 91       	pop	r23
    27da:	6f 91       	pop	r22
    27dc:	5f 91       	pop	r21
    27de:	4f 91       	pop	r20
    27e0:	3f 91       	pop	r19
    27e2:	2f 91       	pop	r18
    27e4:	0f 90       	pop	r0
    27e6:	0f be       	out	0x3f, r0	; 63
    27e8:	0f 90       	pop	r0
    27ea:	1f 90       	pop	r1
    27ec:	18 95       	reti

000027ee <__vector_28>:

ISR(TIMER3_COMPA_vect){
    27ee:	1f 92       	push	r1
    27f0:	0f 92       	push	r0
    27f2:	0f b6       	in	r0, 0x3f	; 63
    27f4:	0f 92       	push	r0
    27f6:	11 24       	eor	r1, r1
    27f8:	2f 93       	push	r18
    27fa:	3f 93       	push	r19
    27fc:	4f 93       	push	r20
    27fe:	5f 93       	push	r21
    2800:	6f 93       	push	r22
    2802:	7f 93       	push	r23
    2804:	8f 93       	push	r24
    2806:	9f 93       	push	r25
    2808:	af 93       	push	r26
    280a:	bf 93       	push	r27
    280c:	ef 93       	push	r30
    280e:	ff 93       	push	r31
	OCR3A+=OCR3A_PERIOD_CNT;
    2810:	e8 e9       	ldi	r30, 0x98	; 152
    2812:	f0 e0       	ldi	r31, 0x00	; 0
    2814:	80 81       	ld	r24, Z
    2816:	91 81       	ldd	r25, Z+1	; 0x01
    2818:	80 59       	subi	r24, 0x90	; 144
    281a:	96 4b       	sbci	r25, 0xB6	; 182
    281c:	91 83       	std	Z+1, r25	; 0x01
    281e:	80 83       	st	Z, r24
	EventAddEvent(EVENT_10HZ);
    2820:	84 e0       	ldi	r24, 0x04	; 4
    2822:	0e 94 da 10 	call	0x21b4	; 0x21b4 <EventAddEvent>
	return;
}
    2826:	ff 91       	pop	r31
    2828:	ef 91       	pop	r30
    282a:	bf 91       	pop	r27
    282c:	af 91       	pop	r26
    282e:	9f 91       	pop	r25
    2830:	8f 91       	pop	r24
    2832:	7f 91       	pop	r23
    2834:	6f 91       	pop	r22
    2836:	5f 91       	pop	r21
    2838:	4f 91       	pop	r20
    283a:	3f 91       	pop	r19
    283c:	2f 91       	pop	r18
    283e:	0f 90       	pop	r0
    2840:	0f be       	out	0x3f, r0	; 63
    2842:	0f 90       	pop	r0
    2844:	1f 90       	pop	r1
    2846:	18 95       	reti

00002848 <__vector_29>:

ISR(TIMER3_COMPB_vect){
    2848:	1f 92       	push	r1
    284a:	0f 92       	push	r0
    284c:	0f b6       	in	r0, 0x3f	; 63
    284e:	0f 92       	push	r0
    2850:	11 24       	eor	r1, r1
    2852:	2f 93       	push	r18
    2854:	3f 93       	push	r19
    2856:	4f 93       	push	r20
    2858:	5f 93       	push	r21
    285a:	6f 93       	push	r22
    285c:	7f 93       	push	r23
    285e:	8f 93       	push	r24
    2860:	9f 93       	push	r25
    2862:	af 93       	push	r26
    2864:	bf 93       	push	r27
    2866:	ef 93       	push	r30
    2868:	ff 93       	push	r31
	OCR3B+=OCR3B_PERIOD_CNT;
    286a:	ea e9       	ldi	r30, 0x9A	; 154
    286c:	f0 e0       	ldi	r31, 0x00	; 0
    286e:	80 81       	ld	r24, Z
    2870:	91 81       	ldd	r25, Z+1	; 0x01
    2872:	80 52       	subi	r24, 0x20	; 32
    2874:	9d 46       	sbci	r25, 0x6D	; 109
    2876:	91 83       	std	Z+1, r25	; 0x01
    2878:	80 83       	st	Z, r24
	EventAddEvent(EVENT_5HZ);
    287a:	85 e0       	ldi	r24, 0x05	; 5
    287c:	0e 94 da 10 	call	0x21b4	; 0x21b4 <EventAddEvent>
	return;
}
    2880:	ff 91       	pop	r31
    2882:	ef 91       	pop	r30
    2884:	bf 91       	pop	r27
    2886:	af 91       	pop	r26
    2888:	9f 91       	pop	r25
    288a:	8f 91       	pop	r24
    288c:	7f 91       	pop	r23
    288e:	6f 91       	pop	r22
    2890:	5f 91       	pop	r21
    2892:	4f 91       	pop	r20
    2894:	3f 91       	pop	r19
    2896:	2f 91       	pop	r18
    2898:	0f 90       	pop	r0
    289a:	0f be       	out	0x3f, r0	; 63
    289c:	0f 90       	pop	r0
    289e:	1f 90       	pop	r1
    28a0:	18 95       	reti

000028a2 <__vector_30>:

ISR(TIMER3_COMPC_vect){
    28a2:	1f 92       	push	r1
    28a4:	0f 92       	push	r0
    28a6:	0f b6       	in	r0, 0x3f	; 63
    28a8:	0f 92       	push	r0
    28aa:	11 24       	eor	r1, r1
    28ac:	2f 93       	push	r18
    28ae:	3f 93       	push	r19
    28b0:	4f 93       	push	r20
    28b2:	5f 93       	push	r21
    28b4:	6f 93       	push	r22
    28b6:	7f 93       	push	r23
    28b8:	8f 93       	push	r24
    28ba:	9f 93       	push	r25
    28bc:	af 93       	push	r26
    28be:	bf 93       	push	r27
    28c0:	ef 93       	push	r30
    28c2:	ff 93       	push	r31
	OCR3C+=OCR3C_PERIOD_CNT;
    28c4:	ec e9       	ldi	r30, 0x9C	; 156
    28c6:	f0 e0       	ldi	r31, 0x00	; 0
    28c8:	80 81       	ld	r24, Z
    28ca:	91 81       	ldd	r25, Z+1	; 0x01
    28cc:	80 59       	subi	r24, 0x90	; 144
    28ce:	9c 4e       	sbci	r25, 0xEC	; 236
    28d0:	91 83       	std	Z+1, r25	; 0x01
    28d2:	80 83       	st	Z, r24
	EventAddEvent(EVENT_4HZ);
    28d4:	86 e0       	ldi	r24, 0x06	; 6
    28d6:	0e 94 da 10 	call	0x21b4	; 0x21b4 <EventAddEvent>
	return;
}
    28da:	ff 91       	pop	r31
    28dc:	ef 91       	pop	r30
    28de:	bf 91       	pop	r27
    28e0:	af 91       	pop	r26
    28e2:	9f 91       	pop	r25
    28e4:	8f 91       	pop	r24
    28e6:	7f 91       	pop	r23
    28e8:	6f 91       	pop	r22
    28ea:	5f 91       	pop	r21
    28ec:	4f 91       	pop	r20
    28ee:	3f 91       	pop	r19
    28f0:	2f 91       	pop	r18
    28f2:	0f 90       	pop	r0
    28f4:	0f be       	out	0x3f, r0	; 63
    28f6:	0f 90       	pop	r0
    28f8:	1f 90       	pop	r1
    28fa:	18 95       	reti

000028fc <__vector_15>:

ISR(TIMER1_OVF_vect){}
    28fc:	1f 92       	push	r1
    28fe:	0f 92       	push	r0
    2900:	0f b6       	in	r0, 0x3f	; 63
    2902:	0f 92       	push	r0
    2904:	11 24       	eor	r1, r1
    2906:	0f 90       	pop	r0
    2908:	0f be       	out	0x3f, r0	; 63
    290a:	0f 90       	pop	r0
    290c:	1f 90       	pop	r1
    290e:	18 95       	reti

00002910 <__vector_31>:

ISR(TIMER3_OVF_vect){}
    2910:	1f 92       	push	r1
    2912:	0f 92       	push	r0
    2914:	0f b6       	in	r0, 0x3f	; 63
    2916:	0f 92       	push	r0
    2918:	11 24       	eor	r1, r1
    291a:	0f 90       	pop	r0
    291c:	0f be       	out	0x3f, r0	; 63
    291e:	0f 90       	pop	r0
    2920:	1f 90       	pop	r1
    2922:	18 95       	reti

00002924 <Timer1_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR1B = prescaler;
    2924:	80 93 81 00 	sts	0x0081, r24
	
	TIMSK1 = (interruptOverflow<<TOIE1);
    2928:	60 93 6f 00 	sts	0x006F, r22
}
    292c:	08 95       	ret

0000292e <Timer3_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR3B = prescaler;
    292e:	80 93 91 00 	sts	0x0091, r24

	
	TIMSK3 = (interruptOverflow<<TOIE3);
    2932:	60 93 71 00 	sts	0x0071, r22
}
    2936:	08 95       	ret

00002938 <TIMER_Timer1_OCR1A_on>:

void TIMER_Timer1_OCR1A_on(void){
	OCR1A = TCNT1 + OCR1A_PERIOD_CNT;
    2938:	80 91 84 00 	lds	r24, 0x0084
    293c:	90 91 85 00 	lds	r25, 0x0085
    2940:	80 5d       	subi	r24, 0xD0	; 208
    2942:	9a 48       	sbci	r25, 0x8A	; 138
    2944:	90 93 89 00 	sts	0x0089, r25
    2948:	80 93 88 00 	sts	0x0088, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1A);
    294c:	ef e6       	ldi	r30, 0x6F	; 111
    294e:	f0 e0       	ldi	r31, 0x00	; 0
    2950:	80 81       	ld	r24, Z
    2952:	82 60       	ori	r24, 0x02	; 2
    2954:	80 83       	st	Z, r24
}
    2956:	08 95       	ret

00002958 <TIMER_Timer1_OCR1B_on>:

void TIMER_Timer1_OCR1B_on(void){
	OCR1B = TCNT1 + OCR1B_PERIOD_CNT;
    2958:	80 91 84 00 	lds	r24, 0x0084
    295c:	90 91 85 00 	lds	r25, 0x0085
    2960:	80 5a       	subi	r24, 0xA0	; 160
    2962:	95 41       	sbci	r25, 0x15	; 21
    2964:	90 93 8b 00 	sts	0x008B, r25
    2968:	80 93 8a 00 	sts	0x008A, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1B);
    296c:	ef e6       	ldi	r30, 0x6F	; 111
    296e:	f0 e0       	ldi	r31, 0x00	; 0
    2970:	80 81       	ld	r24, Z
    2972:	84 60       	ori	r24, 0x04	; 4
    2974:	80 83       	st	Z, r24
}
    2976:	08 95       	ret

00002978 <TIMER_Timer1_OCR1C_on>:

void TIMER_Timer1_OCR1C_on(void){
	OCR1C = TCNT1 + OCR1C_PERIOD_CNT;
    2978:	80 91 84 00 	lds	r24, 0x0084
    297c:	90 91 85 00 	lds	r25, 0x0085
    2980:	88 56       	subi	r24, 0x68	; 104
    2982:	95 4c       	sbci	r25, 0xC5	; 197
    2984:	90 93 8d 00 	sts	0x008D, r25
    2988:	80 93 8c 00 	sts	0x008C, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1C);
    298c:	ef e6       	ldi	r30, 0x6F	; 111
    298e:	f0 e0       	ldi	r31, 0x00	; 0
    2990:	80 81       	ld	r24, Z
    2992:	88 60       	ori	r24, 0x08	; 8
    2994:	80 83       	st	Z, r24
}
    2996:	08 95       	ret

00002998 <TIMER_Timer3_OCR3A_on>:

void TIMER_Timer3_OCR3A_on(void){
	OCR3A = TCNT3 + OCR3A_PERIOD_CNT;
    2998:	80 91 94 00 	lds	r24, 0x0094
    299c:	90 91 95 00 	lds	r25, 0x0095
    29a0:	80 59       	subi	r24, 0x90	; 144
    29a2:	96 4b       	sbci	r25, 0xB6	; 182
    29a4:	90 93 99 00 	sts	0x0099, r25
    29a8:	80 93 98 00 	sts	0x0098, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3A);
    29ac:	e1 e7       	ldi	r30, 0x71	; 113
    29ae:	f0 e0       	ldi	r31, 0x00	; 0
    29b0:	80 81       	ld	r24, Z
    29b2:	82 60       	ori	r24, 0x02	; 2
    29b4:	80 83       	st	Z, r24
}
    29b6:	08 95       	ret

000029b8 <TIMER_Timer3_OCR3B_on>:

void TIMER_Timer3_OCR3B_on(void){
	OCR3B = TCNT3 + OCR3B_PERIOD_CNT;
    29b8:	80 91 94 00 	lds	r24, 0x0094
    29bc:	90 91 95 00 	lds	r25, 0x0095
    29c0:	80 52       	subi	r24, 0x20	; 32
    29c2:	9d 46       	sbci	r25, 0x6D	; 109
    29c4:	90 93 9b 00 	sts	0x009B, r25
    29c8:	80 93 9a 00 	sts	0x009A, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3B);
    29cc:	e1 e7       	ldi	r30, 0x71	; 113
    29ce:	f0 e0       	ldi	r31, 0x00	; 0
    29d0:	80 81       	ld	r24, Z
    29d2:	84 60       	ori	r24, 0x04	; 4
    29d4:	80 83       	st	Z, r24
}
    29d6:	08 95       	ret

000029d8 <TIMER_Timer3_OCR3C_on>:

void TIMER_Timer3_OCR3C_on(void){
	OCR3C = TCNT3 + OCR3C_PERIOD_CNT;
    29d8:	80 91 94 00 	lds	r24, 0x0094
    29dc:	90 91 95 00 	lds	r25, 0x0095
    29e0:	80 59       	subi	r24, 0x90	; 144
    29e2:	9c 4e       	sbci	r25, 0xEC	; 236
    29e4:	90 93 9d 00 	sts	0x009D, r25
    29e8:	80 93 9c 00 	sts	0x009C, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3C);
    29ec:	e1 e7       	ldi	r30, 0x71	; 113
    29ee:	f0 e0       	ldi	r31, 0x00	; 0
    29f0:	80 81       	ld	r24, Z
    29f2:	88 60       	ori	r24, 0x08	; 8
    29f4:	80 83       	st	Z, r24
}
    29f6:	08 95       	ret

000029f8 <InitWDT>:
 */ 

#include "../includes/WatchDog.h"

void InitWDT(void){
	wdt_enable(WDTO_120MS);
    29f8:	2b e0       	ldi	r18, 0x0B	; 11
    29fa:	88 e1       	ldi	r24, 0x18	; 24
    29fc:	90 e0       	ldi	r25, 0x00	; 0
    29fe:	0f b6       	in	r0, 0x3f	; 63
    2a00:	f8 94       	cli
    2a02:	a8 95       	wdr
    2a04:	80 93 60 00 	sts	0x0060, r24
    2a08:	0f be       	out	0x3f, r0	; 63
    2a0a:	20 93 60 00 	sts	0x0060, r18
}
    2a0e:	08 95       	ret

00002a10 <CheckWDT>:

Bool CheckWDT(void){
	if(MCUSR&(1<<WDRF)){
    2a10:	04 b6       	in	r0, 0x34	; 52
    2a12:	03 fe       	sbrs	r0, 3
    2a14:	06 c0       	rjmp	.+12     	; 0x2a22 <CheckWDT+0x12>
		MCUSR&=~(1<<WDRF);
    2a16:	84 b7       	in	r24, 0x34	; 52
    2a18:	87 7f       	andi	r24, 0xF7	; 247
    2a1a:	84 bf       	out	0x34, r24	; 52
		AddError(ERROR_WDT);
    2a1c:	80 e1       	ldi	r24, 0x10	; 16
    2a1e:	0e 94 c7 10 	call	0x218e	; 0x218e <AddError>
	}
}
    2a22:	08 95       	ret

00002a24 <__udivmodqi4>:
    2a24:	99 1b       	sub	r25, r25
    2a26:	79 e0       	ldi	r23, 0x09	; 9
    2a28:	04 c0       	rjmp	.+8      	; 0x2a32 <__udivmodqi4_ep>

00002a2a <__udivmodqi4_loop>:
    2a2a:	99 1f       	adc	r25, r25
    2a2c:	96 17       	cp	r25, r22
    2a2e:	08 f0       	brcs	.+2      	; 0x2a32 <__udivmodqi4_ep>
    2a30:	96 1b       	sub	r25, r22

00002a32 <__udivmodqi4_ep>:
    2a32:	88 1f       	adc	r24, r24
    2a34:	7a 95       	dec	r23
    2a36:	c9 f7       	brne	.-14     	; 0x2a2a <__udivmodqi4_loop>
    2a38:	80 95       	com	r24
    2a3a:	08 95       	ret

00002a3c <__divmodhi4>:
    2a3c:	97 fb       	bst	r25, 7
    2a3e:	09 2e       	mov	r0, r25
    2a40:	07 26       	eor	r0, r23
    2a42:	0a d0       	rcall	.+20     	; 0x2a58 <__divmodhi4_neg1>
    2a44:	77 fd       	sbrc	r23, 7
    2a46:	04 d0       	rcall	.+8      	; 0x2a50 <__divmodhi4_neg2>
    2a48:	0c d0       	rcall	.+24     	; 0x2a62 <__udivmodhi4>
    2a4a:	06 d0       	rcall	.+12     	; 0x2a58 <__divmodhi4_neg1>
    2a4c:	00 20       	and	r0, r0
    2a4e:	1a f4       	brpl	.+6      	; 0x2a56 <__divmodhi4_exit>

00002a50 <__divmodhi4_neg2>:
    2a50:	70 95       	com	r23
    2a52:	61 95       	neg	r22
    2a54:	7f 4f       	sbci	r23, 0xFF	; 255

00002a56 <__divmodhi4_exit>:
    2a56:	08 95       	ret

00002a58 <__divmodhi4_neg1>:
    2a58:	f6 f7       	brtc	.-4      	; 0x2a56 <__divmodhi4_exit>
    2a5a:	90 95       	com	r25
    2a5c:	81 95       	neg	r24
    2a5e:	9f 4f       	sbci	r25, 0xFF	; 255
    2a60:	08 95       	ret

00002a62 <__udivmodhi4>:
    2a62:	aa 1b       	sub	r26, r26
    2a64:	bb 1b       	sub	r27, r27
    2a66:	51 e1       	ldi	r21, 0x11	; 17
    2a68:	07 c0       	rjmp	.+14     	; 0x2a78 <__udivmodhi4_ep>

00002a6a <__udivmodhi4_loop>:
    2a6a:	aa 1f       	adc	r26, r26
    2a6c:	bb 1f       	adc	r27, r27
    2a6e:	a6 17       	cp	r26, r22
    2a70:	b7 07       	cpc	r27, r23
    2a72:	10 f0       	brcs	.+4      	; 0x2a78 <__udivmodhi4_ep>
    2a74:	a6 1b       	sub	r26, r22
    2a76:	b7 0b       	sbc	r27, r23

00002a78 <__udivmodhi4_ep>:
    2a78:	88 1f       	adc	r24, r24
    2a7a:	99 1f       	adc	r25, r25
    2a7c:	5a 95       	dec	r21
    2a7e:	a9 f7       	brne	.-22     	; 0x2a6a <__udivmodhi4_loop>
    2a80:	80 95       	com	r24
    2a82:	90 95       	com	r25
    2a84:	bc 01       	movw	r22, r24
    2a86:	cd 01       	movw	r24, r26
    2a88:	08 95       	ret

00002a8a <_exit>:
    2a8a:	f8 94       	cli

00002a8c <__stop_program>:
    2a8c:	ff cf       	rjmp	.-2      	; 0x2a8c <__stop_program>
