<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Fast 1200mV 0C Model Removal: &apos;amm_master_inst|altpll_qsys|sd1|pll7|clk[1]&apos;</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Slack</TH>
<TH>From Node</TH>
<TH>To Node</TH>
<TH>Launch Clock</TH>
<TH>Latch Clock</TH>
<TH>Relationship</TH>
<TH>Clock Skew</TH>
<TH>Data Delay</TH>
</TR>
</thead><tbody><TR  bgcolor="#FFFFFF">
<TD >0.933</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|pending_response_count[0]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.042</TD>
<TD >1.059</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.933</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|has_pending_responses</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.042</TD>
<TD >1.059</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.933</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|pending_response_count[2]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.042</TD>
<TD >1.059</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.933</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|pending_response_count[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.042</TD>
<TD >1.059</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.933</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|pending_response_count[3]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.042</TD>
<TD >1.059</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.933</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|last_channel[0]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.042</TD>
<TD >1.059</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.933</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent|hold_waitrequest</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.042</TD>
<TD >1.059</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.954</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.216</TD>
<TD >2.254</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.954</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.216</TD>
<TD >2.254</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.954</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.216</TD>
<TD >2.254</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.954</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.216</TD>
<TD >2.254</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.954</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.216</TD>
<TD >2.254</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.954</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.202</TD>
<TD >2.240</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.954</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.202</TD>
<TD >2.240</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.954</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.202</TD>
<TD >2.240</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.954</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.202</TD>
<TD >2.240</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.954</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.202</TD>
<TD >2.240</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.954</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.202</TD>
<TD >2.240</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.954</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.202</TD>
<TD >2.240</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.956</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.183</TD>
<TD >2.223</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.956</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.183</TD>
<TD >2.223</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.956</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.183</TD>
<TD >2.223</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.956</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.183</TD>
<TD >2.223</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.956</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.183</TD>
<TD >2.223</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.956</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.183</TD>
<TD >2.223</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.956</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.183</TD>
<TD >2.223</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.956</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.183</TD>
<TD >2.223</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.956</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[112]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.183</TD>
<TD >2.223</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.956</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.183</TD>
<TD >2.223</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.956</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.183</TD>
<TD >2.223</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.956</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.183</TD>
<TD >2.223</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.956</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.183</TD>
<TD >2.223</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.970</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.156</TD>
<TD >2.210</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.970</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.156</TD>
<TD >2.210</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.970</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.156</TD>
<TD >2.210</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.970</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.156</TD>
<TD >2.210</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.970</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.156</TD>
<TD >2.210</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.970</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.156</TD>
<TD >2.210</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.981</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.148</TD>
<TD >2.213</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.981</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.148</TD>
<TD >2.213</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.981</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.148</TD>
<TD >2.213</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.981</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.148</TD>
<TD >2.213</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.151</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.161</TD>
<TD >2.396</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.151</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.161</TD>
<TD >2.396</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.151</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.161</TD>
<TD >2.396</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.151</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.161</TD>
<TD >2.396</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.151</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.161</TD>
<TD >2.396</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.151</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.161</TD>
<TD >2.396</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[3]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.037</TD>
<TD >2.288</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.029</TD>
<TD >2.280</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][76]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.027</TD>
<TD >2.278</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][115]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.029</TD>
<TD >2.280</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][77]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.031</TD>
<TD >2.282</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][78]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.031</TD>
<TD >2.282</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][79]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.031</TD>
<TD >2.282</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][80]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.031</TD>
<TD >2.282</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][81]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.031</TD>
<TD >2.282</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][82]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.031</TD>
<TD >2.282</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][83]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.031</TD>
<TD >2.282</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][84]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.031</TD>
<TD >2.282</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.027</TD>
<TD >2.278</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][111]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.027</TD>
<TD >2.278</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][112]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.027</TD>
<TD >2.278</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][85]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.029</TD>
<TD >2.280</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.027</TD>
<TD >2.278</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.027</TD>
<TD >2.278</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.029</TD>
<TD >2.280</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.029</TD>
<TD >2.280</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.029</TD>
<TD >2.280</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][114]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.029</TD>
<TD >2.280</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.027</TD>
<TD >2.278</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.027</TD>
<TD >2.278</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.027</TD>
<TD >2.278</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.034</TD>
<TD >2.285</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[11]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.034</TD>
<TD >2.285</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.034</TD>
<TD >2.285</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.034</TD>
<TD >2.285</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.034</TD>
<TD >2.285</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.034</TD>
<TD >2.285</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.034</TD>
<TD >2.285</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.034</TD>
<TD >2.285</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.034</TD>
<TD >2.285</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.034</TD>
<TD >2.285</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.032</TD>
<TD >2.283</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.032</TD>
<TD >2.283</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.032</TD>
<TD >2.283</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.032</TD>
<TD >2.283</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.027</TD>
<TD >2.278</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.027</TD>
<TD >2.278</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.027</TD>
<TD >2.278</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][95]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.018</TD>
<TD >2.269</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][115]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.021</TD>
<TD >2.272</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][76]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.018</TD>
<TD >2.269</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][97]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.018</TD>
<TD >2.269</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.018</TD>
<TD >2.269</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][87]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.021</TD>
<TD >2.272</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][111]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.021</TD>
<TD >2.272</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][112]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.021</TD>
<TD >2.272</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.018</TD>
<TD >2.269</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.167</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][85]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.021</TD>
<TD >2.272</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
