Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Nov 17 12:10:45 2023
| Host         : xyh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_lcd_touch_timing_summary_routed.rpt -pb top_lcd_touch_timing_summary_routed.pb -rpx top_lcd_touch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_lcd_touch
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       309         
HPDR-1     Warning           Port pin direction inconsistency  25          
TIMING-18  Warning           Missing input or output delay     2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (309)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (782)
5. checking no_input_delay (2)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (309)
--------------------------
 There are 80 register/latch pins with no clock driven by root clock pin: u_lcd_rgb_char/u_clk_div/lcd_pclk_reg/Q (HIGH)

 There are 229 register/latch pins with no clock driven by root clock pin: u_touch_top/u_i2c_dri/dri_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (782)
--------------------------------------------------
 There are 782 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.760        0.000                      0                  210        0.142        0.000                      0                  210        9.500        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            16.760        0.000                      0                  210        0.142        0.000                      0                  210        9.500        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       16.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.760ns  (required time - arrival time)
  Source:                 u_lcd_rgb_char/u_binary2bcd_x/cnt_shift_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 0.735ns (24.722%)  route 2.238ns (75.278%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 24.361 - 20.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.379     4.766    u_lcd_rgb_char/u_binary2bcd_x/CLK
    SLICE_X46Y68         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_x/cnt_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDCE (Prop_fdce_C_Q)         0.398     5.164 f  u_lcd_rgb_char/u_binary2bcd_x/cnt_shift_reg[3]/Q
                         net (fo=8, routed)           0.714     5.879    u_lcd_rgb_char/u_binary2bcd_x/cnt_shift_reg[3]
    SLICE_X46Y69         LUT6 (Prop_lut6_I1_O)        0.232     6.111 r  u_lcd_rgb_char/u_binary2bcd_x/data_shift[31]_i_3/O
                         net (fo=20, routed)          1.238     7.349    u_lcd_rgb_char/u_binary2bcd_x/data_shift1__0
    SLICE_X45Y75         LUT6 (Prop_lut6_I5_O)        0.105     7.454 r  u_lcd_rgb_char/u_binary2bcd_x/data_shift[27]_i_1/O
                         net (fo=4, routed)           0.286     7.739    u_lcd_rgb_char/u_binary2bcd_x/data_shift[27]_i_1_n_0
    SLICE_X45Y75         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.219    24.361    u_lcd_rgb_char/u_binary2bcd_x/CLK
    SLICE_X45Y75         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[24]/C
                         clock pessimism              0.342    24.702    
                         clock uncertainty           -0.035    24.667    
    SLICE_X45Y75         FDCE (Setup_fdce_C_CE)      -0.168    24.499    u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[24]
  -------------------------------------------------------------------
                         required time                         24.499    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                 16.760    

Slack (MET) :             16.760ns  (required time - arrival time)
  Source:                 u_lcd_rgb_char/u_binary2bcd_x/cnt_shift_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 0.735ns (24.722%)  route 2.238ns (75.278%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 24.361 - 20.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.379     4.766    u_lcd_rgb_char/u_binary2bcd_x/CLK
    SLICE_X46Y68         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_x/cnt_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDCE (Prop_fdce_C_Q)         0.398     5.164 f  u_lcd_rgb_char/u_binary2bcd_x/cnt_shift_reg[3]/Q
                         net (fo=8, routed)           0.714     5.879    u_lcd_rgb_char/u_binary2bcd_x/cnt_shift_reg[3]
    SLICE_X46Y69         LUT6 (Prop_lut6_I1_O)        0.232     6.111 r  u_lcd_rgb_char/u_binary2bcd_x/data_shift[31]_i_3/O
                         net (fo=20, routed)          1.238     7.349    u_lcd_rgb_char/u_binary2bcd_x/data_shift1__0
    SLICE_X45Y75         LUT6 (Prop_lut6_I5_O)        0.105     7.454 r  u_lcd_rgb_char/u_binary2bcd_x/data_shift[27]_i_1/O
                         net (fo=4, routed)           0.286     7.739    u_lcd_rgb_char/u_binary2bcd_x/data_shift[27]_i_1_n_0
    SLICE_X45Y75         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.219    24.361    u_lcd_rgb_char/u_binary2bcd_x/CLK
    SLICE_X45Y75         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[25]/C
                         clock pessimism              0.342    24.702    
                         clock uncertainty           -0.035    24.667    
    SLICE_X45Y75         FDCE (Setup_fdce_C_CE)      -0.168    24.499    u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[25]
  -------------------------------------------------------------------
                         required time                         24.499    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                 16.760    

Slack (MET) :             16.760ns  (required time - arrival time)
  Source:                 u_lcd_rgb_char/u_binary2bcd_x/cnt_shift_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 0.735ns (24.722%)  route 2.238ns (75.278%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 24.361 - 20.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.379     4.766    u_lcd_rgb_char/u_binary2bcd_x/CLK
    SLICE_X46Y68         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_x/cnt_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDCE (Prop_fdce_C_Q)         0.398     5.164 f  u_lcd_rgb_char/u_binary2bcd_x/cnt_shift_reg[3]/Q
                         net (fo=8, routed)           0.714     5.879    u_lcd_rgb_char/u_binary2bcd_x/cnt_shift_reg[3]
    SLICE_X46Y69         LUT6 (Prop_lut6_I1_O)        0.232     6.111 r  u_lcd_rgb_char/u_binary2bcd_x/data_shift[31]_i_3/O
                         net (fo=20, routed)          1.238     7.349    u_lcd_rgb_char/u_binary2bcd_x/data_shift1__0
    SLICE_X45Y75         LUT6 (Prop_lut6_I5_O)        0.105     7.454 r  u_lcd_rgb_char/u_binary2bcd_x/data_shift[27]_i_1/O
                         net (fo=4, routed)           0.286     7.739    u_lcd_rgb_char/u_binary2bcd_x/data_shift[27]_i_1_n_0
    SLICE_X45Y75         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.219    24.361    u_lcd_rgb_char/u_binary2bcd_x/CLK
    SLICE_X45Y75         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[26]/C
                         clock pessimism              0.342    24.702    
                         clock uncertainty           -0.035    24.667    
    SLICE_X45Y75         FDCE (Setup_fdce_C_CE)      -0.168    24.499    u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[26]
  -------------------------------------------------------------------
                         required time                         24.499    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                 16.760    

Slack (MET) :             16.760ns  (required time - arrival time)
  Source:                 u_lcd_rgb_char/u_binary2bcd_x/cnt_shift_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 0.735ns (24.722%)  route 2.238ns (75.278%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 24.361 - 20.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.379     4.766    u_lcd_rgb_char/u_binary2bcd_x/CLK
    SLICE_X46Y68         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_x/cnt_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDCE (Prop_fdce_C_Q)         0.398     5.164 f  u_lcd_rgb_char/u_binary2bcd_x/cnt_shift_reg[3]/Q
                         net (fo=8, routed)           0.714     5.879    u_lcd_rgb_char/u_binary2bcd_x/cnt_shift_reg[3]
    SLICE_X46Y69         LUT6 (Prop_lut6_I1_O)        0.232     6.111 r  u_lcd_rgb_char/u_binary2bcd_x/data_shift[31]_i_3/O
                         net (fo=20, routed)          1.238     7.349    u_lcd_rgb_char/u_binary2bcd_x/data_shift1__0
    SLICE_X45Y75         LUT6 (Prop_lut6_I5_O)        0.105     7.454 r  u_lcd_rgb_char/u_binary2bcd_x/data_shift[27]_i_1/O
                         net (fo=4, routed)           0.286     7.739    u_lcd_rgb_char/u_binary2bcd_x/data_shift[27]_i_1_n_0
    SLICE_X45Y75         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.219    24.361    u_lcd_rgb_char/u_binary2bcd_x/CLK
    SLICE_X45Y75         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[27]/C
                         clock pessimism              0.342    24.702    
                         clock uncertainty           -0.035    24.667    
    SLICE_X45Y75         FDCE (Setup_fdce_C_CE)      -0.168    24.499    u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[27]
  -------------------------------------------------------------------
                         required time                         24.499    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                 16.760    

Slack (MET) :             16.803ns  (required time - arrival time)
  Source:                 u_lcd_rgb_char/u_binary2bcd_x/cnt_shift_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.735ns (25.085%)  route 2.195ns (74.915%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 24.361 - 20.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.379     4.766    u_lcd_rgb_char/u_binary2bcd_x/CLK
    SLICE_X46Y68         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_x/cnt_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDCE (Prop_fdce_C_Q)         0.398     5.164 f  u_lcd_rgb_char/u_binary2bcd_x/cnt_shift_reg[3]/Q
                         net (fo=8, routed)           0.706     5.871    u_lcd_rgb_char/u_binary2bcd_x/cnt_shift_reg[3]
    SLICE_X46Y69         LUT6 (Prop_lut6_I1_O)        0.232     6.103 r  u_lcd_rgb_char/u_binary2bcd_x/data_shift[15]_i_1/O
                         net (fo=20, routed)          1.203     7.306    u_lcd_rgb_char/u_binary2bcd_x/data_shift[15]_i_1_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I0_O)        0.105     7.411 r  u_lcd_rgb_char/u_binary2bcd_x/data_shift[31]_i_1/O
                         net (fo=4, routed)           0.286     7.696    u_lcd_rgb_char/u_binary2bcd_x/data_shift[31]_i_1_n_0
    SLICE_X47Y75         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.219    24.361    u_lcd_rgb_char/u_binary2bcd_x/CLK
    SLICE_X47Y75         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[28]/C
                         clock pessimism              0.342    24.702    
                         clock uncertainty           -0.035    24.667    
    SLICE_X47Y75         FDCE (Setup_fdce_C_CE)      -0.168    24.499    u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[28]
  -------------------------------------------------------------------
                         required time                         24.499    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 16.803    

Slack (MET) :             16.803ns  (required time - arrival time)
  Source:                 u_lcd_rgb_char/u_binary2bcd_x/cnt_shift_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.735ns (25.085%)  route 2.195ns (74.915%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 24.361 - 20.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.379     4.766    u_lcd_rgb_char/u_binary2bcd_x/CLK
    SLICE_X46Y68         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_x/cnt_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDCE (Prop_fdce_C_Q)         0.398     5.164 f  u_lcd_rgb_char/u_binary2bcd_x/cnt_shift_reg[3]/Q
                         net (fo=8, routed)           0.706     5.871    u_lcd_rgb_char/u_binary2bcd_x/cnt_shift_reg[3]
    SLICE_X46Y69         LUT6 (Prop_lut6_I1_O)        0.232     6.103 r  u_lcd_rgb_char/u_binary2bcd_x/data_shift[15]_i_1/O
                         net (fo=20, routed)          1.203     7.306    u_lcd_rgb_char/u_binary2bcd_x/data_shift[15]_i_1_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I0_O)        0.105     7.411 r  u_lcd_rgb_char/u_binary2bcd_x/data_shift[31]_i_1/O
                         net (fo=4, routed)           0.286     7.696    u_lcd_rgb_char/u_binary2bcd_x/data_shift[31]_i_1_n_0
    SLICE_X47Y75         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.219    24.361    u_lcd_rgb_char/u_binary2bcd_x/CLK
    SLICE_X47Y75         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[29]/C
                         clock pessimism              0.342    24.702    
                         clock uncertainty           -0.035    24.667    
    SLICE_X47Y75         FDCE (Setup_fdce_C_CE)      -0.168    24.499    u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[29]
  -------------------------------------------------------------------
                         required time                         24.499    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 16.803    

Slack (MET) :             16.803ns  (required time - arrival time)
  Source:                 u_lcd_rgb_char/u_binary2bcd_x/cnt_shift_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.735ns (25.085%)  route 2.195ns (74.915%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 24.361 - 20.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.379     4.766    u_lcd_rgb_char/u_binary2bcd_x/CLK
    SLICE_X46Y68         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_x/cnt_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDCE (Prop_fdce_C_Q)         0.398     5.164 f  u_lcd_rgb_char/u_binary2bcd_x/cnt_shift_reg[3]/Q
                         net (fo=8, routed)           0.706     5.871    u_lcd_rgb_char/u_binary2bcd_x/cnt_shift_reg[3]
    SLICE_X46Y69         LUT6 (Prop_lut6_I1_O)        0.232     6.103 r  u_lcd_rgb_char/u_binary2bcd_x/data_shift[15]_i_1/O
                         net (fo=20, routed)          1.203     7.306    u_lcd_rgb_char/u_binary2bcd_x/data_shift[15]_i_1_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I0_O)        0.105     7.411 r  u_lcd_rgb_char/u_binary2bcd_x/data_shift[31]_i_1/O
                         net (fo=4, routed)           0.286     7.696    u_lcd_rgb_char/u_binary2bcd_x/data_shift[31]_i_1_n_0
    SLICE_X47Y75         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.219    24.361    u_lcd_rgb_char/u_binary2bcd_x/CLK
    SLICE_X47Y75         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[30]/C
                         clock pessimism              0.342    24.702    
                         clock uncertainty           -0.035    24.667    
    SLICE_X47Y75         FDCE (Setup_fdce_C_CE)      -0.168    24.499    u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[30]
  -------------------------------------------------------------------
                         required time                         24.499    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 16.803    

Slack (MET) :             16.803ns  (required time - arrival time)
  Source:                 u_lcd_rgb_char/u_binary2bcd_x/cnt_shift_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.735ns (25.085%)  route 2.195ns (74.915%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 24.361 - 20.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.379     4.766    u_lcd_rgb_char/u_binary2bcd_x/CLK
    SLICE_X46Y68         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_x/cnt_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDCE (Prop_fdce_C_Q)         0.398     5.164 f  u_lcd_rgb_char/u_binary2bcd_x/cnt_shift_reg[3]/Q
                         net (fo=8, routed)           0.706     5.871    u_lcd_rgb_char/u_binary2bcd_x/cnt_shift_reg[3]
    SLICE_X46Y69         LUT6 (Prop_lut6_I1_O)        0.232     6.103 r  u_lcd_rgb_char/u_binary2bcd_x/data_shift[15]_i_1/O
                         net (fo=20, routed)          1.203     7.306    u_lcd_rgb_char/u_binary2bcd_x/data_shift[15]_i_1_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I0_O)        0.105     7.411 r  u_lcd_rgb_char/u_binary2bcd_x/data_shift[31]_i_1/O
                         net (fo=4, routed)           0.286     7.696    u_lcd_rgb_char/u_binary2bcd_x/data_shift[31]_i_1_n_0
    SLICE_X47Y75         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.219    24.361    u_lcd_rgb_char/u_binary2bcd_x/CLK
    SLICE_X47Y75         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[31]/C
                         clock pessimism              0.342    24.702    
                         clock uncertainty           -0.035    24.667    
    SLICE_X47Y75         FDCE (Setup_fdce_C_CE)      -0.168    24.499    u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[31]
  -------------------------------------------------------------------
                         required time                         24.499    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 16.803    

Slack (MET) :             16.898ns  (required time - arrival time)
  Source:                 u_lcd_rgb_char/u_binary2bcd_y/cnt_shift_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 0.695ns (25.315%)  route 2.050ns (74.685%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 24.353 - 20.000 ) 
    Source Clock Delay      (SCD):    4.763ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.376     4.763    u_lcd_rgb_char/u_binary2bcd_y/CLK
    SLICE_X48Y68         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_y/cnt_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.348     5.111 f  u_lcd_rgb_char/u_binary2bcd_y/cnt_shift_reg[3]/Q
                         net (fo=8, routed)           0.740     5.852    u_lcd_rgb_char/u_binary2bcd_y/cnt_shift_reg[3]
    SLICE_X49Y68         LUT6 (Prop_lut6_I1_O)        0.242     6.094 r  u_lcd_rgb_char/u_binary2bcd_y/data_shift[27]_i_3/O
                         net (fo=15, routed)          1.024     7.118    u_lcd_rgb_char/u_binary2bcd_y/data_shift1__0
    SLICE_X52Y73         LUT6 (Prop_lut6_I5_O)        0.105     7.223 r  u_lcd_rgb_char/u_binary2bcd_y/data_shift[27]_i_1__0/O
                         net (fo=4, routed)           0.286     7.509    u_lcd_rgb_char/u_binary2bcd_y/data_shift[27]_i_1__0_n_0
    SLICE_X52Y73         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.211    24.353    u_lcd_rgb_char/u_binary2bcd_y/CLK
    SLICE_X52Y73         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[24]/C
                         clock pessimism              0.258    24.610    
                         clock uncertainty           -0.035    24.575    
    SLICE_X52Y73         FDCE (Setup_fdce_C_CE)      -0.168    24.407    u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[24]
  -------------------------------------------------------------------
                         required time                         24.407    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                 16.898    

Slack (MET) :             16.898ns  (required time - arrival time)
  Source:                 u_lcd_rgb_char/u_binary2bcd_y/cnt_shift_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 0.695ns (25.315%)  route 2.050ns (74.685%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 24.353 - 20.000 ) 
    Source Clock Delay      (SCD):    4.763ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.376     4.763    u_lcd_rgb_char/u_binary2bcd_y/CLK
    SLICE_X48Y68         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_y/cnt_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.348     5.111 f  u_lcd_rgb_char/u_binary2bcd_y/cnt_shift_reg[3]/Q
                         net (fo=8, routed)           0.740     5.852    u_lcd_rgb_char/u_binary2bcd_y/cnt_shift_reg[3]
    SLICE_X49Y68         LUT6 (Prop_lut6_I1_O)        0.242     6.094 r  u_lcd_rgb_char/u_binary2bcd_y/data_shift[27]_i_3/O
                         net (fo=15, routed)          1.024     7.118    u_lcd_rgb_char/u_binary2bcd_y/data_shift1__0
    SLICE_X52Y73         LUT6 (Prop_lut6_I5_O)        0.105     7.223 r  u_lcd_rgb_char/u_binary2bcd_y/data_shift[27]_i_1__0/O
                         net (fo=4, routed)           0.286     7.509    u_lcd_rgb_char/u_binary2bcd_y/data_shift[27]_i_1__0_n_0
    SLICE_X52Y73         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.211    24.353    u_lcd_rgb_char/u_binary2bcd_y/CLK
    SLICE_X52Y73         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[25]/C
                         clock pessimism              0.258    24.610    
                         clock uncertainty           -0.035    24.575    
    SLICE_X52Y73         FDCE (Setup_fdce_C_CE)      -0.168    24.407    u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[25]
  -------------------------------------------------------------------
                         required time                         24.407    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                 16.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_touch_top/u_i2c_dri/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_touch_top/u_i2c_dri/clk_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.622%)  route 0.089ns (32.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.563     1.529    u_touch_top/u_i2c_dri/CLK
    SLICE_X47Y47         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.141     1.670 r  u_touch_top/u_i2c_dri/clk_cnt_reg[5]/Q
                         net (fo=8, routed)           0.089     1.759    u_touch_top/u_i2c_dri/clk_cnt[5]
    SLICE_X46Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.804 r  u_touch_top/u_i2c_dri/clk_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.804    u_touch_top/u_i2c_dri/clk_cnt_2[8]
    SLICE_X46Y47         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     2.044    u_touch_top/u_i2c_dri/CLK
    SLICE_X46Y47         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[8]/C
                         clock pessimism             -0.502     1.542    
    SLICE_X46Y47         FDCE (Hold_fdce_C_D)         0.120     1.662    u_touch_top/u_i2c_dri/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.049%)  route 0.360ns (65.951%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.550     1.516    u_lcd_rgb_char/u_binary2bcd_y/CLK
    SLICE_X49Y66         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[15]/Q
                         net (fo=1, routed)           0.360     2.017    u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg_n_0_[15]
    SLICE_X50Y73         LUT4 (Prop_lut4_I2_O)        0.045     2.062 r  u_lcd_rgb_char/u_binary2bcd_y/data_shift[16]_i_1__0/O
                         net (fo=1, routed)           0.000     2.062    u_lcd_rgb_char/u_binary2bcd_y/data_shift[16]
    SLICE_X50Y73         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.805     2.019    u_lcd_rgb_char/u_binary2bcd_y/CLK
    SLICE_X50Y73         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[16]/C
                         clock pessimism             -0.253     1.766    
    SLICE_X50Y73         FDCE (Hold_fdce_C_D)         0.121     1.887    u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.819%)  route 0.082ns (28.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.540     1.506    u_lcd_rgb_char/u_binary2bcd_y/CLK
    SLICE_X50Y73         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDCE (Prop_fdce_C_Q)         0.164     1.670 r  u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[19]/Q
                         net (fo=4, routed)           0.082     1.752    u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg_n_0_[19]
    SLICE_X51Y73         LUT4 (Prop_lut4_I2_O)        0.045     1.797 r  u_lcd_rgb_char/u_binary2bcd_y/data_shift[20]_i_1__0/O
                         net (fo=1, routed)           0.000     1.797    u_lcd_rgb_char/u_binary2bcd_y/data_shift[20]
    SLICE_X51Y73         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.805     2.019    u_lcd_rgb_char/u_binary2bcd_y/CLK
    SLICE_X51Y73         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[20]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X51Y73         FDCE (Hold_fdce_C_D)         0.092     1.611    u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_binary2bcd_x/bcd_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (60.997%)  route 0.082ns (39.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.543     1.509    u_lcd_rgb_char/u_binary2bcd_x/CLK
    SLICE_X47Y75         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         FDCE (Prop_fdce_C_Q)         0.128     1.637 r  u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[30]/Q
                         net (fo=4, routed)           0.082     1.719    u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg_n_0_[30]
    SLICE_X46Y75         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_x/bcd_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.808     2.022    u_lcd_rgb_char/u_binary2bcd_x/CLK
    SLICE_X46Y75         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_x/bcd_data_reg[14]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X46Y75         FDCE (Hold_fdce_C_D)         0.009     1.531    u_lcd_rgb_char/u_binary2bcd_x/bcd_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_binary2bcd_y/bcd_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.249%)  route 0.145ns (50.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.540     1.506    u_lcd_rgb_char/u_binary2bcd_y/CLK
    SLICE_X51Y73         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[20]/Q
                         net (fo=6, routed)           0.145     1.792    u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg_n_0_[20]
    SLICE_X51Y74         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_y/bcd_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.804     2.018    u_lcd_rgb_char/u_binary2bcd_y/CLK
    SLICE_X51Y74         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_y/bcd_data_reg[4]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X51Y74         FDCE (Hold_fdce_C_D)         0.070     1.588    u_lcd_rgb_char/u_binary2bcd_y/bcd_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.208ns (60.387%)  route 0.136ns (39.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.552     1.518    u_lcd_rgb_char/u_binary2bcd_x/CLK
    SLICE_X46Y65         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDCE (Prop_fdce_C_Q)         0.164     1.682 r  u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[3]/Q
                         net (fo=1, routed)           0.136     1.818    u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg_n_0_[3]
    SLICE_X46Y65         LUT3 (Prop_lut3_I0_O)        0.044     1.862 r  u_lcd_rgb_char/u_binary2bcd_x/data_shift[4]_i_1/O
                         net (fo=1, routed)           0.000     1.862    u_lcd_rgb_char/u_binary2bcd_x/data_shift[4]
    SLICE_X46Y65         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.818     2.032    u_lcd_rgb_char/u_binary2bcd_x/CLK
    SLICE_X46Y65         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[4]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X46Y65         FDCE (Hold_fdce_C_D)         0.131     1.649    u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.229ns (70.849%)  route 0.094ns (29.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.551     1.517    u_lcd_rgb_char/u_binary2bcd_x/CLK
    SLICE_X48Y65         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDCE (Prop_fdce_C_Q)         0.128     1.645 r  u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[8]/Q
                         net (fo=1, routed)           0.094     1.739    u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg_n_0_[8]
    SLICE_X48Y65         LUT3 (Prop_lut3_I0_O)        0.101     1.840 r  u_lcd_rgb_char/u_binary2bcd_x/data_shift[9]_i_1/O
                         net (fo=1, routed)           0.000     1.840    u_lcd_rgb_char/u_binary2bcd_x/data_shift[9]
    SLICE_X48Y65         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.818     2.032    u_lcd_rgb_char/u_binary2bcd_x/CLK
    SLICE_X48Y65         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[9]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X48Y65         FDCE (Hold_fdce_C_D)         0.107     1.624    u_lcd_rgb_char/u_binary2bcd_x/data_shift_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.226ns (73.024%)  route 0.083ns (26.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.551     1.517    u_lcd_rgb_char/u_binary2bcd_y/CLK
    SLICE_X49Y64         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.128     1.645 r  u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[4]/Q
                         net (fo=1, routed)           0.083     1.728    u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg_n_0_[4]
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.098     1.826 r  u_lcd_rgb_char/u_binary2bcd_y/data_shift[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.826    u_lcd_rgb_char/u_binary2bcd_y/data_shift[5]
    SLICE_X49Y64         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.819     2.033    u_lcd_rgb_char/u_binary2bcd_y/CLK
    SLICE_X49Y64         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[5]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X49Y64         FDCE (Hold_fdce_C_D)         0.092     1.609    u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 u_lcd_rgb_char/u_binary2bcd_y/cnt_shift_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_binary2bcd_y/cnt_shift_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.189ns (55.994%)  route 0.149ns (44.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.548     1.514    u_lcd_rgb_char/u_binary2bcd_y/CLK
    SLICE_X48Y68         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_y/cnt_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  u_lcd_rgb_char/u_binary2bcd_y/cnt_shift_reg[1]/Q
                         net (fo=9, routed)           0.149     1.803    u_lcd_rgb_char/u_binary2bcd_y/cnt_shift_reg[1]
    SLICE_X49Y68         LUT3 (Prop_lut3_I2_O)        0.048     1.851 r  u_lcd_rgb_char/u_binary2bcd_y/cnt_shift[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.851    u_lcd_rgb_char/u_binary2bcd_y/p_0_in__0__0[2]
    SLICE_X49Y68         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_y/cnt_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.815     2.029    u_lcd_rgb_char/u_binary2bcd_y/CLK
    SLICE_X49Y68         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_y/cnt_shift_reg[2]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X49Y68         FDCE (Hold_fdce_C_D)         0.107     1.634    u_lcd_rgb_char/u_binary2bcd_y/cnt_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.662%)  route 0.137ns (42.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.551     1.517    u_lcd_rgb_char/u_binary2bcd_y/CLK
    SLICE_X49Y64         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[10]/Q
                         net (fo=1, routed)           0.137     1.794    u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg_n_0_[10]
    SLICE_X49Y65         LUT3 (Prop_lut3_I0_O)        0.045     1.839 r  u_lcd_rgb_char/u_binary2bcd_y/data_shift[11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.839    u_lcd_rgb_char/u_binary2bcd_y/data_shift[11]
    SLICE_X49Y65         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.818     2.032    u_lcd_rgb_char/u_binary2bcd_y/CLK
    SLICE_X49Y65         FDCE                                         r  u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[11]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X49Y65         FDCE (Hold_fdce_C_D)         0.091     1.622    u_lcd_rgb_char/u_binary2bcd_y/data_shift_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X47Y76    u_lcd_rgb_char/u_binary2bcd_x/bcd_data_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X45Y76    u_lcd_rgb_char/u_binary2bcd_x/bcd_data_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X45Y76    u_lcd_rgb_char/u_binary2bcd_x/bcd_data_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X46Y75    u_lcd_rgb_char/u_binary2bcd_x/bcd_data_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X46Y75    u_lcd_rgb_char/u_binary2bcd_x/bcd_data_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X46Y75    u_lcd_rgb_char/u_binary2bcd_x/bcd_data_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X46Y75    u_lcd_rgb_char/u_binary2bcd_x/bcd_data_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X47Y76    u_lcd_rgb_char/u_binary2bcd_x/bcd_data_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X46Y76    u_lcd_rgb_char/u_binary2bcd_x/bcd_data_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X47Y76    u_lcd_rgb_char/u_binary2bcd_x/bcd_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X47Y76    u_lcd_rgb_char/u_binary2bcd_x/bcd_data_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X45Y76    u_lcd_rgb_char/u_binary2bcd_x/bcd_data_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X45Y76    u_lcd_rgb_char/u_binary2bcd_x/bcd_data_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X45Y76    u_lcd_rgb_char/u_binary2bcd_x/bcd_data_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X45Y76    u_lcd_rgb_char/u_binary2bcd_x/bcd_data_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y75    u_lcd_rgb_char/u_binary2bcd_x/bcd_data_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y75    u_lcd_rgb_char/u_binary2bcd_x/bcd_data_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y75    u_lcd_rgb_char/u_binary2bcd_x/bcd_data_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y75    u_lcd_rgb_char/u_binary2bcd_x/bcd_data_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X47Y76    u_lcd_rgb_char/u_binary2bcd_x/bcd_data_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X47Y76    u_lcd_rgb_char/u_binary2bcd_x/bcd_data_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X45Y76    u_lcd_rgb_char/u_binary2bcd_x/bcd_data_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X45Y76    u_lcd_rgb_char/u_binary2bcd_x/bcd_data_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X45Y76    u_lcd_rgb_char/u_binary2bcd_x/bcd_data_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X45Y76    u_lcd_rgb_char/u_binary2bcd_x/bcd_data_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y75    u_lcd_rgb_char/u_binary2bcd_x/bcd_data_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y75    u_lcd_rgb_char/u_binary2bcd_x/bcd_data_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y75    u_lcd_rgb_char/u_binary2bcd_x/bcd_data_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y75    u_lcd_rgb_char/u_binary2bcd_x/bcd_data_reg[13]/C



