---
schema-version: v1.2.3
id: IEEE1149.1-2013
title:
- content: IEEE Standard for Test Access Port and Boundary-Scan Architecture
  format: text/plain
  type: main
link:
- content: https://ieeexplore.ieee.org/document/6515989
  type: src
type: standard
docid:
- id: IEEE 1149.1-2013
  type: IEEE
  primary: true
- id: IEEE 1149.1â„¢-2013
  type: IEEE
  scope: trademark
  primary: true
- id: 978-0-7381-8263-6
  type: ISBN
- id: 10.1109/IEEESTD.2013.6515989
  type: DOI
docnumber: IEEE 1149.1-2013
date:
- type: updated
  value: '2014-04-04'
- type: created
  value: '2013-05-13'
- type: published
  value: '2013-05-14'
- type: issued
  value: '2013-02-06'
contributor:
- organization:
    name:
    - content: Institute of Electrical and Electronics Engineers
    abbreviation:
      content: IEEE
    url: http://www.ieee.org
  role:
  - type: publisher
revdate: '2013-05-14'
language:
- en
script:
- Latn
abstract:
- content: Circuitry that may be built into an integrated circuit to assist in the
    test, maintenance and support of assembled printed circuit boards and the test
    of internal circuits is defined. The circuitry includes a standard interface through
    which instructions and test data are communicated. A set of test features is defined,
    including a boundary-scan register, such that the component is able to respond
    to a minimum set of instructions designed to assist with testing of assembled
    printed circuit boards. Also, a language is defined that allows rigorous structural
    description of the component-specific aspects of such testability features, and
    a second language is defined that allows rigorous procedural description of how
    the testability features may be used.
  language:
  - en
  script:
  - Latn
  format: text/plain
docstatus:
  stage:
    value: approved
copyright:
- owner:
  - name:
    - content: Institute of Electrical and Electronics Engineers
    abbreviation:
      content: IEEE
    url: http://www.ieee.org
  from: '2013'
relation:
- type: updates
  bibitem:
    id: IEEE1149.1-2001
    docid:
    - id: IEEE 1149.1-2001
      type: IEEE
      primary: true
    formattedref:
      content: IEEE 1149.1-2001
      format: text/plain
  description:
    content: revises
    language:
    - en
    script:
    - Latn
    format: text/plain
- type: updates
  bibitem:
    id: IEEE1149.1-2001
    docid:
    - id: IEEE 1149.1-2001
      type: IEEE
      primary: true
    formattedref:
      content: IEEE 1149.1-2001
      format: text/plain
  description:
    content: revises
    language:
    - en
    script:
    - Latn
    format: text/plain
- type: updates
  bibitem:
    id: IEEE1149.1-2001
    docid:
    - id: IEEE 1149.1-2001
      type: IEEE
      primary: true
    formattedref:
      content: IEEE 1149.1-2001
      format: text/plain
  description:
    content: revises
    language:
    - en
    script:
    - Latn
    format: text/plain
- type: updates
  bibitem:
    id: IEEE1149.1-2001
    docid:
    - id: IEEE 1149.1-2001
      type: IEEE
      primary: true
    formattedref:
      content: IEEE 1149.1-2001
      format: text/plain
  description:
    content: revises
    language:
    - en
    script:
    - Latn
    format: text/plain
- type: updates
  bibitem:
    id: IEEE1149.1-2001
    docid:
    - id: IEEE 1149.1-2001
      type: IEEE
      primary: true
    formattedref:
      content: IEEE 1149.1-2001
      format: text/plain
  description:
    content: revises
    language:
    - en
    script:
    - Latn
    format: text/plain
- type: updates
  bibitem:
    id: IEEE1149.1-2001
    docid:
    - id: IEEE 1149.1-2001
      type: IEEE
      primary: true
    formattedref:
      content: IEEE 1149.1-2001
      format: text/plain
  description:
    content: revises
    language:
    - en
    script:
    - Latn
    format: text/plain
keyword:
- content: IEEE standards
- content: Integrated circuits
- content: Printed circuits
- content: Boundary value problems
- content: Very high speed integrated circuits
- content: Testing
- content: boundary scan
- content: boundary-scan architecture
- content: Boundary-Scan Description Language
- content: boundary-scan boundary scan
- content: boundary-scan architecture
- content: Boundary-Scan Description Language (BSDL)
- content: boundary-scan register
- content: circuit boards
- content: circuitry
- content: IEEE 1149.1TM
- content: integrated circuit
- content: printed circuit boards
- content: Procedural Description Language (PDL)
- content: test
- content: test access port (TAP)
- content: very high speed integrated circuit (VHSIC)
- content: VHSIC Hardware Description Language (VHDL)
doctype: standard
editorialgroup:
  committee:
  - Test Technology of the IEEE Computer Society
ics:
- code: '31.180'
  text: Printed circuits and boards
- code: '31.200'
  text: Integrated circuits. Microelectronics
ext:
  schema-version: v1.0.0
  standard_status: Active
  standard_modified: Approved
  pubstatus: Active
  holdstatus: Publish
