--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml CacheController.twx CacheController.ncd -o
CacheController.twr CacheController.pcf -ucf CacheController.ucf

Design file:              CacheController.ncd
Physical constraint file: CacheController.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point myILA/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X42Y80.G1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.788ns (data path - clock path skew + uncertainty)
  Source:               myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          myILA/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.788ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to myILA/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y83.YQ      Tcklo                 0.646   myILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X28Y82.F1      net (fanout=1)        0.400   myILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X28Y82.X       Tilo                  0.660   myILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       myILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X35Y82.G4      net (fanout=2)        0.524   myILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X35Y82.X       Tif5x                 0.890   myILA/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       myILA/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       myILA/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X40Y80.G3      net (fanout=1)        0.541   myILA/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X40Y80.X       Tif5x                 1.000   myILA/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       myILA/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       myILA/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X42Y80.G1      net (fanout=1)        0.351   myILA/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X42Y80.CLK     Tgck                  0.776   myILA/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       myILA/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       myILA/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.788ns (3.972ns logic, 1.816ns route)
                                                       (68.6% logic, 31.4% route)

--------------------------------------------------------------------------------

Paths for end point myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X29Y82.BY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.585ns (data path - clock path skew + uncertainty)
  Source:               myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y83.YQ      Tcklo                 0.646   myILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X28Y82.F1      net (fanout=1)        0.400   myILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X28Y82.X       Tilo                  0.660   myILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       myILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X29Y82.BY      net (fanout=2)        0.565   myILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X29Y82.CLK     Tdick                 0.314   myILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.585ns (1.620ns logic, 0.965ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------

Paths for end point myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X28Y82.F1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.822ns (data path - clock path skew + uncertainty)
  Source:               myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.822ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y83.YQ      Tcklo                 0.646   myILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X28Y82.F1      net (fanout=1)        0.400   myILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X28Y82.CLK     Tfck                  0.776   myILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       myILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.822ns (1.422ns logic, 0.400ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X28Y82.F1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.324ns (datapath - clock path skew - uncertainty)
  Source:               myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.324ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y83.YQ      Tcklo                 0.517   myILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X28Y82.F1      net (fanout=1)        0.320   myILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X28Y82.CLK     Tckf        (-Th)    -0.487   myILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       myILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.324ns (1.004ns logic, 0.320ns route)
                                                       (75.8% logic, 24.2% route)

--------------------------------------------------------------------------------

Paths for end point myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X29Y82.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.934ns (datapath - clock path skew - uncertainty)
  Source:               myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.934ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y83.YQ      Tcklo                 0.517   myILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X28Y82.F1      net (fanout=1)        0.320   myILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X28Y82.X       Tilo                  0.528   myILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       myILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X29Y82.BY      net (fanout=2)        0.452   myILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X29Y82.CLK     Tckdi       (-Th)    -0.117   myILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.934ns (1.162ns logic, 0.772ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Paths for end point myILA/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X42Y80.G1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      4.498ns (datapath - clock path skew - uncertainty)
  Source:               myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          myILA/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.498ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to myILA/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y83.YQ      Tcklo                 0.517   myILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X28Y82.F1      net (fanout=1)        0.320   myILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X28Y82.X       Tilo                  0.528   myILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       myILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X35Y82.G4      net (fanout=2)        0.420   myILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X35Y82.X       Tif5x                 0.712   myILA/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       myILA/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       myILA/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X40Y80.G3      net (fanout=1)        0.433   myILA/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X40Y80.X       Tif5x                 0.800   myILA/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       myILA/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       myILA/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X42Y80.G1      net (fanout=1)        0.281   myILA/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X42Y80.CLK     Tckg        (-Th)    -0.487   myILA/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       myILA/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       myILA/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.498ns (3.044ns logic, 1.454ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X28Y83.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.019ns (data path)
  Source:               myIcon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      6.019ns (Levels of Logic = 2)
  Source Clock:         control0<0> rising

  Maximum Data Path: myIcon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y81.XQ      Tcko                  0.514   myIcon/U0/U_ICON/iCORE_ID<3>
                                                       myIcon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X64Y81.G3      net (fanout=4)        1.133   myIcon/U0/U_ICON/iCORE_ID<3>
    SLICE_X64Y81.Y       Tilo                  0.660   myIcon/U0/U_ICON/iCORE_ID_SEL<15>
                                                       myIcon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X47Y79.G3      net (fanout=29)       1.308   myIcon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X47Y79.Y       Tilo                  0.612   myILA/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       myIcon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X28Y83.CLK     net (fanout=5)        1.792   control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.019ns (1.786ns logic, 4.233ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.602ns (data path)
  Source:               myIcon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.602ns (Levels of Logic = 2)
  Source Clock:         control0<0> rising

  Maximum Data Path: myIcon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y80.XQ      Tcko                  0.515   myIcon/U0/U_ICON/iCORE_ID<1>
                                                       myIcon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X64Y81.G2      net (fanout=5)        0.715   myIcon/U0/U_ICON/iCORE_ID<1>
    SLICE_X64Y81.Y       Tilo                  0.660   myIcon/U0/U_ICON/iCORE_ID_SEL<15>
                                                       myIcon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X47Y79.G3      net (fanout=29)       1.308   myIcon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X47Y79.Y       Tilo                  0.612   myILA/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       myIcon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X28Y83.CLK     net (fanout=5)        1.792   control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.602ns (1.787ns logic, 3.815ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.589ns (data path)
  Source:               myIcon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.589ns (Levels of Logic = 2)
  Source Clock:         control0<0> rising

  Maximum Data Path: myIcon/U0/U_ICON/U_SYNC/U_SYNC to myILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y88.YQ      Tcko                  0.567   myIcon/U0/U_ICON/iSYNC
                                                       myIcon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X64Y86.F2      net (fanout=2)        0.370   myIcon/U0/U_ICON/iSYNC
    SLICE_X64Y86.X       Tilo                  0.660   myIcon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       myIcon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X47Y79.G1      net (fanout=29)       1.588   myIcon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X47Y79.Y       Tilo                  0.612   myILA/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       myIcon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X28Y83.CLK     net (fanout=5)        1.792   control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.589ns (1.839ns logic, 3.750ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.336ns.
--------------------------------------------------------------------------------

Paths for end point myIcon/U0/U_ICON/U_iDATA_CMD (SLICE_X67Y91.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myIcon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          myIcon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.336ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         myIcon/U0/iUPDATE_OUT rising
  Destination Clock:    myIcon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: myIcon/U0/U_ICON/U_iDATA_CMD to myIcon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y91.YQ      Tcko                  0.511   myIcon/U0/U_ICON/iDATA_CMD
                                                       myIcon/U0/U_ICON/U_iDATA_CMD
    SLICE_X67Y91.BY      net (fanout=7)        0.511   myIcon/U0/U_ICON/iDATA_CMD
    SLICE_X67Y91.CLK     Tdick                 0.314   myIcon/U0/U_ICON/iDATA_CMD
                                                       myIcon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.336ns (0.825ns logic, 0.511ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point myIcon/U0/U_ICON/U_iDATA_CMD (SLICE_X67Y91.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.935ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myIcon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          myIcon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.935ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         myIcon/U0/iUPDATE_OUT rising
  Destination Clock:    myIcon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: myIcon/U0/U_ICON/U_iDATA_CMD to myIcon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y91.YQ      Tcko                  0.409   myIcon/U0/U_ICON/iDATA_CMD
                                                       myIcon/U0/U_ICON/U_iDATA_CMD
    SLICE_X67Y91.BY      net (fanout=7)        0.409   myIcon/U0/U_ICON/iDATA_CMD
    SLICE_X67Y91.CLK     Tckdi       (-Th)    -0.117   myIcon/U0/U_ICON/iDATA_CMD
                                                       myIcon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.935ns (0.526ns logic, 0.409ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15 paths, 0 nets, and 22 connections

Design statistics:
   Minimum period:   1.336ns{1}   (Maximum frequency: 748.503MHz)
   Maximum path delay from/to any node:   1.336ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 30 02:48:46 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4522 MB



