#! /usr/local/Cellar/icarus-verilog/10.2/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8de87048a0 .scope module, "test_cpu16" "test_cpu16" 2 104;
 .timescale 0 0;
v0x7f8de8717fe0_0 .var "ck", 0 0;
S_0x7f8de8704a00 .scope module, "cpu" "cpu16" 2 107, 2 1 0, S_0x7f8de87048a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CK"
v0x7f8de8717790_0 .net "A", 15 0, L_0x7f8de8718c80;  1 drivers
v0x7f8de8717840_0 .net "ADDR", 15 0, L_0x7f8de8718110;  1 drivers
v0x7f8de8717920_0 .net "B", 15 0, L_0x7f8de8718fb0;  1 drivers
v0x7f8de87179f0_0 .net "CK", 0 0, v0x7f8de8717fe0_0;  1 drivers
v0x7f8de8717ac0_0 .net "DATA", 15 0, L_0x7f8de8718770;  1 drivers
v0x7f8de8717bd0_0 .net "DEST", 3 0, L_0x7f8de8718900;  1 drivers
v0x7f8de8717c60_0 .net "ICNT", 3 0, L_0x7f8de8718890;  1 drivers
v0x7f8de8717d30_0 .net "IR", 15 0, v0x7f8de8715fe0_0;  1 drivers
v0x7f8de8717e00_0 .net "OUT", 15 0, L_0x7f8de8719060;  1 drivers
v0x7f8de8717f10_0 .net "SRC", 3 0, L_0x7f8de8718aa0;  1 drivers
S_0x7f8de8704b60 .scope module, "alu" "cpu16_alu" 2 10, 2 79 0, S_0x7f8de8704a00;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A"
    .port_info 1 /INPUT 16 "B"
    .port_info 2 /INPUT 4 "ICNT"
    .port_info 3 /OUTPUT 16 "OUT"
L_0x7f8de8719060 .functor BUFZ 16, v0x7f8de87151a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7f8de8704d20_0 .net "A", 15 0, L_0x7f8de8718c80;  alias, 1 drivers
v0x7f8de8714d40_0 .net "B", 15 0, L_0x7f8de8718fb0;  alias, 1 drivers
v0x7f8de8714df0_0 .net "ICNT", 3 0, L_0x7f8de8718890;  alias, 1 drivers
v0x7f8de8714eb0_0 .net "OUT", 15 0, L_0x7f8de8719060;  alias, 1 drivers
v0x7f8de8714f60_0 .var "a", 15 0;
v0x7f8de8715050_0 .var "b", 15 0;
v0x7f8de8715100_0 .var "cin", 0 0;
v0x7f8de87151a0_0 .var "r", 15 0;
E_0x7f8de87007a0 .event edge, v0x7f8de8714df0_0, v0x7f8de8714d40_0, v0x7f8de8704d20_0;
S_0x7f8de8715290 .scope module, "decode" "cpu16_decode" 2 8, 2 44 0, S_0x7f8de8704a00;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "IR"
    .port_info 1 /OUTPUT 4 "ICNT"
    .port_info 2 /OUTPUT 4 "DEST"
    .port_info 3 /OUTPUT 4 "SRC"
L_0x7f8de8718890 .functor BUFZ 4, v0x7f8de87157d0_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f8de87154f0_0 .net "DEST", 3 0, L_0x7f8de8718900;  alias, 1 drivers
v0x7f8de87155b0_0 .net "ICNT", 3 0, L_0x7f8de8718890;  alias, 1 drivers
v0x7f8de8715670_0 .net "IR", 15 0, v0x7f8de8715fe0_0;  alias, 1 drivers
v0x7f8de8715720_0 .net "SRC", 3 0, L_0x7f8de8718aa0;  alias, 1 drivers
v0x7f8de87157d0_0 .var "icnt", 3 0;
E_0x7f8de87154b0 .event edge, v0x7f8de8715670_0;
L_0x7f8de8718900 .part v0x7f8de8715fe0_0, 8, 4;
L_0x7f8de8718aa0 .part v0x7f8de8715fe0_0, 0, 4;
S_0x7f8de8715900 .scope module, "fetch" "cpu16_fetch" 2 6, 2 14 0, S_0x7f8de8704a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CK"
    .port_info 1 /OUTPUT 16 "ADDR"
    .port_info 2 /INPUT 16 "DATA"
    .port_info 3 /OUTPUT 16 "IR"
v0x7f8de8715b70_0 .net "ADDR", 15 0, L_0x7f8de8718110;  alias, 1 drivers
v0x7f8de8715c30_0 .net "CK", 0 0, v0x7f8de8717fe0_0;  alias, 1 drivers
v0x7f8de8715cd0_0 .net "DATA", 15 0, L_0x7f8de8718770;  alias, 1 drivers
v0x7f8de8715d90_0 .net "IR", 15 0, v0x7f8de8715fe0_0;  alias, 1 drivers
v0x7f8de8715e50_0 .net *"_s1", 14 0, L_0x7f8de8718070;  1 drivers
L_0x101343008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8de8715f30_0 .net/2u *"_s2", 0 0, L_0x101343008;  1 drivers
v0x7f8de8715fe0_0 .var "ir", 15 0;
v0x7f8de8716090_0 .var "pc", 15 0;
E_0x7f8de8715b30 .event posedge, v0x7f8de8715c30_0;
L_0x7f8de8718070 .part v0x7f8de8716090_0, 1, 15;
L_0x7f8de8718110 .concat [ 1 15 0 0], L_0x101343008, L_0x7f8de8718070;
S_0x7f8de8716180 .scope module, "m" "cpu16_memory" 2 7, 2 30 0, S_0x7f8de8704a00;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "ADDR"
    .port_info 1 /OUTPUT 16 "DATA"
v0x7f8de8716370_0 .net "ADDR", 15 0, L_0x7f8de8718110;  alias, 1 drivers
v0x7f8de8716420_0 .net "DATA", 15 0, L_0x7f8de8718770;  alias, 1 drivers
v0x7f8de87164d0_0 .net *"_s0", 7 0, L_0x7f8de87182a0;  1 drivers
v0x7f8de8716580_0 .net *"_s10", 32 0, L_0x7f8de87185f0;  1 drivers
v0x7f8de8716630_0 .net *"_s2", 7 0, L_0x7f8de87183c0;  1 drivers
v0x7f8de8716720_0 .net *"_s4", 32 0, L_0x7f8de8718460;  1 drivers
L_0x101343050 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8de87167d0_0 .net *"_s7", 16 0, L_0x101343050;  1 drivers
L_0x101343098 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f8de8716880_0 .net/2u *"_s8", 32 0, L_0x101343098;  1 drivers
v0x7f8de8716930 .array "mem", 63 0, 7 0;
L_0x7f8de87182a0 .array/port v0x7f8de8716930, L_0x7f8de8718110;
L_0x7f8de87183c0 .array/port v0x7f8de8716930, L_0x7f8de87185f0;
L_0x7f8de8718460 .concat [ 16 17 0 0], L_0x7f8de8718110, L_0x101343050;
L_0x7f8de87185f0 .arith/sum 33, L_0x7f8de8718460, L_0x101343098;
L_0x7f8de8718770 .concat [ 8 8 0 0], L_0x7f8de87183c0, L_0x7f8de87182a0;
S_0x7f8de8716a60 .scope module, "rf" "cpu16_regfile" 2 9, 2 64 0, S_0x7f8de8704a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CK"
    .port_info 1 /INPUT 4 "WA"
    .port_info 2 /INPUT 4 "RA1"
    .port_info 3 /INPUT 4 "RA2"
    .port_info 4 /INPUT 16 "WD"
    .port_info 5 /OUTPUT 16 "RD1"
    .port_info 6 /OUTPUT 16 "RD2"
L_0x7f8de8718c80 .functor BUFZ 16, L_0x7f8de8718b40, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f8de8718fb0 .functor BUFZ 16, L_0x7f8de8718d30, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7f8de8716d00_0 .net "CK", 0 0, v0x7f8de8717fe0_0;  alias, 1 drivers
v0x7f8de8716d90_0 .net "RA1", 3 0, L_0x7f8de8718900;  alias, 1 drivers
v0x7f8de8716e40_0 .net "RA2", 3 0, L_0x7f8de8718aa0;  alias, 1 drivers
v0x7f8de8716f10_0 .net "RD1", 15 0, L_0x7f8de8718c80;  alias, 1 drivers
v0x7f8de8716fc0_0 .net "RD2", 15 0, L_0x7f8de8718fb0;  alias, 1 drivers
v0x7f8de8717090_0 .net "WA", 3 0, L_0x7f8de8718900;  alias, 1 drivers
v0x7f8de8717160_0 .net "WD", 15 0, L_0x7f8de8719060;  alias, 1 drivers
v0x7f8de87171f0_0 .net *"_s0", 15 0, L_0x7f8de8718b40;  1 drivers
v0x7f8de8717290_0 .net *"_s10", 5 0, L_0x7f8de8718df0;  1 drivers
L_0x101343128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8de87173c0_0 .net *"_s13", 1 0, L_0x101343128;  1 drivers
v0x7f8de8717470_0 .net *"_s2", 5 0, L_0x7f8de8718be0;  1 drivers
L_0x1013430e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8de8717520_0 .net *"_s5", 1 0, L_0x1013430e0;  1 drivers
v0x7f8de87175d0_0 .net *"_s8", 15 0, L_0x7f8de8718d30;  1 drivers
v0x7f8de8717680 .array "rfile", 15 0, 15 0;
L_0x7f8de8718b40 .array/port v0x7f8de8717680, L_0x7f8de8718be0;
L_0x7f8de8718be0 .concat [ 4 2 0 0], L_0x7f8de8718900, L_0x1013430e0;
L_0x7f8de8718d30 .array/port v0x7f8de8717680, L_0x7f8de8718df0;
L_0x7f8de8718df0 .concat [ 4 2 0 0], L_0x7f8de8718aa0, L_0x101343128;
    .scope S_0x7f8de8715900;
T_0 ;
    %wait E_0x7f8de8715b30;
    %load/vec4 v0x7f8de8716090_0;
    %addi 2, 0, 16;
    %store/vec4 v0x7f8de8716090_0, 0, 16;
    %load/vec4 v0x7f8de8715cd0_0;
    %store/vec4 v0x7f8de8715fe0_0, 0, 16;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f8de8715290;
T_1 ;
    %wait E_0x7f8de87154b0;
    %load/vec4 v0x7f8de8715670_0;
    %parti/s 4, 12, 5;
    %load/vec4 v0x7f8de8715670_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/z;
    %jmp/1 T_1.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/z;
    %jmp/1 T_1.1, 4;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/z;
    %jmp/1 T_1.2, 4;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/z;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x7f8de87157d0_0, 0, 4;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f8de87157d0_0, 0, 4;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f8de87157d0_0, 0, 4;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7f8de87157d0_0, 0, 4;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7f8de87157d0_0, 0, 4;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f8de8716a60;
T_2 ;
    %wait E_0x7f8de8715b30;
    %load/vec4 v0x7f8de8717160_0;
    %load/vec4 v0x7f8de8717090_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8de8717680, 0, 4;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f8de8704b60;
T_3 ;
    %wait E_0x7f8de87007a0;
    %load/vec4 v0x7f8de8714df0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f8de8714df0_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7f8de8704d20_0;
    %store/vec4 v0x7f8de8714f60_0, 0, 16;
    %load/vec4 v0x7f8de8714df0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_3.2, 8;
    %load/vec4 v0x7f8de8714d40_0;
    %inv;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %load/vec4 v0x7f8de8714d40_0;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %store/vec4 v0x7f8de8715050_0, 0, 16;
    %load/vec4 v0x7f8de8714df0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_3.5, 8;
T_3.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.5, 8;
 ; End of false expr.
    %blend;
T_3.5;
    %store/vec4 v0x7f8de8715100_0, 0, 1;
    %load/vec4 v0x7f8de8714f60_0;
    %load/vec4 v0x7f8de8715050_0;
    %add;
    %load/vec4 v0x7f8de8715100_0;
    %pad/u 16;
    %add;
    %store/vec4 v0x7f8de87151a0_0, 0, 16;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f8de8714df0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x7f8de8704d20_0;
    %load/vec4 v0x7f8de8714d40_0;
    %and;
    %store/vec4 v0x7f8de87151a0_0, 0, 16;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x7f8de8714df0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0x7f8de8704d20_0;
    %load/vec4 v0x7f8de8714d40_0;
    %or;
    %store/vec4 v0x7f8de87151a0_0, 0, 16;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7f8de87151a0_0, 0, 16;
T_3.9 ;
T_3.7 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f8de87048a0;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8de8716930, 4, 0;
    %pushi/vec4 161, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8de8716930, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8de8716930, 4, 0;
    %pushi/vec4 162, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8de8716930, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8de8716930, 4, 0;
    %pushi/vec4 163, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8de8716930, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8de8716930, 4, 0;
    %pushi/vec4 164, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8de8716930, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8de8716930, 4, 0;
    %pushi/vec4 165, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8de8716930, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8de8716930, 4, 0;
    %pushi/vec4 166, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8de8716930, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8de8716930, 4, 0;
    %pushi/vec4 167, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8de8716930, 4, 0;
    %pushi/vec4 10, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8de8717680, 4, 0;
    %pushi/vec4 11, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8de8717680, 4, 0;
    %pushi/vec4 12, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8de8717680, 4, 0;
    %pushi/vec4 13, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8de8717680, 4, 0;
    %pushi/vec4 14, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8de8717680, 4, 0;
    %pushi/vec4 15, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8de8717680, 4, 0;
    %pushi/vec4 16, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8de8717680, 4, 0;
    %pushi/vec4 17, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8de8717680, 4, 0;
    %pushi/vec4 15, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8de8717680, 4, 0;
    %pushi/vec4 30, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8de8717680, 4, 0;
    %pushi/vec4 60, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8de8717680, 4, 0;
    %pushi/vec4 120, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8de8717680, 4, 0;
    %pushi/vec4 240, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8de8717680, 4, 0;
    %pushi/vec4 480, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8de8717680, 4, 0;
    %pushi/vec4 960, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8de8717680, 4, 0;
    %pushi/vec4 1920, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8de8717680, 4, 0;
    %end;
    .thread T_4;
    .scope S_0x7f8de87048a0;
T_5 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f8de8716090_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8de8717fe0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8de8717fe0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8de8717fe0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8de8717fe0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8de8717fe0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8de8717fe0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8de8717fe0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8de8717fe0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8de8717fe0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8de8717fe0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8de8717fe0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8de8717fe0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8de8717fe0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8de8717fe0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x7f8de87048a0;
T_6 ;
    %vpi_call 2 149 "$monitor", $stime, " IA=%d IR=%h ICNT=%h A=%d B=%d OUT=%d OUT=%h", v0x7f8de8717840_0, v0x7f8de8717d30_0, v0x7f8de8717c60_0, v0x7f8de8717790_0, v0x7f8de8717920_0, v0x7f8de8717e00_0, v0x7f8de8717e00_0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "cpu16_cpu3.v";
