// Licensed under the Apache License, Version 2.0 or the MIT License.
// SPDX-License-Identifier: Apache-2.0 OR MIT
// Copyright lowRISC contributors 2023.

// Generated register constants for otbn.
// Built for Earlgrey-M2.5.1-RC1-493-gedf5e35f5d
// https://github.com/lowRISC/opentitan/tree/edf5e35f5d50a5377641c90a315109a351de7635
// Tree status: clean
// Build date: 2023-10-18T10:11:37

// Original reference file: hw/ip/otbn/data/otbn.hjson
use kernel::utilities::registers::ReadWrite;
use kernel::utilities::registers::{register_bitfields, register_structs};
/// Number of alerts
pub const OTBN_PARAM_NUM_ALERTS: u32 = 2;
/// Register width
pub const OTBN_PARAM_REG_WIDTH: u32 = 32;

register_structs! {
    pub OtbnRegisters {
        /// Interrupt State Register
        (0x0000 => pub(crate) intr_state: ReadWrite<u32, INTR::Register>),
        /// Interrupt Enable Register
        (0x0004 => pub(crate) intr_enable: ReadWrite<u32, INTR::Register>),
        /// Interrupt Test Register
        (0x0008 => pub(crate) intr_test: ReadWrite<u32, INTR::Register>),
        /// Alert Test Register
        (0x000c => pub(crate) alert_test: ReadWrite<u32, ALERT_TEST::Register>),
        /// Command Register
        (0x0010 => pub(crate) cmd: ReadWrite<u32, CMD::Register>),
        /// Control Register
        (0x0014 => pub(crate) ctrl: ReadWrite<u32, CTRL::Register>),
        /// Status Register
        (0x0018 => pub(crate) status: ReadWrite<u32, STATUS::Register>),
        /// Operation Result Register
        (0x001c => pub(crate) err_bits: ReadWrite<u32, ERR_BITS::Register>),
        /// Fatal Alert Cause Register
        (0x0020 => pub(crate) fatal_alert_cause: ReadWrite<u32, FATAL_ALERT_CAUSE::Register>),
        /// Instruction Count Register
        (0x0024 => pub(crate) insn_cnt: ReadWrite<u32, INSN_CNT::Register>),
        /// A 32-bit CRC checksum of data written to memory
        (0x0028 => pub(crate) load_checksum: ReadWrite<u32, LOAD_CHECKSUM::Register>),
        (0x002c => _reserved1),
        /// Memory area: Instruction Memory Access
        (0x4000 => pub(crate) imem: [ReadWrite<u32>; 1024]),
        (0x5000 => _reserved2),
        /// Memory area: Data Memory Access
        (0x8000 => pub(crate) dmem: [ReadWrite<u32>; 768]),
        (0x8c00 => @END),
    }
}

register_bitfields![u32,
    /// Common Interrupt Offsets
    pub(crate) INTR [
        DONE OFFSET(0) NUMBITS(1) [],
    ],
    pub(crate) ALERT_TEST [
        FATAL OFFSET(0) NUMBITS(1) [],
        RECOV OFFSET(1) NUMBITS(1) [],
    ],
    pub(crate) CMD [
        CMD OFFSET(0) NUMBITS(8) [],
    ],
    pub(crate) CTRL [
        SOFTWARE_ERRS_FATAL OFFSET(0) NUMBITS(1) [],
    ],
    pub(crate) STATUS [
        STATUS OFFSET(0) NUMBITS(8) [],
    ],
    pub(crate) ERR_BITS [
        BAD_DATA_ADDR OFFSET(0) NUMBITS(1) [],
        BAD_INSN_ADDR OFFSET(1) NUMBITS(1) [],
        CALL_STACK OFFSET(2) NUMBITS(1) [],
        ILLEGAL_INSN OFFSET(3) NUMBITS(1) [],
        LOOP OFFSET(4) NUMBITS(1) [],
        KEY_INVALID OFFSET(5) NUMBITS(1) [],
        RND_REP_CHK_FAIL OFFSET(6) NUMBITS(1) [],
        RND_FIPS_CHK_FAIL OFFSET(7) NUMBITS(1) [],
        IMEM_INTG_VIOLATION OFFSET(16) NUMBITS(1) [],
        DMEM_INTG_VIOLATION OFFSET(17) NUMBITS(1) [],
        REG_INTG_VIOLATION OFFSET(18) NUMBITS(1) [],
        BUS_INTG_VIOLATION OFFSET(19) NUMBITS(1) [],
        BAD_INTERNAL_STATE OFFSET(20) NUMBITS(1) [],
        ILLEGAL_BUS_ACCESS OFFSET(21) NUMBITS(1) [],
        LIFECYCLE_ESCALATION OFFSET(22) NUMBITS(1) [],
        FATAL_SOFTWARE OFFSET(23) NUMBITS(1) [],
    ],
    pub(crate) FATAL_ALERT_CAUSE [
        IMEM_INTG_VIOLATION OFFSET(0) NUMBITS(1) [],
        DMEM_INTG_VIOLATION OFFSET(1) NUMBITS(1) [],
        REG_INTG_VIOLATION OFFSET(2) NUMBITS(1) [],
        BUS_INTG_VIOLATION OFFSET(3) NUMBITS(1) [],
        BAD_INTERNAL_STATE OFFSET(4) NUMBITS(1) [],
        ILLEGAL_BUS_ACCESS OFFSET(5) NUMBITS(1) [],
        LIFECYCLE_ESCALATION OFFSET(6) NUMBITS(1) [],
        FATAL_SOFTWARE OFFSET(7) NUMBITS(1) [],
    ],
    pub(crate) INSN_CNT [
        INSN_CNT OFFSET(0) NUMBITS(32) [],
    ],
    pub(crate) LOAD_CHECKSUM [
        CHECKSUM OFFSET(0) NUMBITS(32) [],
    ],
];

// End generated register constants for otbn
