\doxysection{SAI\+\_\+\+Block\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_s_a_i___block___type_def}{}\label{struct_s_a_i___block___type_def}\index{SAI\_Block\_TypeDef@{SAI\_Block\_TypeDef}}


{\ttfamily \#include $<$stm32f413xx.\+h$>$}



Collaboration diagram for SAI\+\_\+\+Block\+\_\+\+Type\+Def\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=177pt]{struct_s_a_i___block___type_def__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_a_i___block___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_a_i___block___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_a_i___block___type_def_ae307d5a553582e6c9717f50037245710}{FRCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_a_i___block___type_def_ad30f20f612dacf85a5bb7f9f97cf0772}{SLOTR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_a_i___block___type_def_ae845b86e973b4bf8a33c447c261633f6}{IMR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_a_i___block___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_a_i___block___type_def_aa46ece753867049c7643819478b8330b}{CLRFR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_a_i___block___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l00632}{632}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.



\label{doc-variable-members}
\Hypertarget{struct_s_a_i___block___type_def_doc-variable-members}
\doxysubsection{Field Documentation}
\Hypertarget{struct_s_a_i___block___type_def_aa46ece753867049c7643819478b8330b}\index{SAI\_Block\_TypeDef@{SAI\_Block\_TypeDef}!CLRFR@{CLRFR}}
\index{CLRFR@{CLRFR}!SAI\_Block\_TypeDef@{SAI\_Block\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CLRFR}{CLRFR}}
{\footnotesize\ttfamily \label{struct_s_a_i___block___type_def_aa46ece753867049c7643819478b8330b} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLRFR}

SAI block x clear flag register, Address offset\+: 0x1C 

Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l00640}{640}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{struct_s_a_i___block___type_def_ab0ec7102960640751d44e92ddac994f0}\index{SAI\_Block\_TypeDef@{SAI\_Block\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!SAI\_Block\_TypeDef@{SAI\_Block\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \label{struct_s_a_i___block___type_def_ab0ec7102960640751d44e92ddac994f0} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR1}

SAI block x configuration register 1, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l00634}{634}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{struct_s_a_i___block___type_def_afdfa307571967afb1d97943e982b6586}\index{SAI\_Block\_TypeDef@{SAI\_Block\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!SAI\_Block\_TypeDef@{SAI\_Block\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily \label{struct_s_a_i___block___type_def_afdfa307571967afb1d97943e982b6586} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR2}

SAI block x configuration register 2, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l00635}{635}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{struct_s_a_i___block___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}\index{SAI\_Block\_TypeDef@{SAI\_Block\_TypeDef}!DR@{DR}}
\index{DR@{DR}!SAI\_Block\_TypeDef@{SAI\_Block\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \label{struct_s_a_i___block___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DR}

SAI block x data register, Address offset\+: 0x20 

Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l00641}{641}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{struct_s_a_i___block___type_def_ae307d5a553582e6c9717f50037245710}\index{SAI\_Block\_TypeDef@{SAI\_Block\_TypeDef}!FRCR@{FRCR}}
\index{FRCR@{FRCR}!SAI\_Block\_TypeDef@{SAI\_Block\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FRCR}{FRCR}}
{\footnotesize\ttfamily \label{struct_s_a_i___block___type_def_ae307d5a553582e6c9717f50037245710} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FRCR}

SAI block x frame configuration register, Address offset\+: 0x0C 

Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l00636}{636}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{struct_s_a_i___block___type_def_ae845b86e973b4bf8a33c447c261633f6}\index{SAI\_Block\_TypeDef@{SAI\_Block\_TypeDef}!IMR@{IMR}}
\index{IMR@{IMR}!SAI\_Block\_TypeDef@{SAI\_Block\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IMR}{IMR}}
{\footnotesize\ttfamily \label{struct_s_a_i___block___type_def_ae845b86e973b4bf8a33c447c261633f6} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IMR}

SAI block x interrupt mask register, Address offset\+: 0x14 

Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l00638}{638}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{struct_s_a_i___block___type_def_ad30f20f612dacf85a5bb7f9f97cf0772}\index{SAI\_Block\_TypeDef@{SAI\_Block\_TypeDef}!SLOTR@{SLOTR}}
\index{SLOTR@{SLOTR}!SAI\_Block\_TypeDef@{SAI\_Block\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SLOTR}{SLOTR}}
{\footnotesize\ttfamily \label{struct_s_a_i___block___type_def_ad30f20f612dacf85a5bb7f9f97cf0772} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SLOTR}

SAI block x slot register, Address offset\+: 0x10 

Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l00637}{637}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{struct_s_a_i___block___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}\index{SAI\_Block\_TypeDef@{SAI\_Block\_TypeDef}!SR@{SR}}
\index{SR@{SR}!SAI\_Block\_TypeDef@{SAI\_Block\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \label{struct_s_a_i___block___type_def_af6aca2bbd40c0fb6df7c3aebe224a360} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

SAI block x status register, Address offset\+: 0x18 

Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l00639}{639}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f413xx_8h}{stm32f413xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f423xx_8h}{stm32f423xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f427xx_8h}{stm32f427xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f437xx_8h}{stm32f437xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f439xx_8h}{stm32f439xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f469xx_8h}{stm32f469xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f479xx_8h}{stm32f479xx.\+h}}\end{DoxyCompactItemize}
