{"sha": "bea9065228d855cc5d0aed44e77f506fd4e67e2b", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YmVhOTA2NTIyOGQ4NTVjYzVkMGFlZDQ0ZTc3ZjUwNmZkNGU2N2UyYg==", "commit": {"author": {"name": "Kirill Yukhin", "email": "kirill.yukhin@intel.com", "date": "2015-10-02T14:29:44Z"}, "committer": {"name": "Kirill Yukhin", "email": "kyukhin@gcc.gnu.org", "date": "2015-10-02T14:29:44Z"}, "message": "invoke.texi: Mention -mavx512vl, -mavx512bw, -mavx512dq, -mavx521vbmi, -mavx512ifma.\n\ngcc/\n\t* doc/invoke.texi: Mention -mavx512vl, -mavx512bw, -mavx512dq,\n\t-mavx521vbmi, -mavx512ifma. Add missing opindex-es.\n\nFrom-SVN: r228393", "tree": {"sha": "416d2d2530c614cad835bccdf05a205513682602", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/416d2d2530c614cad835bccdf05a205513682602"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/bea9065228d855cc5d0aed44e77f506fd4e67e2b", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/bea9065228d855cc5d0aed44e77f506fd4e67e2b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/bea9065228d855cc5d0aed44e77f506fd4e67e2b", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/bea9065228d855cc5d0aed44e77f506fd4e67e2b/comments", "author": null, "committer": null, "parents": [{"sha": "1d4afc04d0031bbdef4e729034275883a8ca0622", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1d4afc04d0031bbdef4e729034275883a8ca0622", "html_url": "https://github.com/Rust-GCC/gccrs/commit/1d4afc04d0031bbdef4e729034275883a8ca0622"}], "stats": {"total": 44, "additions": 40, "deletions": 4}, "files": [{"sha": "3adc4cfb9286c25bcbe50faaaf7c55198a90994f", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/bea9065228d855cc5d0aed44e77f506fd4e67e2b/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/bea9065228d855cc5d0aed44e77f506fd4e67e2b/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=bea9065228d855cc5d0aed44e77f506fd4e67e2b", "patch": "@@ -1,3 +1,8 @@\n+2015-10-02  Kirill Yukhin  <kirill.yukhin@intel.com>\n+\n+\t* doc/invoke.texi: Mention -mavx512vl, -mavx512bw, -mavx512dq,\n+\t-mavx521vbmi, -mavx512ifma. Add missing opindex-es.\n+\n 2015-10-02  Jason Merrill  <jason@redhat.com>\n \n \tPR c/59218"}, {"sha": "3a9594c2188fe739a4e4965f9c87d93c0db69f39", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 35, "deletions": 4, "changes": 39, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/bea9065228d855cc5d0aed44e77f506fd4e67e2b/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/bea9065228d855cc5d0aed44e77f506fd4e67e2b/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=bea9065228d855cc5d0aed44e77f506fd4e67e2b", "patch": "@@ -1085,9 +1085,10 @@ See RS/6000 and PowerPC Options.\n -mrecip -mrecip=@var{opt} @gol\n -mvzeroupper -mprefer-avx128 @gol\n -mmmx  -msse  -msse2 -msse3 -mssse3 -msse4.1 -msse4.2 -msse4 -mavx @gol\n--mavx2 -mavx512f -mavx512pf -mavx512er -mavx512cd -msha @gol\n--maes -mpclmul -mfsgsbase -mrdrnd -mf16c -mfma -mprefetchwt1 @gol\n--mclflushopt -mxsavec -mxsaves @gol\n+-mavx2 -mavx512f -mavx512pf -mavx512er -mavx512cd -mavx512vl @gol\n+-mavx512bw -mavx512dq -mavx512ifma -mavx512vbmi -msha -maes @gol\n+-mpclmul -mfsgsbase -mrdrnd -mf16c -mfma @gol\n+-mprefetchwt1 -mclflushopt -mxsavec -mxsaves @gol\n -msse4a -m3dnow -mpopcnt -mabm -mbmi -mtbm -mfma4 -mxop -mlzcnt @gol\n -mbmi2 -mfxsr -mxsave -mxsaveopt -mrtm -mlwp -mmpx -mmwaitx -mthreads @gol\n -mno-align-stringops  -minline-all-stringops @gol\n@@ -22822,31 +22823,58 @@ preferred alignment to @option{-mpreferred-stack-boundary=2}.\n @opindex msse\n @need 200\n @itemx -msse2\n+@opindex msse2\n @need 200\n @itemx -msse3\n+@opindex msse3\n @need 200\n @itemx -mssse3\n+@opindex mssse3\n @need 200\n @itemx -msse4\n+@opindex msse4\n @need 200\n @itemx -msse4a\n+@opindex msse4a\n @need 200\n @itemx -msse4.1\n+@opindex msse4.1\n @need 200\n @itemx -msse4.2\n+@opindex msse4.2\n @need 200\n @itemx -mavx\n @opindex mavx\n @need 200\n @itemx -mavx2\n+@opindex mavx2\n @need 200\n @itemx -mavx512f\n+@opindex mavx512f\n @need 200\n @itemx -mavx512pf\n+@opindex mavx512pf\n @need 200\n @itemx -mavx512er\n+@opindex mavx512er\n @need 200\n @itemx -mavx512cd\n+@opindex mavx512cd\n+@need 200\n+@itemx -mavx512vl\n+@opindex mavx512vl\n+@need 200\n+@itemx -mavx512bw\n+@opindex mavx512bw\n+@need 200\n+@itemx -mavx512dq\n+@opindex mavx512dq\n+@need 200\n+@itemx -mavx512ifma\n+@opindex mavx512ifma\n+@need 200\n+@itemx -mavx512vbmi\n+@opindex mavx512vbmi\n @need 200\n @itemx -msha\n @opindex msha\n@@ -22873,8 +22901,10 @@ preferred alignment to @option{-mpreferred-stack-boundary=2}.\n @opindex mfma\n @need 200\n @itemx -mfma4\n+@opindex mfma4\n @need 200\n @itemx -mno-fma4\n+@opindex mno-fma4\n @need 200\n @itemx -mprefetchwt1\n @opindex mprefetchwt1\n@@ -22931,7 +22961,8 @@ preferred alignment to @option{-mpreferred-stack-boundary=2}.\n These switches enable the use of instructions in the MMX, SSE,\n SSE2, SSE3, SSSE3, SSE4.1, AVX, AVX2, AVX512F, AVX512PF, AVX512ER, AVX512CD,\n SHA, AES, PCLMUL, FSGSBASE, RDRND, F16C, FMA, SSE4A, FMA4, XOP, LWP, ABM,\n-BMI, BMI2, FXSR, XSAVE, XSAVEOPT, LZCNT, RTM, MPX, MWAITX or 3DNow!@:\n+AVX512VL, AVX512BW, AVX512DQ, AVX512IFMA AVX512VBMI, BMI, BMI2, FXSR,\n+XSAVE, XSAVEOPT, LZCNT, RTM, MPX, MWAITX or 3DNow!@:\n extended instruction sets.  Each has a corresponding @option{-mno-} option\n to disable use of these instructions.\n "}]}