# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Oct 29 2022 15:59:53

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk
		4.2::Critical Path Report for clk_app
		4.3::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk:R vs. clk:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_n:in
			6.1.2::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: usb_n:out
			6.2.2::Path details for port: usb_p:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_n:in
			6.4.2::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: usb_n:out
			6.5.2::Path details for port: usb_p:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 4
Clock: clk               | Frequency: 101.94 MHz  | Target: 16.00 MHz  | 
Clock: clk_app           | Frequency: 96.26 MHz   | Target: 2.00 MHz   | 
Clock: clk_usb           | Frequency: 54.84 MHz   | Target: 48.01 MHz  | 
Clock: u_pll/PLLOUTCORE  | N/A                    | Target: 48.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk            62500            52690       N/A              N/A         N/A              N/A         N/A              N/A         
clk           clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        500000           489611      N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            2596        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port          Setup Times  Clock Reference:Phase  
---------  ------------------  -----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  3065         clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  3200         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port          Clock to Out  Clock Reference:Phase  
---------  ------------------  ------------  ---------------------  
usb_n:out  u_pll/PLLOUTGLOBAL  11988         clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  11564         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port          Hold Times  Clock Reference:Phase  
---------  ------------------  ----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  -1783       clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  -2259       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port          Minimum Clock to Out  Clock Reference:Phase  
---------  ------------------  --------------------  ---------------------  
usb_n:out  u_pll/PLLOUTGLOBAL  8395                  clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  8395                  clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk
*********************************
Clock: clk
Frequency: 101.94 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : up_cnt_1_20_LC_9_23_4/lcout
Path End         : up_cnt_1_20_LC_9_23_4/in3
Capture Clock    : up_cnt_1_20_LC_9_23_4/clk
Setup Constraint : 62500p
Path slack       : 52690p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         69222

Launch Clock Arrival Time (clk:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              7126
+ Clock To Q                            796
+ Data Path Delay                      8610
-----------------------------------   ----- 
End-of-path arrival time (ps)         16532
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1345/I                                   Odrv12                         0              1420  RISE       1
I__1345/O                                   Odrv12                       724              2143  RISE       1
I__1346/I                                   Span12Mux_h                    0              2143  RISE       1
I__1346/O                                   Span12Mux_h                  724              2867  RISE       1
I__1347/I                                   Span12Mux_v                    0              2867  RISE       1
I__1347/O                                   Span12Mux_v                  724              3590  RISE       1
I__1348/I                                   Span12Mux_v                    0              3590  RISE       1
I__1348/O                                   Span12Mux_v                  724              4314  RISE       1
I__1349/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1349/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1350/I                                   LocalMux                       0              4665  RISE       1
I__1350/O                                   LocalMux                     486              5151  RISE       1
I__1351/I                                   IoInMux                        0              5151  RISE       1
I__1351/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      30
I__10138/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__10138/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__10139/I                                  GlobalMux                      0              6443  RISE       1
I__10139/O                                  GlobalMux                    227              6671  RISE       1
I__10146/I                                  ClkMux                         0              6671  RISE       1
I__10146/O                                  ClkMux                       455              7126  RISE       1
up_cnt_1_20_LC_9_23_4/clk                   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
up_cnt_1_20_LC_9_23_4/lcout         LogicCell40_SEQ_MODE_1010    796              7922  52690  RISE       4
I__6951/I                           Odrv4                          0              7922  52690  RISE       1
I__6951/O                           Odrv4                        517              8438  52690  RISE       1
I__6953/I                           LocalMux                       0              8438  52690  RISE       1
I__6953/O                           LocalMux                     486              8924  52690  RISE       1
I__6956/I                           InMux                          0              8924  52690  RISE       1
I__6956/O                           InMux                        382              9307  52690  RISE       1
I__6959/I                           CascadeMux                     0              9307  52690  RISE       1
I__6959/O                           CascadeMux                     0              9307  52690  RISE       1
sleep_sq_RNINCSC_0_LC_7_23_6/in2    LogicCell40_SEQ_MODE_0000      0              9307  52690  RISE       1
sleep_sq_RNINCSC_0_LC_7_23_6/lcout  LogicCell40_SEQ_MODE_0000    558              9865  52690  RISE       2
I__6916/I                           Odrv4                          0              9865  52690  RISE       1
I__6916/O                           Odrv4                        517             10382  52690  RISE       1
I__6917/I                           Span4Mux_h                     0             10382  52690  RISE       1
I__6917/O                           Span4Mux_h                   444             10826  52690  RISE       1
I__6918/I                           LocalMux                       0             10826  52690  RISE       1
I__6918/O                           LocalMux                     486             11312  52690  RISE       1
I__6920/I                           InMux                          0             11312  52690  RISE       1
I__6920/O                           InMux                        382             11695  52690  RISE       1
I__6922/I                           CascadeMux                     0             11695  52690  RISE       1
I__6922/O                           CascadeMux                     0             11695  52690  RISE       1
up_cnt_0_LC_9_21_0/in2              LogicCell40_SEQ_MODE_1010      0             11695  52690  RISE       1
up_cnt_0_LC_9_21_0/carryout         LogicCell40_SEQ_MODE_1010    341             12036  52690  RISE       2
up_cnt_1_LC_9_21_1/carryin          LogicCell40_SEQ_MODE_1010      0             12036  52690  RISE       1
up_cnt_1_LC_9_21_1/carryout         LogicCell40_SEQ_MODE_1010    186             12222  52690  RISE       2
up_cnt_2_LC_9_21_2/carryin          LogicCell40_SEQ_MODE_1010      0             12222  52690  RISE       1
up_cnt_2_LC_9_21_2/carryout         LogicCell40_SEQ_MODE_1010    186             12408  52690  RISE       2
up_cnt_3_LC_9_21_3/carryin          LogicCell40_SEQ_MODE_1010      0             12408  52690  RISE       1
up_cnt_3_LC_9_21_3/carryout         LogicCell40_SEQ_MODE_1010    186             12594  52690  RISE       2
up_cnt_4_LC_9_21_4/carryin          LogicCell40_SEQ_MODE_1010      0             12594  52690  RISE       1
up_cnt_4_LC_9_21_4/carryout         LogicCell40_SEQ_MODE_1010    186             12780  52690  RISE       2
up_cnt_5_LC_9_21_5/carryin          LogicCell40_SEQ_MODE_1010      0             12780  52690  RISE       1
up_cnt_5_LC_9_21_5/carryout         LogicCell40_SEQ_MODE_1010    186             12966  52690  RISE       2
up_cnt_6_LC_9_21_6/carryin          LogicCell40_SEQ_MODE_1010      0             12966  52690  RISE       1
up_cnt_6_LC_9_21_6/carryout         LogicCell40_SEQ_MODE_1010    186             13152  52690  RISE       2
up_cnt_7_LC_9_21_7/carryin          LogicCell40_SEQ_MODE_1010      0             13152  52690  RISE       1
up_cnt_7_LC_9_21_7/carryout         LogicCell40_SEQ_MODE_1010    186             13338  52690  RISE       1
IN_MUX_bfv_9_22_0_/carryinitin      ICE_CARRY_IN_MUX               0             13338  52690  RISE       1
IN_MUX_bfv_9_22_0_/carryinitout     ICE_CARRY_IN_MUX             289             13628  52690  RISE       2
up_cnt_8_LC_9_22_0/carryin          LogicCell40_SEQ_MODE_1010      0             13628  52690  RISE       1
up_cnt_8_LC_9_22_0/carryout         LogicCell40_SEQ_MODE_1010    186             13814  52690  RISE       2
up_cnt_9_LC_9_22_1/carryin          LogicCell40_SEQ_MODE_1010      0             13814  52690  RISE       1
up_cnt_9_LC_9_22_1/carryout         LogicCell40_SEQ_MODE_1010    186             14000  52690  RISE       2
up_cnt_10_LC_9_22_2/carryin         LogicCell40_SEQ_MODE_1010      0             14000  52690  RISE       1
up_cnt_10_LC_9_22_2/carryout        LogicCell40_SEQ_MODE_1010    186             14186  52690  RISE       2
up_cnt_11_LC_9_22_3/carryin         LogicCell40_SEQ_MODE_1010      0             14186  52690  RISE       1
up_cnt_11_LC_9_22_3/carryout        LogicCell40_SEQ_MODE_1010    186             14372  52690  RISE       2
up_cnt_12_LC_9_22_4/carryin         LogicCell40_SEQ_MODE_1010      0             14372  52690  RISE       1
up_cnt_12_LC_9_22_4/carryout        LogicCell40_SEQ_MODE_1010    186             14558  52690  RISE       2
up_cnt_13_LC_9_22_5/carryin         LogicCell40_SEQ_MODE_1010      0             14558  52690  RISE       1
up_cnt_13_LC_9_22_5/carryout        LogicCell40_SEQ_MODE_1010    186             14744  52690  RISE       2
up_cnt_14_LC_9_22_6/carryin         LogicCell40_SEQ_MODE_1010      0             14744  52690  RISE       1
up_cnt_14_LC_9_22_6/carryout        LogicCell40_SEQ_MODE_1010    186             14930  52690  RISE       2
up_cnt_15_LC_9_22_7/carryin         LogicCell40_SEQ_MODE_1010      0             14930  52690  RISE       1
up_cnt_15_LC_9_22_7/carryout        LogicCell40_SEQ_MODE_1010    186             15116  52690  RISE       1
IN_MUX_bfv_9_23_0_/carryinitin      ICE_CARRY_IN_MUX               0             15116  52690  RISE       1
IN_MUX_bfv_9_23_0_/carryinitout     ICE_CARRY_IN_MUX             289             15406  52690  RISE       2
up_cnt_16_LC_9_23_0/carryin         LogicCell40_SEQ_MODE_1010      0             15406  52690  RISE       1
up_cnt_16_LC_9_23_0/carryout        LogicCell40_SEQ_MODE_1010    186             15592  52690  RISE       2
up_cnt_17_LC_9_23_1/carryin         LogicCell40_SEQ_MODE_1010      0             15592  52690  RISE       1
up_cnt_17_LC_9_23_1/carryout        LogicCell40_SEQ_MODE_1010    186             15778  52690  RISE       2
up_cnt_18_LC_9_23_2/carryin         LogicCell40_SEQ_MODE_1010      0             15778  52690  RISE       1
up_cnt_18_LC_9_23_2/carryout        LogicCell40_SEQ_MODE_1010    186             15964  52690  RISE       2
up_cnt_19_LC_9_23_3/carryin         LogicCell40_SEQ_MODE_1010      0             15964  52690  RISE       1
up_cnt_19_LC_9_23_3/carryout        LogicCell40_SEQ_MODE_1010    186             16150  52690  RISE       1
I__6963/I                           InMux                          0             16150  52690  RISE       1
I__6963/O                           InMux                        382             16532  52690  RISE       1
up_cnt_1_20_LC_9_23_4/in3           LogicCell40_SEQ_MODE_1010      0             16532  52690  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1345/I                                   Odrv12                         0              1420  RISE       1
I__1345/O                                   Odrv12                       724              2143  RISE       1
I__1346/I                                   Span12Mux_h                    0              2143  RISE       1
I__1346/O                                   Span12Mux_h                  724              2867  RISE       1
I__1347/I                                   Span12Mux_v                    0              2867  RISE       1
I__1347/O                                   Span12Mux_v                  724              3590  RISE       1
I__1348/I                                   Span12Mux_v                    0              3590  RISE       1
I__1348/O                                   Span12Mux_v                  724              4314  RISE       1
I__1349/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1349/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1350/I                                   LocalMux                       0              4665  RISE       1
I__1350/O                                   LocalMux                     486              5151  RISE       1
I__1351/I                                   IoInMux                        0              5151  RISE       1
I__1351/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      30
I__10138/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__10138/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__10139/I                                  GlobalMux                      0              6443  RISE       1
I__10139/O                                  GlobalMux                    227              6671  RISE       1
I__10146/I                                  ClkMux                         0              6671  RISE       1
I__10146/O                                  ClkMux                       455              7126  RISE       1
up_cnt_1_20_LC_9_23_4/clk                   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 96.26 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.data_q_4_LC_15_19_6/lcout
Path End         : u_app.data_q_4_LC_15_19_6/in0
Capture Clock    : u_app.data_q_4_LC_15_19_6/clk
Setup Constraint : 500000p
Path slack       : 489612p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5168
- Setup Time                                 -693
----------------------------------------   ------ 
End-of-path required time (ps)             504476

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5168
+ Clock To Q                                796
+ Data Path Delay                          8900
---------------------------------------   ----- 
End-of-path arrival time (ps)             14864
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_11_19_5/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       4
I__8143/I                                       Odrv12                         0                 0  RISE       1
I__8143/O                                       Odrv12                       724               724  RISE       1
I__8147/I                                       Span12Mux_s10_h                0               724  RISE       1
I__8147/O                                       Span12Mux_s10_h              631              1354  RISE       1
I__8148/I                                       Sp12to4                        0              1354  RISE       1
I__8148/O                                       Sp12to4                      631              1985  RISE       1
I__8149/I                                       Span4Mux_s2_h                  0              1985  RISE       1
I__8149/O                                       Span4Mux_s2_h                300              2284  RISE       1
I__8150/I                                       IoSpan4Mux                     0              2284  RISE       1
I__8150/O                                       IoSpan4Mux                   424              2708  RISE       1
I__8151/I                                       LocalMux                       0              2708  RISE       1
I__8151/O                                       LocalMux                     486              3194  RISE       1
I__8152/I                                       IoInMux                        0              3194  RISE       1
I__8152/O                                       IoInMux                      382              3577  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3577  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              4486  RISE      58
I__10964/I                                      gio2CtrlBuf                    0              4486  RISE       1
I__10964/O                                      gio2CtrlBuf                    0              4486  RISE       1
I__10965/I                                      GlobalMux                      0              4486  RISE       1
I__10965/O                                      GlobalMux                    227              4714  RISE       1
I__10977/I                                      ClkMux                         0              4714  RISE       1
I__10977/O                                      ClkMux                       455              5168  RISE       1
u_app.data_q_4_LC_15_19_6/clk                   LogicCell40_SEQ_MODE_1010      0              5168  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.data_q_4_LC_15_19_6/lcout             LogicCell40_SEQ_MODE_1010    796              5964  489611  RISE       7
I__10475/I                                  LocalMux                       0              5964  489611  RISE       1
I__10475/O                                  LocalMux                     486              6450  489611  RISE       1
I__10480/I                                  InMux                          0              6450  489611  RISE       1
I__10480/O                                  InMux                        382              6833  489611  RISE       1
u_app.data_q_RNIHOPU_4_LC_15_19_1/in1       LogicCell40_SEQ_MODE_0000      0              6833  489611  RISE       1
u_app.data_q_RNIHOPU_4_LC_15_19_1/ltout     LogicCell40_SEQ_MODE_0000    558              7391  489611  FALL       1
I__9660/I                                   CascadeMux                     0              7391  489611  FALL       1
I__9660/O                                   CascadeMux                     0              7391  489611  FALL       1
u_app.data_q_RNIJ50D2_1_LC_15_19_2/in2      LogicCell40_SEQ_MODE_0000      0              7391  489611  FALL       1
u_app.data_q_RNIJ50D2_1_LC_15_19_2/lcout    LogicCell40_SEQ_MODE_0000    558              7949  489611  RISE       1
I__9751/I                                   LocalMux                       0              7949  489611  RISE       1
I__9751/O                                   LocalMux                     486              8435  489611  RISE       1
I__9752/I                                   InMux                          0              8435  489611  RISE       1
I__9752/O                                   InMux                        382              8817  489611  RISE       1
u_app.data_q_RNI427R3_7_LC_15_20_0/in3      LogicCell40_SEQ_MODE_0000      0              8817  489611  RISE       1
u_app.data_q_RNI427R3_7_LC_15_20_0/ltout    LogicCell40_SEQ_MODE_0000    403              9221  489611  FALL       1
I__9748/I                                   CascadeMux                     0              9221  489611  FALL       1
I__9748/O                                   CascadeMux                     0              9221  489611  FALL       1
u_app.data_q_RNIN7786_4_LC_15_20_1/in2      LogicCell40_SEQ_MODE_0000      0              9221  489611  FALL       1
u_app.data_q_RNIN7786_4_LC_15_20_1/lcout    LogicCell40_SEQ_MODE_0000    558              9779  489611  RISE       2
I__10451/I                                  LocalMux                       0              9779  489611  RISE       1
I__10451/O                                  LocalMux                     486             10265  489611  RISE       1
I__10453/I                                  InMux                          0             10265  489611  RISE       1
I__10453/O                                  InMux                        382             10647  489611  RISE       1
u_app.status_q_RNIJROSC_6_LC_15_20_6/in3    LogicCell40_SEQ_MODE_0000      0             10647  489611  RISE       1
u_app.status_q_RNIJROSC_6_LC_15_20_6/lcout  LogicCell40_SEQ_MODE_0000    465             11112  489611  RISE       7
I__10501/I                                  LocalMux                       0             11112  489611  RISE       1
I__10501/O                                  LocalMux                     486             11598  489611  RISE       1
I__10504/I                                  InMux                          0             11598  489611  RISE       1
I__10504/O                                  InMux                        382             11980  489611  RISE       1
u_app.data_q_RNO_0_4_LC_15_20_5/in0         LogicCell40_SEQ_MODE_0000      0             11980  489611  RISE       1
u_app.data_q_RNO_0_4_LC_15_20_5/lcout       LogicCell40_SEQ_MODE_0000    662             12642  489611  RISE       1
I__9738/I                                   Odrv12                         0             12642  489611  RISE       1
I__9738/O                                   Odrv12                       724             13366  489611  RISE       1
I__9739/I                                   Sp12to4                        0             13366  489611  RISE       1
I__9739/O                                   Sp12to4                      631             13996  489611  RISE       1
I__9740/I                                   LocalMux                       0             13996  489611  RISE       1
I__9740/O                                   LocalMux                     486             14482  489611  RISE       1
I__9741/I                                   InMux                          0             14482  489611  RISE       1
I__9741/O                                   InMux                        382             14864  489611  RISE       1
u_app.data_q_4_LC_15_19_6/in0               LogicCell40_SEQ_MODE_1010      0             14864  489611  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_11_19_5/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       4
I__8143/I                                       Odrv12                         0                 0  RISE       1
I__8143/O                                       Odrv12                       724               724  RISE       1
I__8147/I                                       Span12Mux_s10_h                0               724  RISE       1
I__8147/O                                       Span12Mux_s10_h              631              1354  RISE       1
I__8148/I                                       Sp12to4                        0              1354  RISE       1
I__8148/O                                       Sp12to4                      631              1985  RISE       1
I__8149/I                                       Span4Mux_s2_h                  0              1985  RISE       1
I__8149/O                                       Span4Mux_s2_h                300              2284  RISE       1
I__8150/I                                       IoSpan4Mux                     0              2284  RISE       1
I__8150/O                                       IoSpan4Mux                   424              2708  RISE       1
I__8151/I                                       LocalMux                       0              2708  RISE       1
I__8151/O                                       LocalMux                     486              3194  RISE       1
I__8152/I                                       IoInMux                        0              3194  RISE       1
I__8152/O                                       IoInMux                      382              3577  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3577  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              4486  RISE      58
I__10964/I                                      gio2CtrlBuf                    0              4486  RISE       1
I__10964/O                                      gio2CtrlBuf                    0              4486  RISE       1
I__10965/I                                      GlobalMux                      0              4486  RISE       1
I__10965/O                                      GlobalMux                    227              4714  RISE       1
I__10977/I                                      ClkMux                         0              4714  RISE       1
I__10977/O                                      ClkMux                       455              5168  RISE       1
u_app.data_q_4_LC_15_19_6/clk                   LogicCell40_SEQ_MODE_1010      0              5168  RISE       1


===================================================================== 
4.3::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 54.84 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.delay_cnt_q_3_LC_2_29_5/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_3_LC_6_26_5/in3
Capture Clock    : u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_3_LC_6_26_5/clk
Setup Constraint : 20830p
Path slack       : 2596p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             21109

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                         17035
---------------------------------------   ----- 
End-of-path arrival time (ps)             18513
 
Launch Clock Path
pin name                                     model name                          delay  cumulative delay  edge  Fanout
-------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                           SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__11190/I                                   GlobalMux                               0                 0  RISE       1
I__11190/O                                   GlobalMux                             227               227  RISE       1
I__11322/I                                   ClkMux                                  0               227  RISE       1
I__11322/O                                   ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.delay_cnt_q_3_LC_2_29_5/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.delay_cnt_q_3_LC_2_29_5/lcout                         LogicCell40_SEQ_MODE_1010    796              1478   2596  RISE       3
I__1718/I                                                             LocalMux                       0              1478   2596  RISE       1
I__1718/O                                                             LocalMux                     486              1964   2596  RISE       1
I__1720/I                                                             InMux                          0              1964   2596  RISE       1
I__1720/O                                                             InMux                        382              2346   2596  RISE       1
u_usb_cdc.u_sie.delay_cnt_q_RNIE4QA1_0_LC_2_29_6/in0                  LogicCell40_SEQ_MODE_0000      0              2346   2596  RISE       1
u_usb_cdc.u_sie.delay_cnt_q_RNIE4QA1_0_LC_2_29_6/lcout                LogicCell40_SEQ_MODE_0000    662              3008   2596  RISE       3
I__1703/I                                                             LocalMux                       0              3008   2596  RISE       1
I__1703/O                                                             LocalMux                     486              3494   2596  RISE       1
I__1705/I                                                             InMux                          0              3494   2596  RISE       1
I__1705/O                                                             InMux                        382              3876   2596  RISE       1
u_usb_cdc.u_sie.delay_cnt_q_RNIHVSI2_4_LC_2_28_1/in3                  LogicCell40_SEQ_MODE_0000      0              3876   2596  RISE       1
u_usb_cdc.u_sie.delay_cnt_q_RNIHVSI2_4_LC_2_28_1/lcout                LogicCell40_SEQ_MODE_0000    465              4342   2596  RISE       1
I__6513/I                                                             Odrv4                          0              4342   2596  RISE       1
I__6513/O                                                             Odrv4                        517              4858   2596  RISE       1
I__6514/I                                                             Span4Mux_h                     0              4858   2596  RISE       1
I__6514/O                                                             Span4Mux_h                   444              5303   2596  RISE       1
I__6515/I                                                             Span4Mux_h                     0              5303   2596  RISE       1
I__6515/O                                                             Span4Mux_h                   444              5747   2596  RISE       1
I__6516/I                                                             LocalMux                       0              5747   2596  RISE       1
I__6516/O                                                             LocalMux                     486              6233   2596  RISE       1
I__6517/I                                                             InMux                          0              6233   2596  RISE       1
I__6517/O                                                             InMux                        382              6616   2596  RISE       1
u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q_RNII8A96_2_LC_7_29_5/in3      LogicCell40_SEQ_MODE_0000      0              6616   2596  RISE       1
u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q_RNII8A96_2_LC_7_29_5/lcout    LogicCell40_SEQ_MODE_0000    465              7081   2596  RISE       1
I__6507/I                                                             Odrv4                          0              7081   2596  RISE       1
I__6507/O                                                             Odrv4                        517              7598   2596  RISE       1
I__6508/I                                                             Span4Mux_h                     0              7598   2596  RISE       1
I__6508/O                                                             Span4Mux_h                   444              8042   2596  RISE       1
I__6509/I                                                             Span4Mux_s3_v                  0              8042   2596  RISE       1
I__6509/O                                                             Span4Mux_s3_v                465              8507   2596  RISE       1
I__6510/I                                                             IoSpan4Mux                     0              8507   2596  RISE       1
I__6510/O                                                             IoSpan4Mux                   424              8931   2596  RISE       1
I__6511/I                                                             LocalMux                       0              8931   2596  RISE       1
I__6511/O                                                             LocalMux                     486              9417   2596  RISE       1
I__6512/I                                                             IoInMux                        0              9417   2596  RISE       1
I__6512/O                                                             IoInMux                      382              9799   2596  RISE       1
u_usb_cdc.u_bulk_endp.out_ready_i_1_RNIQ398/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9799   2596  RISE       1
u_usb_cdc.u_bulk_endp.out_ready_i_1_RNIQ398/GLOBALBUFFEROUTPUT        ICE_GB                       910             10709   2596  RISE      89
I__11155/I                                                            gio2CtrlBuf                    0             10709   2596  RISE       1
I__11155/O                                                            gio2CtrlBuf                    0             10709   2596  RISE       1
I__11156/I                                                            GlobalMux                      0             10709   2596  RISE       1
I__11156/O                                                            GlobalMux                    227             10936   2596  RISE       1
I__11157/I                                                            Glb2LocalMux                   0             10936   2596  RISE       1
I__11157/O                                                            Glb2LocalMux                 662             11598   2596  RISE       1
I__11185/I                                                            LocalMux                       0             11598   2596  RISE       1
I__11185/O                                                            LocalMux                     486             12084   2596  RISE       1
I__11187/I                                                            InMux                          0             12084   2596  RISE       1
I__11187/O                                                            InMux                        382             12466   2596  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_req_q_RNIMR2I1_LC_6_25_2/in3       LogicCell40_SEQ_MODE_0000      0             12466   2596  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_req_q_RNIMR2I1_LC_6_25_2/lcout     LogicCell40_SEQ_MODE_0000    465             12931   2596  RISE       6
I__6185/I                                                             Odrv4                          0             12931   2596  RISE       1
I__6185/O                                                             Odrv4                        517             13448   2596  RISE       1
I__6191/I                                                             Span4Mux_h                     0             13448   2596  RISE       1
I__6191/O                                                             Span4Mux_h                   444             13893   2596  RISE       1
I__6193/I                                                             LocalMux                       0             13893   2596  RISE       1
I__6193/O                                                             LocalMux                     486             14379   2596  RISE       1
I__6194/I                                                             InMux                          0             14379   2596  RISE       1
I__6194/O                                                             InMux                        382             14761   2596  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_RNO_1_3_LC_4_28_6/in3     LogicCell40_SEQ_MODE_0000      0             14761   2596  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_RNO_1_3_LC_4_28_6/lcout   LogicCell40_SEQ_MODE_0000    465             15226   2596  RISE       1
I__6176/I                                                             Odrv4                          0             15226   2596  RISE       1
I__6176/O                                                             Odrv4                        517             15743   2596  RISE       1
I__6177/I                                                             Span4Mux_h                     0             15743   2596  RISE       1
I__6177/O                                                             Span4Mux_h                   444             16188   2596  RISE       1
I__6178/I                                                             LocalMux                       0             16188   2596  RISE       1
I__6178/O                                                             LocalMux                     486             16673   2596  RISE       1
I__6179/I                                                             InMux                          0             16673   2596  RISE       1
I__6179/O                                                             InMux                        382             17056   2596  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_3_LC_7_25_7/in1     LogicCell40_SEQ_MODE_0000      0             17056   2596  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_3_LC_7_25_7/lcout   LogicCell40_SEQ_MODE_0000    589             17645   2596  RISE       1
I__6172/I                                                             LocalMux                       0             17645   2596  RISE       1
I__6172/O                                                             LocalMux                     486             18131   2596  RISE       1
I__6173/I                                                             InMux                          0             18131   2596  RISE       1
I__6173/O                                                             InMux                        382             18513   2596  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_3_LC_6_26_5/in3           LogicCell40_SEQ_MODE_1010      0             18513   2596  RISE       1

Capture Clock Path
pin name                                                     model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                           SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__11190/I                                                   GlobalMux                               0                 0  RISE       1
I__11190/O                                                   GlobalMux                             227               227  RISE       1
I__11285/I                                                   ClkMux                                  0               227  RISE       1
I__11285/O                                                   ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_3_LC_6_26_5/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk:R vs. clk:R)
***********************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : up_cnt_1_20_LC_9_23_4/lcout
Path End         : up_cnt_1_20_LC_9_23_4/in3
Capture Clock    : up_cnt_1_20_LC_9_23_4/clk
Setup Constraint : 62500p
Path slack       : 52690p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         69222

Launch Clock Arrival Time (clk:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              7126
+ Clock To Q                            796
+ Data Path Delay                      8610
-----------------------------------   ----- 
End-of-path arrival time (ps)         16532
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1345/I                                   Odrv12                         0              1420  RISE       1
I__1345/O                                   Odrv12                       724              2143  RISE       1
I__1346/I                                   Span12Mux_h                    0              2143  RISE       1
I__1346/O                                   Span12Mux_h                  724              2867  RISE       1
I__1347/I                                   Span12Mux_v                    0              2867  RISE       1
I__1347/O                                   Span12Mux_v                  724              3590  RISE       1
I__1348/I                                   Span12Mux_v                    0              3590  RISE       1
I__1348/O                                   Span12Mux_v                  724              4314  RISE       1
I__1349/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1349/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1350/I                                   LocalMux                       0              4665  RISE       1
I__1350/O                                   LocalMux                     486              5151  RISE       1
I__1351/I                                   IoInMux                        0              5151  RISE       1
I__1351/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      30
I__10138/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__10138/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__10139/I                                  GlobalMux                      0              6443  RISE       1
I__10139/O                                  GlobalMux                    227              6671  RISE       1
I__10146/I                                  ClkMux                         0              6671  RISE       1
I__10146/O                                  ClkMux                       455              7126  RISE       1
up_cnt_1_20_LC_9_23_4/clk                   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
up_cnt_1_20_LC_9_23_4/lcout         LogicCell40_SEQ_MODE_1010    796              7922  52690  RISE       4
I__6951/I                           Odrv4                          0              7922  52690  RISE       1
I__6951/O                           Odrv4                        517              8438  52690  RISE       1
I__6953/I                           LocalMux                       0              8438  52690  RISE       1
I__6953/O                           LocalMux                     486              8924  52690  RISE       1
I__6956/I                           InMux                          0              8924  52690  RISE       1
I__6956/O                           InMux                        382              9307  52690  RISE       1
I__6959/I                           CascadeMux                     0              9307  52690  RISE       1
I__6959/O                           CascadeMux                     0              9307  52690  RISE       1
sleep_sq_RNINCSC_0_LC_7_23_6/in2    LogicCell40_SEQ_MODE_0000      0              9307  52690  RISE       1
sleep_sq_RNINCSC_0_LC_7_23_6/lcout  LogicCell40_SEQ_MODE_0000    558              9865  52690  RISE       2
I__6916/I                           Odrv4                          0              9865  52690  RISE       1
I__6916/O                           Odrv4                        517             10382  52690  RISE       1
I__6917/I                           Span4Mux_h                     0             10382  52690  RISE       1
I__6917/O                           Span4Mux_h                   444             10826  52690  RISE       1
I__6918/I                           LocalMux                       0             10826  52690  RISE       1
I__6918/O                           LocalMux                     486             11312  52690  RISE       1
I__6920/I                           InMux                          0             11312  52690  RISE       1
I__6920/O                           InMux                        382             11695  52690  RISE       1
I__6922/I                           CascadeMux                     0             11695  52690  RISE       1
I__6922/O                           CascadeMux                     0             11695  52690  RISE       1
up_cnt_0_LC_9_21_0/in2              LogicCell40_SEQ_MODE_1010      0             11695  52690  RISE       1
up_cnt_0_LC_9_21_0/carryout         LogicCell40_SEQ_MODE_1010    341             12036  52690  RISE       2
up_cnt_1_LC_9_21_1/carryin          LogicCell40_SEQ_MODE_1010      0             12036  52690  RISE       1
up_cnt_1_LC_9_21_1/carryout         LogicCell40_SEQ_MODE_1010    186             12222  52690  RISE       2
up_cnt_2_LC_9_21_2/carryin          LogicCell40_SEQ_MODE_1010      0             12222  52690  RISE       1
up_cnt_2_LC_9_21_2/carryout         LogicCell40_SEQ_MODE_1010    186             12408  52690  RISE       2
up_cnt_3_LC_9_21_3/carryin          LogicCell40_SEQ_MODE_1010      0             12408  52690  RISE       1
up_cnt_3_LC_9_21_3/carryout         LogicCell40_SEQ_MODE_1010    186             12594  52690  RISE       2
up_cnt_4_LC_9_21_4/carryin          LogicCell40_SEQ_MODE_1010      0             12594  52690  RISE       1
up_cnt_4_LC_9_21_4/carryout         LogicCell40_SEQ_MODE_1010    186             12780  52690  RISE       2
up_cnt_5_LC_9_21_5/carryin          LogicCell40_SEQ_MODE_1010      0             12780  52690  RISE       1
up_cnt_5_LC_9_21_5/carryout         LogicCell40_SEQ_MODE_1010    186             12966  52690  RISE       2
up_cnt_6_LC_9_21_6/carryin          LogicCell40_SEQ_MODE_1010      0             12966  52690  RISE       1
up_cnt_6_LC_9_21_6/carryout         LogicCell40_SEQ_MODE_1010    186             13152  52690  RISE       2
up_cnt_7_LC_9_21_7/carryin          LogicCell40_SEQ_MODE_1010      0             13152  52690  RISE       1
up_cnt_7_LC_9_21_7/carryout         LogicCell40_SEQ_MODE_1010    186             13338  52690  RISE       1
IN_MUX_bfv_9_22_0_/carryinitin      ICE_CARRY_IN_MUX               0             13338  52690  RISE       1
IN_MUX_bfv_9_22_0_/carryinitout     ICE_CARRY_IN_MUX             289             13628  52690  RISE       2
up_cnt_8_LC_9_22_0/carryin          LogicCell40_SEQ_MODE_1010      0             13628  52690  RISE       1
up_cnt_8_LC_9_22_0/carryout         LogicCell40_SEQ_MODE_1010    186             13814  52690  RISE       2
up_cnt_9_LC_9_22_1/carryin          LogicCell40_SEQ_MODE_1010      0             13814  52690  RISE       1
up_cnt_9_LC_9_22_1/carryout         LogicCell40_SEQ_MODE_1010    186             14000  52690  RISE       2
up_cnt_10_LC_9_22_2/carryin         LogicCell40_SEQ_MODE_1010      0             14000  52690  RISE       1
up_cnt_10_LC_9_22_2/carryout        LogicCell40_SEQ_MODE_1010    186             14186  52690  RISE       2
up_cnt_11_LC_9_22_3/carryin         LogicCell40_SEQ_MODE_1010      0             14186  52690  RISE       1
up_cnt_11_LC_9_22_3/carryout        LogicCell40_SEQ_MODE_1010    186             14372  52690  RISE       2
up_cnt_12_LC_9_22_4/carryin         LogicCell40_SEQ_MODE_1010      0             14372  52690  RISE       1
up_cnt_12_LC_9_22_4/carryout        LogicCell40_SEQ_MODE_1010    186             14558  52690  RISE       2
up_cnt_13_LC_9_22_5/carryin         LogicCell40_SEQ_MODE_1010      0             14558  52690  RISE       1
up_cnt_13_LC_9_22_5/carryout        LogicCell40_SEQ_MODE_1010    186             14744  52690  RISE       2
up_cnt_14_LC_9_22_6/carryin         LogicCell40_SEQ_MODE_1010      0             14744  52690  RISE       1
up_cnt_14_LC_9_22_6/carryout        LogicCell40_SEQ_MODE_1010    186             14930  52690  RISE       2
up_cnt_15_LC_9_22_7/carryin         LogicCell40_SEQ_MODE_1010      0             14930  52690  RISE       1
up_cnt_15_LC_9_22_7/carryout        LogicCell40_SEQ_MODE_1010    186             15116  52690  RISE       1
IN_MUX_bfv_9_23_0_/carryinitin      ICE_CARRY_IN_MUX               0             15116  52690  RISE       1
IN_MUX_bfv_9_23_0_/carryinitout     ICE_CARRY_IN_MUX             289             15406  52690  RISE       2
up_cnt_16_LC_9_23_0/carryin         LogicCell40_SEQ_MODE_1010      0             15406  52690  RISE       1
up_cnt_16_LC_9_23_0/carryout        LogicCell40_SEQ_MODE_1010    186             15592  52690  RISE       2
up_cnt_17_LC_9_23_1/carryin         LogicCell40_SEQ_MODE_1010      0             15592  52690  RISE       1
up_cnt_17_LC_9_23_1/carryout        LogicCell40_SEQ_MODE_1010    186             15778  52690  RISE       2
up_cnt_18_LC_9_23_2/carryin         LogicCell40_SEQ_MODE_1010      0             15778  52690  RISE       1
up_cnt_18_LC_9_23_2/carryout        LogicCell40_SEQ_MODE_1010    186             15964  52690  RISE       2
up_cnt_19_LC_9_23_3/carryin         LogicCell40_SEQ_MODE_1010      0             15964  52690  RISE       1
up_cnt_19_LC_9_23_3/carryout        LogicCell40_SEQ_MODE_1010    186             16150  52690  RISE       1
I__6963/I                           InMux                          0             16150  52690  RISE       1
I__6963/O                           InMux                        382             16532  52690  RISE       1
up_cnt_1_20_LC_9_23_4/in3           LogicCell40_SEQ_MODE_1010      0             16532  52690  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1345/I                                   Odrv12                         0              1420  RISE       1
I__1345/O                                   Odrv12                       724              2143  RISE       1
I__1346/I                                   Span12Mux_h                    0              2143  RISE       1
I__1346/O                                   Span12Mux_h                  724              2867  RISE       1
I__1347/I                                   Span12Mux_v                    0              2867  RISE       1
I__1347/O                                   Span12Mux_v                  724              3590  RISE       1
I__1348/I                                   Span12Mux_v                    0              3590  RISE       1
I__1348/O                                   Span12Mux_v                  724              4314  RISE       1
I__1349/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1349/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1350/I                                   LocalMux                       0              4665  RISE       1
I__1350/O                                   LocalMux                     486              5151  RISE       1
I__1351/I                                   IoInMux                        0              5151  RISE       1
I__1351/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      30
I__10138/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__10138/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__10139/I                                  GlobalMux                      0              6443  RISE       1
I__10139/O                                  GlobalMux                    227              6671  RISE       1
I__10146/I                                  ClkMux                         0              6671  RISE       1
I__10146/O                                  ClkMux                       455              7126  RISE       1
up_cnt_1_20_LC_9_23_4/clk                   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.delay_cnt_q_3_LC_2_29_5/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_3_LC_6_26_5/in3
Capture Clock    : u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_3_LC_6_26_5/clk
Setup Constraint : 20830p
Path slack       : 2596p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             21109

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                         17035
---------------------------------------   ----- 
End-of-path arrival time (ps)             18513
 
Launch Clock Path
pin name                                     model name                          delay  cumulative delay  edge  Fanout
-------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                           SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__11190/I                                   GlobalMux                               0                 0  RISE       1
I__11190/O                                   GlobalMux                             227               227  RISE       1
I__11322/I                                   ClkMux                                  0               227  RISE       1
I__11322/O                                   ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.delay_cnt_q_3_LC_2_29_5/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.delay_cnt_q_3_LC_2_29_5/lcout                         LogicCell40_SEQ_MODE_1010    796              1478   2596  RISE       3
I__1718/I                                                             LocalMux                       0              1478   2596  RISE       1
I__1718/O                                                             LocalMux                     486              1964   2596  RISE       1
I__1720/I                                                             InMux                          0              1964   2596  RISE       1
I__1720/O                                                             InMux                        382              2346   2596  RISE       1
u_usb_cdc.u_sie.delay_cnt_q_RNIE4QA1_0_LC_2_29_6/in0                  LogicCell40_SEQ_MODE_0000      0              2346   2596  RISE       1
u_usb_cdc.u_sie.delay_cnt_q_RNIE4QA1_0_LC_2_29_6/lcout                LogicCell40_SEQ_MODE_0000    662              3008   2596  RISE       3
I__1703/I                                                             LocalMux                       0              3008   2596  RISE       1
I__1703/O                                                             LocalMux                     486              3494   2596  RISE       1
I__1705/I                                                             InMux                          0              3494   2596  RISE       1
I__1705/O                                                             InMux                        382              3876   2596  RISE       1
u_usb_cdc.u_sie.delay_cnt_q_RNIHVSI2_4_LC_2_28_1/in3                  LogicCell40_SEQ_MODE_0000      0              3876   2596  RISE       1
u_usb_cdc.u_sie.delay_cnt_q_RNIHVSI2_4_LC_2_28_1/lcout                LogicCell40_SEQ_MODE_0000    465              4342   2596  RISE       1
I__6513/I                                                             Odrv4                          0              4342   2596  RISE       1
I__6513/O                                                             Odrv4                        517              4858   2596  RISE       1
I__6514/I                                                             Span4Mux_h                     0              4858   2596  RISE       1
I__6514/O                                                             Span4Mux_h                   444              5303   2596  RISE       1
I__6515/I                                                             Span4Mux_h                     0              5303   2596  RISE       1
I__6515/O                                                             Span4Mux_h                   444              5747   2596  RISE       1
I__6516/I                                                             LocalMux                       0              5747   2596  RISE       1
I__6516/O                                                             LocalMux                     486              6233   2596  RISE       1
I__6517/I                                                             InMux                          0              6233   2596  RISE       1
I__6517/O                                                             InMux                        382              6616   2596  RISE       1
u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q_RNII8A96_2_LC_7_29_5/in3      LogicCell40_SEQ_MODE_0000      0              6616   2596  RISE       1
u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q_RNII8A96_2_LC_7_29_5/lcout    LogicCell40_SEQ_MODE_0000    465              7081   2596  RISE       1
I__6507/I                                                             Odrv4                          0              7081   2596  RISE       1
I__6507/O                                                             Odrv4                        517              7598   2596  RISE       1
I__6508/I                                                             Span4Mux_h                     0              7598   2596  RISE       1
I__6508/O                                                             Span4Mux_h                   444              8042   2596  RISE       1
I__6509/I                                                             Span4Mux_s3_v                  0              8042   2596  RISE       1
I__6509/O                                                             Span4Mux_s3_v                465              8507   2596  RISE       1
I__6510/I                                                             IoSpan4Mux                     0              8507   2596  RISE       1
I__6510/O                                                             IoSpan4Mux                   424              8931   2596  RISE       1
I__6511/I                                                             LocalMux                       0              8931   2596  RISE       1
I__6511/O                                                             LocalMux                     486              9417   2596  RISE       1
I__6512/I                                                             IoInMux                        0              9417   2596  RISE       1
I__6512/O                                                             IoInMux                      382              9799   2596  RISE       1
u_usb_cdc.u_bulk_endp.out_ready_i_1_RNIQ398/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9799   2596  RISE       1
u_usb_cdc.u_bulk_endp.out_ready_i_1_RNIQ398/GLOBALBUFFEROUTPUT        ICE_GB                       910             10709   2596  RISE      89
I__11155/I                                                            gio2CtrlBuf                    0             10709   2596  RISE       1
I__11155/O                                                            gio2CtrlBuf                    0             10709   2596  RISE       1
I__11156/I                                                            GlobalMux                      0             10709   2596  RISE       1
I__11156/O                                                            GlobalMux                    227             10936   2596  RISE       1
I__11157/I                                                            Glb2LocalMux                   0             10936   2596  RISE       1
I__11157/O                                                            Glb2LocalMux                 662             11598   2596  RISE       1
I__11185/I                                                            LocalMux                       0             11598   2596  RISE       1
I__11185/O                                                            LocalMux                     486             12084   2596  RISE       1
I__11187/I                                                            InMux                          0             12084   2596  RISE       1
I__11187/O                                                            InMux                        382             12466   2596  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_req_q_RNIMR2I1_LC_6_25_2/in3       LogicCell40_SEQ_MODE_0000      0             12466   2596  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_req_q_RNIMR2I1_LC_6_25_2/lcout     LogicCell40_SEQ_MODE_0000    465             12931   2596  RISE       6
I__6185/I                                                             Odrv4                          0             12931   2596  RISE       1
I__6185/O                                                             Odrv4                        517             13448   2596  RISE       1
I__6191/I                                                             Span4Mux_h                     0             13448   2596  RISE       1
I__6191/O                                                             Span4Mux_h                   444             13893   2596  RISE       1
I__6193/I                                                             LocalMux                       0             13893   2596  RISE       1
I__6193/O                                                             LocalMux                     486             14379   2596  RISE       1
I__6194/I                                                             InMux                          0             14379   2596  RISE       1
I__6194/O                                                             InMux                        382             14761   2596  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_RNO_1_3_LC_4_28_6/in3     LogicCell40_SEQ_MODE_0000      0             14761   2596  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_RNO_1_3_LC_4_28_6/lcout   LogicCell40_SEQ_MODE_0000    465             15226   2596  RISE       1
I__6176/I                                                             Odrv4                          0             15226   2596  RISE       1
I__6176/O                                                             Odrv4                        517             15743   2596  RISE       1
I__6177/I                                                             Span4Mux_h                     0             15743   2596  RISE       1
I__6177/O                                                             Span4Mux_h                   444             16188   2596  RISE       1
I__6178/I                                                             LocalMux                       0             16188   2596  RISE       1
I__6178/O                                                             LocalMux                     486             16673   2596  RISE       1
I__6179/I                                                             InMux                          0             16673   2596  RISE       1
I__6179/O                                                             InMux                        382             17056   2596  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_3_LC_7_25_7/in1     LogicCell40_SEQ_MODE_0000      0             17056   2596  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_3_LC_7_25_7/lcout   LogicCell40_SEQ_MODE_0000    589             17645   2596  RISE       1
I__6172/I                                                             LocalMux                       0             17645   2596  RISE       1
I__6172/O                                                             LocalMux                     486             18131   2596  RISE       1
I__6173/I                                                             InMux                          0             18131   2596  RISE       1
I__6173/O                                                             InMux                        382             18513   2596  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_3_LC_6_26_5/in3           LogicCell40_SEQ_MODE_1010      0             18513   2596  RISE       1

Capture Clock Path
pin name                                                     model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                           SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__11190/I                                                   GlobalMux                               0                 0  RISE       1
I__11190/O                                                   GlobalMux                             227               227  RISE       1
I__11285/I                                                   ClkMux                                  0               227  RISE       1
I__11285/O                                                   ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq_3_LC_6_26_5/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.data_q_4_LC_15_19_6/lcout
Path End         : u_app.data_q_4_LC_15_19_6/in0
Capture Clock    : u_app.data_q_4_LC_15_19_6/clk
Setup Constraint : 500000p
Path slack       : 489612p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5168
- Setup Time                                 -693
----------------------------------------   ------ 
End-of-path required time (ps)             504476

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5168
+ Clock To Q                                796
+ Data Path Delay                          8900
---------------------------------------   ----- 
End-of-path arrival time (ps)             14864
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_11_19_5/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       4
I__8143/I                                       Odrv12                         0                 0  RISE       1
I__8143/O                                       Odrv12                       724               724  RISE       1
I__8147/I                                       Span12Mux_s10_h                0               724  RISE       1
I__8147/O                                       Span12Mux_s10_h              631              1354  RISE       1
I__8148/I                                       Sp12to4                        0              1354  RISE       1
I__8148/O                                       Sp12to4                      631              1985  RISE       1
I__8149/I                                       Span4Mux_s2_h                  0              1985  RISE       1
I__8149/O                                       Span4Mux_s2_h                300              2284  RISE       1
I__8150/I                                       IoSpan4Mux                     0              2284  RISE       1
I__8150/O                                       IoSpan4Mux                   424              2708  RISE       1
I__8151/I                                       LocalMux                       0              2708  RISE       1
I__8151/O                                       LocalMux                     486              3194  RISE       1
I__8152/I                                       IoInMux                        0              3194  RISE       1
I__8152/O                                       IoInMux                      382              3577  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3577  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              4486  RISE      58
I__10964/I                                      gio2CtrlBuf                    0              4486  RISE       1
I__10964/O                                      gio2CtrlBuf                    0              4486  RISE       1
I__10965/I                                      GlobalMux                      0              4486  RISE       1
I__10965/O                                      GlobalMux                    227              4714  RISE       1
I__10977/I                                      ClkMux                         0              4714  RISE       1
I__10977/O                                      ClkMux                       455              5168  RISE       1
u_app.data_q_4_LC_15_19_6/clk                   LogicCell40_SEQ_MODE_1010      0              5168  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.data_q_4_LC_15_19_6/lcout             LogicCell40_SEQ_MODE_1010    796              5964  489611  RISE       7
I__10475/I                                  LocalMux                       0              5964  489611  RISE       1
I__10475/O                                  LocalMux                     486              6450  489611  RISE       1
I__10480/I                                  InMux                          0              6450  489611  RISE       1
I__10480/O                                  InMux                        382              6833  489611  RISE       1
u_app.data_q_RNIHOPU_4_LC_15_19_1/in1       LogicCell40_SEQ_MODE_0000      0              6833  489611  RISE       1
u_app.data_q_RNIHOPU_4_LC_15_19_1/ltout     LogicCell40_SEQ_MODE_0000    558              7391  489611  FALL       1
I__9660/I                                   CascadeMux                     0              7391  489611  FALL       1
I__9660/O                                   CascadeMux                     0              7391  489611  FALL       1
u_app.data_q_RNIJ50D2_1_LC_15_19_2/in2      LogicCell40_SEQ_MODE_0000      0              7391  489611  FALL       1
u_app.data_q_RNIJ50D2_1_LC_15_19_2/lcout    LogicCell40_SEQ_MODE_0000    558              7949  489611  RISE       1
I__9751/I                                   LocalMux                       0              7949  489611  RISE       1
I__9751/O                                   LocalMux                     486              8435  489611  RISE       1
I__9752/I                                   InMux                          0              8435  489611  RISE       1
I__9752/O                                   InMux                        382              8817  489611  RISE       1
u_app.data_q_RNI427R3_7_LC_15_20_0/in3      LogicCell40_SEQ_MODE_0000      0              8817  489611  RISE       1
u_app.data_q_RNI427R3_7_LC_15_20_0/ltout    LogicCell40_SEQ_MODE_0000    403              9221  489611  FALL       1
I__9748/I                                   CascadeMux                     0              9221  489611  FALL       1
I__9748/O                                   CascadeMux                     0              9221  489611  FALL       1
u_app.data_q_RNIN7786_4_LC_15_20_1/in2      LogicCell40_SEQ_MODE_0000      0              9221  489611  FALL       1
u_app.data_q_RNIN7786_4_LC_15_20_1/lcout    LogicCell40_SEQ_MODE_0000    558              9779  489611  RISE       2
I__10451/I                                  LocalMux                       0              9779  489611  RISE       1
I__10451/O                                  LocalMux                     486             10265  489611  RISE       1
I__10453/I                                  InMux                          0             10265  489611  RISE       1
I__10453/O                                  InMux                        382             10647  489611  RISE       1
u_app.status_q_RNIJROSC_6_LC_15_20_6/in3    LogicCell40_SEQ_MODE_0000      0             10647  489611  RISE       1
u_app.status_q_RNIJROSC_6_LC_15_20_6/lcout  LogicCell40_SEQ_MODE_0000    465             11112  489611  RISE       7
I__10501/I                                  LocalMux                       0             11112  489611  RISE       1
I__10501/O                                  LocalMux                     486             11598  489611  RISE       1
I__10504/I                                  InMux                          0             11598  489611  RISE       1
I__10504/O                                  InMux                        382             11980  489611  RISE       1
u_app.data_q_RNO_0_4_LC_15_20_5/in0         LogicCell40_SEQ_MODE_0000      0             11980  489611  RISE       1
u_app.data_q_RNO_0_4_LC_15_20_5/lcout       LogicCell40_SEQ_MODE_0000    662             12642  489611  RISE       1
I__9738/I                                   Odrv12                         0             12642  489611  RISE       1
I__9738/O                                   Odrv12                       724             13366  489611  RISE       1
I__9739/I                                   Sp12to4                        0             13366  489611  RISE       1
I__9739/O                                   Sp12to4                      631             13996  489611  RISE       1
I__9740/I                                   LocalMux                       0             13996  489611  RISE       1
I__9740/O                                   LocalMux                     486             14482  489611  RISE       1
I__9741/I                                   InMux                          0             14482  489611  RISE       1
I__9741/O                                   InMux                        382             14864  489611  RISE       1
u_app.data_q_4_LC_15_19_6/in0               LogicCell40_SEQ_MODE_1010      0             14864  489611  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_11_19_5/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       4
I__8143/I                                       Odrv12                         0                 0  RISE       1
I__8143/O                                       Odrv12                       724               724  RISE       1
I__8147/I                                       Span12Mux_s10_h                0               724  RISE       1
I__8147/O                                       Span12Mux_s10_h              631              1354  RISE       1
I__8148/I                                       Sp12to4                        0              1354  RISE       1
I__8148/O                                       Sp12to4                      631              1985  RISE       1
I__8149/I                                       Span4Mux_s2_h                  0              1985  RISE       1
I__8149/O                                       Span4Mux_s2_h                300              2284  RISE       1
I__8150/I                                       IoSpan4Mux                     0              2284  RISE       1
I__8150/O                                       IoSpan4Mux                   424              2708  RISE       1
I__8151/I                                       LocalMux                       0              2708  RISE       1
I__8151/O                                       LocalMux                     486              3194  RISE       1
I__8152/I                                       IoInMux                        0              3194  RISE       1
I__8152/O                                       IoInMux                      382              3577  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3577  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              4486  RISE      58
I__10964/I                                      gio2CtrlBuf                    0              4486  RISE       1
I__10964/O                                      gio2CtrlBuf                    0              4486  RISE       1
I__10965/I                                      GlobalMux                      0              4486  RISE       1
I__10965/O                                      GlobalMux                    227              4714  RISE       1
I__10977/I                                      ClkMux                         0              4714  RISE       1
I__10977/O                                      ClkMux                       455              5168  RISE       1
u_app.data_q_4_LC_15_19_6/clk                   LogicCell40_SEQ_MODE_1010      0              5168  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 3065


Data Path Delay                3055
+ Setup Time                    693
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 3065

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        soc                        0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__8089/I                                       Odrv4                      0      1670               RISE  1       
I__8089/O                                       Odrv4                      517    2186               RISE  1       
I__8090/I                                       LocalMux                   0      2186               RISE  1       
I__8090/O                                       LocalMux                   486    2672               RISE  1       
I__8091/I                                       InMux                      0      2672               RISE  1       
I__8091/O                                       InMux                      382    3055               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_10_30_7/in0  LogicCell40_SEQ_MODE_1010  0      3055               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__11190/I                                      GlobalMux                           0      0                  RISE  1       
I__11190/O                                      GlobalMux                           227    227                RISE  1       
I__11279/I                                      ClkMux                              0      227                RISE  1       
I__11279/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_10_30_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.1.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 3200


Data Path Delay                3479
+ Setup Time                    403
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 3200

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        soc                        0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__8105/I                                       Odrv4                      0      1670               RISE  1       
I__8105/O                                       Odrv4                      517    2186               RISE  1       
I__8106/I                                       IoSpan4Mux                 0      2186               RISE  1       
I__8106/O                                       IoSpan4Mux                 424    2610               RISE  1       
I__8107/I                                       LocalMux                   0      2610               RISE  1       
I__8107/O                                       LocalMux                   486    3096               RISE  1       
I__8108/I                                       InMux                      0      3096               RISE  1       
I__8108/O                                       InMux                      382    3479               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_10_30_3/in3  LogicCell40_SEQ_MODE_1010  0      3479               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__11190/I                                      GlobalMux                           0      0                  RISE  1       
I__11190/O                                      GlobalMux                           227    227                RISE  1       
I__11279/I                                      ClkMux                              0      227                RISE  1       
I__11279/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_10_30_3/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 11988


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             10510
---------------------------- ------
Clock To Out Delay            11988

Launch Clock Path
pin name                                            model name                          delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__11190/I                                          GlobalMux                           0      0                  RISE  1       
I__11190/O                                          GlobalMux                           227    227                RISE  1       
I__11315/I                                          ClkMux                              0      227                RISE  1       
I__11315/O                                          ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_5_30_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_5_30_7/lcout        LogicCell40_SEQ_MODE_1010  796    1478               RISE  4       
I__3828/I                                                   Odrv4                      0      1478               RISE  1       
I__3828/O                                                   Odrv4                      517    1995               RISE  1       
I__3829/I                                                   Span4Mux_h                 0      1995               RISE  1       
I__3829/O                                                   Span4Mux_h                 444    2440               RISE  1       
I__3831/I                                                   Span4Mux_s1_v              0      2440               RISE  1       
I__3831/O                                                   Span4Mux_s1_v              300    2739               RISE  1       
I__3833/I                                                   LocalMux                   0      2739               RISE  1       
I__3833/O                                                   LocalMux                   486    3225               RISE  1       
I__3837/I                                                   InMux                      0      3225               RISE  1       
I__3837/O                                                   InMux                      382    3608               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_2_32_3/in3    LogicCell40_SEQ_MODE_0000  0      3608               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_2_32_3/lcout  LogicCell40_SEQ_MODE_0000  465    4073               RISE  1       
I__1808/I                                                   Odrv4                      0      4073               RISE  1       
I__1808/O                                                   Odrv4                      517    4590               RISE  1       
I__1809/I                                                   Span4Mux_h                 0      4590               RISE  1       
I__1809/O                                                   Span4Mux_h                 444    5034               RISE  1       
I__1810/I                                                   Span4Mux_s0_v              0      5034               RISE  1       
I__1810/O                                                   Span4Mux_s0_v              300    5334               RISE  1       
I__1811/I                                                   LocalMux                   0      5334               RISE  1       
I__1811/O                                                   LocalMux                   486    5820               RISE  1       
I__1812/I                                                   IoInMux                    0      5820               RISE  1       
I__1812/O                                                   IoInMux                    382    6202               RISE  1       
u_usb_n_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      6202               RISE  1       
u_usb_n_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     3297   9500               FALL  1       
u_usb_n_iopad/DIN                                           IO_PAD                     0      9500               FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                                IO_PAD                     2488   11988              FALL  1       
usb_n:out                                                   soc                        0      11988              FALL  1       

6.2.2::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 11564


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             10086
---------------------------- ------
Clock To Out Delay            11564

Launch Clock Path
pin name                                            model name                          delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__11190/I                                          GlobalMux                           0      0                  RISE  1       
I__11190/O                                          GlobalMux                           227    227                RISE  1       
I__11315/I                                          ClkMux                              0      227                RISE  1       
I__11315/O                                          ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_5_30_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_5_30_7/lcout      LogicCell40_SEQ_MODE_1010  796    1478               RISE  4       
I__3828/I                                                 Odrv4                      0      1478               RISE  1       
I__3828/O                                                 Odrv4                      517    1995               RISE  1       
I__3829/I                                                 Span4Mux_h                 0      1995               RISE  1       
I__3829/O                                                 Span4Mux_h                 444    2440               RISE  1       
I__3830/I                                                 Span4Mux_s1_h              0      2440               RISE  1       
I__3830/O                                                 Span4Mux_s1_h              258    2698               RISE  1       
I__3832/I                                                 LocalMux                   0      2698               RISE  1       
I__3832/O                                                 LocalMux                   486    3184               RISE  1       
I__3836/I                                                 InMux                      0      3184               RISE  1       
I__3836/O                                                 InMux                      382    3566               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_1_31_0/in3    LogicCell40_SEQ_MODE_0000  0      3566               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_1_31_0/lcout  LogicCell40_SEQ_MODE_0000  465    4031               RISE  1       
I__1417/I                                                 Odrv12                     0      4031               RISE  1       
I__1417/O                                                 Odrv12                     724    4755               RISE  1       
I__1418/I                                                 Span12Mux_s1_v             0      4755               RISE  1       
I__1418/O                                                 Span12Mux_s1_v             155    4910               RISE  1       
I__1419/I                                                 LocalMux                   0      4910               RISE  1       
I__1419/O                                                 LocalMux                   486    5396               RISE  1       
I__1420/I                                                 IoInMux                    0      5396               RISE  1       
I__1420/O                                                 IoInMux                    382    5778               RISE  1       
u_usb_p_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      5778               RISE  1       
u_usb_p_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     3297   9076               FALL  1       
u_usb_p_iopad/DIN                                         IO_PAD                     0      9076               FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                              IO_PAD                     2488   11564              FALL  1       
usb_p:out                                                 soc                        0      11564              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -1783


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -2465
---------------------------- ------
Hold Time                     -1783

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        soc                        0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__8089/I                                       Odrv4                      0      1142               FALL  1       
I__8089/O                                       Odrv4                      548    1690               FALL  1       
I__8090/I                                       LocalMux                   0      1690               FALL  1       
I__8090/O                                       LocalMux                   455    2145               FALL  1       
I__8091/I                                       InMux                      0      2145               FALL  1       
I__8091/O                                       InMux                      320    2465               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_10_30_7/in0  LogicCell40_SEQ_MODE_1010  0      2465               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__11190/I                                      GlobalMux                           0      0                  RISE  1       
I__11190/O                                      GlobalMux                           227    227                RISE  1       
I__11279/I                                      ClkMux                              0      227                RISE  1       
I__11279/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_10_30_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.4.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2259


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -2941
---------------------------- ------
Hold Time                     -2259

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        soc                        0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__8105/I                                       Odrv4                      0      1142               FALL  1       
I__8105/O                                       Odrv4                      548    1690               FALL  1       
I__8106/I                                       IoSpan4Mux                 0      1690               FALL  1       
I__8106/O                                       IoSpan4Mux                 475    2166               FALL  1       
I__8107/I                                       LocalMux                   0      2166               FALL  1       
I__8107/O                                       LocalMux                   455    2620               FALL  1       
I__8108/I                                       InMux                      0      2620               FALL  1       
I__8108/O                                       InMux                      320    2941               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_10_30_3/in3  LogicCell40_SEQ_MODE_1010  0      2941               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__11190/I                                      GlobalMux                           0      0                  RISE  1       
I__11190/O                                      GlobalMux                           227    227                RISE  1       
I__11279/I                                      ClkMux                              0      227                RISE  1       
I__11279/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_10_30_3/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 8395


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              6917
---------------------------- ------
Clock To Out Delay             8395

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__11190/I                                           GlobalMux                           0      0                  RISE  1       
I__11190/O                                           GlobalMux                           227    227                RISE  1       
I__11325/I                                           ClkMux                              0      227                RISE  1       
I__11325/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_2_30_4/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_2_30_4/lcout            LogicCell40_SEQ_MODE_1010  796    1478               FALL  10      
I__1814/I                                                        LocalMux                   0      1478               FALL  1       
I__1814/O                                                        LocalMux                   455    1933               FALL  1       
I__1818/I                                                        InMux                      0      1933               FALL  1       
I__1818/O                                                        InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_2_30_1/in3    LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_2_30_1/lcout  LogicCell40_SEQ_MODE_0000  424    2677               FALL  4       
I__7246/I                                                        Odrv12                     0      2677               FALL  1       
I__7246/O                                                        Odrv12                     796    3473               FALL  1       
I__7250/I                                                        Span12Mux_s2_v             0      3473               FALL  1       
I__7250/O                                                        Span12Mux_s2_v             227    3701               FALL  1       
I__7254/I                                                        LocalMux                   0      3701               FALL  1       
I__7254/O                                                        LocalMux                   455    4155               FALL  1       
I__7258/I                                                        InMux                      0      4155               FALL  1       
I__7258/O                                                        InMux                      320    4476               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_9_31_1/in3    LogicCell40_SEQ_MODE_0000  0      4476               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_9_31_1/lcout  LogicCell40_SEQ_MODE_0000  424    4900               FALL  2       
I__7241/I                                                        Odrv4                      0      4900               FALL  1       
I__7241/O                                                        Odrv4                      548    5448               FALL  1       
I__7243/I                                                        LocalMux                   0      5448               FALL  1       
I__7243/O                                                        LocalMux                   455    5902               FALL  1       
I__7245/I                                                        IoInMux                    0      5902               FALL  1       
I__7245/O                                                        IoInMux                    320    6223               FALL  1       
u_usb_n_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      6223               FALL  1       
u_usb_n_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     258    6481               RISE  1       
u_usb_n_iopad/OE                                                 IO_PAD                     0      6481               RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                     IO_PAD                     1914   8395               RISE  1       
usb_n:out                                                        soc                        0      8395               RISE  1       

6.5.2::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 8395


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              6917
---------------------------- ------
Clock To Out Delay             8395

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__11190/I                                           GlobalMux                           0      0                  RISE  1       
I__11190/O                                           GlobalMux                           227    227                RISE  1       
I__11325/I                                           ClkMux                              0      227                RISE  1       
I__11325/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_2_30_4/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_2_30_4/lcout            LogicCell40_SEQ_MODE_1010  796    1478               FALL  10      
I__1814/I                                                        LocalMux                   0      1478               FALL  1       
I__1814/O                                                        LocalMux                   455    1933               FALL  1       
I__1818/I                                                        InMux                      0      1933               FALL  1       
I__1818/O                                                        InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_2_30_1/in3    LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_2_30_1/lcout  LogicCell40_SEQ_MODE_0000  424    2677               FALL  4       
I__7246/I                                                        Odrv12                     0      2677               FALL  1       
I__7246/O                                                        Odrv12                     796    3473               FALL  1       
I__7250/I                                                        Span12Mux_s2_v             0      3473               FALL  1       
I__7250/O                                                        Span12Mux_s2_v             227    3701               FALL  1       
I__7254/I                                                        LocalMux                   0      3701               FALL  1       
I__7254/O                                                        LocalMux                   455    4155               FALL  1       
I__7258/I                                                        InMux                      0      4155               FALL  1       
I__7258/O                                                        InMux                      320    4476               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_9_31_1/in3    LogicCell40_SEQ_MODE_0000  0      4476               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_9_31_1/lcout  LogicCell40_SEQ_MODE_0000  424    4900               FALL  2       
I__7240/I                                                        Odrv4                      0      4900               FALL  1       
I__7240/O                                                        Odrv4                      548    5448               FALL  1       
I__7242/I                                                        LocalMux                   0      5448               FALL  1       
I__7242/O                                                        LocalMux                   455    5902               FALL  1       
I__7244/I                                                        IoInMux                    0      5902               FALL  1       
I__7244/O                                                        IoInMux                    320    6223               FALL  1       
u_usb_p_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      6223               FALL  1       
u_usb_p_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     258    6481               RISE  1       
u_usb_p_iopad/OE                                                 IO_PAD                     0      6481               RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                                     IO_PAD                     1914   8395               RISE  1       
usb_p:out                                                        soc                        0      8395               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

