#! 
:ivl_version "13.0 (devel)" "(s20221226-533-g676b36e45-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "d:\Senior_Project_Local\oss-cad-suite\lib\ivl\system.vpi";
:vpi_module "d:\Senior_Project_Local\oss-cad-suite\lib\ivl\vhdl_sys.vpi";
:vpi_module "d:\Senior_Project_Local\oss-cad-suite\lib\ivl\vhdl_textio.vpi";
:vpi_module "d:\Senior_Project_Local\oss-cad-suite\lib\ivl\v2005_math.vpi";
:vpi_module "d:\Senior_Project_Local\oss-cad-suite\lib\ivl\va_math.vpi";
S_00000208575d6170 .scope module, "test" "test" 2 5;
 .timescale 0 0;
L_000002085760cca0 .functor NOT 1, v00000208575fd810_0, C4<0>, C4<0>, C4<0>;
L_000002085760ce60 .functor AND 1, v00000208575fd590_0, L_000002085760cca0, C4<1>, C4<1>;
v00000208575fd3b0_0 .net *"_ivl_0", 0 0, L_000002085760cca0;  1 drivers
v00000208575fd590_0 .var "clock", 0 0;
v00000208575fd810_0 .var "cs_n", 0 0;
v00000208575fd130_0 .net "gated_clock", 0 0, L_000002085760ce60;  1 drivers
v00000208575fd090_0 .net "mosi", 0 0, L_00000208575fd9f0;  1 drivers
v00000208575fdc70_0 .var "mosi_reg", 15 0;
v00000208575fd630_0 .var "reset_n", 0 0;
v00000208575fde50_0 .net "shadow_reg", 15 0, v00000208575fd950_0;  1 drivers
E_00000208574ee550 .event negedge, v00000208575fd6d0_0, v00000208575fd130_0;
L_00000208575fd9f0 .part v00000208575fdc70_0, 15, 1;
S_00000208575d6300 .scope module, "dut" "spi" 2 45, 3 5 0, S_00000208575d6170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset_n";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "cs_n";
    .port_info 3 /INPUT 1 "mosi";
    .port_info 4 /OUTPUT 16 "shadow_reg";
L_000002085760cfb0 .functor NOT 1, v00000208575fd810_0, C4<0>, C4<0>, C4<0>;
L_000002085760d090 .functor AND 1, v00000208575fd590_0, L_000002085760cfb0, C4<1>, C4<1>;
v00000208575fd310_0 .net *"_ivl_0", 0 0, L_000002085760cfb0;  1 drivers
v00000208575fd1d0_0 .net "clock", 0 0, v00000208575fd590_0;  1 drivers
v00000208575fda90_0 .net "cs_n", 0 0, v00000208575fd810_0;  1 drivers
v00000208575fd450_0 .net "mosi", 0 0, L_00000208575fd9f0;  alias, 1 drivers
v00000208575fd6d0_0 .net "reset_n", 0 0, v00000208575fd630_0;  1 drivers
v00000208575fd950_0 .var "shadow_reg", 15 0;
v00000208575fdd10_0 .net "shift_en", 0 0, L_000002085760d090;  1 drivers
v00000208575fd4f0_0 .var "shift_reg", 15 0;
E_00000208574ee310/0 .event negedge, v00000208575fd6d0_0;
E_00000208574ee310/1 .event posedge, v00000208575fda90_0;
E_00000208574ee310 .event/or E_00000208574ee310/0, E_00000208574ee310/1;
E_00000208574eec10/0 .event negedge, v00000208575fd6d0_0;
E_00000208574eec10/1 .event posedge, v00000208575fdd10_0;
E_00000208574eec10 .event/or E_00000208574eec10/0, E_00000208574eec10/1;
    .scope S_00000208575d6300;
T_0 ;
    %wait E_00000208574eec10;
    %load/vec4 v00000208575fd6d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000208575fd4f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000208575fd4f0_0;
    %parti/s 15, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000208575fd4f0_0, 4, 5;
    %load/vec4 v00000208575fd450_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000208575fd4f0_0, 4, 5;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000208575d6300;
T_1 ;
    %wait E_00000208574ee310;
    %load/vec4 v00000208575fd6d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000208575fd950_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000208575fd4f0_0;
    %assign/vec4 v00000208575fd950_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000208575d6170;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000208575fd590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000208575fd630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000208575fd810_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_00000208575d6170;
T_3 ;
    %delay 1, 0;
    %load/vec4 v00000208575fd590_0;
    %inv;
    %store/vec4 v00000208575fd590_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000208575d6170;
T_4 ;
    %vpi_call 2 19 "$display", "Starting SPI test" {0 0 0};
    %vpi_call 2 21 "$display", "Deasserting reset" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000208575fd630_0, 0, 1;
    %vpi_call 2 24 "$display", "Asserting cs_n" {0 0 0};
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000208575fd810_0, 0, 1;
    %vpi_call 2 27 "$display", "Running for 16 cycles" {0 0 0};
    %delay 32, 0;
    %vpi_call 2 30 "$display", "Deasserting cs_n" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000208575fd810_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_00000208575d6170;
T_5 ;
    %wait E_00000208574ee550;
    %load/vec4 v00000208575fd630_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 57005, 0, 16;
    %assign/vec4 v00000208575fdc70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000208575fdc70_0;
    %parti/s 15, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000208575fdc70_0, 4, 5;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000208575d6170;
T_6 ;
    %vpi_call 2 54 "$dumpfile", "spi.vcd" {0 0 0};
    %vpi_call 2 55 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000208575d6170 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "c:\Users\Bryce\OneDrive\Documents\Senior_Project\Robot Code\SeniorProject\fpga\spi\spi_tb.v";
    "c:\Users\Bryce\OneDrive\Documents\Senior_Project\Robot Code\SeniorProject\fpga\spi\spi.v";
