Analysis & Synthesis report for epm240
Thu Dec 17 15:45:57 2015
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Registers Removed During Synthesis
  8. General Register Statistics
  9. Inverted Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: stepper:s1
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; Analysis & Synthesis Summary                                          ;
+-----------------------------+-----------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu Dec 17 15:45:57 2015   ;
; Quartus II Version          ; 6.1 Build 201 11/27/2006 SJ Web Edition ;
; Revision Name               ; epm240                                  ;
; Top-level Entity Name       ; epm240                                  ;
; Family                      ; MAX II                                  ;
; Total logic elements        ; 104                                     ;
; Total pins                  ; 21                                      ;
; Total virtual pins          ; 0                                       ;
; UFM blocks                  ; 1                                       ;
+-----------------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Option                                                             ; Setting            ; Default Value      ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Device                                                             ; EPM240T100C5       ;                    ;
; Top-level entity name                                              ; epm240             ; epm240             ;
; Family name                                                        ; MAX II             ; Stratix            ;
; Restructure Multiplexers                                           ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                ; Off                ; Off                ;
; Preserve fewer node names                                          ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                          ; Off                ; Off                ;
; Verilog Version                                                    ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                       ; VHDL93             ; VHDL93             ;
; State Machine Processing                                           ; Auto               ; Auto               ;
; Safe State Machine                                                 ; Off                ; Off                ;
; Extract Verilog State Machines                                     ; On                 ; On                 ;
; Extract VHDL State Machines                                        ; On                 ; On                 ;
; Ignore Verilog initial constructs                                  ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                            ; On                 ; On                 ;
; NOT Gate Push-Back                                                 ; On                 ; On                 ;
; Power-Up Don't Care                                                ; On                 ; On                 ;
; Remove Redundant Logic Cells                                       ; Off                ; Off                ;
; Remove Duplicate Registers                                         ; On                 ; On                 ;
; Ignore CARRY Buffers                                               ; Off                ; Off                ;
; Ignore CASCADE Buffers                                             ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                              ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore LCELL Buffers                                               ; Off                ; Off                ;
; Ignore SOFT Buffers                                                ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                     ; Off                ; Off                ;
; Optimization Technique -- MAX II                                   ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II ; 70                 ; 70                 ;
; Auto Carry Chains                                                  ; On                 ; On                 ;
; Auto Open-Drain Pins                                               ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                              ; Off                ; Off                ;
; Perform gate-level register retiming                               ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax             ; On                 ; On                 ;
; Auto Shift Register Replacement                                    ; On                 ; On                 ;
; Auto Clock Enable Replacement                                      ; On                 ; On                 ;
; Allow Synchronous Control Signals                                  ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                             ; Off                ; Off                ;
; Auto RAM Block Balancing                                           ; On                 ; On                 ;
; Auto Resource Sharing                                              ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                  ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                 ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                   ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                       ; Normal compilation ; Normal compilation ;
; HDL message level                                                  ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                    ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report           ; 100                ; 100                ;
; Use smart compilation                                              ; Off                ; Off                ;
+--------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                    ;
+----------------------------------+-----------------+------------------------+---------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                ;
+----------------------------------+-----------------+------------------------+---------------------------------------------+
; 5phase.v                         ; yes             ; User Verilog HDL File  ; C:/Programs/Projects/5phase/epm240/5phase.v ;
+----------------------------------+-----------------+------------------------+---------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 104   ;
;     -- Combinational with no register       ; 48    ;
;     -- Register only                        ; 6     ;
;     -- Combinational with a register        ; 50    ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 60    ;
;     -- 3 input functions                    ; 6     ;
;     -- 2 input functions                    ; 26    ;
;     -- 1 input functions                    ; 5     ;
;     -- 0 input functions                    ; 1     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 84    ;
;     -- arithmetic mode                      ; 20    ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 0     ;
;     -- asynchronous clear/load mode         ; 56    ;
;                                             ;       ;
; Total registers                             ; 56    ;
; Total logic cells in carry chains           ; 22    ;
; I/O pins                                    ; 21    ;
; UFM blocks                                  ; 1     ;
; Maximum fan-out node                        ; mod   ;
; Maximum fan-out                             ; 50    ;
; Total fan-out                               ; 479   ;
; Average fan-out                             ; 3.80  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                     ;
+---------------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------+
; Compilation Hierarchy Node                              ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                      ;
+---------------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------+
; |epm240                                                 ; 104 (1)     ; 56           ; 1          ; 21   ; 0            ; 48 (1)       ; 6 (0)             ; 50 (0)           ; 22 (0)          ; 0 (0)      ; |epm240                                                                  ;
;    |clk_generate:cg1|                                   ; 27 (0)      ; 25           ; 1          ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 25 (0)           ; 22 (0)          ; 0 (0)      ; |epm240|clk_generate:cg1                                                 ;
;       |clk_altufm_osc_1p3:clk_altufm_osc_1p3_component| ; 0 (0)       ; 0            ; 1          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |epm240|clk_generate:cg1|clk_altufm_osc_1p3:clk_altufm_osc_1p3_component ;
;       |clk_generate_hfc:cgh|                            ; 17 (17)     ; 16           ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 14 (14)         ; 0 (0)      ; |epm240|clk_generate:cg1|clk_generate_hfc:cgh                            ;
;       |clk_generate_pwm:cgp|                            ; 10 (10)     ; 9            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; 8 (8)           ; 0 (0)      ; |epm240|clk_generate:cg1|clk_generate_pwm:cgp                            ;
;    |stepper:s1|                                         ; 76 (76)     ; 31           ; 0          ; 0    ; 0            ; 45 (45)      ; 6 (6)             ; 25 (25)          ; 0 (0)           ; 0 (0)      ; |epm240|stepper:s1                                                       ;
+---------------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------+
; Registers Removed During Synthesis                                       ;
+---------------------------------------+----------------------------------+
; Register name                         ; Reason for Removal               ;
+---------------------------------------+----------------------------------+
; cg1/cgp/pwm                           ; Merged with cg1/cgp/count_pwm[8] ;
; cg1/cgp/count_pwm[9]                  ; Lost fanout                      ;
; Total Number of Removed Registers = 2 ;                                  ;
+---------------------------------------+----------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 56    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 56    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 35    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Inverted Register Statistics                        ;
+-------------------------------------------+---------+
; Inverted Register                         ; Fan out ;
+-------------------------------------------+---------+
; clk_generate:cg1|clk_generate_hfc:cgh|hfc ; 2       ;
; stepper:s1|position[15]                   ; 3       ;
; stepper:s1|position[19]                   ; 3       ;
; stepper:s1|position[12]                   ; 3       ;
; stepper:s1|position[17]                   ; 3       ;
; stepper:s1|position[18]                   ; 2       ;
; stepper:s1|position[11]                   ; 2       ;
; stepper:s1|position[13]                   ; 2       ;
; stepper:s1|position[16]                   ; 2       ;
; stepper:s1|position[14]                   ; 2       ;
; Total number of inverted registers = 10   ;         ;
+-------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |epm240|stepper:s1|position[0]  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |epm240|stepper:s1|position[15] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: stepper:s1 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; A1             ; 0     ; Signed Integer                 ;
; A2             ; 10    ; Signed Integer                 ;
; B1             ; 5     ; Signed Integer                 ;
; B2             ; 15    ; Signed Integer                 ;
; C1             ; 7     ; Signed Integer                 ;
; C2             ; 19    ; Signed Integer                 ;
; D1             ; 12    ; Signed Integer                 ;
; D2             ; 2     ; Signed Integer                 ;
; E1             ; 17    ; Signed Integer                 ;
; E2             ; 6     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Thu Dec 17 15:45:56 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off epm240 -c epm240
Warning (10463): Verilog HDL Declaration warning at 5phase.v(137): "program" is SystemVerilog-2005 keyword
Info: Found 6 design units, including 6 entities, in source file 5phase.v
    Info: Found entity 1: epm240
    Info: Found entity 2: stepper
    Info: Found entity 3: clk_altufm_osc_1p3
    Info: Found entity 4: clk_generate_pwm
    Info: Found entity 5: clk_generate_hfc
    Info: Found entity 6: clk_generate
Info: Elaborating entity "epm240" for the top level hierarchy
Info: Elaborating entity "stepper" for hierarchy "stepper:s1"
Info: Elaborating entity "clk_generate" for hierarchy "clk_generate:cg1"
Info: Elaborating entity "clk_altufm_osc_1p3" for hierarchy "clk_generate:cg1|clk_altufm_osc_1p3:clk_altufm_osc_1p3_component"
Info: Elaborating entity "clk_generate_pwm" for hierarchy "clk_generate:cg1|clk_generate_pwm:cgp"
Info: Elaborating entity "clk_generate_hfc" for hierarchy "clk_generate:cg1|clk_generate_hfc:cgh"
Info: Duplicate registers merged to single register
    Info: Duplicate register "clk_generate:cg1|clk_generate_pwm:cgp|pwm" merged to single register "clk_generate:cg1|clk_generate_pwm:cgp|count_pwm[8]"
Info: Registers with preset signals will power-up high
Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below.
    Info: Register "cg1/cgp/count_pwm[9]" lost all its fanouts during netlist optimizations.
Info: Implemented 126 device resources after synthesis - the final resource count might be different
    Info: Implemented 10 input pins
    Info: Implemented 11 output pins
    Info: Implemented 104 logic cells
    Info: Implemented 1 User Flash Memory blocks
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Allocated 149 megabytes of memory during processing
    Info: Processing ended: Thu Dec 17 15:45:57 2015
    Info: Elapsed time: 00:00:01


