--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml sumador.twx sumador.ncd -o sumador.twr sumador.pcf

Design file:              sumador.ncd
Physical constraint file: sumador.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RA<0>       |    4.779(R)|   -0.958(R)|clk_BUFGP         |   0.000|
RA<1>       |    4.862(R)|   -0.866(R)|clk_BUFGP         |   0.000|
RA<2>       |    4.945(R)|   -0.653(R)|clk_BUFGP         |   0.000|
RA<3>       |    4.630(R)|   -1.008(R)|clk_BUFGP         |   0.000|
RA<4>       |    5.147(R)|   -1.157(R)|clk_BUFGP         |   0.000|
RA<5>       |    5.172(R)|   -0.986(R)|clk_BUFGP         |   0.000|
RA<6>       |    5.266(R)|   -0.716(R)|clk_BUFGP         |   0.000|
RA<7>       |    4.766(R)|   -0.760(R)|clk_BUFGP         |   0.000|
RB<0>       |    5.356(R)|   -1.437(R)|clk_BUFGP         |   0.000|
RB<1>       |    4.850(R)|   -0.946(R)|clk_BUFGP         |   0.000|
RB<2>       |    4.798(R)|   -0.266(R)|clk_BUFGP         |   0.000|
RB<3>       |    4.571(R)|   -0.340(R)|clk_BUFGP         |   0.000|
RB<4>       |    4.450(R)|   -0.153(R)|clk_BUFGP         |   0.000|
RB<5>       |    4.241(R)|   -0.465(R)|clk_BUFGP         |   0.000|
RB<6>       |    4.370(R)|   -0.145(R)|clk_BUFGP         |   0.000|
RB<7>       |    4.615(R)|   -0.222(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
SUM<0>      |    6.184(R)|clk_BUFGP         |   0.000|
SUM<1>      |    6.181(R)|clk_BUFGP         |   0.000|
SUM<2>      |    6.181(R)|clk_BUFGP         |   0.000|
SUM<3>      |    6.175(R)|clk_BUFGP         |   0.000|
SUM<4>      |    6.175(R)|clk_BUFGP         |   0.000|
SUM<5>      |    6.172(R)|clk_BUFGP         |   0.000|
SUM<6>      |    6.167(R)|clk_BUFGP         |   0.000|
SUM<7>      |    6.167(R)|clk_BUFGP         |   0.000|
c           |    6.184(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Sat Mar 04 17:17:20 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 175 MB



