sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Study/PLIS/CommandCalculator/PLIS_Project/H_Synch.vf,-w,D:/Study/PLIS/CommandCalculator/PLIS_Project/H_Synch.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Study/PLIS/CommandCalculator/PLIS_Project/V_Synch.vf,-w,D:/Study/PLIS/CommandCalculator/PLIS_Project/V_Synch.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Study/PLIS/CommandCalculator/PLIS_Project/V_Synch.vf,-w,D:/Study/PLIS/CommandCalculator/PLIS_Project/V_Synch.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Study/PLIS/CommandCalculator/PLIS_Project/VGA_Oscillator.vf,-w,D:/Study/PLIS/CommandCalculator/PLIS_Project/VGA_Oscillator.sch
