.comment from next-pnr
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011110000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000000000010100000000001000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000000101000010100000000000000000001000000000
000000000000000000100100000000001010000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000010000000001101000000000000000000
000000000000000000000110100101100000000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000000000110000000001000111100001000000000
000000000000000000000000000000000000111100000010000000
000000000000000000000010000000011110000011110000000000
000000000000000000000100000000000000000011110000000000
000000000000001000000000000000000000001111000000000000
000000000000000101000000000000001101001111000000000000

.logic_tile 2 1
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000001000
001000000000001000000010000000000001000000001000000000
100000000000000001000110110000001100000000000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110011000001000001100110100000000
000000000000000000000010000001000000110011000000000000
000000000000000101000000011001111000010101100000000000
000000000000000000100010101001101101101001010010000000
000000000000000000000110000011101110000010000000000000
000000000000001101000000001111001101000000000000000000
010000000000000000000000011001111100101000000000000000
000000000000000000000010001111010000000000000010000001

.logic_tile 3 1
000000000000000000000010110101001101110100010100000000
000000000000000000000110000000111011110100010010100000
001010000000000101000110101001011000000011110000000000
100001000000001101100000000111100000101001010000000000
000000000000000001100000000111001001001011010000100000
000000000000000000000010010000111111001011010000000000
000000000000001000000110000000011110001100110000000000
000000000000000001000000000000011001001100110000000100
000000000000000000000010110111011000010101010000000000
000000000000000000000011100000000000010101010000000000
000000000000000000000000001101000000001111000000000000
000000001010000001000000000001001110101001010000000000
000000000000001000000000000001111111000000100100000000
000000000000000101000010101011111100010100100010000000
000000000000001111000110111111101010101010010100000100
000000000000000101000010000101001011100101010000000000

.logic_tile 4 1
000000000000000000000000000101111110100101100000000000
000000000000000000000000000000111011100101100000000001
000000000000000000000000010001100000010110100000000100
000000000000000000000010100000100000010110100010000101
000000000000000000000011100111111100111000010000000000
000010000000000000000100000000001111111000010000000000
000000000000000000000000011000001011111000010000000000
000000000000000000000010001101011111110100100000000000
000000000000000000000000001111000001110000110000000101
000000000000000000000000000111101101001111000000000000
000000000000000101000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000111011000001111111000010000000000
000000000000000000000010001011011110110100100000000000
000000000000001101100000011111000001110000110000000001
000000000000000101000010100111101100001111000000000000

.logic_tile 5 1
000000000000000000000010100000000000000000001000000000
000000000000000000000100000000001111000000000000001000
000000000000000000000000000000001110001100111000000000
000000000000000000000000000000011001110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000011100000001000001100111000000000
000000000000000000000100000000001100110011000000000000
000001000100000101100000010000001001001100111000000000
000010000000000000000011000000001111110011000000000000
000000000000000000000010100011001000001100111000000000
000000000000000111000100000000100000110011000000000000
000000000000000000000110100000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000111000011101000101010100000000000
000000000000000000000100000000000000101010100000000000

.logic_tile 6 1
000000001000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000011110000000000000011110000000000
000000000000000111000000001001000000010110100000000001
000000000000000000100000001001101010000110000010100000
000000000000000000000000000000001110000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000001000000001011001100000000000
000010100000000000000000001111001110100110010000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000010000000
001000000000000000000000001000000000000000000100000000
100000000000000000000000000011000000000010000010000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011001011000000000010000010000000

.ramb_tile 8 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 9 1
000000000000000101000110100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000101000000001011101011111000000000000000
000000000000001101100000000101111000100000000000000000
000000000000001000000110100000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000000000000000111000000010011111111000001000000000000
000000000000001111100010000101001011101001010010000000
000000000000000000000000000001001001110110110000000000
000000000000000000000011110111011010111000110000000000
000000000000001000000000011001101010100000000000000000
000000000000000001000011100101011110111000000000000000
000001000000000001100000010101101110001101000000000000
000010000000001111000010111011011011000100000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000101000000000000001000000000
000010100000000000000011100000000000000000000000001000
000000000000000101000011100000011011001100111000000000
000000000000000000100100000000001010110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000001101000000000000001111110011000000000000
000000000000000011100000000000001001001100111000000000
000000000000001101100000000000001000110011000000000000
000000000010000000000000000011101000001100111000000000
000000000000000000000000000000100000110011000010000000
000000000000000000000111000000001001001100111000000000
000000000000000000000100000000001001110011000010000000
000000000000100000000000000111101000001100111000000000
000000000000000000000000000000100000110011000010000000
000000000000000000000010100001001000101010100000000000
000000000000000000000010010000100000101010100010000000

.logic_tile 11 1
000000000000000101100110111000011110011010010000000001
000000000000000000000010100111011001100101100010000000
001000000000001000000000000111000000001111000000000001
100000000000000101000000001101001001110000110010000000
110000000000000101000110010000011111010010110000000000
000000000000000000100010001001011110100001110000000000
000000000000000000000000010000001110101101000000000000
000000000000001101000011011001001011011110000000000000
000000000000000000000010100101111110100101100100000100
000000000001010000000100000000011010100101100001000000
000000000000000000000000000111100000010110100000000000
000000000000000000000000000001101101001111000000000000
000000000000000101000000001001001100111100000000000001
000000000000000000100000001111010000000011110010000000
000000000000000001100010101101011000101001010000000000
000000000000000000000110111101100000111100000000000000

.logic_tile 12 1
000000000110000000000110100000001001100101100000000000
000000000000000000000000000011011011011010010010000000
001000000000000000000110100111000001101001010000000000
100000000000000000000000001111101001110000110000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000011100000000000000000100100000010
000100000000000000000000000000001110000000000000000101
000000000000001000000000001000000000001100110101000100
000000000000000111000000000011001011110011000000000001
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000111110000000000000000000000000000
000000000000000101000011100000000000000000000000000000
110000000000000000000000001111000000110000110000000001
000000000000000000000000001001101111001111000010000000

.logic_tile 13 1
000001000000001111100010110000000000010110100000000000
000010000000000101000111101101000000101001010000000000
000000000000000000000000000001000000000000000000000000
000000000000001101000000001001000000111111110010000000
000000000000000101100110100001000000110000110000000000
000000100000000000000000001001001010001111000010000000
000000000110001000000110110000000001001111000000000000
000000000001000101000010000000001010001111000000000000
000000000000000000000000000001000000101001010000000000
000000100000000000000000000101001001110000110000000000
000000000001110000000010110011100000010110100000000000
000000000000110000000111010000100000010110100000000000
000000000010000000000000000001011100011110000000000000
000010100000000000000000000000111000011110000000000010
000000000000000000000000000001111011010010110000000000
000000000000000000000000000000011011010010110000000010

.logic_tile 14 1
000000001000000000000110100101000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000001101100000000000000000000000001000000000
000000000000000101000000000000001001000000000000000000
000001000000001111000000000000000001000000001000000000
000010000000000101000000000000001100000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011100000001111000000000000000000
000000000000000000000000000001100001000000001000000000
000000000001010000000000000000001101000000000000000000
000000000000000000000000000000001000111100001000000100
000000000000000111000010010000000000111100000000000000
000000000000000000000000000101100001110000110000000000
000000000000000000000000000101101000001111000000000000
000000000000000000000000010001101011110100100000000000
000000000000000000000011010000001011110100100000000000

.logic_tile 15 1
000000000000000000000000001000000000000000000100000000
000000100000001111000000000001000000000010000000000000
001000000000001111000000010001000000000000000100000000
100000000000000111100010100000000000000001000000000000
110000001010100000000111100000000001000000100100000000
110000000000010000000000000000001001000000000000000000
000000000000000000000110100000000001000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000111100000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000010000011100000000000000100000000
000000000001010000000100000000000000000001000000000000
000000000000000000000000000101000000000000000100000000
000000000000001111000000000000100000000001000000000000

.logic_tile 16 1
000000000000000111100110100101100000000000001000000000
000000001100000000100000000000000000000000000000001000
001000000000001111000000000001100000000000001000000000
100000000000000111100000000000000000000000000000000000
000000000000001101100000000111001000001100111100000000
000000000000010101000000000000100000110011000001100000
000000000000001011100110100111001000001100111100000000
000000000000001111100000000000100000110011000000000000
000000000000000000000111111000001000001100110100000000
000000000000000000000110100011000000110011000000000000
000000000000001000000000001011001010100000010000000000
000000000000000001000000000001101001010100000000000000
000000000000000000000110011001101010000100000000000000
000000000000000000000010001101001101010100100000000000
010000000000000000000000000111011100010100100000000000
110000000000000000000000000001101101101001110000000000

.logic_tile 17 1
000000000000000000000110110101100000000000001000000000
000000000000000000000010100000100000000000000000001000
001000000000001000000000000101000000000000001000000000
100001000000000001000000000000100000000000000000000000
000000000000000000000111110101001000001100111100000001
000000000000000000000010000000100000110011000000000000
000000000000000111100000000000001000001100111100000001
000000000001010000100011110000001101110011000000000000
000000000000000000000110001000001000001100110100000001
000010000000000000000000000001000000110011000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000100000000000010001001111000010000000000000
000000000000000000000010101001111101000000000000100000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000010000000011110000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000001100110110000000
000000000000000000000000000000101101110011000001000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001000000001000000000010000000000000000000000000000
000010000000000001000010000000000000000000000000000000
000010000000000000000000000000001100000011110000000000
000001000000000000000000000000010000000011110000000000
000000000000100000000000000000000000000000100100100000
000000000000010000000000000000001100000000000001000000
110000000000000101000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 19 1
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001001000000000
001000000000010000000110001011001111010111100000000000
100000000000100000000000001011001111001111100010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010101000000000000000000100000000
000000000000000000000100001001000000000010001000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010011000000000000000100000100
000000000000000000000010100000000000000001001000000000

.logic_tile 20 1
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
001000000000000000000110001000001010010101010100000000
100000000000000000000000000111000000101010100000000000
110000000000000001100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000111100111111110110000000100000000
000000000000001101000000000001101010001111110000000000
010000000000000000000000010000011011011010010100000000
000000000000000001000010000111001001100101100000000000

.logic_tile 21 1
000000000000000000000000010000000000000000001000000000
000000000000000000000010000000001110000000000000001000
001000000000000000000000000011000001000000001000000000
100000000000000000000000000000001100000000000000000000
010000000000000000000010000111001000001100111100000000
110000000000000000000100000000001001110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000101110110011000000000000
000000000000000000000000001111001000001100110100000000
000000000000000111000000000011000000110011001000000000
000000000000001101100000000000001110000011110000000000
000000000000000001000000000000010000000011110000000000
000000000000000101100110000000000000010110100000000000
000000000000000111000000001001000000101001010000000000
110000000000000001000000000000011100000011110000000000
110000000000000000100000000000000000000011110000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001001110000000101000000000000000100000000
100000000000001011000000000000100000000001000000000000
110000000000000001100110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111101010001100110100000000
000000000000000000000000000001000000110011000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000001000000000000000001100000100000100000000
000000000000000001000000000000010000000000000000000000
001000000000000000000000000000000000010110100000000000
100000000000000000000000001101000000101001010000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010010000000000000000000000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000001100110100000000
000000000000000000000000000101000000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001100000000111100000010110100000000000
000000000000000000000000000000000000010110100000000000

.logic_tile 2 2
000000000000000001100111100101011010101001000000000000
000000000000001101000010100001001001100000000000000000
001000000000001101000000001101001000100000010000000000
100000000000001111100000000001111010100000100000000000
000000000000001101000010100101001010000000010000000000
000000000000010101100110111001101010000001110000000000
000000000000000101100010100000011000001100110100000000
000000000000001101000100000000001001001100110000000001
000000000000001000000000001001001111000110000000000000
000000000000000001000000000101011111001011100000000000
000000000001010000000000000000000000010110100000000000
000000000000101001000000001001000000101001010000000000
000000000000000000000000010000011111110100000000000000
000000000000011101000010000011001010111000000000000000
110000000000001000000110000101101000001001000000000000
010000000000000001000000000111111010001010000000000000

.logic_tile 3 2
000000000010001000000000000000000001000000001000000000
000000000000011111000000000000001010000000000000001000
000000000000000000000000010000011010001100111000000000
000000000110000000000011010000001010110011000000000000
000000000000000111000000000000001001001100111000000000
000000000000000111000011110000001101110011000000000000
000000000000000101100000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000011100011001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000010110000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 4 2
000000000100000101000010011101100000001111000000000000
000000000100000000100010100111101110010110100000000000
000000000000011000000010100101101010111100000000000001
000000000000100111000100001001110000000011110000000000
000000000000000001100010100001001110000111100000000000
000000000000000000100000000000001001000111100000000100
000000000000000000000110011111011110000011110000000000
000000000000001101000110101101000000111100000000000000
000000000000000000000000000101111000010110100000000000
000000000000000000000000000101010000000011110000000000
000000000000000000000000000101101010101001010010000000
000000000000000000000000001001110000000011110000000000
000100000000001001100000000101111000111100000000000000
000100000000000101000000000101010000000011110001000010
000000000000000001100000000001100000010110100000000000
000000000000000000100000000000000000010110100000000000

.logic_tile 5 2
100000000000000000000111101000011110011010010000000000
000010000000000000000100001101001011100101100000100000
001000000000000000000000000101100000000000000100000000
100000000000000000000000000000000000000001000000000000
110001000000000111000010100000001000000100000100000000
110000000000000000000010100000010000000000000000000100
000000000000001111000110000000000000001111000000000000
000000000000000101100000000000001111001111000000000000
000000000000000000000000000000011100000100000100000100
000000000000000000000000000000010000000000000000000000
000000000000000000000010001101101010111100000000000000
000000000000000000000000000111110000010110100000000000
000000000000000000000010010101101010011010010000000000
000000000000000000000010000000011010011010010000000010
000000000000011000000000001000001010001011010000000000
000000000000100011000000000101001011000111100000000000

.logic_tile 6 2
000000000000000111100000000011001101001000100000000000
000000000000000000100010110000101111001000100000000000
001000000000000000000000000001011100001011010000000000
100000000000000101000000000000111000001011010000000000
000001000000000101000000011011001100000011110000000000
000010100000000000100010001111100000111100000000000000
000000000000000111100000011001101111110011110110000000
000000000000001101000011100101011011110000000000000001
000000000000000001100010101000001010101100010100000000
000000000000000000000000000101011111011100100010000000
000000000000000000000000000001011100000011110010000000
000000000000000000000010100001110000111100000000000000
000000000000000000000110100000011110000011110000000000
000000000000000000000100000000010000000011110000000000
000010000000000000000110100000001010000011110000000000
000001000000000000000010110000000000000011110000000000

.logic_tile 7 2
000000000000100000000000000000000001000000001000000000
000000000001010000000010110000001001000000000000001000
000000000000000000000000010000011001001100111000000001
000000000000001101000010100000011100110011000000000000
000000000000000000000000000000001001001100111010000000
000000000000000000000000000000001011110011000000000000
000000000000000101000110100101101000001100111000000001
000000000000000000100000000000000000110011000000000000
000000000000100000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000001
000000000000000101000000000011101000001100111000000000
000000000000000000100011110000100000110011000000000000
000000000000000000000000000000001001001100111010000000
000000000000000000000000000000001110110011000000000000
000000000000000001000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000

.ramt_tile 8 2
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000011000000101001010000000000
100000000000000000000000001001101010011001100000000000
010000000000001000000111100000000001000000100100000000
110000000000001111000100000000001110000000000000000000
000000000000100000000000000011000000000000000100000000
000000000001000000000000000000000000000001000000000000
000100000000001000010000010000000000000000100100000000
000000000000000111000010000000001111000000000000000000
000001000000000000000000000000000000000000000100000000
000000100000000000000000001111000000000010000000000000
000000000010000000000010010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 10 2
100000000000000000000000000000000000010110100000100000
000000000000000000000000000101000000101001010000000000
001000000000000000000111100001100000000000000100000010
100000000010000000000111100000100000000001000000000000
110000000000000101000000000000011000000100000100000000
110000000000001101100000000000010000000000000000000000
000000000000000101000000000000000000000000100110000000
000000000000000000100010000000001100000000000000000000
000001000000000111000000000101000000010110100000000000
000010000100000000100000000000000000010110100000000000
000000000000000000000000000101100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000010010000011010000100000100000000
000000000000000000000010000000010000000000000000000000
000100000000000000000000000101000000100000010001000000
000100000000000000000000000000001111100000010000000000

.logic_tile 11 2
100000000000000001100000000000000000000000100100000000
000000000001000000000000000000001010000000000000000000
001000000000000000000000000001100000000000000100000000
100000000000000000000011110000100000000001000000000000
110010000000001111100110100101000000010110100000000000
110000000000000001100000000000000000010110100000000000
000000000000001000000110111000001111111000010000000000
000000000000000001000010100101001011110100100000100000
000011000000000000000000001000001110111000010000000000
000000000000000000000000001101001011110100100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100010000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000001000000101001010000000000

.logic_tile 12 2
000001000000001001000000000011000001101001010010000000
000010100000000101000000000011001001110000110000000000
001010100000000000000000011001011110010111100000000000
100001000000000000000010001011011000001111100000000000
110000000000001101000000000111011011011010010000000000
000000000000000001100011000000111110011010010010000000
000000000000100000000000001001011110110001100100000100
000000000000010000000010111011011000001101100010000000
000000000110001101100000011111001010111100000100000010
000000000000001001000010101011010000000011110000000000
000001000000000000000010010000001010000011110000000000
000010000000000000000111110000000000000011110000000000
000000001110000001100000000000011110101000000000000100
000000000100000001100010110101010000010100000000000000
000000000000000011100111010111001100000111100000000000
000000000000000000100010010000011010000111100000000001

.logic_tile 13 2
000000000000000000000000010000000001000000001000000000
000000000000000000000010100000001010000000000000001000
000000000000000000000000000001011010001100111000000000
000000000000001101000000000000100000110011000000000000
000000000000000101000010100000001000001100111000000000
000000000000000000100100000000001010110011000000000000
000000000000000101100000000000001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000101000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000010100001101000001100111000000000
000000000000000000000100000000000000110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000010100111101000001100111000000000
000000000000000000000000000000100000110011000000000000

.logic_tile 14 2
000000000000000000000000011101100001001111000000000010
000000000000000000000010101001101000110000110000000000
000010000000001000000010100111111011000100010000000000
000000000000000001000010100000111001000100010000000000
000000000000000101100000000111000000000000000000000000
000000001010000000000000001001000000111111110000000100
000000001101000101100110110101101100010101010000000000
000000000000100000000010100000010000010101010000000100
000000000000000000000000010011100001001111000000000000
000000100000000000000010011011101010101001010000000000
000000000000000000000110000101000000011001100000000000
000000000000000000000100000000001111011001100000000001
000100000000000000000000011001100001001111000000000100
000000000000001111000011101101101111110000110000000000
000000000000000000000110000001111001011110000000000000
000000000000000000000000000000101011011110000000000000

.logic_tile 15 2
000000000000000000000000010000000000000000000000000000
000000000001000000000010110000000000000000000000000000
001000000000000000000000000000000000001111000100000000
100000000000000000000000000000001100001111000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000010101000000000010110100100000000
000000000000000000000100001011000000101001010010000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000111000000010110100100000000
000000000000000000000000000000000000010110100000000000

.logic_tile 16 2
000000100000000000000000011011101110010000000000000000
000000000000000000000010010011011001010110000000000000
001000000000000000000000000000000000000000000000000000
100000000000010000000000000000000000000000000000000000
110000000000001000000000011101101011000110100000000000
010000000000000001000010001101101111000110010000000000
000010100000001101000110000000011110000100000000000000
000011100000000111000010100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001011100000000000000001000000100100000000
000000000000001001100000000000001010000000000000000000
000000000110000000000000011101000001100000010000000000
000100000000000000000010010101101111101001010000000000
000000000000000001100011111001011111100000000000000000
000000000000000000100010011111101100110000100000000000

.logic_tile 17 2
000000000000000000000010100000001100000011110000000000
000000000000000000000010100000010000000011110000000000
001000000000001000000000010000000001001111000000000000
100000000000000111000010100000001110001111000000000000
110000000000000011100110111000011110100000000010000000
110000000000000000000010001011001010010000000000000000
000000000000000000000000010011111110000111000000000001
000000000000000101000011110000111011000111000011000100
000000000000000000000110011111101000000010000000000000
000000000000000000000110010011111001000000000000000000
000000000000001000000000011111111000000011110100000000
000000000000001011000010101101000000111100000010000000
000000000000000000000111100000000000001111000000000000
000000000000000000000100000000001101001111000000000000
010000000000001001100110000101011001010100100000000001
000000000000001001000111101001111010011110100000000000

.logic_tile 18 2
000000000000000101100000010000000000000000001000000000
000000000000000101000010100000001000000000000000001000
001000000000000101000000000000000001000000001000000000
100000000000000000000000000000001000000000000000000000
000000001110001000000000000101100000000000001000000000
000000000000000101000000000000100000000000000000000000
000000000000000101100010010000000000000000001000000000
000001000000000000100110100000001010000000000000000000
000000000000100000000000000001000001000000001000000000
000000000001000000000000000000001011000000000000000000
000000000000000001100000010000001000111100001000000000
000000000000000000000010000000000000111100000000000000
000000000000000000000000011011101110001101000100000010
000000000000000000000011101011011001001000000010000011
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000010000000

.logic_tile 19 2
000000000000000101000000000001011001001011010000000000
000000000000000000000000000000011100001011010000000000
001000001100000101000010110101100000010110100000000000
100000000000100000000010100000000000010110100000000000
000000000000000111100000000000011000000100000100000000
000000000000000000100000000000000000000000001001000000
000000100000000111100110000101000000010110100000000000
000000001110000000100100000000000000010110100000000000
000000000000000000000000010000001110000100000100000000
000000000000000000000011100000010000000000001000000001
000000000000001000000110000001100000010110100000100010
000000000000001011000000000000100000010110100011000000
000000000000001000000000010111011100010110100000000100
000000000000000001000010001011110000111100000000000000
010000000000000000000000000000011011001011010000000000
000000000000000000000000000111011000000111100001000000

.logic_tile 20 2
000000000000000000000000000011000000000000000100000000
000000000000000000000000000011100000111111110000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000011011001010110101000100000000
110000000000000000000010001111111100001010110000000000
000000000000001101100000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000001000000010100011001011000111100000000000
000000000000000001000000000011111111001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000111101101111010000011110100000000
000000000000000000000100001011100000111100000000000000
010000000000000000000010101000011101010010110000000000
110000000000000000000100001101011010100001110000000000

.logic_tile 21 2
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000101000000000111100000000000001000000000
000000001000000000000010100000100000000000000000000000
000000000000000000000110000000000001000000001000000000
000000000000000000000110000000001001000000000000000000
000000000000000001100010100000000001000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000011100000000000001001111100001000000000
000000000000000000000000000000001100111100000010000000
000010100000000000000000000101001000000010100010000000
000001000000000000000000000000100000000010100010000000
000000000000000000000110000101100000010110100000000000
000000000000000000000000000000000000010110100000000000

.logic_tile 22 2
000000000000000000000000000101100000000000001000000000
000000001010000000000000000000000000000000000000001000
001000000000001000000000000011100000000000001000000000
100000000000000001000000000000100000000000000000000000
110000000000000000000000000111001000001100110100000000
010000000000000000000000000000100000110011000000000000
000000000000001101100000010001111100100000000000000000
000000000000000001000010100000011111100000000000000010
000000000000000000000000000000011010000011110100000000
000000000000000000000010000000000000000011110000000000
000000000000000000000000010001111101100000000000000000
000000000000000000000010000000011011100000000010000000
000000000000000000000000011000000001001100110100000000
000000000000000000000010001011001000110011000000000000
110000000000001111100000001011111011110001110000000000
110000000000001101000000000101101110110000110000100000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001110001111000000000000
000000000000000000000000000000000000000000000100000100
000000001110000000000000001101000000000010000000000000
010000000000001000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000001001111000100000000
000000000000000000000000000000001101001111000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000

.logic_tile 26 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000010000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 27 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 2
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000010000000010010
000011110000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000111110000000001000000100100000000
000000000000010000000111110000001010000000000000000000
001000000000001000000111100000000000000000100100000000
100000000000000111000100000000001001000000000000000000
110000000000000000000000000000011000000100000100000000
110000000000000000000000000000010000000000000000000000
000000000000000111000111100000011110000100000100000000
000000000000000000100000000000000000000000000000000010
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000011100111100000010110100000000000
000000000000000000000100000000000000010110100000000000
000000000000001111000000000000011000000100000100000000
000000000000001011000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000110000001101001000100100000000000
000000000000000000000011100111101110100001000000010011
001000000000000000000111100101000000011001100000000000
100000000000000101000000000000001010011001100000000000
010000100001001101000010100111011010101000000000000000
010001000100101111000100000000110000101000000000000000
000000000000000001100010110101101010110101000100000000
000000000000000000000110011001011101001010110000000000
000000000000000000000110000011001001010111100000000000
000000000000000000000100001101111010001011110000000000
000000000000001000000110000101100000000000000100000000
000000000000000001000000001011000000111111110000000000
000000000000000011100000001111000000000000000000000000
000000000000000001000011100001000000111111110000000000
110000000000000101100000001101111100000011110100000000
100000000000000000000000001011100000111100000000000000

.logic_tile 4 3
100000000001000000000000011001100000001111000000000000
000000000000100101000010101111001000110000110000000000
001000000000000101000000000000001001111000010000000000
100000000000000000000000000011011011110100100000000000
110010100000001001100000010111100000000000000100000000
010000000000001001100010000000000000000001000000000000
000000000000000111100000010000000000000000000000000000
000010001010000000000010010000000000000000000000000000
000000000000000001100000000000001010110000000000000100
000000000000000000100010000000011010110000000000000000
000000000000010000000000001001011110010101010000000000
000000000000100000000000000001010000000000000000000000
000000000000000000000000010101001110010101010000000000
000000000000000000000010010000010000010101010000000000
000000000000000000000110000101100000000000000100000000
000000000000001001000100000000000000000001000000000100

.logic_tile 5 3
100000000001000001000111100000011110001100110000000000
000000000000100000100110110000001010001100110010000000
001010000100000000000000000000000000000000100100000000
100001001100010000000000000000001000000000000000000100
110000000000100101000010111011001110101000010000000000
110000000100000000100110000011011110110000100000000000
000000000000000000000000010001000000011001100000000000
000000000000010000000011100000101001011001100010000000
000000000000000001100000001101100000000000000000000100
000000000000000000000010101011100000111111110000000000
000011000100000000000000000000000000000000000000000000
000001000000001101000010010000000000000000000000000000
000000000000000101000011101011001110110001100000000001
000000000010000000000110110011011110001110010000000000
000000000010100000000000000011001010010110100000000000
000000000000001001000000001101110000000011110000000000

.logic_tile 6 3
000100000001001111000110011001000001101001010000000000
000000000000000001000110101011101001001111000001000000
000001000000001001100000010101101011011010010000000000
000000100000000001100010000000111110011010010010000000
000100000000000001100010111001100001001111000000000000
000000000000000000100110010001001110010110100000000000
000000000000001000000110101000001010111000010000000000
000000000000011001000000000011001111110100100000000001
000011100010000000000010100101100001010110100000000000
000001000000000000000100000001001100001111000000000000
000000000000001101000000010001000000001111000000000000
000000000000000011100011011011101000110000110010000000
000000000000000101000110000101000000010110100000000000
000000000000000000100010110111101111001111000010000000
000000000000000101000000001101011010101001010000000000
000000000000001101000000000111110000000011110000000000

.logic_tile 7 3
100001000000000111000000010111001001000100100010000001
000000000000000000000011111101001100100001000000010000
001001000000001000000110100001100000000000000100000000
100000100000001011000011110000100000000001000001000000
010000000000100000000110100101000000010110100000000000
010000000000000000000110110000100000010110100000000000
000001000000000111000010111111011010101001010000100000
000000100000000000100111111101110000000011110000000000
000000000000000000000000001001000001010110100000000000
000000000000000000000000001111001010001111000010000000
000000000000001000000000001001100001001111000000000000
000000000000000001000000000111001001110000110010000000
000000000000001001100011101101100000110000110000000000
000000000000001001000000001101101111001111000000000010
000000000000000000000010100111000000010110100000000000
000000000000001101000100000000000000010110100000000000

.ramb_tile 8 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000001100000000000000000000000000000
000010000000000000000000000000000000000000
000001001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000100000000000000000001110000011110100000000
000000000001010000000011110000010000000011110000000000
001000000000000000000110010000001100000011110100100010
100000000000000000000011010000000000000011110000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001000000000010100000011010000011110100000000
000000000000100000000110110000010000000011110000000100
000000000000001000000000000000000001001111000100000000
000000000000000111000000000000001111001111000000000000
000000000000000000000111101000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000001000000000000000000010001100000010110100100000000
000000000000000000000011100000100000010110100000000000
000000000000000111000111101111111000111100000000000000
000000001000000000100100001101010000000011110010000000

.logic_tile 10 3
100000000000000000000000000000011100000100000110000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000010000000001000000100100000000
100000000000000001000011110000001101000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000010000000000000000100100000000
000001000000000000000011100000001111000000000010000000
000000000000000111100011000000011000000100000100000010
000000000000000000000000000000010000000000000000000000
000000000001010000000111100000000001001111000000000000
000000000000000000000100000000001000001111000000000000
000001000000100000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000

.logic_tile 11 3
000001000000000101000000000000000001000000001000000000
000000000000000000100010100000001001000000000000001000
000000000000000000000000000001011000001100111000000000
000000000000000000000010110000110000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000001101000010110000100000110011000000000000
000000000000000000000010110101101000001100111000000000
000000000000000000000110100000100000110011000000000000
000010100000000111100000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000001000000000000000000000000001000001100111000000000
000000100110000000000000000000001000110011000000000000
000000000000000000000000000101001000001100111011000000
000000000000000000000000000000000000110011000000000000
000010000000000000000000000000001000110011000000000000
000001000000000000000000000000001100110011000010000000

.logic_tile 12 3
000000000000000101000110010001001110000011110100000000
000000000000000000000011100011000000111100000010000100
001000000000000000000000000101011010110000000000000000
100000000000001101000000000101011101001111110010000000
110000000000100101100110101001000001001111000110000000
000000000001001101000010110001101100110000110000000100
000000000000001000000010100000001100001011010000000000
000000000000000101000100000001001110000111100000000000
000010000000001000000010101101000000001111000010000000
000001000001000011000100000001101011110000110000000000
000010100000000000000000000101011000111100000000000000
000001000000001101000000001101100000101001010000000000
000000000100101000000000001011001010111000010000000000
000000000000010111000000001101101010110000000000000000
000000000000000001100000001111101000000011110000000000
000000000000000000000000000101010000111100000010000000

.logic_tile 13 3
000000000000000101100000001101101000000100100000000010
000000000000000011000000001111101010010010000000010000
001000000000000000000000000000000001001111000000000000
100000000000001111000000000000001010001111000000000000
000000001000011001100000000000000000000000000000000000
000000000000101111100000000000000000000000000000000000
000000000000001111100000011000000000010110100000000000
000000000000000101100011110011000000101001010000000000
000000001100000000000000000011100000001111000000000000
000000000000000000000000000111101000110000110010000000
000000000000000101000111000000000000011001100100000000
000000000000000000100000000001001010100110010000000001
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000100000000110100111011001000111100000000000
110000000001000000000000000000001101000111100000000000

.logic_tile 14 3
000000000000000000000011110000011110001100110000000000
000000100000000000000111110000001001001100110000000100
001000000001011101100000010101111110111100000000000000
100000000000100001000010001001100000000011110000000000
110000000000000000000000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
000000000000000101000110100000011010011010010100000000
000000000000000000100000000011001101100101100000000000
000000000000000001000110001001100000000000000100000000
000000000000000000100011100001000000111111110000000000
000000000000000000000000000000011010011110000000000000
000000000000000001000000001011001100101101000000000000
000000000000000000000000011111011001110001100100000000
000000000000000000000011000001101001001101100000000000
110000000000001111100000000111111010010110100000000000
010000000000001001000000001001010000000011110000000000

.logic_tile 15 3
000000000000000101000110000000001110000011110100000000
000000000000000000000000000000000000000011110000000000
001000000000000111100110010101101110010101000000000000
100000000000000000000010001111111001111110000000000000
010000000000000000000111101001001110001001000000000000
110000000000000000000100000101011111000101000000000000
000000000000000001100010100000000001000000100100000000
000000000000000000000011110000001000000000000000000000
000001000000000000000000001001101110110010100000000000
000010000000000000000000001001111110110001100000000000
000000000000000000000111101000000000010110100100000000
000000000000000000000000001101000000101001010000000000
000000000100001001100111000000011100000100000100000000
000000000000000111000111100000010000000000000000000000
000010000000000000000010000000011110000100000100000000
000001000000000000000000000000010000000000000000000000

.logic_tile 16 3
000000000000000000000000011000000000000000000100000000
000000000000000000000010010101000000000010000001000000
001000000000000101000111100011111110100000000000000000
100000000000000000000100000101001100110000100000000000
010000000000001000000000010001111000110000000010000000
010000000000000101000010101111011100001111110000000000
000000000000001111100000000000011100000100000100000000
000000000000000101100000000000010000000000000000000000
000000000000001001000000010000001110000100000100000000
000000000000000001100011100000000000000000000000000000
000000000000000000000000001111001101101000010000000000
000000000000001001000010001001101000110000010000000000
000000000000000001100111000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100000001011001110000001000000000001
000000000000000000100000000101101011010111100000000000

.logic_tile 17 3
000000000000001000000000000000000001000000100100000000
000000000000000001000000000000001111000000000000000000
001000000000000101000111100011100000000000000100000000
100000000000001101100100000000000000000001000000000000
000001000000000000000000000011011000010101010000000000
000000000000001101000000000000000000010101010000000000
000000000000000001100000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000001100000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000001000000000000111000001001111000000000000
000000000000000101000000000101101001101001010000000000
000000000000000000000110101111100001001111000000000000
000000000000000000000000000101001000010110100000000000
010000000000001000000110000000000001000000100100000000
000000000000000001000000000000001110000000000000000000

.logic_tile 18 3
000000000000000011100000001101111100000011110000000000
000000000000000000000000000001100000101001010000000000
001000000000001000000000010001100000000000000100000000
100000000000001001000011100000000000000001001010000000
000000000000100001000110100000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000010011011100001011010000000000
000000000000000000000010010000001100001011010000000000
000000000000001001100000000111000000000000000100000000
000000000000000001000000000000100000000001000000000000
000001000000000101000000000001100000010110100000000000
000000100000000101000000000000100000010110100000000000
000000001100000000000000010001000000010110100000000000
000000000000000000000010000000000000010110100000000000
010000001110001000000000001000001010100000000000000000
000000000000001001000000000111001000010000000000100001

.logic_tile 19 3
000000000000000000000000000101000000000000001000000000
000000000110000000000000000000000000000000000000001000
001010000000000101100000010000000001000000001000000000
100000000000000000000010100000001000000000000000000000
000000000000101101000010100000000000000000001000000000
000000000000001111000011100000001010000000000000000000
000000000000000000000000010101000000000000001000000000
000000000000000000000011100000100000000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000100000000010010000001000111100001000000100
000000000001000000000010010000000000111100000000000000
000000000000000000000000001011100001101001010100000000
000000000000000000000010001111101101011001100000000001
000000000000000000000110001011100000111001110100000000
000000000000000000000000001101101111010000100000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000000000000000000010011011010011010010100000000
100000000000000000000010000000011100011010010000000000
110000000000000000000000001111000000001111000100000000
010000000000000000000000001001101001110000110000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100000010000000000000000000000000000
000000000000000011000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000001100001011010000000000
000000000000000000000010001101001100000111100000000000
110000001010000001100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000001101000000000000001010000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000110000000
000000000000000000000000000000000000000001000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000100000000000000000011110110100010100000000
000000000000010000000010100001011101111000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111011010101000000100000000
000000000000000000000010110001100000111101010000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000001000000100110000101
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000

.ramb_tile 25 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000001000000100100000000
100000000000000000000000000000001111000000000010000001
110000000000000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100101000000000000000000000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000011000000101001010000000000
000000000000000000000000000000001010000011110000000000
000000000000000000000010000000000000000011110000000000

.logic_tile 2 4
000000000000000000000110000011001101001011010000000000
000000000000000000000000000000011010001011010000000000
001000000000000000000000001000011100001011010000000000
100000000000000000000000001011001001000111100000000000
110000000000000101000000000000000000010110100000000000
010000000000000000100000000101000000101001010000000000
000000000000000001100000001011100000001111000100000000
000000000000000000000000001011001001110000110000000000
000010000000001001100010001111100000001111000100000000
000000000000000101000011011011001100110000110000000000
000000000000001000000110010000011010011010010100000000
000000000000000101000010100011001101100101100000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
110000000000001000000000000011101101011110000000000000
100000000000000001000000000000101110011110000000000000

.logic_tile 3 4
000000000000000101000000001000011001001011010000000000
000000000000000101000010100001011111000111100000000000
001000000000000000000010100001000001101001010100000000
100000000000000101000010100111001111111001110000000001
000000001110001001100111000111101011110100010100000000
000000000000011001100011100000101010110100010000000100
000000000000000011100111011101101000101101110100000000
000000000000000000100110011111111000001000010000000000
000000000000000000000000001111101011100010110100000000
000000000110000000000000001001111101110100010000100000
000000000000000000000110010001000001101001010100000100
000000000000000001000010001111001111111001110001000000
000000000000000000000110011011111110101010010100000000
000000000000001001000010000011111011101001100000000000
000000000000000000000110001101001111110000000100000000
000000000000000000000010011101011111111111000000000000

.logic_tile 4 4
100000000000000000000000001001100001101001010000000000
000000000000000000000000000011101000110000110000000000
001000000000000001100010100000000001000000100100000001
100000000000000101000011100000001011000000000000000000
110000100000001001000110000111000000000000000100000000
110001000000001111000000000000100000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000011110011000000000010000000000000
000000000000001001000010101000000000000000000100000000
000000000000000001100000001001000000000010000000000000
000000000000000000000000000111001100101001010000000000
000000001000000001000000000101000000111100000000000000
000000000000000001000011110000001100101000000000000000
000000000000000001100010111101010000010100000000000010
000000000000000000000000000000001011111000010000000000
000000000000000000000000000111001000110100100001100000

.logic_tile 5 4
100000000000010101000011100000000000010110100000000000
000000000100000000100011000101000000101001010000000010
001000000000000000000111000011100001001111000000000010
100000000000000000000110100001101111110000110000000000
110010000000100101000000001000001001011010010000000000
110000001010001101000011110101011100100101100010000000
000000000000000101000000000000000001000000100100000000
000000000000000111100000000000001001000000000010000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000010000000
000000000000001000000000010000011000110000000000000100
000000000000000011000010000000011010110000000000000000
000000100000000000000010000000000000000000000100000010
000001000000000000000000001001000000000010000000000000
000000000000000000000000011000000000000000000100000000
000000000000100000000011000101000000000010000000000010

.logic_tile 6 4
000000000000001000000011100000000000000000001000000000
000000000000000101000100000000001000000000000000001000
000000000000000111000000000101101010001100111000000000
000000000000000000100000000000000000110011000000000000
000000000000000011100000000000001001001100111000100000
000000000000000000000000000000001011110011000000000000
000000000000100101010110000000001001001100111000000000
000000000001000000100100000000001000110011000000000000
000000000000000000000110100001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000010000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000100000110011000010000000
000000000000000001000000000111101000101010100000000000
000000000000000000100010100000000000101010100010000000

.logic_tile 7 4
000000000000000111000000001000001011000111100000000000
000000000010000111100010001111001000001011010010000000
001000000000001101100111000101011110000011110100000000
100000000000000101000100000011000000111100000000100000
110000000000101001100000010111011000011010010000000000
110000001000000111000011100000001000011010010000000000
000000000000001111000000000000000000001111000000000000
000000000000000001100000000000001000001111000000000000
000001000110000011100000000101111000011010010100000000
000000000000000000100000000000011110011010010000000000
000000000000001000000000000011111100100101100000000000
000000000000000011000010110000101011100101100000100000
000000000100001101000011100111011110011010010100000000
000000000000010001100010000000111001011010010000000000
010000000000000111000110010011111100101001010000000000
110000000000000000100110001101100000111100000000000000

.ramt_tile 8 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 4
100000001000100001100000001111011001010001100000000000
000000000000000101000000001001001010110001110000000000
001000000000100101000000000111101101100001110000000000
100000000011000000000010100000101110100001110000000000
110010000000000111000000001111011010010100000000000000
110001000000000000100000000101001000100000010000000001
000000000000000111100000000000011100000011110000000000
000000000000000101000000000000000000000011110001000000
000000000000000000000000000011100000010110100000000000
000000000000001111000000000000000000010110100001000000
000000000000001001100000000000000000000000000100000000
000001000000000101000010101111000000000010000000000000
000000000000001000000111111001000000010110100010000000
000000001110001011000011011011001010001111000000000000
000000000000000000000111100011101010000011110000000000
000000000000000101000100000001100000111100000000000100

.logic_tile 10 4
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000001001111000000100000
100000000000000000000000000000001110001111000000000000
110000000000000000000000000000000000000000000110000000
110000000000000000000000001011000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000010101000010101011000000000010000000000000
000000000000000000000000010011000000010110100000000000
000000000000000000000011000000000000010110100000000010
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 11 4
100000000000000101000000000000000001001111000000000000
000010000000000000100011100000001010001111000000000000
001000000000001111100000001000000000010110100000000000
100000000110000001100000001101000000101001010000000000
110000000000000000000000000001000000010110100000000000
010010100000000000000000000000000000010110100000000000
000000000000000101000000000000001000000100000100000000
000000000000000000100010110000010000000000000000000010
000000000000000000000110000001100000000000000100000000
000000000000000000000010000000000000000001000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000011000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000001100000010110100000000000
000000000000000000000000000000000000010110100000000000

.logic_tile 12 4
100000000000000000000010100111000000000000000100000000
000000000000000000000010110000000000000001000000000010
001001000000000000000000001001011110111100000000000000
100000100110000000000010101101100000101001010000000000
110000000000100000000000000101001111000111100000000000
110000000000001101000000000000011001000111100000000000
000010000000001101000000010000011101110100100000000000
000000000000000101000010001001001010111000010000000100
000000000100000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
000101000000001101000111101111101000000011110000000000
000000100000000001000000001101010000111100000010000000
000000000000000000000111011111100001010110100000000000
000000001110000101000110010101001111001111000000000000
000000000000011001100011101000000000000000000100000000
000000000000101001100000000011000000000010000000000010

.logic_tile 13 4
000000000000000000000000011111000001010110100000000000
000000000000000000000011111111101010110000110000000001
001000000001000000000000000000001000000011110000000000
100000001010000000000000000000010000000011110000000010
110000100000001000000000000111101110111100000100000010
000001000000001111000000000111100000000011110000100000
000000000001000001100000000000001101100101100110000001
000000000000100000100000001011001101011010010000000000
000000000000000000000010100000001010000011110000000000
000000000000001111000100000000000000000011110000000010
000010100000000000000010101000001110110100100100000100
000001001010000000000100001111001110111000010000100000
000000000000000011100000000011101100101001010000000000
000000000000000001000010100011110000111100000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 14 4
000000000000001000000010110111011010000011110100000000
000000000000000001000110000001110000111100000000000000
001000000000011101000010100001000001010110100000000000
100000000000100001000110101111001011110000110000000000
110000000000000101000000000001001100000011110100000000
010000000000000000100010111001110000111100000000000000
000000000000000001000110011101011001010111100000000000
000000000000000101000010000011011010000111110000000000
000000000000000001100110011011011000000011110100000000
000000000000000000000011010001010000111100000000000000
000000000000000001100000000001100001001111000000000000
000000000100000000100000000011001001010110100000000000
000000000000000000000000000001001100011110000000000000
000000000000000000000010110000111001011110000000000000
010000000000000000000000001101100000001111000100000000
110000000000000000000000000001101011110000110000000000

.logic_tile 15 4
000000000000001000000000000101000000000000000100000000
000000000110000111000000000000000000000001000000000000
001000000000001000000011110000011000000100000100000000
100000000000001001000011110000010000000000000000000000
010000100000010111000111100001101101100001000000000000
110000000000001111000000000101111000000100100010000000
000000000000001000000000000001101111100001000000000000
000000001100001111000000000011011001000100100000000000
000000000000000111000110100000000000000000100110000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000001001101110101001010000000100
000000000000000000000000001001010000111100000000000000
000000000000000000000110100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000001010000000000000000000001000000100100000000
000000000000100000000000000000001010000000000000000000

.logic_tile 16 4
000000000000000000000010110000000001000000100110000001
000000000000000111000010000000001000000000000000000000
001000000000001101000000011001000000101001010000000000
100000001100001111000011100001001001110000110000000000
110000000000000000000011100000000000000000100100000000
110000000000000000000010110000001011000000000000000100
000000000000000101000000000001000001101001010000000000
000000000000000111000000001101101010110000110000000000
000000100000000000000000000001101001110000000000000000
000000000000000000000000000001011110000000110000000000
000000000000000000000010000001100000000000000110000000
000000000000000000000000000000100000000001000000000000
000000000001010000000111000001011101110000000000000000
000000001100000001000000000001111010001100000000000001
000000000000000111000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000

.logic_tile 17 4
000000000000000000000110000001001110011010010100000000
000000000000000000000110100000111100011010010001000000
001000000000001101000010100000011010010010110000000000
100000001100001001000010100101011011100001110000000000
110000000000000000000010110011011001010010110000000000
110001000000100101000010000000111001010010110000000000
000000000000000000000110011000011000011010010100000000
000000000000000101000011101001011101100101100000000000
000000000000001001100110000001111011011010010110000000
000000000000000001000000000000001100011010010000000000
000000000000001000000000011001101001001100110100000000
000000000000000001000010000111011011010101010000000000
000000000000000000000010000000001101011010010100000000
000000000000000000000010001101001101100101100001000000
010000000000001000000000000000011010011010010100000000
000000000000000101000000001101011010100101100001000000

.logic_tile 18 4
000000000000000000000000001101000000001111000110000000
000000000000001101000010101011101100110000110000000000
001000000000000000000000010000001010001100110000000000
100000000000001001000010000000011110001100110000000000
110000000000000101100110000011011010010010110000000000
110000000000000000000010110000111010010010110000000000
000000000000000001100000010101111001011101110100000000
000000000000000000000010100011011110100010000001000000
000000001100001001100110000111000001001111000000000000
000000000000000001000100001001101111101001010000000000
000000100000000000000110010011101100010010110000000000
000001000000001001000011010000101011010010110000000000
000000000000001000000111011111100001001111000100000000
000000000000000011000010001001001010110000110001000000
010000000000001000000110100001011101011010010100000000
010000000000000011000000000000001101011010010010000000

.logic_tile 19 4
000000000000000000000111010101000001010110100000000000
000000000000000000000110101111001010110000110000000000
001000000000000000000110001101000000010110100000000001
100000000000000111000000001011001011001001000001000010
110000000000000001000110010000001110000011110010000001
010000000000001101100011110000000000000011110011000000
000000000000001101000111001000001011011010010100000000
000000000000000101100100000111011010100101100001000000
000000000000001001100000010000001101011010010100000000
000000000010001001100011000011001100100101100000000000
000000000000001001100110000111011001011010010100000000
000000000000000001000100000000001100011010010000000000
000000000000000001000010110111101001011010010100000000
000000000000000111000010010000111011011010010000100000
010000001010001000000000010000001001011010010100000000
000000000000001001000010001111011001100101100000000000

.logic_tile 20 4
000000000001001000000000001011001110000011110000000000
000000000000010001000000001001110000101001010000000000
001000000000000000000000000000000000000000000000000000
100000001000001101000010110000000000000000000000000000
010000000000000000000111000111001101011010010100000000
110000000000000000000010100000111001011010010001000000
000000000000000111000000000011101100010110100000000000
000000000000000000000010100111000000111100000000000000
000000000000000000000110001000001110011010010100000000
000000001000000101000000000011001100100101100000000000
000000100000001001100000001001011110000011110100000001
000001000000000001000000000011010000111100000000000000
000000000000000000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
010000000000000000000010000000011001010010110000000000
110000000000000000000100001101001011100001110000000000

.logic_tile 21 4
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111000000001000000000000000000110000000
100000000000001111000000000101000000000010000000000000
110000000000010000000000001000000000000000000110000000
100000000000000000000011110001000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 4
100101000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000010000111100000000000000000000000000100000000
110000000000000000100011110101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000010000000
000000000000000000000011100101000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000010101111000010110100000000000
000000000000000000000010001001110000111100000000000000
001000000000100000000110000101000000011001100100000000
100000000001010101000000000000001111011001100000000000
110000000000000001100000000001111010011010010100000000
010000000000000000000000000000111001011010010000000000
000000000000001111100000000000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000010000000000011111011010110101000100000000
000000000000000000000011100001101010001010110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000100000000000000000001101011000010111100000000000
110000000000000000000000000101001111001011110000000000

.logic_tile 24 4
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000100000000
000000000000010000000000001011000000000010000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.ramt_tile 25 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
000000000000000000000000010000000001000000001000000000
000000000000000000000010010000001001000000000000001000
000000000000000111100010100000011001001100111000000000
000000000000000000000010110000011010110011000000000000
000000000000001101000000000001101000001100111000000000
000000000000000111100000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000001101000010100000001011110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000000100
000000000000000000000000000000001001110011000000000100
000000000000000000000000000000001000110011000000000000

.logic_tile 2 5
100000000000000000000110100101001000111100000000000000
000000000000000000000011110011110000010110100000000100
001000000000000000000000001000000000000000000100100000
100000000000000111000000001111000000000010000000000000
010000000000000111000110100000000001000000100100000001
010000000000000000100110110000001101000000000010000001
000000000001000000000000000101000000000000000100000000
000000000000100000000000000000000000000001000000000000
000000000000000000000000001000000000000000000100000100
000000000000000101000000001111000000000010000000000000
000000000000000000000000000000011000000100000100000010
000000000000000000000010000000000000000000000000000000
000000000001000000000000000101001000011010010000000000
000000000000000000000000000000111100011010010000100001
000000000000000000000010000101000000000000000100000000
000000000000000000000010000000100000000001000000000000

.logic_tile 3 5
000000000000000000000000001000000000010110100000000000
000000001010000000000010111011000000101001010001000000
001010100000001101000110010000000000000000000000000000
100001000000001011000010000000000000000000000000000000
110000000000000000000000000000000001000000100000000000
110000000000000000000010100000001010000000000000000000
000000000000010111000000000000001100000011110000100000
000000000000100000100000000000000000000011110000000000
000000000000000000000000000111101111011010010100000000
000000000000001101000000000000001000011010010000000000
000000000000000001100000001001100000001111000101000000
000000000000000000000010000011101011110000110000000000
000000000000001000000011100111101111011110000000000000
000000000000001001000000000000001000011110000000000010
110000000000001000000000001000001001011010010100000000
100000000000000001000000000001011001100101100000000001

.logic_tile 4 5
000000000000000001000000000000001100000011110000000000
000000000000000111100000000000010000000011110000000000
001000000000000101000000000000011101100101100110000000
100000100000000101000000000101001010011010010000000010
110000000000000001000000000101011101000111100000000000
000000000000000101000010101011111000001111110010000000
000000000001010001000000010011101111100001110100000000
000000000000001001000011000000101100100001110010000000
000100000000000011100110101001000001110000110100000000
000100000000000000000010000111001111001111000010000100
000000000000000001000110100000011011100101100100000001
000000000000001111100010010011001000011010010010000000
000000000000000111000000001011101010110000000100000000
000000001010100000000000000001111101001111110010000000
000000000001010111000010001001001010111100000100000000
000000000000000000000000001101000000000011110010000010

.logic_tile 5 5
100000000000000111100010100111111000111100000000000000
000000000000100000000110000101110000000011110010000000
001000000001010001100010101111000000001111000000000000
100000000000000111000010100001001011010110100000000000
010001000000000101000000000001001101100001110000000000
010000100000000000100010110000101001100001110000000000
000000000000010000000000010000011000000100000100000000
000000000000100000000011110000000000000000000000000000
000001000000000001100000000001000000000000000100000000
000010100110001111000000000000000000000001000010000000
000000000000000000000010101000001011000111100000000000
000000000000000000000110111111001001001011010000000000
000011000000000001100000001000011100001011010000000000
000000000000000000100000001011011100000111100010000000
000000000000000000000000010000000001000000100100000000
000000000000000000000010010000001011000000000000000000

.logic_tile 6 5
000000000000000111000110000101111100101001010010000000
000000000000000000000000001101010000111100000000000000
001000000110100000000000011000011000001011010000000000
100000000001011111000010011101011000000111100000000000
000000000100001000000111110001011101100101100000100001
000000000000000101000110100000101000100101100000000000
000000000000001011100110110011100001101001010000000000
000000000000000101000010101101101110110000110000000000
000000000000100000000000001101000000000000000100000000
000000000001010000000000000101000000111111110001000000
000000000000000101000110010101100000010110100000000000
000000100000001011100111010000100000010110100000000000
000000000000100000000000001001011100101001010000000000
000000001001010000000000000001100000111100000000000000
110000000000000000000000000011100001110000110000000000
010000000000001101000000001101101110001111000000100100

.logic_tile 7 5
000000000000000000000000000101100000000000000100000000
000000000000000000000010100000100000000001000010000000
001000100000000000000000001000011010010101010000000000
100010000000000101000000000101000000101010100000100000
010000000000000101100011110000000000000000100110000000
110000000000100000000111000000001001000000000000000000
000000000000000111000000010000000000000000000000000000
000000001110000001000011110000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000010111000000010110100000000000
000010100001010000000011000000100000010110100000000000
000000000000000000000000000101011000001011010000000000
000000000000000000000000000000001011001011010010000000

.ramb_tile 8 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001000000000000000000000000000000
000010100000100000000000000000000000000000
000001001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000101110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001000100000000000000000000000000000
000010000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 9 5
000010000000000111100000000000001110011010010100000000
000001000000000000000000001111011010100101100000000100
001000000000001101000111000001111010100101100100100000
100000000001011001000100000000001101100101100000000000
110000001010000111100000001101011000101010000000000000
000000000000000101100000000011011100101011010000000000
000000000000000001100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000110101001011010111100000100000000
000000000000001111000000000111000000000011110010000000
000000000001001000000000011000011101100001110000000000
000000000000001111000010000111011000010010110000000000
000001000000000000000011110111000000001111000000000000
000010000000000000000011010101101111010110100000000000
000000000000001111100000001000011101011010010110000000
000000000110001011100000000001011110100101100000000010

.logic_tile 10 5
100000000000001000000000011011011010101001010000000000
000000000000010101000010000101100000111100000000000100
001000000000000000000011100000011110000011110000100000
100000000000000111000000000000010000000011110000000000
110000000000000000000010101101001100111110100000000000
010000000000010111000100000001001000111001110000000000
000000000000000101100000000101000000000000000100000000
000000000000000101000011100000100000000001000000000001
000000000000000111000110010000011100000100000100000100
000000000000000000100011000000010000000000000001000000
000001000001000000000010100011101001101000010000000000
000010000000001101000000001111011001010000100010000000
000000000000010000000000000000011010000100000100000000
000000000000000000000011100000010000000000000000000010
000000000110000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 11 5
100000000001010001100010110000011000000100000100000000
000000000000100000000111000000010000000000000000000001
001000000000000000000010000000000000000000100100000000
100000000000000000000100000000001101000000000000000001
010000000000000111100110000000011100000100000000000000
010000000001010000000110110000010000000000000000000000
000000000000000000000010110000001010111000010000000000
000010100000000000000111110001011001110100100000000000
000000000000000000000010100000000000000000100100000100
000000000010000000000100000000001010000000000000000000
000000000000000000000010100000000001000000100100000100
000001000000000000000010000000001101000000000000000000
000001000000000000000000001000000000000000000100000000
000000000001000000000000001101000000000010000000000000
000000001010000001000000000011111111001000000010000000
000000000000000000100000001101101011011100000010000100

.logic_tile 12 5
100000000000001111000110110000000001000000100100100000
000000000000001111000010000000001011000000000000000000
001000000010000000000010110111001110010110110000000000
100000000000000000000111111111101011011111110000000000
010000000000001001100011100011100000000000000100000000
110000100000001111000111100000100000000001000000000000
000000100000001111000110111000000000000000000100000000
000000000000000111000010101001000000000010000000000010
000000000000000111100000000111101011000001000000000000
000010000000000000000000000101001111000110000000000000
000000000000101111000010100001011000000110100000000000
000001000000010001000100000011011000001111110000000000
000001000000000101100010001101111101101100000000000000
000000100000000000100011110101001100001100000000000000
000000000000001000000010000001000001101001010000000000
000001000000100011000000001001101011110000110000000000

.logic_tile 13 5
000000000000001111000111111001011100001001010010000101
000000000000001011000111101111001010010110100000000001
001000000000000101100010111011101001110010110000000000
100100000010001111000110100101111111110111110000000000
000000001111000001100000001011001000101010010100000000
000000000000100000000010110001111000101001100000000000
000000000000000000000011100000001100111001000100000010
000000000000000111000011010011011001110110000000000100
000000000000000001000110110111000000110000110000000000
000000000000000000000010101111101110000000000000000000
000000000000000101100000000001111011100001010010100000
000000000000000000000010001101111001000001010001000000
000000000000000111000011100101100000000000000000000000
000000000000000000100010100000100000000001000000000000
000010000000000001000111100111101111110000100000000000
000000000000000000100110001111011000010000110000000000

.logic_tile 14 5
000000000000000001100111000001111010111000010000000000
000000000000000111000010010000001110111000010000000000
001000000000001001100110000101011101101001100100100000
100000000000001111100011100011111011101010010000000000
000000000000011011100011111011000001101001010100000000
000000000000101011000010100011101101011001100000000000
000000000000001011100000000011101010110100010100000000
000000000000001111100010000111101000100010110000000000
000000000000000111100011001001101000111011010100000000
000000000000000000000000001011111000100001000000000010
000000000000001011100000001001011001011111110000000000
000000001100000001100011110011111111000111110000000000
000000000000000001000000000111111001100001000000000000
000000000000000001000000000111001000001000010000000000
000001000000000000000000000101111100110011110100000000
000000100101010011000010000101011011110000000000000000

.logic_tile 15 5
000000000100000101000010100011001000000111100000000000
000010000000000101100100000000111010000111100000000000
000000001110000001100000000001011000110001100010000000
000000000000000101000000001111001000001101100001000000
000000000000000101000010101011001000100001000000000000
000000001010000000000000000011111010000100100000000001
000000000000000000000010100001011000101001010000000000
000000000000001101000000000001001111110000000000000000
000000000000001000000110100011001000100001000000000000
000000000000000001000000001111111010000100100000000000
000000000110000101000000000101101101100001110000000001
000000000000000111000000000000101010100001110000000000
000000000000000000000111000011111000001110000000000000
000000000100100000000110111111001011001011000000100000
000000000000000000000000000011011011011010010000000000
000000000000000000000000000000011010011010010000000101

.logic_tile 16 5
000000000000000101000000000000000001000000100100100000
000010000000001111000000000000001101000000000000000010
001000000000001111100010100101001101110000000000000000
100000000000000111000000000101111000000000110000000000
000010000000011000000110101001000000101001010000000000
000000000000001111000000001101001000110000110000000000
000000000000000001100010100101001100101001010000000000
000000000000000000000000000101110000111100000000000000
000000100000001000000011100011001010100001000000000100
000000000000001011000010111011101011001000010000000000
000000000000001000000000010000011010001100110100000001
000000000000001011000010100111000000110011000000100010
000010000000001000000000000001011001110000000000000000
000000000000000001000000000001011000000000110000000001
110000000000000000000000001001001100110000000000000000
010000000000000000000000001001001000001100000000000000

.logic_tile 17 5
000000000001000000000010100000011010000100000100000000
000000000000100000000100000000010000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110001000001001101100000000000000000000000000000000000
110000100000000101000000000000000000000000000000000000
000000000000000000000000010000001011000001000000000000
000000000000000000000011011001001110000010000001000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010000000000000000010000000001010000011110000000001
000000000000000000000100000000000000000011110000000000
000000000000001000000000000000000000000000000000000000
000010000000001001000000000000000000000000000000000000

.logic_tile 18 5
000000000000001000000110000000001111001011010000000000
000000000000001001000100000001011101000111100000000000
001000000000000000000110000000000000000000100100000001
100000000000000000000100000000001001000000000000000000
010000000000000000000111100011100000001111000000000000
110000000000000000000100001111001101010110100000000000
000000000000000000000010101111111100000011110000000000
000000000000000000000000000111100000101001010000000000
000000000000001000000110010000001100000100000100000000
000000001000000001000110100000010000000000000001000000
000000000000000101000000010111100000000000000100000001
000000000000000101000010100000000000000001000000000000
000000000000000000000110000001100000000000000100000000
000000000000000000000010100000100000000001000000000010
000000000000001001100110000101101101011110000000000000
000000000000000101100010100000101111011110000000000000

.logic_tile 19 5
000000000000100000000110000011001011011010010100000000
000000000001010101000000000000101010011010010000000100
001000000000001101000110110111101110011010010100000000
100000001100000001100010000000101001011010010000000000
110000000000001000000110100111011000011010010100000000
110000000000000001000010110000101011011010010001000000
000000001100000001100110001101100001001111000000000000
000000000000001101000100000011101101101001010000000000
000000000000000000000110101001111010000011110110000000
000000000000000000000000000001100000111100000000000000
000000000000000101100110000111101110000011110000000000
000000000000000000000000001001100000010110100000000000
000000000000000001100011111101000000001111000100000000
000000000000000000000110001001101000110000110000100000
110000000000100101100110101101100001001111000100000000
110000000001010000100000001011101100110000110000000000

.logic_tile 20 5
000000000000000001000000001000011001110100010100100000
000000000000000101100000001101001010111000100000000000
001000000000000001100000000001011100000011110000000000
100000000000000000100000000001010000101001010000000100
000000000000001000000111100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000111000111100111111010101001010100000000
000000000000000000000000001011110000101010100000000000
000001000000000000000010100101000001101001010100000000
000000100000000101000010101011001011100110010000000010
000000000000000001100000001000011011101000110100000000
000000000000000000000010000111011111010100110000000000
000000000000000000000110100111000000111001110100000000
000000000000001101000000001101001111010000100000000001
000000000000001000000110001101101100111101010100000000
000000000000000001000010100011100000010100000000000000

.logic_tile 21 5
100000000000000000000111100011011010000011110000000000
000000001000000000000000000101110000101001010000000000
001000000000000000000000000000011010000100000100000000
100000000000000000000000000000010000000000000010000000
110000000000000101100000000000000000000000000000000000
010000000000100000100000000000000000000000000000000000
000000000000000000000011110000000000000000000100000000
000000000000000000000111101001000000000010000000000000
000000000001000000000110100000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000010000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000010000111000000000000000110000000
000000000000000000000100000000100000000001000000000000

.logic_tile 22 5
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
001000000000000000000000000111100001000000001000000000
100000000000000000000000000000001101000000000000000000
110000000000001000000000001111001000001100110100000000
010000000000000111000000000111100000110011001001000100
000000000000000111000000000111000001010110100000000000
000000000000000000100000000101001100110000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000010000101110110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000001000000001111100001001100110100000000
110000000000000001100000000111001101110011001000000000

.logic_tile 23 5
000000000000001011100000010111000000101001010010000000
000000000000000001100010000111000000111111110000000000
001000000000000000000000000101101100011010010100000000
100000000000000000000000000000001100011010010000000000
110000000010000000000110100101000001001111000100000000
110000000000000101000000001001001110110000110000000000
000000000000000001100000001101000000001111000100000000
000000000000000000000000001011101101110000110001000000
000000000000001001100110000001000000111001110000000000
000000100000000101000000000000001000111001110000000010
000000000000000000000110100111101000010010110000000000
000000000000000111000000000000011010010010110000000000
000000000000000101100111100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
110000000000000101100000000000001110010100100000000000
010000000000000000000000000111001000101000010000100000

.logic_tile 24 5
000000000000000000000111100111011000111000100100000000
000000000000000000000100000000001010111000100001000000
001000000000001001100000000000000001000000100100000000
100000000000010101000000000000001100000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000111000110000001100000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000001000000000001000001111101000110100000000
000000000000000001000000001101001111010100110011000000
000000000000000011100111100101100001111001110100000000
000000000000000000100100000111001101100000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000100000000111100000001100111000100101000000
000000000000010000000000000111001001110100010000000000

.ramb_tile 25 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000100000000000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 26 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000001000000010110001001011011010010100000001
000000000000001111000111100000101000011010010010000000
001000000000001001100110001000000000010110100000000000
100000000000001001100100000001000000101001010000000000
110000000000001000000110010011000001001111000100000000
000000000000000111000111111001101111110000110010000000
000000000000000101000110001111100001010110100000000000
000000000000000101000111110101001011001111000000000000
000000000000000111100010000000000001001111000000000000
000000000000000000100000000000001011001111000000000000
000000000000000000000000000101101110100001110000000000
000000000000000000000000000000011011100001110000000000
000000000000000000000110000000000000010110100000000000
000000000000000000000000001101000000101001010000000000
000000000000000001000010001001001010110001100100000000
000000001100000000000000001001011100001110010010000100

.logic_tile 2 6
000010100000000000000110100011101001011010010000000000
000000000000000000000011100000011110011010010000000000
001000000000000001100000010000001010001100110100000000
100000000000001001000010000000001110001100110000000000
010000000000000001100010100001100000010110100000000000
010000000000000101000011110011001101001111000000000000
000000000110000000000000001111001011110001100000100000
000000000000000000000000000111011111001101100000000010
000000000000000000000000011101000001001111000000000000
000000000000000101000010011111001100110000110000000010
000000000000001101100000001111001011101001010000000000
000000000000001001000000001111011110110000000000000000
000000000000000001100000001111001010110101000100000000
000001000000001001100000001001011010001010110000000000
010000000000001001100110111011001100000011110000000000
010000000000000101100010100001010000111100000000000010

.logic_tile 3 6
100000000000000101100000010000000000000000000100000000
000000000000000000000011111001000000000010000001100000
001000000000001101000000011111011101000111100000000000
100000000000001011000010100101111101001111110001000000
110000100000000101100000000101011001001011010000000000
010000000000000001100000000000001000001011010000000000
000000000000001111100000010011011001000111100000000000
000000000000000001100010110001011100001111110000000010
000000000000000000000000000000000001000000100100000000
000000000000000111000010100000001110000000000001000000
000000000000000101100110011000000000000000000100000000
000000000000000000000110001101000000000010000001000100
000000000000000000000110001000000000000000000100000000
000000000010100000000100000101000000000010000010000000
000000000000000011100000000000001010000100000110000100
000000000000000000100000000000000000000000000000000000

.logic_tile 4 6
000000000000000111000010110001011010101001010100000000
000000001010000000000111110111010000111101010010100000
001000000000000111000111101001011001101001100100000000
100000000000000111000000001011101000010101100011000010
000000000000100000000111010001011010111001010100000000
000001000001010000000111000000011011111001010010000000
000000000000000001000111000000011000101000110100000000
000000000000000111000011101011001011010100110001000010
000000000000000000000010011011111001100101010100000000
000000000000000000000010010111011000010101100000000000
000000000000000001000110000111001101110000000110000000
000000000000000001000000001111111010111111000000000000
000000000100000001000010000111101001010010110000000001
000000000001010000100010000000011011010010110000000000
000000000000001001100000001011111011100010110100000000
000000000000000001000000000101001110111000100010000000

.logic_tile 5 6
000000000000000101000000000000000000000000001000000000
000000100000010000100000000000001100000000000000001000
000000000000000000000000000000001100001100111000000000
000000000000000000000000000000001101110011000000000000
000000001000000000000000000101101000001100111000100000
000010000000000000000000000000000000110011000000000000
000000000000000000000000000000001000001100111000100000
000000000000001101000000000000001000110011000000000000
000001000110101111000110100111101000001100111000000000
000010000001011001100000000000100000110011000000000000
000000000000001000000000000011101000001100111000000000
000000000000001011000000000000000000110011000000000000
000000000000100000000000000111101000001100111010000000
000001001000000000000000000000000000110011000000000000
000000000000001000000000010000001000101010100010000000
000000000000000011000011010011000000010101010000000000

.logic_tile 6 6
000000000000001000000000000000011111001100110000000000
000000000000000001000000000000001101001100110000000000
001000000000001000000111100001101110000011110100000000
100000000000000001000000000111000000111100000010000000
110000000000100000000000010101011000011010010100000000
010000001110000000000010000000111100011010010010000000
000000000000000000000000000000011100000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000101011000000011110000000000
000000000000001101000011100011110000010110100000000000
000000001000001001100110010111011000011110000000000000
000000000001011001000010000000001110011110000000000000
000000000010100001100000001011111100011001100101000000
000000000000001111000000000111101000110011000000000000
110001000000000111000000001111100001001111000100000000
100010000000001111100000001011001100110000110000100000

.logic_tile 7 6
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001100110000000000001000000000000000000100000000
100000000000100000000000000101000000000010000001100010
110000000000000000000000000000000000000000000000000000
110000001100000000000000000000000000000000000000000000
000010000000101000000000000000000000000000000000000000
000001000000011111000000000111000000000010000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000100000000000000000111100000000000000100000100
000000000000000000000000000000000000000001000000000001
000010100000000000000110000000000000000000000000000000
000001000000001101000000000000000000000000000000000000
000000001000000101000000000000000000000000000000000000
000000000001010000100000000000000000000000000000000000

.ramt_tile 8 6
000010000110110000000000000000000000000000
000010000000110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000101010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 6
100000000001000101100111000001111100000001000000000000
000000100000000000100010101001001010010111100000000100
001000100000000111000111000101001110100000000000000000
100000000000001111100100001001101010110100000000000000
110000001001010001100011100000000001000000100100000000
110000000000000111000110010000001111000000000000100001
000000000000000111100010000000000001000000100100000000
000000000000001001000100000000001001000000000000100010
000001001011001000000000001101011111111001110000000000
000010000000001111000000000001111010111010110000000000
000000000000000001000000001101101100001000000010000001
000001000000000000000000000111101000001001000001100100
000000000100100011100010000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
000001000000001000000010010000000001000000100100000000
000000100000001011000011110000001010000000000000000000

.logic_tile 10 6
100000000000100000000010010000000000000000000000000000
000010100001000000000011100000000000000000000000000000
001001000000000000000000001000000000000000000100000000
100010000100000000000000000111000000000010000001000010
110000000001110111000000000000000000000000000000000000
110000000000110101000000000000000000000000000000000000
000000000000000000000000000111101001001000000001100000
000000000000000101000000001001111111001001000001000000
000000001010000011100000001101011010101001010001000000
000000000000000000000000000111000000111100000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000101001000000000111100000000000000000000100000000
000001001100010000000000000101000000000010000010000010
000011100000000001000111000000000000000000000100000100
000011000000001001000010000011000000000010000000000000

.logic_tile 11 6
100000000000000111000000001111101100101000010000000000
000000000000000000100010001011111101011101100000000000
001000000000000000000111100011101010101000000000000000
100000000000101111000000001111101110110110110000000000
110000000000001001000110110001101010110001010000000000
110000000000000001000011110011111110110010010000000000
000000000000001000000111100000001010000100000100000001
000000000000001011000100000000010000000000000000000000
000011100000000001000010011001011100111101010000000000
000010100000001111000111101101000000101000000000000000
000000000001000001100000000111111100110110110000000000
000000000000000000000011110011011111111010110000000000
000000000000000001100111110000011010000100000100000000
000000000000000011000111110000000000000000000010000000
000010101100001001000000010001101001101100000000100000
000001000000000001000010100101011110001100000010000010

.logic_tile 12 6
000000001000001111100011100011000001110000110100000000
000010000000000011000110101001101101001111000000000001
001000000000001011100000000101011000101001010000000000
100000000000001101000000001101100000111100000000000000
110010000001000000000111100001001100000110100000000000
000011001010101111000110010011101000001111110000000000
000000000000000000000000001011101111110010100000000001
000000000000000000000000001111011110110001100000000000
000000000001011111000110010001001010011100100000000000
000000001100101101000111000011001111101100100000000000
000000000000000101100000010111111101010111100000000000
000000000000001001000010010001001000000111010000000000
000010000000010011000111110000001011100101100100000000
000000101100100000000111101101011000011010010000000000
000000000000001011100000011011001110001000000010000000
000000000000100001100011110011101111101000010010000010

.logic_tile 13 6
000000000000000000000011011000001101010000110000000000
000000001100000000000110110001001011100000110000000000
001000000000000000000010110000000000000000000100000000
100000000000000111000111010111000000000010000000000100
010000000000001000000011101101101100010110100000000000
110010101110000001000110001001011001000100100000000000
000001000000100101100010111101101110100000000000000000
000000100001000101000010011111001010000000000000000000
000010001000000111000011100000001000000100000100000001
000001000000000111000000000000010000000000000010000000
000000000000000111100010001000011111000000100000000000
000000000000000000000000001101011001000000010000000000
000000100000001101100000000000011100000100000100000001
000001001100001111000000000000000000000000000000000000
000001000000000001000010100011011111010010100000000000
000010100000000000000010011101001101000110100000000000

.logic_tile 14 6
000000000111010101100000010101100000010110100000000000
000000001100000101000011110000100000010110100000000000
001000000000000111000111000101111010000010110000000000
100000000000000000000111111101011110000011010000000000
010000000000000000000010001000000000000000000100000000
010001000000000000000010001011000000000010000010000101
000000000001010101100110010000000000001111000000000000
000000001100000000100010100000001000001111000000000000
000001000000000000000000010111011100110000000000000000
000000000100000000000010001101101000001100000000000000
000000000000000011100000010011000000010110100000000000
000000000000000000100010010000100000010110100000000000
000000000000010000000000010111011000110000000000000000
000000001010101001000011000001101011001100000000000000
000000000000000000000000001001100001000000000000000000
000010001000000000000000001001101100110000110000000000

.logic_tile 15 6
000000000000001000000010100000000001000000001000000000
000000000000100101000100000000001010000000000000001000
000000000100000000000010100000011010001100111000000000
000000000000000000000100000000001001110011000000000000
000010000000000000000110100001101000001100111000000000
000000001010001101000000000000100000110011000000000000
000000001110000101100000010111001000001100111000000000
000000000000000000000011010000100000110011000000000000
000000000000101000000000000000001000001100111000000000
000000000100000111000000000000001000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000001000000000010100101001000001100111000000000
000000000000000000000100000000000000110011000000000000
000000000000000000000000011011001001110011000000000100
000000000000000000000010101111001011001100110000000000

.logic_tile 16 6
000000001000001000000000000001111100111000010000000000
000000000000001111000010100000001000111000010000000000
000000000000011101100010111001101001100001000000000000
000000000000101011000010101111011110000100100010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000001111000000011011101110010000000001000000
000000000000001011000011111001001011000000000000000000
000000000000001000000000001101111110100001000000000000
000000000000000001000000000101001001000100100000000000
000000000000001001100000000001000001011001100000000000
000000000000001001100000000000001000011001100000000000
000000000000000111000000001101100000101001010000000000
000000000000000000100000001001101100110000110000000000
000000000000000000000000001011011000000011110000000001
000000000000000111000010011101010000111100000000000010

.logic_tile 17 6
000000000000000001100000000111101011111000010000000000
000000001010000101000000000101001101110000000000000000
001000000000000001100000000000000000000000100101000000
100000000000001101000000000000001100000000000000000000
110000000000000001100000000111001111100001000000000000
110001000000000101000000000111101100001000010000000000
000000000000000000000000000001101101000111000000000000
000000000000000111000000000000011000000111000000000000
000000000000000011100000010000011010000100000100000000
000000000000000000000011010000000000000000000000000000
000000000000001000000000000011101111110000000000000000
000000000000000001000010010111001111000000110000000000
000000000000001111000011100000001111111000010000000000
000000000000000001000111110111001100110100100000000000
000000000000001000000000001001011100110101000010000000
000000000000001011000010000111011000000101110000000001

.logic_tile 18 6
000000000000000000000111100101001001101100010100100000
000000000000000000000000000000111100101100010000000000
001000000000000001100110011000011001110100010100000000
100000000000000000000011110011011110111000100000000001
000000000000000000000000010001101001101100010100100000
000000000000000000000010000000111100101100010000000000
000001000000000000000000001001111110101000000100000000
000000100000000000000000000011110000111101010000000000
000000000000000000000110001011111110101000000100000000
000000000000000000000000001001010000111110100000000000
000000000000001111100000001000011000110100010100000000
000000000000001101100000000011011101111000100000000000
000000000000000000000000001001111100101001010100000000
000000000000000000000000001001000000101010100000000000
000000000000001101100110110011111110111000100100000000
000000000000000001000010000000001001111000100000100000

.logic_tile 19 6
000000000000000000000110011111101010001001000100000001
000000000000000000000111011101001001000101000001100011
001000000000100000000000011001100000111001110100000000
100000000001001111000011110011001111100000010000000000
000000000000001001100000011000001001111001000100000000
000000000000000001000010001001011010110110000000000000
000000000000001011100111011111101010101000000100000000
000010000000010001100010000011100000111101010000000000
000000000000000000000110001101100001101001010100000000
000000000000000000000000001001101010100110010000000000
000000100000000001000000000101111001110100010100000000
000001000000000000000000000000011010110100010000000000
000000000000000000000000011101000001101001010100000000
000000000000000000000010101001101010100110010000100000
000000000000001000000110101111100000100000010100000000
000000000000010111000000000011101101111001110000000000

.logic_tile 20 6
100000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000010110000000000000000000000000000
010001000000000101000000000000000000000000000100000000
100000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000011100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000001100010010110000000000
000000000000000000000000001001001010100001110000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000001000000

.logic_tile 21 6
100000000000000000000000010000000000000000000100000000
000000000000000000000011101001000000000010000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000010010000000000000000000000000000
110000000000001000000010000000000000000000000100000000
100000000000000111000100001101000000000010000000000000
000001000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000001000000000000000000100000000
000000000000010000000000001001000000000010000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000010000000001111000000000001000000

.logic_tile 22 6
100000000000000000000000000001111101010010100000000000
000000000000000000000000000111111000000010000000000000
001000000000001000000010100000000000000000000000000000
100000000000000111000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000000
100000000000000000000000001011000000000010000000000001
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111010001101111000000010000000000
000000000000000000000111011111111000001001010000000000
000000000000000000000111010011000000000000000100000100
000000000000000000000111000000100000000001000000000000
000000000000100111000011101000000000000000000100000000
000000000000000000100110111101000000000010000000000001
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000010

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010000000000001001100111000000000000000000000000000000
110000000000000101100000000000000000000000000000000000
000000001110000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001101010101010000100000000
000000000000000000000000001101001010010110000010000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000101000010100000000000000110000110000000
110000000000000000000000001011001010001001001001000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.ramt_tile 25 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 6
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 6
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000001000000110000000011000000011110100000000
000000000000000111000011000000010000000011110000000000
001000000000010111000110010001011011011010010000000000
100000000000100000000010110000101010011010010001000000
110000000000000000000000000000001100000011110100000000
010000000000000000000000000000000000000011110000000000
000000000000001101000000001001000001001111000000000000
000000000000000011000011101011001000010110100000000000
000000000000000001100000010111111011000111100000000000
000000000000000000000011110000111001000111100000000011
000000000000000000000011100000011110101101000000000000
000000000000000000000000000111001001011110000000000000
000000000000000000000000000000011011000111100000000000
000000000000000001000000001001001010001011010000000000
000000000000000111000000011001100001110000110010000000
000000000000000000100010001111101011001111000000000000

.logic_tile 2 7
000000000000001000000010110001000000000000000100000000
000000000000000101000010000000100000000001000000000000
001000000000001000000111001101001000101111010000000000
100000000000000101000100000111011110000010100000000000
010000000000000111100111100000001010000100000100000000
110000000000000101000000000000000000000000000000000000
000000000000000000000010100111100000000000000100000000
000000000000000101000000000000000000000001000000000000
000000000000000000000110000001101100001001100000000000
000000000010000000000000000001111010101001110000000000
000000000110000000000000000000011010000011110100000000
000000000000000000000000000000010000000011110000000000
000000001110001000000000001000000000010110100100000000
000000000010000001000000000001000000101001010010000000
000000000000001001000000000000000001001111000100000000
000000000000000001000000000000001010001111000000000000

.logic_tile 3 7
100010100000001000000000001000000000000000000110000000
000001000000000111000010101101000000000010000001000000
001000000000000000000111000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000001110000000000010000000000000000000000000000000
000000000000100000000011100011100000000000000100000000
000000000000000000000100000000100000000001000000000011
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000010111101001011110000010000000
000000000000000000000011000000111001011110000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000010
000000000000000000000010000000000000000000000100000001
000000000000000000000000001101000000000010000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
001000000000000000000111000011100000010110100000000000
100000100000000111000100000000100000010110100000000001
110000000000100000000110001000011100000010000000000000
010000000000000000000000000111001111000001000000000010
000000000000000111100111101101000000001111000100000000
000000000000000101000011100101101101110000110000000000
000011100000000000000110001000011001111000010000000000
000011100000000000000111110101011011110100100000000100
000000000000000011100000000000011110000011110000000000
000000000000000000100010110000010000000011110000000010
000010100000010000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000001000010101000000000010110100000000000
010000000000000000100100001101000000101001010000000010

.logic_tile 5 7
100000000010000000000000011000011100011110000000000000
000000000000000000000010100111011010101101000000000000
001000000000000101000000000000000001001111000000000000
100000000000000000100000000000001000001111000000000000
010101000000001111000000010000000001000000100100100000
010000100000000111100011110000001111000000000000000000
000000000000000111000000001000000000000000000101000000
000000000000001101100000000011000000000010000000000100
000000000000000000000000000101100000010110100000000000
000010000000000000000000000000000000010110100000000000
000000100000000101100010100101100000000000000110100000
000000000000000000000100000000000000000001000000100000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000010100000
000000000000000101000111000000000000000000100100000000
000000000000000000100100000000001011000000000000100100

.logic_tile 6 7
100001000010100001000011101000001001000001000000100000
000000000001010000100111110011011110000010000000100101
001000000000101011100011100111111100000000000000100001
100000000001001101100000001001000000010100000000000010
010000000000000101100000000000000001000000100100000000
010010000000000000100000000000001010000000000010000010
000000001100000001100000000011000000000000000100000001
000000000000000000000000000000100000000001000000000100
000000000100000000000000001000001001000100000010000010
000010100000000000000011110111011100001000000010100000
000000000000000000000000000101011001000000100000000000
000000000000000111000000000111001001010000100010000000
000001000000000000000000000001100000000000000100000000
000010100000000111000000000000000000000001000000000100
000001000000100111000000000000000000000000100100000000
000000100001000000100000000000001000000000000000100100

.logic_tile 7 7
100010100000000000000000000101101111100000000010000001
000010000000000000000000000000101110100000000000000110
001000000000000101100000000101100000000000000100100000
100010000000000000000000000000100000000001000010000000
010000000000000000000011100000011010000100000100000000
110000000000000000000000000000000000000000000000000100
000000000001010000000010010000000000000000000000000000
000000000000101111000011100000000000000000000000000000
000010100000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000010100000
000000001010100000000000001000011110000000010000000001
000000000001010000000000001101001110000000100010000001
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.ramb_tile 8 7
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011100001000000000000000000000000000000
000001101000100000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 7
100000000000011000000110001001011000001001010010000000
000000000000001011000000000101101000000000000000000000
001000000000000001000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000100000000000000100000000000000000000000000000000
000000000000100101000000001011001111000110100000000000
000000000000011001100000000101011100001111110000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000100011100000001000000000000000000100000100
000000000000010000100000000111000000000010000000000010
000001000000100000000010000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.logic_tile 10 7
000000001011011000000000000111000001101001010000000000
000000000001111011000000000101001101110000110000000000
001000000000000000000010111101011000010111100000000000
100000000110000000000011100111111011001011100000000000
110011100100000101000011100101000001110000110100000000
000010001111010111000011110001001111001111000000000000
000000000000000000000010001000001101100101100100000000
000000000000000000000000001011001001011010010000000000
000000100110001011000000011000001110100101100100000001
000000000001010001000010111011001010011010010000000000
000000100000000000000110010101101100111100000100000000
000000000000000000000110000011110000000011110000000000
000000000110000000000000000011000001101001010000000000
000000001100000001000000001011001011110000110000000000
000010000000001000000111101011000001101001010000000000
000001000000000011000000001001001101110000110000000000

.logic_tile 11 7
000000000000000011100010100001001100111100000100000001
000000101010000000100000001101110000000011110000000100
001000000000000101000000001101111110010111100000000000
100000000000001001100000001111011110000111010000000000
110000001010000101100010000111101010000001000000000000
000000000000001001000000000111001111000110000000000000
000000001110001101100110100001100000101001010000000000
000000000000001011000010000001000000000000000000000000
000000000001010001000010001101111011010111100000000000
000000000000100000000000001111101000001011100010000000
000000000000001000000010100101100001110000110100000000
000000000000001011000000000011101101001111000000000001
000000000001000001100110011011101100101001010000000000
000000001100001111000010001101100000111100000000000000
000000100000001000000010011101011100000000010010000000
000001000000011101000111000001001111000000000000000000

.logic_tile 12 7
000000001010001111100110001011101111011100000000000000
000000000000000001100000000111001011011101010000000000
001000000000000000000000001000011101100101100100000000
100000000000000000000010101101011111011010010000000100
110000000000000101000000001101111110111100000100000100
000000001010000000000000001011110000010110100000000010
000000000001000000000010010101000001110000110100000000
000000000000100000000010100001001101010110100000000000
000000000001010000000111000111101000100110110000100000
000000000110101001000100001111011000010000110000000000
000000000010001001000011110011011100000110100000000000
000000000000001111100111111001001111001111110000000000
000000000000001000000010000001011100100101100100000000
000000000000000111000110100000011010100101100000000001
000000000000101011100000010011011000010111100000000000
000000000001001111100010011111011101000111010000000000

.logic_tile 13 7
100000000000000111000010101000001011100000000000000001
000000000001010111100011100101011101010000000000000000
001001000000100111000010000000000000000000000000000000
100000100110000000000110010000000000000000000000000000
000010100000000101000000010111111110000010000000000000
000000000000000000100010000001101001000000000000000000
000000000001101011100011110011000001001001000001000000
000000000001110111100110010011001011000000000000000000
000000000000001101100000000111001000010111110100000000
000000000000000101000010100101110000111111110010000000
000000000000000111100000010011101101010111100000000000
000000000000000101100010100001011001001011100000000000
000010000000011000000011111101101111100000000000000001
000000000000000111000010011001001110000000000000000000
000000000000000001100000001101101111111001110000000000
000000000100000001000010000001111100110101110000000000

.logic_tile 14 7
000000000000001111100011101001111011110111110000000000
000000000000010101100000000101111001110010110000000000
001000000000000111100110001111111110110100000000000000
100000000000000101000111110001011111011100000000000000
000000001000000101100111100001011110111000010000000000
000000000000000001100111100000001010111000010000000000
000000000000000011100010010000000000001111000000000000
000000000000000000100011110000001101001111000000000000
000001000001110000000010101101001110010110100000000000
000010000000010000000100000001011011100001000000000000
000000000000000000000000011011111010110000000000000000
000000000000001001000010001111011110000000110000000000
000000001000001000000000010001001011010000000110000000
000000000000010011000010000001111101101001000000000011
000001000000000111100011100111101011100001000000000000
000000000000000101000010000001001110001000010000000000

.logic_tile 15 7
000000100000000000000010101000000000010110100000000000
000000100000000000000111100011000000101001010000000000
001000100000001111100000010001111000000010100000000000
100001000000001001100011001011101010000001000000000000
010000000000001000000010010000001110000100000100000000
010001001010000111000010000000010000000000000000000001
000000000000000001100111100000000000010110100000000000
000000000000000000100000001101000000101001010000000000
000000000000000001100110100000011000000100000100000000
000000000000010000000000000000000000000000000000000001
000000000000001000000010001101101110000000010000000000
000010100000000001000000001111101100010000100010000000
000000000001010101000000001011111110100001010000000000
000000000100000000000010000101101011001001010000000000
000000000000000000000000000000000000001111000000000000
000000000000001101000010010000001001001111000000000000

.logic_tile 16 7
100000000000000000000010010111111111000110100000000000
000010100000000000000110010011101100000000000000000000
001000000000000001100000000001111111000010100000000000
100000000000000111000010011011001110000010000000000000
000000000000001111000000011001101101010111100000000000
000000000000000001100011111011011111111011110000000000
000000000000000111100010111111011010110000000000000000
000000000000000000000110010011101001001100000000000000
000000000000010000000010101011101010110111110100000000
000000000000000001000000001101101001111111110010000000
000000000000001001000111111101011000111100000000000000
000000001100000101000010111101010000000011110000000000
000000000000000000000110100101100001101001010000000000
000000000000000000000000000101101001110000110000000010
000000000000000001000011111000000000100000010000000000
000000000000000001000011010001001011010000100000000000

.logic_tile 17 7
000000000000000000000011100011111000111000010000000000
000000000000000000000100000000111100111000010000000000
001001001110000000000010110000001010000100000110000000
100010100000000000000110010000000000000000000000000000
110000000000000111000110101000001101011110000000000000
110100000000000000100100001111011001101101000000000000
000000001100000111000011100000000000000000000100000000
000000000000000000100100001001000000000010000000000000
000000000000000000000110100001111100100101100000000000
000000000001000111000000000000111100100101100000000000
000001000010000000000010100000011010000100000100000000
000000100000000000000000000000000000000000000000000001
000000000000000000000010000000000000000000100100000000
000001000000000000000000000000001011000000000010000000
000000000000100000000110100000011010000100000101000000
000000000001010000000000000000010000000000000000100000

.logic_tile 18 7
000000000000000000000010110111011010001100110100000000
000000000000001101000010101001101000011001100000000000
001000000000001000000000010111111011001011010000000000
100000000000000001000010000000111111001011010000000000
110000001000000001100110000101101110000011110100000000
110000000100000000000000001001010000111100000000000000
000000000000000101000110001001111010000011110000000000
000000000000000101000110100011000000101001010000000000
000010100000000000000000000001000001001111000000000000
000010100000000000000000000101101001010110100000000000
000000000000000001100110000101111001011010010100000000
000000000000000000000000000000001100011010010000000000
000000001000010000000111110001000001001111000100000000
000000000000100000000110000101101001110000110000000000
110000000000000000000110111000001011011010010100000000
000000000000000000000010101101011101100101100000000000

.logic_tile 19 7
000000000000001101000010101011000000010110100000000000
000000000000000001000000001101001010110000110000000000
001000000000001000000010100011011010000011110100000000
100000000000000001000000000011010000111100000000000000
010000000000000111100111101001000000010110100000000000
110000000000000000000000000101001000110000110000000000
000001000000000001100011100000001110011010010100000000
000000000000000000000000001111011001100101100000000000
000001000000000001100000000011100001001111000100000000
000000000000000001000000000111001000110000110010000000
000001001100000001000000000001011010000011110100000000
000000100000000000000000000001000000111100000000000000
000000000000000001000110010111111001011010010100000000
000000000000010000000010000000111111011010010000000000
110000000000000000000110010111000000010110100000000000
000000000000000000000010001001101111110000110000000000

.logic_tile 20 7
000010000000000001100000011000011110011010010101000000
000001000000000000000011011001011100100101100000000000
001000000000001001100000000111011101010010110000000000
100000000000001011000010100000101110010010110000000000
010000000000000000000011100001011100000011110100000000
110000000000000000000010111011000000111100000001000000
000000000000000000000000011111011100000011110100000000
000000000000000000000010000111100000111100000001000000
000000000001001000000000011001101011001100110100000000
000000000001010001000010001111011101010101010001000000
000000000000001001000000011011111110000011110100000000
000000000000100011100011000001110000111100000001000000
000000001110000101100110000000011010011010010100000000
000000000000100000000000001001011110100101100001000000
010000000000001000000110011000001100010010110000000000
010000000000000101000010100011011000100001110000000000

.logic_tile 21 7
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
001000000000000111000111100011011111111001000100000000
100000000010000000000100000000101001111001000000000000
000000000000000101000000000111000001101001010000000000
000000000000000000100000000101001100011001100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000011111011110000000000000
000000000000000000000010100001011101101101000000000000
000000000000000000000000011011000001100000010100000000
000000000000000001000010001001101000111001110000100000
000000000000000001100000000001100000111001110100000000
000000000000000001000000000111101101010000100000000100
000000000000000001100000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 22 7
100000000000000000000111100000000000000000000000000000
000010100001010000000011110000000000000000000000000000
001010000000000000000000010001100000000000000100000000
100000000000000000000011010000100000000001000000000001
010000000000000000000000000000001000000100000100000000
010000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000010000000000000010000001011111010000011110000000000
000001000000000000000000001111000000010110100000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000001001100010100111111010100101100100000000
000000000001010001000111110111111000001100110000000000
001000000000001001100000010001100000001111000000000000
100000000000000101000010001111101011101001010000000000
010000000000000000000000001101001110000011110100000000
010000000000000000000010111001110000111100000000000000
000000000000000000000000000011100000010110100000000000
000000000000000000000010111001001000110000110011000000
000000000000100000000010100001001001011010010100000000
000000000001010000000100000000011100011010010000000000
000000000000001000000000001000011000011010010100000000
000000000000000001000000000001001101100101100000000000
000000000000000101100000010001101101010010110000000000
000000000000000000000010000000011000010010110000000000
110001000000000000000000000000000000000000000000000000
000010000000000000000010010000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000011010000100000100000000
100000000000001111000000000000000000000000000000000100
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000

.ramb_tile 25 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
001000000000000000000000000000000000000000
100000000000000000000000000000000000000000
010000000000000000000011100000000000000000
110000000000001011000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000011000000000101000000000000
000000000000000000000000001000000000000000
000000000000000000000000000011000000000000
110000000000000111100000000000000000100000
110000000000000000000000000000000000100000

.logic_tile 26 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000010000000000000000000000000000000
000000010000000000000111001111101010000011110101000000
000000010000000000000100001011000000111100000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000001100000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000001010000000000001001111001001000000000000000
000000000000000000000011000011011011001101000000000000
001000000000000101000010110001011001100101100110000000
100000001100000000000010010000111101100101100000000000
110000000000000101000000000101011101100101100100000000
000000000000000111000010000000101111100101100010000000
000000000000000000000111101111100000110000110100000000
000000000000000000000110101111001010001111000010000000
000000110000000000000010000011001111000001000000000000
000000010000000000000100000101101101010111100010000000
000000010000000101100110110111100001101001010010000000
000000010000000111100010001101101100110000110000000000
000000010000001000000000011101101111110000010000000000
000000010110000001000010010011111011100000000000000000
000000010000000001100110000111100001101001010000000000
000000010000000000100010000101001111110000110000000000

.logic_tile 3 8
100001000000000000000000000000001010000100000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001000000011110000000000000000000000000000
010000000100001101000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000110000000000000000000000000001000000100110000000
000001010000000000000000000000001110000000000000000000
000000010000000000000000000101000000000000000100000000
000000010000000000000000000000100000000001000000000010
000000010001010000000010000000000000000000100100000001
000000010000000000010000000000001111000000000000000000
000000010000000001000000000000000000000000100100000000
000000010000000000100000000000001011000000000000000000

.logic_tile 4 8
000000000000010000000110000000011101111001010100000001
000000000000100111000000000001001101110110100000000001
001000000000000101100111010011111010101000000010000000
100000000000000000000010100000100000101000000010000001
000000001110000011000000001011111110101001010000100000
000000000000000000000000001001100000111100000000000000
000000000000000111100110111111000000101001010001000000
000000000000000000000010000001101101110000110000000000
000000010001010000000010001111101000101001010000000000
000000010000100000000000001101110000111100000000000000
000000010000000001100110001001011100101001010100000100
000000010000000000000111101101010000111101010000000000
000000110000100000000110000001100001101001010100000000
000001010000000000000100000001101101110110110001000000
000010110000001001100000010101011111011110000000000000
000001010000000001100010010000001011011110000000000001

.logic_tile 5 8
100010000000000000000110000111100000000000000100000000
000001000000000000000000000000100000000001000000000000
001000000000000000000000001000000000000000000100000000
100000000000000000000000000011000000000010000000000000
110000000000000000000000000000001100000011110000100000
110000000000000001000000000000000000000011110000000000
000000000001000000000000000000000000000000000100000001
000000000000000000000000000101000000000010000000000000
000010111000101001100000000000001110000100000100000000
000001110000000001000000000000010000000000000000000000
000000010000000101100000000000000000000000100100000000
000000010000000000100000000000001110000000000000000000
000000010110000000000111110000001000000011110000000000
000000010000001001000011000000010000000011110000100000
000000011110000000000000000000001100000011110000000000
000000010000000000010010000000000000000011110000100000

.logic_tile 6 8
100001100000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000000101000000000000000001000000100100000001
100000000000000000000000000000001000000000000000000100
010001001000000000000010100101000000000000000000000000
110000000000001101000100000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000010000000000000000000000000000000000000000
000000011000000000000000000000000000000000000100000000
000000010000100000000000000111000000000010000000000101
000000010010000000000000000000000000000000000000000000
000000011010000001000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.logic_tile 7 8
101000000100000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000011100000000000000000000000000000
010000000000010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000001101111001000000000000000
000000000000000000000000001111111110001110000010000000
000000011000000000000000000000011100000100000100000000
000000010000000000000000000000000000000000000010000000
000000010000000001100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010100000000000111010000000000000000000000000000
000000010000000000000111100000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000010011000000000000000000000000000000000000

.ramt_tile 8 8
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000011010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 8
000000000000000001000110001111011101010111100000000000
000000000000000000000100000001011011001011100000000000
001000000000001111100011101101011111011100000000000000
100000000000001101000000000011111010101110100000000000
000000000000000001100010010001011000111100010100000000
000000000000000000000110000000001111111100010001000001
000000000000001111000011100011011100000010100000000000
000000000000001111100000001111111001000010000000000000
000000011000100000000111010101011000111101010100000100
000000110001000000000011011111100000111100000000000010
000000010000000111100111100101111101000110100000000000
000000010000000001100011111011001111001111110000000000
000000110000100000000111110001111101100010010000000000
000001010000010001000111100101111110010111100000100000
000000010000000111100111110000000000000000000000000000
000000010000000000100111110000000000000000000000000000

.logic_tile 10 8
000000000001000111000011101001011000000000010000000000
000010000100111101100110100101011111010000100000000000
000000100000001000000011100001101101110111110000000000
000001000000001011000111111001111111100111010000000000
000001000000001111000010110101101011010111100000000000
000010001010001111000011110101111011001011100000000000
000000000000000001100111111001111100000110100000000000
000000000000001001000011010101001010001111110000000000
000001110110001000000000011111111011001001100000000000
000010010100000001000011001101101001101001110000000000
000000111110001001000111000001001001000110100000000000
000000010000000011000000000111011100001111110000000000
000000010000000000000110011111111000101011110000000000
000000010000000001000010001001011001001001000001000000
000000010000101000000000011101001100010000000000000000
000000010001000001000011001011101111110000000000000010

.logic_tile 11 8
000000000000000101100010000000000000000000001000000000
000000000000000000000010000000001011000000000000001000
001000000000000000000110000101000000000000001000000000
100000000000001111000011110000000000000000000000000000
000010100110000001000010000000001000001100111110000001
000001000000000000000000000000001101110011000000000010
000000000000000111100000000000001000001100111110000000
000000000000000000000011100000001101110011000000000010
000000011000000000000110011000001000001100110110000000
000010110000000000000010000011000000110011000000000000
000000010000001000000010001001011000010111100000000000
000000010000100001000010001011101110000111010000000000
000000010000000000000000001101111001100000110000000001
000000010000000111000000001011111010000000110000000000
110000010000000001100000000111111000010000100000000000
000000010000000000100000001001011000000000010000000000

.logic_tile 12 8
100010100001000101000110000011011011000110100000000000
000000000000100111000010110101111000001111110000000000
001000000000000101000010110101100001100000010000000000
100000000000000111000110001111101001000000000010000000
110000000000000001000110111101011000001000000000000000
110010100000001101000011011001001000000000000010000000
000000000000001101000010100000000000100000010000000000
000000000000000101100010110001001011010000100000000000
000000110111001000000010110011111011001101000001000000
000011110000100001000010101101101111001111010000000000
000000010000000000000111001011011010000100000000000000
000000011110000000000111101111101001001100000000000000
000000010000000000000111000000000000100000010000000000
000100010110000000000110110011001001010000100000000000
000010010000000000000011110000011100000100000100000000
000011010000000000000011110000010000000000000000000010

.logic_tile 13 8
000010000000001101100000000001001011100100000000000000
000001000001010111100011110000011100100100000000100000
001000000000000101100010101011101100000110100000000000
100000000000010000000110111001011000100001010000000000
010000001110000101000111111111111101000100000001000000
110000000000001111100111101101101010000000000001000000
000000000000101111100111100000000000000000000100000000
000000000001010001100100000011000000000010000010000000
000000010000000111000000010101011110100010110000000000
000000010000100000000010101011001000101001110000000000
000000110000000111000000001111101011000000000000000000
000001010000101001100000000101001000010000000000000000
000000010100000000000000010000001111000111000000000000
000000010000000000000010001001011001001011000000000000
000000010000001001000000010000000000000000000000000000
000000010000000101000011010000000000000000000000000000

.logic_tile 14 8
100010100000000000000000011111111010000000010000000000
000001000001000000000011110011101010010000100000000000
001000000000000101000000010001011000010100000000000000
100000000100000101000011011111100000111100000000000000
000000000000101001100010001011001010000000000010000000
000000000001000111000010001011111101010000000000000000
000000000000001101100000011011011110000000000000000000
000000001010000001000011100001001010000001000000000000
000000110000100000000111111101001100000000000010000000
000001010000001101000011101011111101000000010000100010
000000010000000000000000001111001011110000000000000000
000000010000001111000010001101011110001100000000000000
000010011110011001000110011111000000010110100100000000
000001010000100001000010001001000000111111110010000000
000000010000001001100000000111011010010111110100000000
000000010000000101000010000000100000010111110001000000

.logic_tile 15 8
000000000101000000000011101111001100111100000000000000
000000000000001001000100001101110000000011110000000000
001100000000001000000000000001001111111000110000000000
100100000000000101000010100111001110011000100000000100
110000100000010111100000010000011110000011110000000010
110000000000010000000010100000010000000011110001100000
000100000000001000000111011000000000000000000110000000
000100000001010011000110111101000000000010000000000000
000001010000000101100110100111001101111000010000000000
000010111100000000000010000000111011111000010000000000
000000010000000000000010000011011000010111100000000000
000000010000000000000000000011101011000111010000000100
000000010000001101000111100111001000101010110000000000
000000010001000001000110010101011110000001110000000000
000000010000001011100000011111111001000100000000000000
000000010000001101000010011011011010000000000000000000

.logic_tile 16 8
100000000000010111100110001101111001100011110100000000
000000000000100000100100001011111000000011110010000000
001000000000001011100110101011000000110000110000000000
100000001100001011000010101111001111001111000000000000
000010000000101101000000000101111100111111100100000000
000001000000000011000000001011011010111111110010000000
000000000000001111000010110001111100111000010000000000
000000000000000001100010100000101001111000010000000000
000010110000001000000000001101001111000010000000000000
000001011100001011000011110101001011000000000000000000
000000010000000000000010011000001100111000010000000000
000000010001000101000011011111001111110100100000000000
000000110000000111000000011001001001100001000000000000
000001010000000111000010101001011100001000010000000000
000000011000101000000000011011101111001110000000000000
000010110000011011000010100111101000001111000000000000

.logic_tile 17 8
000000001000000000000000001000000000000000000100000000
000000000000000101000000001101000000000010000000000000
001000000000000001100000000000000000000000100100000000
100010000000000000100000000000001010000000000000000001
110000000000001000000000010001100000000000000100000000
010000000000001001000010010000000000000001000000000000
000011100000000000000110001001011100111100000000000000
000001000000000000000100001011000000000011110000000000
000000010000000111000000000000001010000100000100000000
000000010000000000100010000000010000000000000000000100
000000011100101000000111000111001111100101100000000101
000000010001010101000000000011011111001100110000000000
000010010000000101100111000011100001101001010000000000
000001011100000000000100000001101100110000110000000000
000000110001000000000000011111001110101001010000000000
000000010000000000000010101111101100110000000000000000

.logic_tile 18 8
000000000000000000000110010011000000011001100000000000
000000000000000101000111100000101000011001100000000000
001000000000000000000000000000011010000100000101000000
100000000000000011000010100000000000000000000000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000100000100010010000000000000000000000000000
000000010000000000000010000000000001000000100100000000
000000010000000000000000000000001001000000000000000000
000000010000000000000000000111011000010110100010000000
000000010000000000000000001101100000000001010000000001
000000011000000000000111100000001000000100000100000000
000000011100000000000100000000010000000000000000000000
000000010000000000000000001000000000000000000100000000
000000010000100000000000001101000000000010000000000000

.logic_tile 19 8
000000000000100000000000010000000000000000100110000000
000000000000010000000010000000001110000000000000000000
001000000000000000000000000000000000000000000100000000
100000000000000000000000000101000000000010000000000000
010000000000001000000111100000000001000000100100000000
110000000000000111000111110000001110000000000000000000
000001001110001000000000000000000000000000000000000000
000010100000001011000000000000000000000000000000000000
000000010000100001100000000101101101110100010000000001
000000110000010000000000000000001111110100010000000000
000000010000000111100000001000001001110100010000000001
000000010000000000000000000101011111111000100000000000
000000010000000111100000000101000000000000000100000000
000000011000000000100000000000100000000001000000000000
000001011100000001000110011000000000000000000100000000
000010110000000000100010000011000000000010000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
001000001010000000000010110001111101001100110100000000
100000000000000101000110000111111101011001100000000100
110000000000000000000000001000011000010101010000000000
110000000010000000000000000001010000101010100000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000010000000001100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000110000000000000000000000000000000
000000010001000000000010100000000000000000000000000000
000000010000000000000010001000001111011010010100000000
000000010000000101000100001001001101100101100001000000
010000011100000000000010100111100000000000000000000000
100000010000000000000000000011100000111111110000000000

.logic_tile 21 8
000000001000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000000000001100000000000000000000000100100000000
100000000000000000000000000000001000000000000000000001
110000000001000001000000010000000000000000000000000000
110000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101000000000010000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000000111000000000010000000000000
000000010000001000000000001000000000000000000100000000
000000010000000001000000000111000000000010000000000000
000000010000000000000111100000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000001001000000000011101011101000110000000000
000000010000001011000000000000001000101000110000000010

.logic_tile 22 8
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000100000000011100000000000000000000000000000
000000000000000000000000000001101110101000110100000000
000000000000000000000000000000011011101000110000000000
000000110000000000000000001111100000101001010110000000
000000010000000000000000000111101111100110010000000000
000001010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000111100000000000000000000000000000
000000010010100000000100000000000000000000000000000000
000000010000000001000000010000000000000000000000000000
000000010000000000000010100000000000000000000000000000

.logic_tile 23 8
000000000000000001100110100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000000000000000000010111001010110001010100000000
100000000000000000000010000000001101110001010010000100
000000000000000111100000000000001001111000100100000000
000000000000000101000000000101011110110100010000000000
000000000000000011100000000101011010110100010100000000
000000000000000000100000000000001111110100010000000000
000000010000000000000110000000000000000010000010100011
000000010000000000000000000000000000000000000001100000
000000010000000000000000010000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000001010000000101100010110001000001111001110100000000
000010010000000000000010000101001101100000010000000000
000000011010000101100000000001101110010110100000000000
000000010000000000000000000101111000001111110001000000

.logic_tile 24 8
100010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
100000000000000000000000000011000000000010000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000101100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000010000001110000100000100000000
000000010010000000000010100000010000000000000000000000
000000010000000000000110101000000000000000000100000000
000000010000000000000000001011000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 8
000000000000000000000000000000000000001000
000000010000000000000000000000000000000100
000000000000000000000000000000000000001000
000001000000000000000000000000000000000100
010001000000000000000011100000000000100000
110010000000000000000100000000000000000000
000000000000000000000000000000000000100000
000000000000000000000000000000000000000000
000010110000000000000000000000000000100000
000001010000000000000000000000000000000100
000000010000000000000000000000000000001000
000000010000000000000000000000000000000100
000000010000000000000000000000000000100000
000000010000000000000000000000000000000100
000000010000000000000000000000000000100000
000000010000000000000000000000000000000100

.logic_tile 26 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000001100000010111000000000000001000000000
000000000000000000000010000000000000000000000000001000
001000000000001000000000000000001100001100111100000000
100000000000000001000000000000001000110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001001110011000000000001
000000000000000001100000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000010000001000000000000000001001001100111100000000
000000010000000101000000000000001000110011000000000000
000000010000000000000000000101101000001100111100000000
000000010000000000000000000000000000110011000000000000
000000010000001000000000000101101000001100111100000001
000000010000000101000000000000100000110011000000000000
000000010000000000000110000111101000001100111100000000
000000010000000000000000000000100000110011000000000000

.logic_tile 2 9
000000000000001111100110100000000000001111000100000000
000000000000000001000000000000001000001111000000000000
001000000000000101000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100110000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001100000010011111111110100010110000001
000000010000000000000010000001101000101000010010000001
000000010000000000000000001011100000000000000000000000
000000010000000000000000001101001000000110000000000000
000000010000000001100000001101011010000010000000000000
000000010000000000000000000101001001000000000000000000

.logic_tile 3 9
000000000000000000000010100001100000000000001000000000
000000000000001001000100000000000000000000000000001000
001000000000000101100000000000000001000000001000000000
100000000000000000000000000000001000000000000000000000
010000000000000000000110000000001001101010000000000001
110000000000000101000000000111001111010110000000000000
000000000000000000000010101000000000000000000000000000
000000000000000000000110111011000000000010000000000000
000000110000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000011100110000000000000000000000100000001
000000010000000000100000000101000000000010000000000000
000000010000000101100000001101101001000010000000000001
000000010110000000000000000111111011101011010010000010
110000010000000101100110100001000001110110110000000000
100000010000000000000000000000001100110110110000000000

.logic_tile 4 9
000000000000001000000111000001101001100101100100000000
000000000000000011000100000000111110100101100010000000
001000000000000111100111000101001100010110100000000000
100000000000100000000100001101110000010101010000000000
110000000000000000000010100000000000000000000000000000
000000000000000111000110110000000000000000000000000000
000000000000000000000111001000011010100101100110000000
000000000000000101000000000101011010011010010001000000
000000010000000000000000010000011001110100100100000001
000001010000000000000011100001001101111000010000000000
000000010000000101000000000011000000000110000000000000
000000010010000000000010001101101111101111010000000000
000000010000000000000000000001100001110000110101000000
000000010000000000000010100001001101001111000000000001
000000010000000001100000001011000001000001110000000000
000000010000000000100010100011101111000000100000000000

.logic_tile 5 9
000000000100000101000000001011011010101001010000000000
000000000000000101000000000101100000111100000000000000
001000000000000011100000010011111110111100000100000000
100000000000000101000011000001100000000011110010000000
110000000000000000000000011101101100111100000101000000
000000000000000000000011000101010000000011110000000001
000000000000001101000000000011011000111100000100000000
000000000000000001000010001111010000000011110010000000
000000010010000000000110101101011000101001010000000000
000000010000000111000100000001100000111100000000000000
000000010000000000000000000001100001110000110101000000
000000010000000000000010001101001000001111000000000000
000000110100001000000000010101101110101001010000000000
000000010001010001000010010001100000111100000010000000
000000010000000101100000000001000001110000110100000000
000000010000000000000000000111001011001111000010000000

.logic_tile 6 9
100000001000000111000000000001001101000000010000100000
000000000000000000100010100000011100000000010010000110
001000000000000001100000011000000000000000000100000000
100000000000000000000010100011000000000010000010000000
010000001100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001001000000010011100000010000100000000101
000000000000000011000011011011001000000000000001000000
000001010000000000000010100000000000000000000000000000
000010111100000000000100000000000000000000000000000000
000010110001010011100000000111011001111000010000000000
000001010000101101000000000000111010111000010000000000
000000011100000001100110000000000001000000100100000000
000000010000100000100100000000001010000000000000000000
000001010001010000000000001111000001101001010000000000
000010110000100000000000001101001000110000110010000000

.logic_tile 7 9
100000000000101111000010111000000000000000000110000001
000000000000010011000110001101000000000010000000000000
001000001010000111000000000000000000000000000000000000
100010000000010000000000000000000000000000000000000000
010000000000000000000111100001001011101001000000000000
110000000000100000000110001011011010111001100000000000
000000000000000111000010011111111100101001010000000000
000000000100000111000110110101110000010101010000000000
000001010000000000000110000000011100000100000110000000
000000110000000000000010110000010000000000000000000000
000000010000000000000010000000000000000000000000000000
000011010000001001000010000000000000000000000000000000
000001010000000000000000000011001001101100010010000100
000000010011010000000000000000111100101100010000000110
000000010000000000000110001001001001111001000000000000
000000010000000000000000001101011000110101000000000000

.ramb_tile 8 9
000000000100000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001010000000000000000000000000000000000
000010010000000000000000000000000000000000
000001010000000000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 9
000000001000001111000011101001011010001000000000000000
000000000000011111000000000101011111001110000000000000
001000000000001111100111001101100000101001010000000000
100000000000000011100100000101000000000000000000000000
110000000000000001100111110001111000010111100000000000
010010101110000101000111110001011011001011100000000000
000000000001000111100110000101101010000000010000000000
000000000000000001000011101111101010000000000000000000
000000011010000000000000000111101000010010110000000000
000000010000010001000010010000111100010010110000000000
000000010001000001100000001011100001001111000100000001
000000010000000001000000000011001110110000110000000000
000001011010000111000010010111101000011010010100000000
000010010000000000100010000000111100011010010000000000
010000010000001000000010010111101111010111100000000000
010000010000000001000010001101101011001011100000000000

.logic_tile 10 9
000000000000000001100110101101101100111100000100000000
000000001000001111000011111101100000000011110000000000
001000000000001000000111110001001100000001010000000000
100000000000000111000111101011100000010110100000000000
110000000000001001000110001111111100011111110000000000
000001001000100101000011101011101010001011110000000000
000000000000000011100011101101101111010000100000000000
000000000000000000100111111111011101010100000000000000
000000010110001111100110010001001111010100110000000000
000010110000000001000110000001011001000000110011000010
000000010000000001000111100011011000101011100000000001
000000010000000000000011111111101010010101010000000000
000000110000001000000010100101001000011100000000000100
000001010000000101000111100000111010011100000000000000
000000010000100000000000001101001000010000100000000000
000000010000010000000010001001111110000000100000000001

.logic_tile 11 9
000000000000100000000010100101000001000110000000000000
000101000001000000000100001111101101001111000000000000
001000000010000111000111110101001110000100000000000000
100000000000000000100111101111101010101000010000000000
110000000000000000000011100011001101000001000000000000
000000000000100111000011100011101010001001000000000000
000000000000000001100000001001101101000110100000000000
000000000000000000000011111001111000001111110000000000
000000010000001101000110010001011011100101100101000000
000000110000000111000011100000111110100101100000000000
000000010000000101000000001000001110101000000000000000
000000010000000000000010000011010000010100000000000000
000000010000000111100010001001011010111100000100000000
000000110000100000000010000111110000010110100000000010
000000010000000111000000011111001010000110100000000000
000000010000100000000010101111011100001111110001000000

.logic_tile 12 9
000000000001101101100110100111011000010111100000000000
000001001100011111000111100111001010000111010000000000
000000000001011101000011111001111111101000010000000100
000000000000000001100111010101001100101110010000000000
000100000000011101000110110101111100000110100000000000
000000000010001111100111011011111000001111110000000000
000001000000000111100010010001111010000110100000000000
000000100111011011100110100001111011000000000000000000
000000010000000001000000010011011100101000110000000000
000000010000000000000010101101001001100100110000000000
000000011010010001000111110111101100000110100000000000
000000010001011101000011000101111001001111110000000000
000000010000001001000000011001111111000010000010000000
000000010000001101000011111011101010000000000000100000
000000010000001001000010010011101101010111100000000000
000000010000000011000010001111011111000111010000000000

.logic_tile 13 9
000000000000000111000000011001111111000001000000000000
000000000000001001100011110101101100001001000000000000
000000000000000001000111100111001010000111010000000000
000000000000001001100010100111111111010111100000000000
000000000000000001000110010001101010010000000010100000
000000000000000000000011110001011100000000000001000000
000000000000000111000010100001001101000000000010000000
000000000000000000000111101011101000100000000001000000
000010010000001000000010000001101010000000000010000000
000000010000000111000100000011011000001000000001100110
000000010000001000000000000001111011000001000000000000
000000011110001011000000000000111111000001000000000010
000000010000000000000011011001000001001001000000000000
000000010000001001000011001111001000100000010000000000
000000010000001000000011100000001011001000010000000000
000000010000000001000110001111001011000100100000000000

.logic_tile 14 9
100000000000100000000011100011111111000000000010100000
000000000000000000000100000011001111100000000000000010
001001000000101011100010110000000000000000000000000000
100010100001010111000111010000000000000000000000000000
000010100000000000000000001001111001111111100100000000
000000000000001001000000001101011110111111110000000001
000000000000000011000110010001111001000110100000100000
000000000000001111100011101001101111001111110000000000
000000010001000000000011110111111101000100000010000000
000000010000100001000011010011001111000000000001000000
000000010000001011100111100011111011010111100000000000
000000010000000001000000001011001010000111010000000000
000000010000001001000000000011111010101001000010000000
000000010000000001000000000000111101101001000000000000
000000010100000001100011100111001100010111100000000000
000000011110000001000111100111011010000111010000000000

.logic_tile 15 9
000001000000000000000000000000000001000000001000000000
000010000000100000000000000000001001000000000000001000
000000000000000000000111100011111000001100111000000000
000000000000001101000010110000110000110011000000000010
000000100001000000000000000000001001001100111000000000
000000001000100000000000000000001011110011000000000010
000000000001010000000010100001101000001100111000000000
000000000000000000000100000000000000110011000000000010
000001010000000000000000000111101000001100111000000000
000010110110100000000011100000100000110011000000000010
000000011110000000000000000111101000001100111000000000
000000010001000000000010110000000000110011000000100000
000000010000000000000000000000001000001100111000000000
000000010000000000000000000000001101110011000000100000
000010010000100111000000010000001001110011000000000000
000001010001000000000011010000001001110011000000100000

.logic_tile 16 9
100000000000011101000111110001111010111000010000000000
000010000100001001100111010000001000111000010000000000
001000000000001101000111001001000001110000110000000000
100000000000001001000110100001001010001111000000000000
000000000010000000000011101011011110000000000010000001
000000000000001001000100001011101011000000010001100000
000000000000001011100010100000011000011010010000000000
000000000000001011100100000111001010100101100000000001
000000010000000000000111011000011100101111110110000000
000000010000000000000010001001011111011111110000000000
000000011000000000000110010101111010101001010000000000
000000010000000000000011000001011001110000000000000000
000000010000001000000010111001001001110001100010000000
000000011110000001000111001101011010001101100000000000
000000010000001000000000000001001101001001000000000000
000000010000000011000000001111111001000001000000000000

.logic_tile 17 9
000000000000010101000000000000000000000000001000000000
000000000110000000100000000000001011000000000000001000
000000000000000111100000000111101010001100111000000000
000000000000000000000010110000110000110011000000000010
000000000000000111100010100000001001001100111000100000
000000000000000000100110110000001001110011000000000000
000001000000000000000000000000001001001100111000100000
000000100000000000000000000000001110110011000000000000
000000011100000000000000000101001000001100111000000000
000000010000000000000000000000100000110011000000100000
000000010000000000000000000000001000001100111010000000
000000010000000000000000000000001000110011000000000000
000000010001010000000010000000001000001100111010000000
000001010000100000000000000000001010110011000000000100
000000010000000000000011100111001001011010010000000000
000000010000001101000000000000101000011010010000000100

.logic_tile 18 9
000000000000000000000110000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000001000000110000000000001000000001000000000
100000000000000001000000000000001100000000000000000000
000000000000000000000000010111001000001100111110000000
000000000000000000000011110000100000110011000000000010
000000000000000000000000010000001000001100111100000000
000010000000000000000010000000001001110011000000000000
000000010000000000000000001000001000001100110100000000
000000010001010000000000000001000000110011000000000000
000000010001010101000000000111011000101000100000000000
000000010000100000100000001001101011101010110000000000
000000010000000000000010010001100000000000000100000000
000000010000000000000010000000100000000001000000000100
110000010000000011100000001000000000010110100000000000
110000010000000000000000001101000000101001010000000000

.logic_tile 19 9
000000000000100000000110100001100000000000001000000000
000000000000000000000010110000100000000000000000001000
000000000000000000000110110000000001000000001000000000
000000000000000000000010000000001011000000000000000000
000001000000000000000000010000000001000000001000000000
000010000100000000000010100000001111000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000010110000100000000000000000000000
000000010000000000000000000111000000000000001000000000
000000010001010000000000000000001001000000000000000000
000000010000100000000000000000001000111100001000000000
000000010001010000000000000000000000111100000000000000
000000010000000000000000000001000000010110100000000000
000000010000001001000000000000100000010110100000000000
000000011010000000000110000000000000010110100000000000
000000010000000000000000001101000000101001010000000000

.logic_tile 20 9
000000000000000000000110000011000000111001110100000000
000000000000001011000100000001001110100000010000000000
001000000000000000000000000001001110110100010100000000
100000000000000000000000000000001101110100010000000000
000000000000001111000110010001011010101000000100100000
000000000000000001000010000101100000111101010000000000
000001000000000000000000000000001011110001010100100000
000000100000000001000000001001001111110010100000000000
000000010000000001100010100000001010111001000100000000
000000010000000000000100000111001000110110000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000111000000000101001000111101010100000000
000000010000000000000000000101110000101000000000000010
000000010000000000000000010101001010101001010100000000
000000010000000000000010001001100000101010100000000000

.logic_tile 21 9
000000000000000101000000011001000001001111000000000000
000000000000000000100010001101001010010110100000000000
001000000000010000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000001001100010110000000000000000100100000000
000000000000000001000110000000001111000000000000000000
000000010000000000000110000000000000000000100100000000
000000010000000000000000000000001001000000000000000000
000000010000000000000000000000000001000000100100000000
000000010000000000000000000000001010000000000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000010100101000000000010000000000000
010000010000000000000000001000000000000000000100000000
100000010000000000000000001101000000000010000000000000

.logic_tile 22 9
000000000000001001100000000001001010000011110100000001
000000000000000001000000000001010000111100000000000000
001000000000100101000000011001101110010110100000000000
100000000001000000100010000001110000111100000000000000
010000000000000000000010000001001010000011110000000000
110000000000000000000010110001010000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000110101000011000011010010100000000
000000010000000000000000001001001111100101100000000010
010000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010010000000000000000111100000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000000000000010100101111110001011010000000000
000000000000000000000100000000111100001011010000000000
000000010000000101000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
010000010000000000000110000111111010011010010100000000
100000010000000000000000000000111100011010010000000000

.logic_tile 24 9
000000000000000000000110010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000010101010100000000
000000000000000000000000001001010000101010100000100000
000000010000000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 25 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000110000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
001000000000001000000000000101001000001100111100000000
100000000000000001000000000000000000110011000000000000
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000001100110000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001000000000000111101000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001101110011000000000000

.logic_tile 2 10
000000000000000000000110110000001101000000110000000001
000000000000000111000010100000011001000000110000000000
001000000000001101100110010000011000000000110010000000
100000000000000101000010000000011101000000110000000101
110000000000001101100000000011000001100110010000000001
110000000000000101000000000000101001100110010000000001
000000000000000000000000000000001100000100000100000001
000000000000000000000000000000000000000000000000000000
000000000000001000000110000101011100000010000000000000
000000000000000001000000000101011000000000000000000000
000000000000001000000110001011111111100000000000000000
000000000000000101000110111001111110000000000000000000
000000000000000001100010000000011111100001010100000000
000000000000000000000100000111011100010010101000000000
110000000000001001000010110001101001000010000000000000
110000000000000001000110101001011000000000000000000000

.logic_tile 3 10
000000000000000000000000000111000000000000001000000000
000000000000000000000010100000100000000000000000001000
001000000000000001100000000000000000000000001000000000
100000000000000000100000000000001110000000000000000000
110000000000000000000000010011001000111100001000000000
010000000000000000000010000000000000111100000000000000
000000000000001000000000001011101001100000000000000000
000000000000000001000000000011101000110100000000000000
000000000000000001000000000111000000000000000110000101
000000000000000000100011000000100000000001000010000001
000000000000001001100000011000001001111000100000000000
000000000000001101000010100101011110110100010000000000
000000000000010000000000010000001110000100000100000101
000000000000000101000011000000000000000000000010000010
110000000000001000000000001000000000001001000000000000
010000000000000101000000000111001011000110000000000000

.logic_tile 4 10
000000000000100000000000010011100000000000001000000000
000010000001010000000010000000000000000000000000001000
001000000000000101000000000101000000000000001000000000
100000000000000000000010110000100000000000000000000000
110000000000000000000110000000001000001100110110000000
010000000000000000000000001001000000110011000010100000
000000000000000101100111110000001011001100110110000000
000000000000000000000010100000011100110011000001000001
000000000000000011100011101011111100010111110000000000
000000000001000101100011101101100000000001010000000000
000000000000100001100111001000000000010110100100000001
000000000001010000000100000011000000101001010010000000
000000000000000000000000000011001100001100110000000000
000000001010000000000000000000101100110011000000000000
110000000000000101000000001101111001000110000000000000
110000000000000000000000000001011011000101000000000000

.logic_tile 5 10
000000000000000000000000000001100000000000001000000000
000000000000101101000000000000000000000000000000001000
001000000000001001100111100000000001000000001000000000
100000000000000101000000000000001111000000000000000000
110000000000000000000000000111001000001100110110000000
010000000000000000000000000000100000110011000010100111
000000000001000111100110101011011111001111000000100001
000000000000000000100000000111011001000111010000000000
000100000000001000000000011111100001110000110010000000
000100000000000111000011000001001011111001110000100010
000000000000000001100000001000000000010110100111000001
000000001000000000100000000001000000101001010010100010
000000000000000000000000010001111110001100110111000001
000000000001010000000010000000010000110011000011000010
010000000000001000000110010001011001111000100000000000
110000000000000111000010000000001100111000100000000000

.logic_tile 6 10
000001000000100101000000000101011101100101100110000000
000010000001000000000000000000111001100101100000000000
001000000000000000000000000001100001101001010000000000
100000001010001001000010101101101101110000110000000000
110000000000000101000000011000011111100101100110000000
000000000000000000000011000111001101011010010000000000
000000000000000000000000000000000001001111000000000000
000000001100000000000010100000001011001111000000000001
000000000000000001100000001111100000110000110100000001
000000000000000000000000000011101010001111000010000000
000000000000000000000110000000011000100101100100000000
000000000000000101000010010111001100011010010010000010
000000000000001000000000001000011111111000010000000000
000000000000000101000000001011001110110100100000000000
000000000000001101000000011011100000101001010000000000
000000000000001011000010001111001000110000110000000000

.logic_tile 7 10
100010001100000000000111110000011000000100000100000000
000011100000000000000011000000010000000000000001000000
001000000000000101100111000101011010101001010010000000
100000000000000000100100000111000000111100000000000000
110000000000100101100111000000011000000100000110000000
110000001100010000000000000000000000000000000000000001
000000000000000001000000001000001110001001010000000000
000000000000000101100000001011001001000110100000000000
000000000011010000000000000000011010000011110000000100
000000000000100000000000000000000000000011110000000000
000010100000000000000111100001000000000000000101000100
000000000000000000000100000000100000000001000001000001
000000101100001111100110000000000000000000100101000000
000000100001000001100100000000001011000000000010000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 10
000000001000000000000000000000000000000000
000000100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010101000000000000000000000000000000000
000011000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000010101110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000101110000000000000000000000000000000
000001100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 10
000000000110000000000000000111011110111000010000000000
000000000000000000000000000000101100111000010000000000
001000000000000101000111100111111100100101100100100000
100000000001000000000100000000001101100101100000000010
110010100000000001000000000011101101100101100100000000
000001001110000000000000000000001011100101100010000000
000000000000000011100111000000001101100101100100000000
000000000000000101100000001111001110011010010000000100
000000000110000111000110100101111000001011010000000000
000010100000000111100000000000001010001011010000000001
000000000000001111000000001000011010101101000100000000
000000000000100111000000001001001110011110000010000000
000000000001011000000000010011011101100001110100000100
000001001110100001000011110000001011100001110000100000
000000000000001101100000001101100000110000110110000000
000000000000101111000000001001001110001111000000000000

.logic_tile 10 10
100110000001010001100011000000001100000100000100000000
000101000000100000000010110000000000000000000000000000
001000000000000000000000000000000000000000000100000000
100000000000000111000000001101000000000010000000000000
010000000000000011100011100000000000000000100100000000
110000001110000000100010000000001010000000000000000000
000000001000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
000010100000000001000110000111100000000000000100000000
000001000010000001000000000000000000000001000000000000
000000000000000000000011100001000001110000110000000000
000000000010000000000100000001101101010110100000000000
000000000000000000000000001011001000101001010000000000
000000001000000000000000000111110000111100000000000000
000000000000000001100000000001100000000000000100000000
000000000000000001000000000000000000000001000000000000

.logic_tile 11 10
000010000000000001100000000111000000001111000100000100
000001001010000000000011001001101010110000110000100000
001000000000000000000011110111001010101011110000000000
100000000000000000000110001011111100011111100000000000
110000000000011101100111110101011010111100000100100000
000000000000100101000010101011110000000011110000000000
000010100110000001000000011001100000101001010000000000
000001000000000000000010100111101010110000110000000000
000010000000000111100010010111101011100101100100000000
000011101100000000100110100000001001100101100000000010
000000000000000000000000000101111111110111110010000101
000000000000000000000000000001011001101001010000100000
000000000001010000000111100101011010111000010000000000
000000000001100000000110110000111101111000010000000000
000000000000001000000011100101001110011010100000000000
000001000000100101000100000000111100011010100000000000

.logic_tile 12 10
100000000000000000000010100101101000010100000000000000
000000100000000111000000001011010000111100000000000000
001000000001000111000000000011101011000000000000100000
100000000001011111000000001101101000000001000001000001
010010100110001111000111100000000000000000000110000000
110001100001010001000111100001000000000010000000000000
000000000000001000000110100101111101000110100001000000
000000000000001011000000000101101100000110010010100100
000000000000000101100111000111000000000000000100000000
000000001110000000000110000000000000000001000010000000
000000000000010011100111001011101010000000000010000000
000000000000100101000110000001101011001000000000100100
000000000000000101000000000011001100001111010011000001
000000100000000001100000000000101110001111010001000000
000000100001001000000111101001111111101111110000000000
000000000000000111000100001011011110101001110000000000

.logic_tile 13 10
000010100000000000000110010101101100010010100000000000
000001000000000000000010001001001011001001010000000000
001000100000001101000000010101111100101001000000000000
100000000000000111100010000101101001111111010000000000
110010100110011000000111111111100000110000110000000000
010000001110001111000011110101001111000000000000000000
000000000000000111000011100011011000001001010000000000
000000000000000001000000001011011110101001000000000000
000010000000001101000110101000001110100100000000000000
000001000000000001000010110001011110011000000000000000
000000000000001000000000001000011000001000010000000000
000000000000000001000000000001011101000100100000000010
000000000000000001000010010101000000000000000100000000
000000001110100101000011010000100000000001000000000000
000000000000001000000010001111111010000001010000000000
000000000000001011000000000111100000101000000000000000

.logic_tile 14 10
000000000000001000000010101101001001001000010000000000
000000000000000001000111110001011011100001000000000000
001000000000001000000000011011101010000110100000000000
100000000000000001000011011011001101000100000000000000
110000100000000111100011100101101100000010000000000000
010000000000001101100011100001001011000001010001000000
000000000000000000000111010000011000000100000100100001
000000000000000001000110100000010000000000000000000000
000000000000001001100111010101100000101001010000000000
000000000100000101000111001111100000000000000000000000
000000000001000000000011100001001100000001000000000000
000000000000101111000000000000101110000001000001000000
000000000000000000000110000000001000000011110000000000
000000000000000011000000000000010000000011110000000000
000000000000000101000000000111111000100001000000000000
000000000000000000100000001001001011001000010000000000

.logic_tile 15 10
000000000000000000000110110011111111001000010000000000
000100000000000000000011000011011100010010000000000000
000000000000001111000000001101111101100001000000000000
000000000000000101000010111111001100001000010000000010
000000000000010000000000001011111110101001010000000000
000000000100000000000011100011010000111100000000000000
000000000000000111000000001001011000001000000000000000
000000000000000000000000000001111101001001000000000000
000000000000000000000110101000000000010110100000000000
000000000010001101000000001011000000101001010000000000
000000000000000001100000000111111000111000010000000000
000000000000001101000010110000001011111000010000000000
000000000000000000000000000000001000000011110000000000
000001000000000000000000000000010000000011110000000000
000000000000000101000000000011100000010110100000000000
000000000000000000000010100000000000010110100000000000

.logic_tile 16 10
000000000000000111100011100000000001010000100000000000
000000001010000101100000000111001110100000010000100000
001000001101000011100000000000000000000000100100000000
100000000000000000100000000000001000000000000000000000
010000001000000001000011100011101010111000010000000000
110000100000000001000100000000001000111000010000100000
000000000001010111100000010111100000000000000000000000
000000000000001111100011100111000000101001010000000000
000001000000010111100000000000000000001111000000000000
000100000001011101100000000000001100001111000000000000
000000001000000001000000000101011011011011100010000000
000000001010000000000000000011001010110111110000000000
000000000001010101000000001001101000001010100000000000
000000001110100101000000000101011010001000000000100000
000000000000000001000000001000000000000000000100000000
000000000000000000000000001101000000000010000001000000

.logic_tile 17 10
000000000000000000000000000011100001001111000000000000
000000001010001001000000000001001101110000110001000000
001000000000000001100000010111100000010110100000000000
100000000000000000000010010000000000010110100000000000
000000000000010000000111100000000000010110100000000000
000000000000000000000100001101000000101001010000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001110001111000000000000
000000000000000000000000001000011100111000010000000000
000000000100000000000000001011001000110100100000000000
000010100000010001100000011000011000001100110110000000
000001000000001001100011000001010000110011000010100000
000000000001010000000000000000011110000011110000000000
000000000000000111000000000000000000000011110000000000
110000000001010011100000000000000000000000000000000000
010000000000100111100000000000000000000000000000000000

.logic_tile 18 10
000000000000001101000010100001011010000011110000000000
000000000000000001100010111001000000010110100000000000
001000000000000101000110001111111001001111100000000000
100000000000000101000010100001101110011111010000100110
010000000000000000000010000011100001001111000000000000
110000000000000000000010100001001010010110100000000000
000000000000001101000111101111001100000011110100000000
000000000000000001100110111101110000111100000000100000
000000000000000000000000010001011010000011110100000000
000000000000000000000010001001000000111100000000000100
000000000000001001100000001001011010000011110100000000
000000000000001011000000000011000000111100000000000100
000000000000000000000110001111111000101000000000000100
000000000000000000000000000001010000000000000000000000
110000000110011000000110000101111000000010000000000000
010000000000000101000000001101111001000000000000000000

.logic_tile 19 10
000000000000001000000010100101111001111000100100000000
000000000000000001000110110000111000111000100000000000
001000000001010101000110011001011010100000000010100000
100000000000101001100010100001111001000000000000100100
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001100001111000000000000
000001001000001101000010111001000001101001010100000000
000010000000000001000111010111001011100110010000000000
000000000000000000000000011101111101010100000110000001
000000000000000000000011101001001010100000010010000001
000000000000001111100010001000011001101100010100000000
000000000000001001100100001011001011011100100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001011000000101001010000000000
000001000000000001100000001000011111111001000100000000
000010100000001001000000000111001011110110000000000000

.logic_tile 20 10
000000000000000101000110100000001000001011010000000000
000000000000000000000000000101011110000111100000000000
001000000000000000000000000101001110000011110100000000
100000001010000111000000001001000000111100000000100000
110000000000000101000110000011111010010101010000000000
110000000000000101100000000000100000010101010000000000
000000000000000001100000000101011010011010010100000000
000000000000000101000000000000101010011010010000100000
000000000000001000000000001001000000001111000100000000
000000000000000001000000000011001100110000110001000000
000000001100001000000110000011101100011110000000000000
000000000000000001000000000000001000011110000000000000
000000000000000001100111010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
010000000000000000000000000101101010011101110100000000
010000000000000000000000001111011010100010000000100000

.logic_tile 21 10
000000000000000000000010100111011110000011110100000000
000000000000000000000010101001000000111100000000000100
001000000000000101000110001000001111011010010100000000
100000000000000101000000000001001001100101100000000100
010000000000000000000011110001001010000011110100000000
110000000000000000000010011011110000111100000000000001
000000000000000000000000001001100000001111000100000000
000000000000000000000000001111001101110000110000000001
000000000000000000000110010001001010010110100000000000
000000000000000000000010001011110000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100000000111101110001011010000000000
000000000000000001000000000000001001001011010000000000
010000000000001000000000011001100000001111000000000000
100000000000000001000010001111001101010110100000000000

.logic_tile 22 10
000000000000000001100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000100000000001100000000000000000000000000100000000
100000000000000000000000001001000000000010001000000000
000000000000000101000000000001100000000000000100000000
000000000000000000100000000000000000000001000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101000000000000011110000100000100000000
100000000000000000000000000000000000000000001000000000

.logic_tile 23 10
000000000000000000000000000111001100000011110100000000
000000000000000000000011100011000000111100000000000000
001001000000000001100000000101001011011010010100000000
100000000000000000000000000000011000011010010000000000
010000000000000001100110111101011011110001100100000000
010000000000000000000010000101101011001101100000000000
000000000100001101000110101101111010000111100000000001
000000000000000001100000000101011011001111110000000000
000000000000000101000000001101100000000000000100000000
000000000000001101100000000101000000111111110000000000
000000000000000000000000000011000000001111000000000000
000000000000000000000000000111001100101001010000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000000001101001010000011110000000000
100000000000000000000000000001010000010110100000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000010111001000001100111100000000
000000000000000000000010000000000000110011000000010000
001000000000000000000010100111001000001100111100000000
100000000000000000000010100000000000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000111101000001100110100000000
000000000000000000000000000000000000110011000000000000
000000000001010001000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000001001100110000111111100000100000000000000
000000000000000001000000001111001001000000000000000000
000000000000001000000000000111011001000010000000000000
000000000000000001000000000111011001000000000000000000

.logic_tile 2 11
000000000000000000000110000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000000001100000000000000001000000001000000000
100000000000000000000000000000001000000000000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000010111101000001100110100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000001000000001001100110100000000
000000000000000000000000000001001111110011000000000000
000000000000000000000000001001111110000000000000000000
000001000000000000000000001101000000010100000000000010
110000000000001000000000000011000001000110000000000000
100000000000000001000010111001101111000000000000000000

.logic_tile 3 11
000000000000000000000011110001000001000110000000000000
000000000000000000000011011001101101000000000000000000
001000000000000000000010110000000000000000100110000000
100000000000000101000110100000001011000000000000100001
000001000000000000000010011011001010011101010100000000
000000100000000000000010000011111111101101010000000000
000000000000000111000000000000011100000011110000000000
000000000000000000000010100000010000000011110000000001
000000000000001101100110100101111111110110100000000000
000000000000000001000000001001111000110101010000000000
000000000000000001100000011001111011010000100110000000
000000000000001101000010010011101001110100010000000110
000000001110000001100010100000000000100000010000000000
000000000000000000100100000111001011010000100000000000
000000000000000000000000010001001101000010100000000000
000000000000000000000010000011101111000000010000000100

.logic_tile 4 11
000001001110001001100000000011000000010110100000000000
000000100100000101000010110000000000010110100000000000
001000000000001000000111110000011111110000000000000000
100000000000000101000111100000011001110000000000000000
110000000000000000000110111000011001100000110000000000
010000000000000000000010001111011000010000110000000000
000000000000001000000000000000001010000100000100000000
000000000000000001000000000000010000000000000000000000
000000000001000101100000000111000000001100110000000000
000000000000000000000011110000001110110011000000000000
000000000000000000000000010001000000000000000010000000
000000000000000000000010011101000000010110100000000000
000001000000001101000000001101111110010010100000000000
000000100000000101100000001011001001010000100000000000
000000000000001000000110100000011000010000110000000000
000000000000001001000000000001011011100000110000000010

.logic_tile 5 11
000000000000000000000111100000011110001100110000000000
000000000000000000000011100011011110110011000000000000
001000000000001001100000000101101100101010100000000000
100000000000000111000000000000000000101010100000000000
010001000000000011100010110000000000000000000000000000
010010100000000000100111010000000000000000000000000000
000000000000000111100000011000001110100000000000000001
000000000000001101000011001011011111010000000010100111
000000000000000000000110011000001011011010010100000000
000000000000000111000110010001011100100101100010100000
000000000000001001100010000011000001100000010000000001
000000000000000001100000001011101100000000000000000000
000000000000000001100010011101111010101000100000000000
000000000000000000000011110111011011101110100000000000
110000000000000001000000000101000001000110000000000000
100000000000000000000010001001001000001111000000000000

.logic_tile 6 11
100001000001001000000000001101001101000111110011000000
000000100000100111000000001001101100011011110000000001
001000000000000000000000010000001110000100000100000000
100000000000000000000010100000000000000000000000000000
110000000010000011100000010011001110000010000000000000
010000000110100000100010000101111000000000000000000000
000000000000000000000000000011100001100000010010000001
000000000000000000000000000000101100100000010010000011
000000000000000001000010110000000000000000000000000000
000000000000010000000110110000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000001101100010010000000000000000000000000000
000010000111000111000000000000000000000000000000000000
000000000000100000000010110000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 7 11
100000000101000111000011110001100000000000000100000000
000000000000000000100010100000000000000001000010000001
001000000000001011100000000000000000000000000000000000
100000000000000011000000000000000000000000000000000000
110000000000001000000000000000000001000000100100000000
110000000000001111000000000000001000000000000000000001
000000000000001000000000000000011100000100000100000000
000000000000001111000000000000000000000000000010000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000001
000000000000001000000000000011100000000000000100000100
000000000000000011000010000000100000000001000000000000
000010100000000000000011100101100000000000000100000000
000000000110000000000000000000000000000001000010000000
000000100000000000000000000000001000100000000000000000
000001000000000000000000001001011000010000000000000011

.ramb_tile 8 11
000000000010100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 11
000100001100000000000000001000011010111000110100000000
000101000000100000000000000101001010110100110000000000
001010000000001001100110001101000001101001010100000000
100001000000001111000000000101001000111001110000000000
000000001010000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011100000011000011001111010010000000000
000000000000000111000011011101001111110101100000000000
000001001010100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000010101011101111001010100000000
000000000000000000000010000000011010111001010000000000
000001000000001000000000000001111010111000110100000000
000010000000000001000000000000101010111000110000000000
000000000000000000000000001101000000101001010100000000
000000000000000000000011100101001110111001110000000000

.logic_tile 10 11
000000000000001000000110100101111110011110000000000000
000000000000000011000000000000101000011110000000000000
001000000000001000000010100000001010000011110000000000
100000001000000001000000000000010000000011110000000000
110001000000000111100010101000011011010010110000000000
000000101110000000000011100111001000100001110000000000
000000000000100000000000001001111110000011110100000000
000000000000010101000010110101000000111100000000100000
000000000000000000000000000011111000000111100000000000
000000100011010000000000001111111010001111110000000000
000000000000000000000010000000000001001111000000000000
000000000000000001000000000000001010001111000000000000
000000000000000000000111101101001001000010100000000000
000010101110000000000100001111111100001011100001100000
000001000000001111100010001101001111110001100100000000
000000000000001001000000001011011001001101100010000100

.logic_tile 11 11
100000000000001000000000000111111111011100000000000000
000000000000000001000000000000101101011100000000000000
001000000000000001100000000011111101111111010000000000
100000000000000000000000000111011111110111110000000000
110000000000000000000000000000011100000011110000000000
110000000000000000000000000000010000000011110000000000
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000000000000011110000000000
000000000010101001100111000000011000000100000110000000
000000000000001001100000000000000000000000000000000000
000000000000000000000110000001011110000001000010000000
000001000000000111000111100111011101101011010001100000
000001000000000000000111010011000000010110100000000000
000010100000000001000110010000000000010110100000000000
000000000000000000000110100000000000010110100000000000
000000000000001001000010011111000000101001010000000000

.logic_tile 12 11
000000000001010101100000000011111110010110100000000000
000000000010000000000000000101110000000010100000000000
000010000000000000000010100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000101001000000001000000000000000000000000000
000000001000010111000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001001000000000000000000000000000000000000000
000001000010000001000000000000000000000000000000000000
000000000000001000000111000000011110010111110010000010
000000000000000111000110100001010000101011110000000010
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000110100011101101010000000000000000
000000000000000000000011110101001001110000000000000000

.logic_tile 13 11
000001000000001111100011101011111000110000000000000000
000010000000001111000011101101101111001100000000000000
001000000000000101000111011001101010000000000000100001
100000000000000000100111101101101000000001000010000000
000000101010001111100010110001000000101001010100000000
000000001100001111100111100011101000110110110000000001
000100000000001000000111010011000000101001010100000010
000000000000000111000110111111001010111001110000000100
000000001000001111100000000111000001000000000000000000
000000101100101101000000001101001110010000100000000000
000000000000000000000010000001101010000000000011000000
000000001000000000000100001101101000001000000000000000
000010100000101000000010011001111100100001000000000000
000001000000010001000110001111111111000100100000100000
000000000000000011100111000111101001000000010000000000
000000000000000000100000000011011010111111110000000000

.logic_tile 14 11
000000000000001000000110100000011010000000110000100100
000000000100100111000111100000001000000000110001000110
001000000000000000000011100001000001000110000000000000
100000000000001111000000000000001010000110000000000011
010010001010000000000111110101101101111110100000000000
010101001010100000000110000001011101111001110000000000
000000000000000011100000000000011110000100000100000000
000000000000000111100010000000000000000000000000000010
000010000000000000000111000001100000000000000100000000
000001000011000000000000000000100000000001000000000000
000000000000000001100000010101111001111100010000000000
000000000000000000000010101001001011111110110000000000
000000100000000000000000010000001110000100000100000000
000001001000100000000011110000010000000000000000000000
000000000001000111100000001000001010100000000000000000
000000000000000000100000000011011011010000000000000100

.logic_tile 15 11
000000000000001000000110011000000000000000000100000000
000000000000000101000011100001000000000010000000000001
001000000000000000000000011111111000110000000000000001
100000000000101111000010111101111011001100000000000000
010000000100000101100011100101111100000010000000000000
110000000000000000000010101001001010000010100001000000
000000000000001000000000011111100000101001010000000000
000000000000000001000010101101101011110000110000000000
000010100101010000000000000101011011100001000000000000
000000000000100000000010110001111111000100100000000000
000000000000000011100000000011000000101001010000000000
000000000000000000100000001001101111110000110000000000
000000000000000000000000010001001110011010010000000000
000000000000000000000010100000111101011010010000000000
000000000000000000000110100000001100000011110000000000
000000000000000000000000000000010000000011110000100000

.logic_tile 16 11
000000100001000111000111100000001010000100000100000001
000000000000101111100011100000000000000000000000000000
001001100000100111000000000101011010000000000000000000
100011000000011111100000001001111000100000000001000101
010000000000001001000011100000000000000000000100000000
010001000010000111000100000001000000000010000000000000
000000000110000000000011110001100000000000000100000000
000000100000000000000111110000000000000001000000100000
000000100000010000000000000111100000000000000100000000
000000000000100000000000000000100000000001000000000000
000001000000000000000000000000001010000100000110000000
000010001100000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000010011101000000000010000000000000

.logic_tile 17 11
000010000000000000000000000111000001001111000001000000
000010101000000000000000001111001011110000110000000000
001000000000000000000000000111011001011010010000000000
100000000000000101000000000000001011011010010001000000
110001000001000000000110000011100001001111000000000000
010010000000100000000000001101101101010110100000000000
000000000000000001000110000011101100000011110000000000
000000000000000000000011101011000000010110100000000000
000000001011011000000110110011000001001111000100000010
000000000000100101000011110011101100110000110000000000
000000000000101000000110110111011010101001010000000000
000000001001000001000010000111110000111100000000000000
000000000000000101000010100000011101011010010100000010
000000000000000001000000001101011101100101100000000000
010001001010000000000000000111011001111000010000000000
110010000000000000000000000000001011111000010000000000

.logic_tile 18 11
000000000000000000000010101101111110111101010100000000
000000000000000000000010101011010000010100000000000000
001000000000001000000000000001100001111001110100000000
100000000000001001000000000101001111010000100000000000
000000000001000000000000000101001011001011010000000000
000000000000101001000010110000101111001011010000000000
000000000000001000000110000001011100001011010000000000
000000000001011001000000000000111001001011010000000000
000000000000001000000000001111100001101001010100000000
000000000000000001000000001101101000011001100000000100
000000000100000001100000011001101110101000000100000000
000000000000000000000010001111000000111110100000000000
000000000000000001100000001011111110111101010100000000
000000000110000000000000000001010000101000000000000000
000000000000010000000010111011000001111001110100000000
000000001011000000000111000101001111100000010000000000

.logic_tile 19 11
000000000000000000000000010000000001000000001000000000
000000000000000000000011110000001111000000000000001000
001000000000000001100000000000000001000000001000000000
100000000000000000000000000000001000000000000000000000
010010000000000000000110010000001000001100111110000001
010000000000000000000011100000001101110011000001100000
000000000000000111000000000101001000001100111110000001
000000000000000000100000000000100000110011000001000100
000000000000000000000000010000001001001100110100000001
000000000000000000000010000000001100110011000010000000
000000000000001000000000000111100001001100110110100001
000000000000000001000000000000101000110011000001000100
000000000110000000000000000000001010000011110000100000
000000000000000000000000000000010000000011110001100110
010000000000000000000110000000011110000011110110000001
110000000001000000000000000000010000000011110001100000

.logic_tile 20 11
000000000000000000000000001000001111011010010100100000
000000000000000000000011101111001000100101100000000000
001000000000001000000000001111001100000011110000000000
100010000000000001000000001011100000010110100000000000
011000000000000000000000000111111100011010010100000000
010000000000000000000000000000101101011010010001000000
000000000010000011100000000111001101011010010110000000
000000000000010000100000000000101101011010010000000000
000000000000001000000000010011111110011110000000000000
000000000000001001000010000000011101011110000000000000
000000000000000001100110000011111110000011110100000100
000000000000010000100010111111100000111100000000000000
000010000000001000000110011111000001010110100000000000
000001000000000001000011000111101101110000110000000000
010000000000000001100110010111111000010110100000000000
110000000000000000000110000111100000111100000000000000

.logic_tile 21 11
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000001100000011000011110011010010100000000
000000000000000000000010100011001111100101100000000000
000000000110000000000000011000011111011010010100000000
000000000000000000000010101001011101100101100000000000
010000000000000101100000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 22 11
000000000000000000000110010001111100010110100000000000
000000000000000000000110001001000000111100000000000000
001000000000000101100000010001000000000000000100000000
100000000000000000000010000000100000000001001000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010001000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001101010001100000000001100001001111000000000000
000000000000000000000000001001101011010110100000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000001000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000010000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
001000000000000000000000000011000000000000001000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110010011100000000000001000000000
000000000000001101000010000000100000000000000000000000
000000000000001000000000010101100000000000001000000000
000000000000000101000010100000001101000000000000000000
000001000000000101100000010000001000111100001010000000
000011000000000000000010100000000000111100000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
110000000000000000000000001000000000010110100000000000
100000000000000000000000001101000000101001010000000000

.logic_tile 2 12
000000000000000000000000000001100000010110100000000000
000000000000000000000010100000000000010110100000000000
001000000000000101000110001001111010000011110010100100
100000000000000101000000001001000000010111110000100010
000000001110000000000010101000000000010110100000000000
000000000000000000000000000001000000101001010000000000
000000000000001001100000010000000001011001100100000001
000000000000000001100010101011001010100110010010000000
000000100000000101000110000000001100000100000100000000
000000000000000000000000000000000000000000000010000000
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001101000000101001010000000000
110010100000000101100000001001001011000011100000000000
110000000000000000000000001101111000000011110000000000

.logic_tile 3 12
000000001110000001100111000000001000000011110000000100
000000000000000000100110100000010000000011110000000000
001000000000000000000000000101000000010110100000100001
100000000000000111000000000000000000010110100000000000
010000000000000001000010000000000001110110110000000001
110000000010000101000000001001001000111001110000000000
000000000000000011100000000101011001101001110000000100
000000000000000000100010100101001011110110110000000010
000000000001011000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000001001011010000010100000000000
000000000000000000000000000101010000000000000001000000
000000000000010000000000000000001100000100000100000001
000000000000100000000000000000000000000000000011000001

.logic_tile 4 12
000000000000000101100000000001000000000000001000000000
000000000000000000000011110000000000000000000000001000
001000000000000011100011100001000000000000001000000000
100000000000000000000100000000101010000000000000000000
000010100000000111100011000000001000111100001000000000
000001000000000101100000000000000000111100000000000000
000000000000000111000110010000001010000011110010100001
000000000000000000100010000000000000000011110011000000
000000001110001000000000000001111001101001010000000000
000000000000001001000000000011011101010110110000000100
000000000000000000000000010000001010000100000000000000
000000000100000000000010010000010000000000000000000000
000000000000010000000000001000000000000000000100000000
000000000000100000000000001111000000000010000000000001
010010000000000000000110101000011010001100110100000000
110000000000000000000000001101010000110011000000000101

.logic_tile 5 12
000000000000000000000110000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
001000000000001000000000010000000001000000001000000000
100000000000000001000010100000001110000000000000000000
000000000000000000000000000111001000001100111100100000
000000000000000000000000000000100000110011000001000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000001
000000000000000000000111101000001000001100110110000000
000000001100000000000100000001000000110011000010000000
000010100000000000000000000111011110000000010001000000
000001000110000000000010010000001101000000010000000000
000001000000000111000000010000000000000000000000000000
000010100000000000100010000000000000000000000000000000
010000000000000111100000000000011000000011110000000000
100000000000001001100000000000010000000011110000000000

.logic_tile 6 12
100000000001010101000110000000011000000011110000000000
000000000110100000000000000000000000000011110000000000
001000000000001111000000001000000000010110100000000000
100000000010000111000000001101000000101001010000000000
010000000000100000000011110001001000101000000000000000
110000100001000000000010100000010000101000000000000000
000000000000000000000000010000011000000100000100000000
000000000000000000000010000000000000000000000000000000
000011000100000000000000010000001000000011110000000000
000001000100000000000010100000010000000011110000000000
000000000001000001000000000011000000010110100000000000
000000000000000000000000000000100000010110100000000000
000001001100000000000000000000011100000100000100000000
000010100000010000000000000000000000000000000000100000
000000100000000000000000000000000000010110100000000000
000000000000000000000000001101000000101001010000000001

.logic_tile 7 12
100000000000000011100000000000000000000000000000000000
000000000000000000100010100000000000000000000000000000
001000000000001000000000000101000000000000000100000000
100000000000000111000000000000000000000001000010000000
010000000001010111000011111000000000000000000100100000
110000000000100000000010100001000000000010000000000010
000000001100000000000000000000001100000011110000000000
000000000000000000000000000000000000000011110000000100
000010100000001101000000000000011100000011110010000001
000011000000000111100000000000010000000011110011000001
000000000000000000000010000001000000010110100000000000
000000000000000000000100001101101100001111000000000000
000000001100000000000000000001000000000000000100000000
000000000001000000000000000000000000000001000000000000
000000000000000000000000011000001000111000010000000000
000000000000000000000010001111011011110100100000100000

.ramt_tile 8 12
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000010000000000000000000000000000
000000000001100000000000000000000000000000
000000000000100000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 12
000000000000000101000000000001000001011001100000000000
000000000000000000000011100000001011011001100000000000
001000001010001101000010100000000000000000000000000000
100000000000001111000010100000000000000000000000000000
010010100000000000000000000011011000011010010100000000
010001000000000000000000000000011101011010010000000010
000000000000001001100110000011000001001111000000000000
000000000000000001000000000011101001010110100000000000
000000100000001101100110011000001101011110000000000000
000000000001010001000010000101011001101101000000000000
000000000000000000000000010101111000011010010100000000
000000000000000000000010000000011101011010010010000000
000100000000000000000000001001111010000011110110000000
000100000000000000000000001011000000111100000000000000
010000000000000000000000001011101101001100110101000000
010000000000000000000000000101101000010101010000000000

.logic_tile 10 12
000001000000001111000000000000000000000000000000000000
000010000001010011000000000000000000000000000000000000
001000000100000001100000010000001011010010110000000000
100000000000000000010011000111011000100001110000000000
110000000000000000000110000101000000001111000100000000
110000100001000101000000000001001101110000110010000000
000000000000000001000000000101000001001111000100000000
000000000000000000000000000111101000110000110000000001
000000001010000000000000010000000000000000000000000000
000010101100000000000010000000000000000000000000000000
000000000000000000000111100001001100000011110000000000
000000000000000000000000000101010000010110100000000000
000000000000101000000111000001011111011010010100000000
000000100001011001000100000000011001011010010000000001
010000000000000000000000011000000000010110100000000000
110000000000000000000010001011000000101001010000000000

.logic_tile 11 12
000000000000010000000000000000000001000000001000000000
000000001000100000000000000000001011000000000000001000
000100000000000000000010100000011010001100111000000000
000100000000100000000000000000011011110011000000000000
000000001001011000000010100000001001001100111000000000
000000000000101011000010100000001110110011000000000000
000000000000000000000110100000001001001100111000000000
000000000000000000000010100000001011110011000000000000
000000000000000000000000000000001000001100111000000000
000000100001000000000000000000001110110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000001000100001100000000000001000001100111000000000
000000000000010000100000000000001011110011000000000100
000000000000000001100000000000001000110011000000000001
000000000000000000100000000000001010110011000000000000

.logic_tile 12 12
000000000000000000000000000000000001000000001000000000
000000000000000000010000000000001100000000000000001000
001000000000001000000010000000000001000000001000000000
100000000000011111000100000000001001000000000000000000
000000000000010000000110010101001000001100111100100000
000000000000100000000010000000100000110011000001000100
000011100000000000000000010101001000001100111100000000
000000000000000000000010110000100000110011000000000100
000000000000000000000000000111101000001100110100000000
000000000000000001000000000000000000110011000000000000
000010000000001000000000001011101010000010000000000000
000001100100000011000000001001011011000000000000000000
000000000001110000000000000111111010101000100000000000
000000000000110000000000000011011011101110100000000000
010000000000001000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000

.logic_tile 13 12
000010000000011001100000001001111010001111100010000001
000000000000000011100000000001011000011111010010000000
001000000000001101100000000000000000000000000000000000
100000000010000101000011000000000000000000000000000000
110000000010000000000000000000011110000100000100000000
010000000000000000000000000000000000000000000000000000
000000000000101111000010110101111011000110000000000000
000000000000000101100110100001101111000100000000000000
000000000000000000000000010000000000000000000000000000
000010101000000000000011110000000000000000000000000000
000000000000001000000000000000011100010100000000000001
000000000000001111000000000111000000101000000000100001
000000000000001000000000000001111010100000000000000100
000000000000001111000000000000001000100000000010000000
000000000000000000000000010000011000000100000100000000
000000000000001111000010100000010000000000000000000010

.logic_tile 14 12
000010000000110000000111110000011110111000010000000000
000001000000110000000110101001001101110100100000000000
001000000000001000000010101111011111000110000000000000
100000000000001111000100000011111001000010000000100000
010010000001000000000011100000001010000100000100000000
110011100001010101000111110000010000000000000000000000
000000000000000000000110100000001000000011110000000000
000000000000000000000000000000010000000011110000000010
000001001110100000000000010111011111110000000000000000
000000101100010000000010101001101110000000110000100000
000000000001000001100000000000000000000000000100000000
000000000000000000100000001001000000000010000000000000
000011001111011000000110110101011110100001000000000000
000011001110000001000010101011001001001000010000000000
000000000000000001100110000001111010100101100000000000
000000000000001111100000000000011110100101100000000000

.logic_tile 15 12
000000000000000001100111101001101111110000000000000000
000000000110001001000111100101001000001100000000000000
001000001010011101000010100001011100011010010100000000
100000000010101001000100000000111000011010010010000000
110000000001010001100000011000011001111000010000000000
110000000000100000000011110001001010110100100000000000
000000000000001101100111100001011010100001000000000000
000000000000001001000100001001011100000100100000000000
000010000000000101100000000000000001001111000000000000
000011100000000000000000000000001010001111000000100000
000000000000000000000000000001001110110000000000000000
000000000000001111000010100011001011001100000000000000
000000000000001001100010000001111110001000100100000000
000000000000001001100000001001111010111011100000000010
110000000000000000000111001101111111110000000000000000
010010100000000000000110100001011010001100000000000010

.logic_tile 16 12
000000001010100000000111100101001010010000000010000000
000000000000011101000111110001011101000000000000000000
001000000000000000000000001111000000101001010000000000
100000000000001001000000001011101100110000110000000000
010000000000011101000010010011101101111001110000000000
010000000001000101000010000011011100111110100000000000
000000000010000111100000000101000000000000000100000000
000000000000001001100000000000100000000001000000000000
000000000000001101100111010011011100011010010010000000
000000001110000111000011000000011111011010010001000000
000000000000001111000111000001111110110000000000000000
000010000000000101100000000111011001000000110001000000
000000000000001000000110001011001111111110000000000000
000100000000001001000011100101111100010101000000100000
000000000000000000000010000101011111100001000000000000
000000000000000000000000000111011010001000010000000010

.logic_tile 17 12
000000000000001000000000000011011010011010010100000000
000000000000000001000000000000001000011010010000000000
001000000000001111000000000101011011111000010000000000
100000000000001001000000000000001110111000010000000000
110001000000000011100110001011101010001000100100000000
010010000000001101100010100001011011111011100000000100
000000000000000101000000000001101010011010010100000000
000000000000001001000000000000011011011010010000000100
000000100000000001000010101000011110011010010000000000
000000000100000000100110000101001010100101100000000000
000000000000001101000010010000000000010110100000000000
000000000000000111000010001011000000101001010000100000
000000000000000000000000011101011100000011110100000000
000000000000000000000010101011010000111100000000000000
110000000000001000000110000000011111011010010100000100
010010000000000101000000001111011000100101100000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001111000111000111110101100000000000000100000000
100000000000000000000110100000000000000001000000000000
110000000000000000000000001111001110010110100000000000
010000000000000000000000001001100000111100000000000000
000000000001000111100011100000000001000000100100000000
000000000000100000100000000000001000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000011110000100000000001000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000001101000010101101000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 12
000000000000000000000110000101000000001111000100000000
000000000000000000000000000111001100110000110000000000
001000000100000000000110000101111101010010110000000000
100000000000000000000000000000011001010010110000000000
110000000000001000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000000001100000010000001100011010010100000000
000000000000000000000011010111011001100101100000000000
000000000000000000000000000111111011011010010100000000
000000000000000101000010100000011100011010010000000000
000000000000001000000000000011111011011010010100000000
000000000000010001000010100000101001011010010000000000
000000000000001001100011100101000000001111000000000000
000000000000000101000100000111001100010110100000000000
110000000000000111100000000000001100001011010000000000
110000000000000101000000000111011001000111100000000000

.logic_tile 20 12
100000000000000000000000000000011011001011010000000000
000000000000000000000000000111001000000111100000000000
001001000000000111000000000000000000000000000100000000
100000000100001101000000000101000000000010000000000000
110000000000000000000000000001100000000000000100100000
100000000000000001000000000000000000000001000000100000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000001000000000000000011100000000000000100000000
000000000000100001000010000000000000000001000000000000
000000000001010101000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000000000000
000000000110000001000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 12
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 12
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000000000000110010000000000000000001000000000
100000000000000000000010000000001010000000000000000000
000000000000000101000000000000000000000000001000000000
000000000000001101100000000000001010000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000001101000000000000000000
000010000000000000000000010000001000111100001000000000
000001000000000000000010100000000000111100000000000100
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000001
110000000000000001000110100000011000000011110000000000
110000000000001001000000000000010000000011110000000000

.logic_tile 2 13
000000000010000111000110000000000001000000001000000000
000000000000000000100000000000001001000000000000001000
001000000000000000000000010000000000000000001000000000
100000000000000000000010100000001000000000000000000000
000000000000000000000000000000001000001100111100000100
000000000000000000000000000000001101110011000000000100
000000000000000111000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000001
000000000000000000000000010111101000001100110100000000
000000000000000000000010000000000000110011000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000011110000000000
000000000000000000000000000000000000000011110000000000
010000000000001000000000000000000000010110100000000000
110000000000000001000000001001000000101001010000000000

.logic_tile 3 13
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000001001111000000000000
100000000000001101000000000000001110001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000011100000000000011010111101010000000000
000000000000000000000000001101000000111110100000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000110000001000000000000000101000001
000000000000000000000100000000000000000001000000000000
010000000000001000000000000111000001000000000010000000
010000000000001001000000001011101110010000100000000000

.logic_tile 4 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000101000010100000000001000000100100000000
100000000000000000100010110000001000000000000000000000
110000001100100101000000000001100000010110100000000000
110000000001011101100000000000100000010110100000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000001000000100100000000
000000000001000000000010100000001001000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000010000000000000000000100100000000
000000000000000000000100000000001010000000000000000000
000000000000000000000000011011011011000100000000000000
000000000000000000000010001111101001010100100000000000

.logic_tile 5 13
000000000000000111100000010001100000000000001000000000
000000000000000000100010100000100000000000000000001000
001000000000000000000010100001000000000000001000000000
100000001010000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010110000001011000000000000000000
000000000000000111100110000000000001000000001000000000
000000000000000000100010110000001011000000000000000000
000000000010000000000000000011100000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000001100000000000001000111100001010000000
000000000000001001100000000000000000111100000000000000
000100000000000000000010111001001110010100000101000010
000100000000000000000011100011010000101011110010000000
010000000000000000000000000000000000001111000000000000
110000000000000000000000000000001011001111000000000000

.logic_tile 6 13
000000000000000101000000000000000001000000001000000000
000000000000000101000000000000001000000000000000001000
000000000000000101000000000000011001001100111000000000
000000000000000101000000000000001100110011000000000000
000000000000100000000111000001001000001100111000000000
000000000000000000000110000000000000110011000000000000
000000000000000001000000000001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000001000000000000000000000101001000001100111000000000
000010100000000000000000000000100000110011000010000000
000000000000000101100000000000001001001100111000000000
000000000000000000000000000000001000110011000010000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000010000000
000000000000000000000000000101001000101010100000000000
000000000000000000000000000000100000101010100000100000

.logic_tile 7 13
000000101110000000000110110111011100100101100000000000
000000000000000000000010100000101010100101100010000000
001010000000000101000000000000011001100101100100000001
100001000000000000000010101111011100011010010000000000
110000000000000101100110000001101010011010010000000101
000000000000000000000011100000011001011010010010000000
000000000001011000000110001000001000001011010000000000
000000000000100101000010100001011011000111100000000000
000001000000000011100000000101101101100101100000000001
000000000000000000100000000000001011100101100010000000
000000000000000001000000001000000000010110100000000000
000000000010000000000000001101000000101001010000000000
000000000000000001000000010000001000011010010000000001
000000000000000000000010011101011110100101100010000001
000000000000000000000000000101001110110100100000000000
000000000000000000000000000000101001110100100010000000

.ramb_tile 8 13
000001000000000000000000000000000000000000
000010101010000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000001000000100000000000000000000000000000
000010100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 13
000000000000000011000111101001000001101001010000000000
000000000000000000000100001001101000110000110000000000
001000000000000001100000010000000000000000000100000100
100000000000001111000010000001000000000010000000000000
010000000110000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000111000000001111111010111100000000000000
000000000000000000000000000001100000000011110000000000
000000000000000000000000000011101110101000000000000000
000000001100000000000000000000100000101000000000000001
000000000000000111100110110011100001101001010000000000
000000000000000000100011101111101100110000110000000000
000000000000000000000000001000011001111000010000000000
000000000000001111000010000101001111110100100000000000
000000000000000000000111100001111000100101100000000000
000000000000000000000100000000101001100101100000000000

.logic_tile 10 13
000000000000000000000000000101111100101000010000000000
000000000000000000000000000111111010110000100000000000
001000000000000000000110100000011100000100000100000000
100000000000000000000000000000000000000000000010000000
110000000110000001100110110001100000000000000100000000
010000000000000000100010010000100000000001000000000010
000000000000000000000000000111000000010110100000000000
000000000000000000000010011101101110001111000000000000
000000000000100000000000000101001110000011110000000001
000000100000010000000010001111100000111100000000000000
000000000000000111100010001000000000000000000100000000
000000000000001101000100000011000000000010000000000000
000000000000001011100011100000000000000000000100000000
000000000000000001000100001101000000000010000000000000
000000000000000000000000001101001111110101000000000000
000000000000000000000000001101001101000101110001000001

.logic_tile 11 13
000000000000000111100110110001000001110000110000000000
000010100001010000000011101101101110010110100000000000
001000000000000101100000010001111010011010010000000000
100000000000000101000011010000101101011010010000000001
010000001010101001000010100000011010000100000100000000
010001000001000001000000000000000000000000000000000000
000000000000000101000000010001100001010110100000000000
000000000000001111000010100101001100001111000000000000
000000000000000000000110000101011101011010010000000000
000000000000000001000000000000001000011010010000000100
000000000100000111100000000101000000001111000000000100
000000000000000000100000000001101001110000110000000000
000000000000000000000000001011000001110000110000000000
000010101000000000000000001001101010010110100000000000
000000000000000111100000001101001101000000100000000000
000000000000000000000000001101001000010100100000000000

.logic_tile 12 13
000000001010000000000110010101101011101000000000000000
000000000000000000000010000101001100010000100000000000
001000000000000000000110101101011110010100000000000000
100000000000000101000000000101001111010000100000000000
110000000001001011100000010001101000000110100000000000
010000000000001111000010100111111100000110010000000000
000000000000001111100000001111001010111000000000000000
000000000000000011000000000101101011100000000000000000
000000000000001000000000000000000001000000100100000000
000010000000001101000011100000001010000000000000000000
000000000000001000000000000000000001000000100100000000
000000000000000001000000000000001110000000000000000000
000000000000001001100010100000000001001111000000000001
000000000000000001000111110000001000001111000000000000
000000000000000001100000000011001000111100000000000000
000000000000001111000000000111010000101000000000000100

.logic_tile 13 13
000000000000001000000000001000001101001011010000000000
000000001000000111000000000111001101000111100000000000
001000000000000001100111110011111110000011110100000000
100000000000000000000110000011100000111100000010000000
110000000000101000000110001101111000110000000000000000
010100000000000001000000001101011000001100000000000010
000000000000001000000010111000001011011010010100000000
000000000000001111000111011101011000100101100010000000
000000100000000001100000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000001001000111011001100000010110100000000000
000000000000001011000010110011101010110000110000000000
000000000000000000000000000101011101011010010101000000
000000000000000000000000000000001001011010010000000000
110000000000000001000000001001011011100001000000000000
010000000000000000000000001011011010000100100000000000

.logic_tile 14 13
000000000000000101000010111011111110101001010000000000
000000000001010000100110000101110000111100000000000000
000000000000000001100010111011111010000110100000000000
000000000000000000100111110001111010000000000000000000
000000101100001001100000001001001000101001010000000000
000000000000001011000011111111010000111100000000000000
000000000000000111100010100111101010010000000000000000
000000000000000000100000000000001011010000000001000000
000000000000001001000110100001101100110000000010000000
000010000000000011000000001001101110001100000000000000
000000000000000001100010110111001100100001000000000000
000000000000000000100110001011101110001000010000000000
000000000000101001000111000011111000100001000000000000
000000000000010001100100001001011110001000010000000000
000000000000000001100010010001101100100001000000000000
000000000000000000000110101011101110001000010000000000

.logic_tile 15 13
000000000001000000000000000101101011100001000000000000
000000000100000000000011101011011110000100100000100000
001010100000001000000000000000001010000100000100000001
100001000000000001000010100000010000000000000000000000
010000000000000000000111110000000000000000000000000000
010100000000000000000111110000000000000000000000000000
000000000000001000000000000000001110000100000100000000
000000000000000001000000000000000000000000000000000010
000000000000000011100000000000001100000100000110000000
000000000010000000000010000000000000000000000000000000
000010100000000000000000001000000000010110100000000000
000001000000000000000000000111000000101001010000000010
000000000000000011100000001101000001101001010000000000
000000000000000000100000000001101110110000110001000000
000000000010000101100011100001111110010101010000000000
000000001110000001000100000000110000010101010000000000

.logic_tile 16 13
000000001000000101100011101101111001110000000000000000
000000000000000000000100001011001011000000110000000000
001000000000000001100110000000011101011010010000000000
100000000000000000000000000001001001100101100001000010
110000000000000011100011000000011100000100000110000000
110000000000000000100000000000010000000000000001000010
000000100000001000000010000000001010000100000100000000
000001000000000101000110000000010000000000000000000000
000010000000000000000111110000001100000100000100000000
000001100000000000000110100000010000000000000000000010
000000000000000000000111101011100000101001010000000000
000000000000001001000010011001001000110000110000000000
000000000000000000000111101001000000010110100000000000
000000000000000000000010101111101101110000110000000000
000010000100010000000110101000001010111000010000000000
000001000000100000000000001101001111110100100000000000

.logic_tile 17 13
000010000000000001100000000111001011010010110000000000
000001000000001111000000000000101000010010110000000000
001000000000000000000000011111101110000011110000000000
100000000000001101000011101101010000101001010000000000
010000000000000000000111110001011010001011010000000000
110000000001000101000110000000001000001011010000000000
000000000000001000000000010000001101011010010110000000
000000000000000001000010001011001110100101100000000000
000010100000000000000110000001011010000011110110000000
000000000000100101000000000001000000111100000000000000
000000000110100000000110000000001101010010110000000000
000000000001000001000000001011001110100001110000000000
000000000000000000000010101101100000001111000110000000
000000000100000000000010100111101111110000110000000000
110000000000100001100000001000011000011010010110000000
010000000000000101000000001011011011100101100000000000

.logic_tile 18 13
100001000001000000000000000000011010000100000100000000
000000101010000000000011100000010000000000000000000000
001000000000000000000000000000001110000100000100000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000011110000000000000000000000000000
000000000000000000000000010000000000000000000100100000
000000000000000000000011011101000000000010000000000000
000000000110000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000001100000101100000000000001101001100110000000000
000000000000000001000000000000011100001100110000000000
000000000000000001000000001000000000000000000100000000
000000000010000000000000000011000000000010000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 13
000000000000000101100110010001011010101001010100100000
000000000000000000000010001001000000010101010001000000
001000000000000111100000000111001010110100010100000000
100000000001000000000000000000101001110100010010000000
000000101100000101000110100101111010110100010110000000
000000000000000000100000000000011101110100010000000000
000000000000000000000000010101001111110001010100000000
000000000000000001000010100000011110110001010001000000
000000000000000001100010100011000000101001010110000000
000000000000000000000110110101101111100110010000000000
000000000000000000000000001000001011101100010100000000
000000000000000000000000000001011010011100100000000000
000000000000000000000011100011000000101001010110000000
000000000000000000000000000101001111100110010000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 20 13
000000000000000101000000010101011110111001000100000000
000000000000000000000011100000111100111001000000000000
001000000000000000000000000001001100101001010100100000
100000000000001101000000000111100000010101010000000000
000000000000000000000000011111100000101001010100000000
000000000000000000000011111101001100100110010000000000
000000000000001101000010110000000000000000000000000000
000000000000001111000011100000000000000000000000000000
000000001111001000000000000001011100111001000100000000
000000000000001111000000000000001100111001000000000000
000000000000000001100110001011000001111001110100000000
000000000000000000000000001011001011010000100000000000
000000000000001000000000010111000001111001110100000000
000010100000000001000010000011101010100000010000000000
000000000000001000000000010011011001111000100100000000
000010000000000001000010000000001010111000100000000000

.logic_tile 21 13
000000000000000000000000010000000000000000000000000000
000000001000000000000011110000000000000000000000000000
001000000000000000000000010001111010010010110000000000
100000000000001001000010000000101011010010110001000000
110000000000000000000110011111111011010111100000000000
010001000000000000000010001101001110001111010000000000
000000000001001101100110100001011001000000100000000000
000000000000100001000000000000101100000000100000000000
000000000000000000000000010101111110010101010100000000
000000000000000101000011110000000000010101010000000000
000000000000000001000010101111111011110101000100000000
000000000000001111000000000111011010000101110000000000
000000000000000000000000001000001011011010010100000000
000000000000000000000000001001011010100101100000000000
110000000000000001100000001101001100010100000000000001
010000000000001101000000001011100000000000000000000000

.logic_tile 22 13
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000100000000000000000011110000100000100000000
100000000000010111000000000000000000000000000001000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000010000000000001011000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000011100000000000000100000000
000000000000000000000010000000100000000001000001000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000001000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 13
000000000000000000000000000000000000000000
000100010000000000000000000000000000000000
001000001100000000000000000000000000000000
100000000000000000000000000000000000000000
110000000000000000000000000000000000000000
010000000000000000000000000000000000000000
000001000000000111100000000000000000000000
000000100000001011000000000000000000000000
000000000000001000000000010000000000000000
000000000000001101000010010000000000000000
000000000000000000000000001000000000000000
000000000000000000000000000101000000000000
000000000000000000000000000000000000000000
000000000000000000000000000011000000000000
010000000000000000000000000000000000100000
110000000000000000000000000000000000100001

.logic_tile 26 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000001001111000000000000
000000000000000000000011100000001100001111000000000000
001000000000000000000000000000000000001111000000000000
100000000000000000000010100000001011001111000000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100000001000000000000000000100000000
000000000000000011000000000111000000000010000000000000
000000000000000000000110001101011100010100000000000000
000000000000000000000010101001101111100000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 2 14
100000000000001000000111100000000000000000000100000000
000000000000001111000100000101000000000010000000000001
001000000000000111100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000111100000000000001000000100000100000000
100000000000000000100000000000010000000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000001
000000000000000000000000000000000000000000100100000001
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 14
100000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
100000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000010000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 14
100000000000000000000110000101100000000000000100000000
000000000000000000000010000000000000000001000000000000
001000000000000000000010100000000000000000000100000000
100000000000000101000010110101000000000010000000000000
010000000000000101000010000111011010100001010000000000
110000000000000001000011111001111010100000000000000000
000000000000000000000010111011111000011001110000000000
000000000000001111000111001101111111000110100000000000
000001000000000000000000010011111001001001100000000000
000010100000000001000010001011111110001001010000000000
000010000000000000000110000000000000000000000100000000
000001000000000000000011111101000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000001000000000000010100011000000000010000000000000
000000000000000001000000000001111010110010110000000000
000000000000000000000000001111011001010001100000000000

.logic_tile 5 14
000000100000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
001001000000001111000011100000000001000000001000000000
100010000000000111000000000000001001000000000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000110001000000000000101001000001100111100000000
000000000001000101000000000000100000110011000000000000
000001000001000001100000011000001000001100110100000000
000000000000000000100010000011000000110011000000000000
000001000000001000000000000101011101101000100000000000
000010000100000001000000000011101010010101110000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001011001111000000000000
010000000000000000000000001101001101000010000000000000
010000000000000000000000001001111000000000000000000000

.logic_tile 6 14
000000000000100000000000001000000000010110100000000000
000000000001000000000000001101000000101001010000000000
001000000000001101100110101000000000010110100000000000
100000000000000101000000001011000000101001010000000000
000001000000000001100000010101011100001100110100000000
000000100000000000000010000000110000110011000000100000
000001000000000000000111000000011000000011110000000000
000000100000000000000100000000000000000011110000000000
000000001110000000000000001000011001100000000000000101
000000000000000000000000001111011000010000000011000000
000001000000000000000110001111111001011110100000000000
000010100000000000000000000001101001010111110010000001
000000000000000000000000000101000000010110100000000000
000000000000010000000000000000100000010110100000000000
010000000000000000000110100000001010000100000100000000
100000000000000000000000000000000000000000000001100000

.logic_tile 7 14
000000001010000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000001000
001000000000001000000110010000000001000000001000000000
100000000000000101000011010000001011000000000000000000
000000000000001101100000000000000001000000001000000000
000000000000000101000010010000001011000000000000000000
000000000000000000000011110000000000000000001000000000
000000000000000000000010100000001010000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000010000000101001000000000000000000
000000000000000001100000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000111111101010000100100000000
000000000000000000000011101011101111101000000000100000
000000000000000000000010011111111000000000010100000001
000000000000000000000010001001101111000001110000000011

.ramt_tile 8 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000010100011111111011110000000000000
000000000000000000000000000000011011011110000000000000
000000001100000011100110001000000000010110100000000000
000000000000000101100100001001000000101001010000000000
000000000000000000000010100111101000010101010000000001
000000000000000101000100000000010000010101010000000000
000001000000100111100010100101100001011001100000000001
000000100001010000100000000000101100011001100000000000
000000000000000101100000000101011001100101100000000000
000000000000000000000000000000001101100101100000000000
000000001110000101100000011011100000101001010000000000
000000000000000000000011100001101010001111000010000000
000001000000000000000000000111101000010010110000000000
000010000000000000000000000000011011010010110000000010
000001000000001000000000010001111010010110100000000000
000000100000000101000010000011000000000011110000000010

.logic_tile 10 14
000000000110000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000000000000000000001101010001100111000000000
000000000000000101000000000000000000110011000000100000
000000001010000101100000000000001001001100111000000000
000000000000000000000000000000001100110011000000100000
000000000000001000000000000000001001001100111000000000
000000000000001001000000000000001010110011000000000000
000000001000000101100000000011001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000001000000000000000001000001100111000000000
000000000000000101000000000000001111110011000000000000
000000001010010000000000010000001001001100111000000000
000000000000100000000010100000001110110011000000000000
000000000000000101100110100111101000001100111000000000
000000000000000000000000000000100000110011000000000000

.logic_tile 11 14
000000001000001101000000000000011011000111100000000000
000000000000000001000000000011001001001011010000000000
001000000000000000000000000000000000010110100000000000
100000000000000000000010100001000000101001010000000000
010000000000000000000010011000011010011010010000000000
110010000000000000000111111001001100100101100000000000
000000000000001101000010000011000000000000000100000001
000000000000000011000000000000100000000001000000000000
000000000100100000000000011000000000010110100000000000
000010000000000001000011100101000000101001010000000000
000000000000000000000000000001011010100101100000000000
000000000000000000000000000000011011100101100000000000
000000000010000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000001011010010110100000000000
000000000000000000000000001101010000000011110000000100

.logic_tile 12 14
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001000001111000000000000
001000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
000000000000000000000110000000011010000100000100100000
000000000000000000000000000000000000000000000000000010
000000000000001011100000010101000000001100110100000000
000000000000000001100011010000101111110011000000000010
000000000000000000000000000111000000010110100000000000
000010100000000000000000000000100000010110100000000000
000000000000000000000000000000001010000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000000001000000000010110100000000000
110000000000000000000000001101000000101001010000000000

.logic_tile 13 14
000001000010000000000111000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000101011010011110000000000000
000000000000000000000000000000101001011110000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000111100000000000000100000000
000000000000000000000000000000000000000001000010000000

.logic_tile 14 14
000000000110000000000000000111001011001000010000000100
000000000000000000000011101101011101010010000000000000
001000000000000111100000000111111111111000010000100000
100000000000000000100000000000101011111000010000000000
010000000000000000000011110000001110000100000100000000
010000000000000000000010000000010000000000000000000000
000000000000000000000000000000000000000000100100100000
000000000000000000000010010000001101000000000000000000
000100000010000000000111110001101111100001000000000000
000110001110000000000110001011001101001000010001000000
000000100000000111100111101000000000000000000100000000
000000000000000000100110011111000000000010000000000000
000001000000000000000000010011100000000000000100000001
000010101110000101000011110000000000000001000000100000
000000000000000001100010110000000001000000100100000000
000000000000000000000011100000001101000000000010000000

.logic_tile 15 14
000000000000000000000010100111001001110000000000100000
000000000000000000000110111001011000000000110000000000
000000000000001101100000011101100001001111000000000000
000000000000001111000010101111101000110000110000000010
000000000000000000000110110000000001001111000000000000
000000001000000000000010100000001001001111000000000000
000000000000000001000010100101000000010110100000000000
000000000000000000000100000000100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000001110000000000000001001000000101001010000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001101000000101001010000000000
000000000000001000000000000111001001110000000000000001
000000000000001011000000001001011010000000110000000000
000000000000000000000000010000000001001111000000000000
000000000000000000000011000000001000001111000000000000

.logic_tile 16 14
000000000000000000000110110000000000000000001000000000
000000000110000000000010100000001001000000000000001000
000000000000000101100110100011101000001100111000000000
000000000000001101000000000000010000110011000000000010
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000010
000000000000001011100000000000001001001100111000000000
000000000000000101100000000000001010110011000000000010
000000000000000000000111100000001001001100111000000000
000000100000000000000000000000001000110011000000100000
000000000000000000000000000000001001001100111000000000
000000000000001101000000000000001001110011000000100000
000010100000000000000000000001001000001100111000000000
000001000000100000000000000000100000110011000000000010
000010100000000000000000010101101001110011000000000001
000001000000000000000011101011001111001100110000000010

.logic_tile 17 14
000000001000000000000010100111001101101000010000000000
000000000000000000000110111001111000110100000000000000
001000000000000000000000000000000000000000000000000000
100000000000001101000000000000000000000000000000000000
010001000000001000000111100101001001111000010000100000
110010000000000001000100000000011100111000010000000000
000000000000001000000000011000000000000000000110000000
000000000000000111000011000101000000000010000000000000
000000000000000000000110001111100001001111000000000000
000000000000000000000100000111101101010110100000000010
000000000000101000000000000011100000001111000000000000
000000000000001001000010111001001010110000110000100000
000000000000000000000000011011001110110001100010000000
000000000000000000000010010001111001001101100000000000
000000000000000101000000010000000001001111000001000001
000000000000000000100010100000001011001111000010000011

.logic_tile 18 14
000000000000000000000000000000011010110001010100000000
000000001110000101000010110111011010110010100000000000
001000000000000000000000000111011011111001000100000000
100000000000000000000000000000001011111001000000000000
000000000000000001100000001101011010111101010100100000
000001000000001101000010001011100000010100000000000000
000000000000000001100000000111001101111001000100000000
000000000000000111000011110000001011111001000000000000
000000000000001000000000000101000000001111000000000000
000000101110000001000000001001001010010110100000000000
000000000000000000000110011111100001101001010100000000
000000000000000000000010001011101011011001100000000000
000000000000000101100010011000001010101000110100000000
000000000000000000000110100111011000010100110000000010
000000000000100111000110100000001111111001000100000000
000000000000000000000000001111011011110110000000000000

.logic_tile 19 14
100000000000000000000000010000000000000000000000000000
000000001000000000000011110000000000000000000000000000
001000000000010000000000000001000000000000000100000000
100000000000100000000000000000100000000001000000000000
010000000000000111000111110000000000000000000100000000
100000000010000000100010110101000000000010000000000000
000010000000000000000000000000000000000000000100000000
000001000000000000000000001101000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000001000000010100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000010000000000000000001000000000
000000000000000000000010000000001111000000000000001000
001000000000000001100000010001100000000000001000000000
100000000000000000000010000000100000000000000000000000
110000000000000000000000000000001000001100111100000000
010000000000000000000000000000001001110011000000000000
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001101110011000000000000
000001000000000000000110010101101000001100111100000000
000010000000000000000010100000000000110011000000000000
000000000000001000000000000000001001001100110100000000
000000000000000111000000000000001000110011000000000000
000000000000000000000010100000000001001100110100000000
000000000000000000000000001111001001110011000000000000
110000000000000000000000001001011000100000000000000000
010000000000000000000000000101111101000000000000000000

.logic_tile 22 14
000000000000000000000111110001011010101101110000000000
000000000000000000000111101111101110011101110000000000
001000001100001000000110100000011110000100000100000000
100000000000000111000000000000010000000000000000000000
010000000000001000000010100011011010001001010000000000
010000000000000011000100000011001111001000000000000000
000000000000001101100000000101011011100000000000000000
000000100000000001000000000000101001100000000000000000
000000000000001001100000001101101010110000110100000000
000000000000000011000000000011001110010000111000000000
000000001000000000000000001111001100110000110000000000
000000000000000001000000000101001110110000100010000000
000000000000001001100110000000011010000011000000000000
000001000000000001000000000000001110000011000010000000
010000000000010000000110000000001111001100110000000000
010000000000100000000000000000001010001100110000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 14
000000000000000000000000010000000000100000
000000010000000000000011110000000000000000
000000000000000000000000000000000000100000
000000000000000000000000000000000000000000
010000000000000000000000000000000000001010
010000000000000000000000000000000000000100
000000000000000000000000000000000000111000
000000000000000000000000000000000000000000
000000000000000000000000000000000000001000
000000000000000000000000000000000000010000
000000000000000000000000000000000000001000
000000000000000000000000000000000000010000
000000000000000000000000000000000000101000
000000000000000000000000000000000000000001
000000000000000000000000000000000000101000
000000000000000000000000000000000000000100

.logic_tile 26 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000001000000110011101011011000110000000000000
000000000000001011000010001111111001000111010000000000
001000000000000000000000000000001000100001010000000000
100000000000000000000010110111011011010010100000000000
010000000000000000000111101101001001101001000000000000
110000000000001111000010110111011100010000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000010101011000000000010000000000000
000000000000101000000000000000000001000000100100000000
000000000011010101000000000000001101000000000000000000
000000000001010001100110110000001100000100000100000000
000000000000100001000010100000000000000000000000000000
000000000000001000000000000000000000001111000000000000
000000000000000001000000000000001000001111000000000000
000000000000011001000110001111111101101000010000000000
000000000000100001000000000111001100000000010000000000

.logic_tile 2 15
100000000000000101100011100000000000000000000100000000
000000000000000111000000000001000000000010000000000000
001000000000001000000000001001101110010100100000000000
100000000000000101000011101011001000010110110000000000
010000000000000000000000000001000000000000000100000000
100000000000000000000000000000100000000001000000000000
000000000000000111000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000001000000000000000011010000100000100000000
000000000000001101000000000000010000000000000000000000
000000000000000001000010001101101100000010000000000000
000000000000000000000000001011001111000000000000000000
000000000000000001000000001000000000000000000100000000
000000000000000000000010111001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000

.logic_tile 3 15
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000101100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000111000011100000000000000000000000000000
110000000000000000000110100000000000000000000000000000
000000000000000101100110000000001100000011110000000000
000000000000000000100000000000010000000011110000000000
000000000000000000000000000000001010000100000110000000
000000000000000000000010100000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001000001000110000000000000
000000000000000000000000000101001011001111000010000110
000000000000000000000000001101011010101000000000000000
000000000000000000000000000001000000000000000010000000

.logic_tile 4 15
000000000000000000000110100000000000000000001000000000
000000000010000000000000000000001101000000000000001000
001000000000000000000000000000000000000000001000000000
100000000000000111000000000000001100000000000000000000
110000001110100000000000000001000000000000001000000000
110000000001000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000101000110100011000001000000001000000000
000000000000000000000010100000101000000000000000000000
000000000000001000000000010000001000111100001000000000
000000000000000101000010100000000000111100000010000000
000000000000000000000010011000000000000000000100000000
000000000000000000000010100011000000000010000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 5 15
100000000000000000000000000000000001000000100100000000
000000000000000000000011100000001001000000000000000000
001000000000101000000010110000011101100000000000000001
100000000000011011000111010111001001010000000000000000
010000000000000000000000000000001100000011110000000000
010000000000000000000000000000010000000011110000000000
000000000001010000000000000011100000010110100000000000
000000000000100000000000000000000000010110100000000000
000000000000000000000010101000000000000000000100000000
000000000001000000000100001111000000000010000000000000
000000000000000000000000001011111110001111100010000000
000000000000001101000000001001001110101111100000000111
000000000000001000000000000000011110000100000100000000
000000000000000101000000000000010000000000000000000000
000000000000000101000010000000011000000100000100000000
000000000001000000100010000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000101001111010000100100000101
000000000000000000000000000101011010101000000001100000
001000000000000111100000011111011011010100000111000000
100000000000000000100010011101001000100000010000000100
000000000000001101100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000111000000000000001110000011110010000001
000000000000000000000011110000000000000011110001000110
000001000000000000000000001000000000010110100001000000
000010000000000000000000001001000000101001010000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000010100001010000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000001110011000000000000011001010101010010100000000
000000000000101111000010111001011010011010100000000100
001000000000001000000111100111111010010101010000000000
100000000000000111000100000000010000010101010000000000
000000000000000101100000010101011010101010010100000000
000000000000001111000011110011001010011010100000000001
000000000000000111100111110000000000000000000000000000
000000000000001111000011100000000000000000000000000000
000000000000001001100000001111011010101010010100000100
000000000000000001000000000001111010100101010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010001111110101110000100000100
000000000000001101000010000101101000110100010000000010
000000000000001001000000000101100000011001100000000000
000000000000000001000000000000001110011001100000000000

.ramb_tile 8 15
000000000000001000000000000000000000000000
000000010000000111000000000000000000000000
001000000000000000000000000000000000000000
100000000000000000000000000000000000000000
010000001000100000000011100000000000000000
110000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110110011100000000000000000000000
000000000000110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000011000000000000
000000001110000000000000000000000000000000
000000001110000000000000000001000000000000
110000000000000011100000000000000000000000
110000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000011111101100000010110100000000000
000000000000000101000111111001001000110000110000000000
001000000000000101000110010101100001001111000000000000
100000000000000000100110010111001001110000110000000000
000000000000001000000110011000011010011010010000000000
000010100000001111000110011001001000100101100000000000
000000000000000101000010100101001001010010110000000000
000000000000000101000000000000111110010010110001000000
000000000000001000000000001101001010000011110010000000
000000000000000101000000001101010000010110100000000000
000000000000000001100000001000001100111100010100000000
000000001000000000000000000001001001111100100000000000
000000000000001000000000000000000000011001100010000000
000000000000000001000000001101001001100110010000000000
000000000000001000000000000011000001101001010100000000
000000000000000001000000001001001100111001110000000000

.logic_tile 10 15
000000000000001000000000010111101001001100000000000000
000000000000000101000011101111001001000011000000010000
001000000011000101100010111101100000010110100000000000
100010000000010000000011101011101011110000110000000000
010010100000000000000111010001101100000011110000000000
110001000000000000000010001001010000010110100000000000
000000000000000101000110111001000000001111000110000000
000000000000010000100010000001101101110000110000000000
000000001010000000000110000000011001000100010000000000
000000100000000000000000000001011110001000100000000000
000000000010001101000110001000011011011110000000000000
000000000000000111100000000011001011101101000010000000
000000000000000000000010001011111010000011110100000000
000000000000000000000000000101010000111100000010000000
110000000100001001100000000101100001001111000100000000
010000000000000001100000001101101101110000110000000001

.logic_tile 11 15
000000000000001000000000000001100000010110100100000000
000000000000000011000011000000000000010110100000000000
001000000000000101000010100000000000001111000100000000
100000000000000000000000000000001011001111000000000000
010000000000001011100000000000000000010110100100000000
010000000000000001000010100101000000101001010000000000
000000000000000000000000001111101101001101000000000000
000000000000001001000000000011111010000100000000000000
000000000000000000000010010001100000010110100100000000
000000000000000000000010000000100000010110100000000000
000000000000000001100000010001000000010110100100000000
000000000000000000000010000000000000010110100000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000010101111111100001001000000000000
000000000000000000000000000101111010101011110000000000

.logic_tile 12 15
000000000110000000000011100101100000000000001000000000
000000000000000101000000000000000000000000000000001000
001000000000000101000010100000000001000000001000000000
100000000000001111000000000000001000000000000000000000
000000001000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000001010001000000000000000001000000001000000000
000000000000100101000000000000001001000000000000000000
000000000000000001000000000001000001000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000001100000010000001000111100001000000000
000000000000000000000010000000000000111100000000000000
000000000000000000000000001011011101010000100100000011
000000000000000000000000001011001000010100000010000011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 15
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001001100010111000001011001011010000000000
100000000000000111000110000001001110000111100000000000
110000000000000101000000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000000101000000000000000001001111000011000001
000000000000001101000000000000001010001111000010100001
000000000000000000000000000111111000000011110100000001
000000000000000000000000000101000000111100000000000000
000000000000000000000000001001111010010110100000000000
000000000000000000000000001001100000111100000000000000
000000000000000000000010001001100001001111000110000000
000000000001000000000100001001101010110000110000000000
010000000000001000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000

.logic_tile 14 15
000000100000000101100000000001001010011010010100000000
000000000000000000000000000000001101011010010000000010
001000000000000000000000000011000000001111000000000000
100000000000000000000010100001101010010110100000000000
110000000000001000000000010111111110010101010000000000
110000000000000001000010000000100000010101010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000001100000000011001011001100110100000000
000000101100001101000010110011011110101010100000000010
000000000000000000000000000011011110011010010100000000
000001000000000001000010100000001100011010010000000000
000000000000000000000011100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000001001100000001011111000110001100000000000
010000000000000001000010111101111110001110010000100000

.logic_tile 15 15
000000000000000101000000010111111011101000010000000000
000000000000001101100010000001111101110000100000000000
001000000000000000000010111000001000111000010000000000
100000000000000000000110000101011101110100100000000000
010000000000000001100111100000000000000000100100000000
110000001100000000000100000000001110000000000000000000
000000000000000000000000001011001100101001010000000000
000000000000001101000010111001100000111100000000000000
000000000000001000000110010000000001001111000000000000
000000001110000001000010010000001101001111000000000000
000000000000000000000000000101011000011010010000000000
000000000000000000000010110000011000011010010000100010
000000000000000111000111100000000000000000000100000000
000010100000000000100000001111000000000010000000000000
000000000000000000000000010001101010111000010000000000
000000000000000000000010010000101000111000010000000000

.logic_tile 16 15
000000000000000001100110010111000000000000000100000000
000000000000000000000010000101000000111111110000000000
001000000000000000000000000101001100100101100100000000
100000000000000000000000000111001000001100110000000000
110000000000000101000010100000001110011010010100000000
010000000000000000100100001101011001100101100000000000
000000000000000111100000010111100001001111000100000000
000000000000000000000010101001101101110000110000000000
000000000000000000000000010000011010000011110000000000
000000000000000101000011100000010000000011110000000000
000000000000000001100010110101001000000011110000000000
000000000000000111000010001111110000101001010000000000
001000000000001000000000001000011101011010010100000000
000000000000000001000010100101001101100101100000000000
110000000000000000000110000101001100000111100000000000
010000000000000000000000000111001000001111110000000000

.logic_tile 17 15
000000000000000000000111000000001000000100000100000000
000000000000000000000010010000010000000000000000000100
001000000000000000000000000000000000000000100100000000
100000000000000000000000000000001101000000000000000100
010000000000000011100111000000000001000000100100000000
010000000000000000000100000000001110000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000001000000010000000000000000000000100000000
000000000000001101000000001101000000000010000000100000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000001000000
000001000000000000000000000000000000000000100100000000
000010000000000001000000000000001100000000000000100000
000000000000001001000000001000000000000000000100000001
000000000000001101000000000111000000000010000000100000

.logic_tile 18 15
000000000000000001100000010101000000001111000100000001
000000000000000000000010000101001001110000110000000000
001000000000001000000010111000011001001011010000000000
100000000000001111000010001111011001000111100000000000
010000000000001101000011101001000001001111000000000000
110100000000000001000000000101001011101001010000000000
000000000000000101000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000001111111011010010100000000
000000000000000000000000000000111001011010010000000000
010000000100000000000000000101111010011010010100000000
010000000000000000000010100000011000011010010000100000

.logic_tile 19 15
100000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000001
001001000000000111100000000000000000000000100100000000
100000000000000000100000000000001010000000000000000100
010010100000001000000000000000000000000000000000000000
100001000000001111000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000001
000000000000000000000000000000001000000000000000000000

.logic_tile 20 15
100000000000000101000010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
001000000000000000000000000000000000001111000000000000
100000000000001101000000000000001000001111000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000010100000011000000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000101000000000000000110000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 15
100000000001000000000010100001000000000000001000000000
000000000000000000000100000000100000000000000000001000
001000000000000101100000000101000000000000001000000000
100000000000000000000000000000000000000000000000000000
110000000000000101100011100111100000000000001000000000
100000000000000000000110110000100000000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000000101000000000000001010000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000010110000100000000001000000000000

.logic_tile 22 15
000000000000000101000110001001001011000110000000100000
000000000000000000000010100001001101010111110000000000
001000000000000000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010000000000000000000000000001011010010111110000100000
010000000000001101000000000000000000010111110000000110
000000000000000001000000000000000000001111000100000000
000000000001000101000000000000001001001111000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000010000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000011100000100000100000000
000000000000001001000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 15
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
000000000000000001000000000111000000001100110100100001
000000000000000000000000000000101100110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010101111000000100000000000000
000000000000000000000010000011101010101000010000000000
110000000000000111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
010000100001000000000111110000011100000100000100000000
110000000000000000000110000000000000000000000000000000
000000000000001001000000000000001110000100000110000000
000000000000000111000000000000010000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000001000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001101011011011100100000000000
000000000000100000000000000111101000101100100000000000
000000000000000001100000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000

.logic_tile 3 16
000000000000000000000110110111111001110010110000000000
000001000000000000000010001001101001100010010000000000
001000000000000001100110111011011011010100000000000000
100000000000001101000010101111111001010000100000000000
010000000000000101000111001000000000000000000100000000
110000000000000000100100000101000000000010000000000000
000000000000000101000110000000000001000000100100000000
000000000000000000100010110000001011000000000000000000
000000000000000001100000011111001101001001100000000000
000000000000000000000010101011001111001001010000000000
000000000000000000000000010000011000000100000100000000
000000000000000000000010000000000000000000000000000000
000000000000001000000110000001011110100000010000000000
000000000000000001000000001111111101100000100000000000
000000000000000000000110110101000000000000000100000000
000000000000000000000010100000000000000001000000000000

.logic_tile 4 16
000001000000000000000000000011100000000000001000000000
000000100000000000000000000000100000000000000000001000
001000000000000000000000000000000001000000001000000000
100000000000000000000000000000001011000000000000000000
000000000000000000000110010101001000001100111100000000
000000000000000000000010000000100000110011000001000000
000000000000001000000000010101001000001100111100000000
000000000000000101000010000000100000110011000000000000
000000001100000000000000010111101000001100110100000000
000000000000000000000010100000000000110011000000000000
000000000000000000000110011011101011100101010000000000
000000000000000001000011110101111110100110010000000000
000000000000000000000000000011111010001100110100000000
000000000000000000000000000000110000110011000001000000
110000000000001000000000000011000000000000000100000000
010000000000000001000000000000100000000001000000000000

.logic_tile 5 16
000000000001000000000000010000000000000000000000000000
000000001000000000000011110000000000000000000000000000
001000000000000000000110110001100000010110100000000000
100000000000000000000010100000100000010110100000000000
010000000000000000000110110001100000010110100000000000
010001000000000000000010100000100000010110100000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000011000000000010000000000010
000001000000000001000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001101010000010000000000000
000000000000000000000000001001111011000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000
010000000000000000000111100000011100000100000110000000
110000000000000000000100000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000100100000000
000000000000001001000000000000001100000000000000000100
000000000000000000000110000000000000000000000000000000
000010100000000000000100000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 7 16
000000000110000000000010100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
100010001010001101000000000000000000000000000000000000
000000000000000000000000001011011010110100010100000001
000000000000000000000010101101001111100010110000000000
000000000000001000000010100001001110011110000000000000
000000000000001111000000000000001001011110000000000000
000000000000000001100110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000100000000000000000000011000010010110000000000
000000000000000000000000001101001101100001110000000000

.ramt_tile 8 16
000000001110000000000000010000000000101001
000000010000000000000011000000000000000000
000000000000000000000000000000000000100001
000000000000000000000000000000000000000000
010001000001010000000000000000000000100000
010010000000100000000000000000000000010100
000000000000000000000000000000000000100010
000000000000000000000000000000000000000100
000001000000000000000000000000000000000010
000010100000000000000000000000000000010000
000000000000000000000000000000000000000010
000000000000000000000000000000000000010000
000000000000000000000000000000000000001000
000000000000000000000000000000000000000000
000000000000000000000000000000000000001000
000000000000000000000000000000000000010001

.logic_tile 9 16
000000000000000101000111101000001010111100010100000000
000000000000000000000110101011001101111100100000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000001000000000000000001000111001000100000001
000000000000001001000000001001011101110110000000000000
000000000000000000000010100000001100110001010100000000
000000000000000000000000000001011111110010100000000000
000000000000000000000110000101011100101001010100000000
000000000000000000000011101011010000111101010000000000
000000000000001000000110010011101100101001010100000000
000000000000000001000010000101010000111110100000000000
000000000000000000000000010000001011111100010100000000
000000000000000000000010001011001011111100100000000000
000000000000000000000000000000001100111001010100000000
000000000000000000000000000101011101110110100000000000

.logic_tile 10 16
000000000000001101000000010101111000000011110000000000
000000000000000101000010000111010000101001010000000000
001000000000001000000110111000001111011010010100000000
100000000000000101000010100101001001100101100010000000
110000000000000000000000000101100000000000000000000000
110000000000000000000000000001100000111111110000000000
000000000000000000000000010000000000000000000000000000
000000000000001101000010000000000000000000000000000000
000000000000001000000000001001011110000011110100000001
000000000000000001000000001001000000111100000000000000
000000000000001000000110000011011001001011010000000000
000000000000000111000000000000001101001011010000000000
000000000000000001100011101001011110001100110100000001
000000000000000000000100001001001001100110010000000000
110000000000001000000000000011011001011010010100000001
010010000000000001000000000000001101011010010000000000

.logic_tile 11 16
000000000000001101000010110111111001111110000000000000
000000000000000001000011011011111000010101000000000000
001000000000001000000010101001011100000101010000000000
100000000000000001000000001011011001001001010000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000010100000001001000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000111100000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000110110111101101100000000000000000
000000000000000000000010000001111010110100000000000000

.logic_tile 12 16
000000001000000101100000000111111010100000000010000000
000000000000000000000000000000001110100000000000000000
001000000000000000000000000101011011000010000000000000
100000000000000000000000001101111101000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000001100110000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000001010000011110000000000
000000000000000000000000000000010000000011110010000000
000000000000001000000010100101011101110001000000000000
000000000000001001000000000001101010110111000000000000
000000000000000001100000000111111011010111100011000000
000000000000000000000000000111001010110111100000100010
110000000000001111100000000000011011001100110100000000
110000000000000101100000000000011101110011000000000000

.logic_tile 13 16
000000000000000000000000010000011011111000110100000000
000000000000100000000010001001001111110100110000000000
001000000000001000000110101101111110111101010100000000
100000000000000001000000000101110000111100000000000000
000000000000101000000000001000011010111001010100000000
000000000001010101000000001111001110110110100000000000
000000000000001000000110001000000000010110100000000000
000000000000000111000000001001000000101001010000000000
000000000000000000000010100011101011000001010110000001
000000000000000001000100000011001000000010010000000100
000000000000100101100000000000000000010110100000000000
000000000000010000000000001011000000101001010000000000
000000000000001001100000001111011010101001010100000000
000000000000000001000000001111000000111110100000000000
000000000000100011000011001111111110101001010100000000
000000000000000000000000000101100000111101010000000000

.logic_tile 14 16
000000000000000000000110100111100000000000001000000000
000010100001000000000010000000000000000000000000001000
001000000000000011100000000000000000000000001000000000
100000001010000000100000000000001001000000000000000000
110000000000000000000000000111000000000000001000000000
110000000000000000000011110000000000000000000000000000
000000000000000101100000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000110000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000001100001000000011100000001010000100000100000000
000000000000000111000000000000010000000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000001101000000000001000000101001010000000000

.logic_tile 15 16
000000000000000000000011100000000000000000100100000000
000000100000000000000000000000001010000000000000000000
001000000000000000000000000000000000000000100100000000
100000000000000000000000000000001001000000000000000000
010000000000000111100111011000000000000000000100100000
110000000000000000000111001011000000000010000000000000
000000000000000011100011110101100000000000000100100000
000000000000000000100011100000000000000001000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000100000
000000000000000000000000000000000000000000100110000000
000000000000000000000010000000001011000000000000100000
000000000001010000000000000101100000000000000100000001
000000000000100000000000000000100000000001000000100000
000000000000000000000000001000000000000000000100000000
000000000000000000000010001111000000000010000000100000

.logic_tile 16 16
000000000000000000000010110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000000001000000000000000100000000
100000000000000111000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100111111010010110100000000000
000000000000000000000000001001110000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000101100000001001000000111001110100000000
000000000000000000000000000001001101100000010000000000
001000000000001000000110000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
000000000000000000000000000000011001111001000100000001
000000000000000000000000001111011000110110000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000011001101000110100000000
000000000000000000000000000111001101010100110000000000

.logic_tile 18 16
100000000110000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000000000000000111100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001111100000000000000000000000000100000000
010000000000001111100000000101000000000010000000000000
000001000000000111100000000101100000000000000100000000
000000000000000000100000000000000000000001000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000

.logic_tile 19 16
000000000000000000000010100000000000000000000000000000
000000000000001101000100000000000000000000000000000000
001000000000001000000010100011101110000011110100000000
100001000000000111000100001001000000111100000000000000
010000000000000000000011000000000000000000000000000000
110000000000000000000110110000000000000000000000000000
000000000000000001100000000001011010001011010000000000
000000000000000000000000000000001011001011010000000000
000010100000000000000110001011011000000011110000000000
000001000000000000000000001111110000101001010000000000
000000000000001000000000000001011010000011110100000000
000000000000000001000000001101000000111100000000000000
000000000000000001100000000001000001010110100000000000
000000000000000000000000000111101100110000110000000000
010000000000000000000110001111100000001111000100000000
010010000000000000000000001001101101110000110000000000

.logic_tile 20 16
100000000000001000000000000000000000000000001000000000
000000000000001011000000000000001110000000000000001000
001000000100001000000000000001001110001100111100000000
100000000000000001000000000000001100110011001000000000
010000000000001000000111100111001000001100111100000000
110000000000001011000100000000101000110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000101010110011001000000000
000000000000000001100000000101001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000001100000000000001001001100110100000000
000000000000000000000000000101001100110011000000000000
000000000000000101100110010111000000010110100000000000
000000000000000000000010000000100000010110100000000000
110000000000000101100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 21 16
100000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000100100000000
100000000001010000000000000000001101000000000000000000
110000000000000000000000001000000000010110100000000000
110000000000000111000000000101000000101001010000000000
000000001000100101100000000000000000001111000000000000
000000000000010000000010100000001000001111000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000010011101100010111110000000000
000000000001010000000010100000110000010111110000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000001100000000011101101001000000010000000
110000000000000000000000000101111011011100000000000000

.logic_tile 22 16
100000000000000001100000010001111011000010100000100100
000000000000000000000010001001011101000000100001000000
001000000000000001100000001000001000010100000000000000
100000000000000000100000001101010000101000000000000000
010000000000000000000110000001000000000000000100000000
110000000000000000000000000000000000000001001000000000
000000000000001000000110011101100000010110100000000000
000000000000000001000010000101101110010000100000000000
000000000000000000000000000101100000010110100001000000
000000000000000000000000001001100000000000000000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000011100000100000010110100000000000
000000000000001000000000000001000000000000000100000000
000000000000000101000000000000000000000001000000000000
110000000000000001100000011001011101010001100000000000
110000000000000000000010011111111011110001110000000000

.logic_tile 23 16
100000000000000000000000000000001101000000110000000000
000000000000000000000000000000011010000000110000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000101000000000000001100000100000100000001
000000000000000000000000000000000000000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 17
000000000000000000
000000000000000000
000001111000000000
000000001000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000101100000011000000000000000000100000000
000000000000000000000010100011000000000010000000000000
000000000000000000000111001000000000000000000100000000
000000000000000000000100001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 17
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000001000000100100000000
100000000000000000000000000000001110000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001000000000000011110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000001110000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000

.logic_tile 4 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000100101000001
100000000000000000000000000000001111000000000000000000
010000000000000000000011100000000000000000000000000000
110000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 17
000000000000001000000000000000001100010101010100000000
000000000000000001000000000001010000101010100000000000
001000000000001001100000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000001001011000110101000100000000
000000000000000000000000000001001101001010110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001000000011100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 6 17
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
001000000000000101100000001001001010010111100000000000
100000000000001111000000000001011011001111010000000000
000000001110000000000110010000000000000000000000000000
000000000000000001000010010000000000000000000000000000
000000000000000001000000000101100000011001100100000000
000000000000000000000000000000001010011001100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 7 17
000000000000001101100010111101011000010110100000000000
000000000000001011000011101011010000111100000000000000
001000000000001111100010100111100001001111000000000000
100000000000000001100000000111001010010110100000000000
010000000000000001100000000001100000001111000100000000
010000000000000111000000000101001101110000110000000000
000000000000000000000000000001000000001111000100000000
000000000000000111000000000001001101110000110000000000
000000000000000000000110010011101001011010010100000000
000000000000000000000010000000011000011010010000000000
000000000000001001000000011000011110011010010100000000
000000000000001011000010000101001110100101100000000000
000000001000001000000000001001101010000011110100000000
000000000000000001000000001011100000111100000000000000
110000000000000001100000001101001100000011110000000000
010000000000000000000000000001010000101001010010000000

.ramb_tile 8 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000111000011110000000000000000000000000000
110000000000000000000000000011001111011010010100000001
010000000000000000000000000000111001011010010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000110010011001111010010110000000000
000010000000000000000111000000111001010010110000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 11 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 12 17
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000000000000010100000000001000000001000000000
100000000000000000000000000000001001000000000000000000
000000000000000000000000000000001000001100111100100000
000001000000000000000000000000001101110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010111101000001100110110000000
000000000000000000000010000000000000110011000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001011100000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000

.logic_tile 13 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000110000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000001100000010110100000000000
000010100000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000001100000000000000100000000
010000000000000000000000000000000000000001000010000000

.logic_tile 14 17
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000001100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000001011111000110001100100000000
100000000000001111000000001111101000001101100000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000111000000000011101110000011110100000000
000000000000000000000000001001000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000101100000000000011111001100110100000000
000000000000000000000000000000011000001100110000000000
010000000000000000000000010000000000000000000000000000
110000000000000000000010000000000000000000000000000000

.logic_tile 19 17
000000000000000000000110110101101000001011010000000000
000000000000000000000011010000011110001011010000000000
001000000000000000000000011000011101111001000100000000
100000000000000000000010101011011100110110000000000000
000000000000000101100000000011011100101001010100000000
000000000000000000000010000111000000010101010000000000
000000000000001000000010011111111010111101010100100000
000000000000000001000010000011110000101000000000000000
000000000000000001000000010101111111010110100000000000
000000000000000000000010000101111001001111110000000000
000000000000000011100010010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000001100000000111111100101000110100000000
000000000000000000000000000000101001101000110000000000
000000000000000000000110011011000000111001110100000000
000000000000000000000010100011101011100000010000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000110000000
000000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 21 17
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 17
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001100001111000010000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000011110
000000000000111000
001000000000000000
000011110000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 9 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 18
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 18
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 20
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 8 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 8 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 25 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 30
000000000000000000
000000000000000000
000000000000000000
001000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 33
000000000000000010
000000000000001000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 17 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 18 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 33
000000000000000000
000100000000000000
000000111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 26 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 8 15
00000000000000000000000000000000008b00a700d00000003000590075007f
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 13
0000000000000000000000000000000001bb00000045007f00a500b200a5007f
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 7
00000000000000000000000000000000015b014e015b018101bb00000045007f
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 2 CLK$SB_IO_IN_$glb_clk
.sym 3 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 4 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O_$glb_ce
.sym 5 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 6 fft_block.start_calc_$glb_ce
.sym 7 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_R_$glb_sr
.sym 8 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O_$glb_ce
.sym 44 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 45 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[4]
.sym 46 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[3]
.sym 47 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 48 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[2]
.sym 50 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[0]
.sym 52 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 54 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[1]
.sym 177 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 292 fft_block.reg_stage.w_input_regs[74]
.sym 297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 298 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 346 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 406 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 407 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 408 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 409 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 410 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 411 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 414 fft_block.w_fft_in[3]
.sym 482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 519 w_fft_out[10]
.sym 520 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 521 w_fft_out[9]
.sym 522 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 526 w_fft_out[8]
.sym 551 fft_block.reg_stage.w_input_regs[79]
.sym 633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 634 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 638 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 640 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 642 fft_block.w_fft_in[13]
.sym 686 fft_block.reg_stage.w_input_regs[9]
.sym 688 w_fft_out[8]
.sym 708 fft_block.reg_stage.w_input_regs[8]
.sym 710 fft_block.reg_stage.w_input_regs[13]
.sym 752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 774 fft_block.reg_stage.w_input_regs[15]
.sym 778 fft_block.reg_stage.w_input_regs[14]
.sym 779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 787 fft_block.reg_stage.w_input_regs[11]
.sym 790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 862 count[1]
.sym 863 count[2]
.sym 864 count[3]
.sym 865 count[4]
.sym 866 count[5]
.sym 867 count[6]
.sym 868 count[7]
.sym 870 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 905 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 975 count[8]
.sym 976 count[9]
.sym 977 count[10]
.sym 978 count[11]
.sym 979 count[12]
.sym 980 count[13]
.sym 981 count[14]
.sym 982 count[15]
.sym 1000 w_fft_out[34]
.sym 1019 insert_data
.sym 1089 count[16]
.sym 1090 count[17]
.sym 1091 count[18]
.sym 1092 count[19]
.sym 1093 count[20]
.sym 1095 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 1096 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 1167 fft_block.fill_regs_SB_DFFE_Q_D
.sym 1208 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 1209 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 1210 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[0]
.sym 1322 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 1323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 1324 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[0]
.sym 1342 $PACKER_VCC_NET
.sym 1352 fft_block.start_calc
.sym 1356 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 1387 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 1396 fft_block.start_calc_SB_DFFE_Q_E
.sym 1431 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[1]
.sym 1432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[2]
.sym 1434 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[6]
.sym 1436 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[2]
.sym 1437 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[0]
.sym 1545 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_3_O[2]
.sym 1546 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_I0[0]
.sym 1547 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_3_O[0]
.sym 1548 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[5]
.sym 1549 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 1550 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 1551 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_R
.sym 1552 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 1660 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 1664 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[2]
.sym 1742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_R
.sym 1770 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_R
.sym 1777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 1778 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[4]
.sym 1856 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 1873 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 1906 PIN_21$SB_IO_OUT
.sym 1956 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 3334 CLK$SB_IO_IN
.sym 3339 CLK$SB_IO_IN
.sym 3705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 3706 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 3707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 3708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_I1[0]
.sym 3709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_I1[0]
.sym 3710 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_O[2]
.sym 3800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[1]
.sym 3802 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[2]
.sym 3804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[0]
.sym 3807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[4]
.sym 3812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 3816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[3]
.sym 3820 $PACKER_VCC_NET
.sym 3821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 3825 $nextpnr_ICESTORM_LC_26$O
.sym 3828 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[0]
.sym 3831 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 3834 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[1]
.sym 3837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 3840 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[2]
.sym 3843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 3846 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[3]
.sym 3849 $nextpnr_ICESTORM_LC_27$I3
.sym 3851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[4]
.sym 3852 $PACKER_VCC_NET
.sym 3859 $nextpnr_ICESTORM_LC_27$I3
.sym 3865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 3870 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 3887 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 3888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 3889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 3890 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 3891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 3892 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 3893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0[0]
.sym 3894 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 3901 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 3904 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_O[2]
.sym 3949 $PACKER_VCC_NET
.sym 3953 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 3976 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 3984 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 3986 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 3995 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[0]
.sym 4005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 4012 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[0]
.sym 4015 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 4028 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 4039 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 4040 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 4052 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 4056 CLK$SB_IO_IN_$glb_clk
.sym 4057 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 4058 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 4059 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 4060 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 4061 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 4062 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 4063 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 4064 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 4065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 4081 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 4085 fft_block.reg_stage.w_input_regs[76]
.sym 4092 fft_block.w_fft_in[10]
.sym 4122 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 4124 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 4144 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 4190 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 4191 CLK$SB_IO_IN_$glb_clk
.sym 4193 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4194 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 4196 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 4197 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 4198 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 4200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4206 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 4207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 4208 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 4209 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 4212 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 4213 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 4214 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 4217 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 4218 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 4224 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 4225 fft_block.w_fft_in[13]
.sym 4226 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 4227 fft_block.reg_stage.w_input_regs[74]
.sym 4234 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 4255 fft_block.reg_stage.w_input_regs[74]
.sym 4264 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 4266 fft_block.reg_stage.w_input_regs[75]
.sym 4276 fft_block.w_fft_in[10]
.sym 4287 fft_block.w_fft_in[10]
.sym 4315 fft_block.reg_stage.w_input_regs[75]
.sym 4324 fft_block.reg_stage.w_input_regs[74]
.sym 4325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 4326 CLK$SB_IO_IN_$glb_clk
.sym 4328 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 4329 fft_block.reg_stage.w_input_regs[76]
.sym 4330 fft_block.reg_stage.w_input_regs[66]
.sym 4331 fft_block.reg_stage.w_input_regs[72]
.sym 4332 fft_block.reg_stage.w_input_regs[75]
.sym 4333 fft_block.reg_stage.w_input_regs[77]
.sym 4334 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 4335 fft_block.reg_stage.w_input_regs[73]
.sym 4343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4344 fft_block.reg_stage.w_input_regs[74]
.sym 4357 w_fft_out[10]
.sym 4358 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 4360 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 4361 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 4363 fft_block.reg_stage.w_input_regs[10]
.sym 4371 w_fft_out[8]
.sym 4373 fft_block.reg_stage.w_input_regs[74]
.sym 4374 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 4383 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 4386 fft_block.reg_stage.w_input_regs[79]
.sym 4387 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 4388 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 4389 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 4390 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 4393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 4395 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 4413 $nextpnr_ICESTORM_LC_49$O
.sym 4416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 4419 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 4422 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 4423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 4425 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 4427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 4429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 4431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 4434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 4435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 4437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 4440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 4441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 4443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 4445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 4447 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 4449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 4451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 4453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 4458 fft_block.reg_stage.w_input_regs[79]
.sym 4459 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 4463 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 4464 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 4465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4466 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 4467 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 4468 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 4469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 4470 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 4471 fft_block.w_fft_in[9]
.sym 4485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 4490 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 4491 fft_block.reg_stage.w_input_regs[75]
.sym 4494 $PACKER_VCC_NET
.sym 4498 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 4516 fft_block.reg_stage.w_input_regs[8]
.sym 4518 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4519 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4520 fft_block.reg_stage.w_input_regs[75]
.sym 4521 fft_block.reg_stage.w_input_regs[77]
.sym 4523 fft_block.reg_stage.w_input_regs[73]
.sym 4524 fft_block.reg_stage.w_input_regs[11]
.sym 4526 fft_block.reg_stage.w_input_regs[13]
.sym 4527 fft_block.reg_stage.w_input_regs[72]
.sym 4528 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 4529 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 4530 fft_block.reg_stage.w_input_regs[12]
.sym 4531 fft_block.reg_stage.w_input_regs[73]
.sym 4533 fft_block.reg_stage.w_input_regs[9]
.sym 4535 fft_block.reg_stage.w_input_regs[74]
.sym 4543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 4547 fft_block.reg_stage.w_input_regs[10]
.sym 4550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4551 fft_block.reg_stage.w_input_regs[75]
.sym 4552 fft_block.reg_stage.w_input_regs[11]
.sym 4555 fft_block.reg_stage.w_input_regs[77]
.sym 4561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4562 fft_block.reg_stage.w_input_regs[74]
.sym 4563 fft_block.reg_stage.w_input_regs[10]
.sym 4567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 4568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 4569 fft_block.reg_stage.w_input_regs[12]
.sym 4575 fft_block.reg_stage.w_input_regs[73]
.sym 4580 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 4581 fft_block.reg_stage.w_input_regs[13]
.sym 4582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4585 fft_block.reg_stage.w_input_regs[72]
.sym 4591 fft_block.reg_stage.w_input_regs[73]
.sym 4592 fft_block.reg_stage.w_input_regs[8]
.sym 4593 fft_block.reg_stage.w_input_regs[9]
.sym 4594 fft_block.reg_stage.w_input_regs[72]
.sym 4595 fft_block.start_calc_$glb_ce
.sym 4596 CLK$SB_IO_IN_$glb_clk
.sym 4598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 4599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 4600 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 4601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 4602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4603 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 4604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 4605 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 4610 w_fft_out[10]
.sym 4612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 4616 w_fft_out[9]
.sym 4618 fft_block.reg_stage.w_input_regs[12]
.sym 4620 fft_block.reg_stage.w_input_regs[11]
.sym 4626 fft_block.reg_stage.w_input_regs[76]
.sym 4645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4651 fft_block.reg_stage.w_input_regs[10]
.sym 4653 fft_block.reg_stage.w_input_regs[14]
.sym 4654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4656 fft_block.reg_stage.w_input_regs[74]
.sym 4657 fft_block.reg_stage.w_input_regs[15]
.sym 4658 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 4663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 4664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 4665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 4668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 4669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 4674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4675 fft_block.reg_stage.w_input_regs[75]
.sym 4680 fft_block.reg_stage.w_input_regs[11]
.sym 4681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 4687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 4691 fft_block.reg_stage.w_input_regs[14]
.sym 4692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 4693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 4699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 4702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4703 fft_block.reg_stage.w_input_regs[10]
.sym 4704 fft_block.reg_stage.w_input_regs[74]
.sym 4709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 4710 fft_block.reg_stage.w_input_regs[15]
.sym 4711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 4714 fft_block.reg_stage.w_input_regs[75]
.sym 4716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4717 fft_block.reg_stage.w_input_regs[11]
.sym 4720 fft_block.reg_stage.w_input_regs[14]
.sym 4722 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 4723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 4726 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 4727 fft_block.reg_stage.w_input_regs[15]
.sym 4728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 4730 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 4731 CLK$SB_IO_IN_$glb_clk
.sym 4733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 4734 w_fft_out[4]
.sym 4735 w_fft_out[12]
.sym 4736 w_fft_out[11]
.sym 4737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0[0]
.sym 4738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4739 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 4740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4746 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 4749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4755 fft_block.reg_stage.w_input_regs[10]
.sym 4762 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 4772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 4804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 4809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 4849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4850 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 4852 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 4865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 4866 CLK$SB_IO_IN_$glb_clk
.sym 4867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_R_$glb_sr
.sym 4868 count[0]
.sym 4873 insert_data
.sym 4874 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 4875 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 4880 fft_block.reg_stage.w_input_regs[71]
.sym 4882 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 4888 w_fft_out[8]
.sym 4889 w_fft_out[4]
.sym 4891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 4896 count[6]
.sym 4900 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 4922 count[1]
.sym 4923 count[2]
.sym 4925 count[4]
.sym 4932 count[3]
.sym 4934 count[5]
.sym 4935 count[6]
.sym 4937 count[0]
.sym 4945 count[0]
.sym 4952 count[7]
.sym 4953 $nextpnr_ICESTORM_LC_67$O
.sym 4955 count[0]
.sym 4959 count_SB_CARRY_CI_CO[2]
.sym 4962 count[1]
.sym 4963 count[0]
.sym 4965 count_SB_CARRY_CI_CO[3]
.sym 4968 count[2]
.sym 4969 count_SB_CARRY_CI_CO[2]
.sym 4971 count_SB_CARRY_CI_CO[4]
.sym 4973 count[3]
.sym 4975 count_SB_CARRY_CI_CO[3]
.sym 4977 count_SB_CARRY_CI_CO[5]
.sym 4980 count[4]
.sym 4981 count_SB_CARRY_CI_CO[4]
.sym 4983 count_SB_CARRY_CI_CO[6]
.sym 4985 count[5]
.sym 4987 count_SB_CARRY_CI_CO[5]
.sym 4989 count_SB_CARRY_CI_CO[7]
.sym 4991 count[6]
.sym 4993 count_SB_CARRY_CI_CO[6]
.sym 4995 count_SB_CARRY_CI_CO[8]
.sym 4997 count[7]
.sym 4999 count_SB_CARRY_CI_CO[7]
.sym 5001 CLK$SB_IO_IN_$glb_clk
.sym 5003 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 5004 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 5005 fft_block.state_SB_DFFESR_Q_R[2]
.sym 5006 fft_block.state[1]
.sym 5007 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 5008 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 5009 fft_block.state[0]
.sym 5010 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 5020 w_fft_out[5]
.sym 5027 $PACKER_VCC_NET
.sym 5028 count[2]
.sym 5030 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 5034 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 5038 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 5051 count_SB_CARRY_CI_CO[8]
.sym 5059 count[11]
.sym 5060 count[12]
.sym 5065 count[9]
.sym 5074 count[10]
.sym 5077 count[13]
.sym 5079 count[15]
.sym 5080 count[8]
.sym 5086 count[14]
.sym 5088 count_SB_CARRY_CI_CO[9]
.sym 5090 count[8]
.sym 5092 count_SB_CARRY_CI_CO[8]
.sym 5094 count_SB_CARRY_CI_CO[10]
.sym 5096 count[9]
.sym 5098 count_SB_CARRY_CI_CO[9]
.sym 5100 count_SB_CARRY_CI_CO[11]
.sym 5103 count[10]
.sym 5104 count_SB_CARRY_CI_CO[10]
.sym 5106 count_SB_CARRY_CI_CO[12]
.sym 5109 count[11]
.sym 5110 count_SB_CARRY_CI_CO[11]
.sym 5112 count_SB_CARRY_CI_CO[13]
.sym 5115 count[12]
.sym 5116 count_SB_CARRY_CI_CO[12]
.sym 5118 count_SB_CARRY_CI_CO[14]
.sym 5121 count[13]
.sym 5122 count_SB_CARRY_CI_CO[13]
.sym 5124 count_SB_CARRY_CI_CO[15]
.sym 5126 count[14]
.sym 5128 count_SB_CARRY_CI_CO[14]
.sym 5130 count_SB_CARRY_CI_CO[16]
.sym 5133 count[15]
.sym 5134 count_SB_CARRY_CI_CO[15]
.sym 5136 CLK$SB_IO_IN_$glb_clk
.sym 5140 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5141 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 5142 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 5143 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5144 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 5145 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 5150 fft_block.stage[0]
.sym 5155 addr_count[1]
.sym 5159 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 5168 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 5186 count_SB_CARRY_CI_CO[16]
.sym 5193 count[18]
.sym 5197 count[14]
.sym 5198 count[15]
.sym 5212 count[2]
.sym 5215 count[16]
.sym 5216 count[17]
.sym 5218 count[19]
.sym 5219 count[20]
.sym 5223 count_SB_CARRY_CI_CO[17]
.sym 5225 count[16]
.sym 5227 count_SB_CARRY_CI_CO[16]
.sym 5229 count_SB_CARRY_CI_CO[18]
.sym 5231 count[17]
.sym 5233 count_SB_CARRY_CI_CO[17]
.sym 5235 count_SB_CARRY_CI_CO[19]
.sym 5238 count[18]
.sym 5239 count_SB_CARRY_CI_CO[18]
.sym 5241 count_SB_CARRY_CI_CO[20]
.sym 5243 count[19]
.sym 5245 count_SB_CARRY_CI_CO[19]
.sym 5249 count[20]
.sym 5251 count_SB_CARRY_CI_CO[20]
.sym 5260 count[19]
.sym 5261 count[20]
.sym 5262 count[18]
.sym 5263 count[2]
.sym 5266 count[16]
.sym 5267 count[17]
.sym 5268 count[15]
.sym 5269 count[14]
.sym 5271 CLK$SB_IO_IN_$glb_clk
.sym 5273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[1]
.sym 5274 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 5275 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[4]
.sym 5276 fft_block.reg_stage.w_c_map_addr[1]
.sym 5277 fft_block.reg_stage.w_c_map_addr[0]
.sym 5278 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[2]
.sym 5279 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[3]
.sym 5280 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_1_I2[1]
.sym 5289 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 5306 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 5312 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 5315 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 5318 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 5338 $PACKER_VCC_NET
.sym 5340 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5341 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[0]
.sym 5342 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[1]
.sym 5344 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[4]
.sym 5347 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[2]
.sym 5348 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[3]
.sym 5358 $nextpnr_ICESTORM_LC_21$O
.sym 5361 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[0]
.sym 5364 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 5366 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[1]
.sym 5370 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 5372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[2]
.sym 5376 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 5378 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[3]
.sym 5382 $nextpnr_ICESTORM_LC_22$I3
.sym 5384 $PACKER_VCC_NET
.sym 5385 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[4]
.sym 5392 $nextpnr_ICESTORM_LC_22$I3
.sym 5395 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[0]
.sym 5401 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5406 CLK$SB_IO_IN_$glb_clk
.sym 5407 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_R_$glb_sr
.sym 5410 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5411 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 5412 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 5414 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[4]
.sym 5415 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[3]
.sym 5425 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 5429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 5449 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 5467 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5468 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[0]
.sym 5469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[1]
.sym 5470 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[2]
.sym 5483 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[4]
.sym 5489 $PACKER_VCC_NET
.sym 5490 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 5492 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[3]
.sym 5493 $nextpnr_ICESTORM_LC_35$O
.sym 5495 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[0]
.sym 5499 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 5502 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[1]
.sym 5505 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 5508 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[2]
.sym 5511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 5513 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[3]
.sym 5517 $nextpnr_ICESTORM_LC_36$I3
.sym 5519 $PACKER_VCC_NET
.sym 5520 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[4]
.sym 5527 $nextpnr_ICESTORM_LC_36$I3
.sym 5533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[0]
.sym 5539 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5541 CLK$SB_IO_IN_$glb_clk
.sym 5542 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 5543 fft_block.reg_stage.c_data.cosinus[2][3]
.sym 5545 fft_block.reg_stage.c_data.cosinus[2][2]
.sym 5548 fft_block.reg_stage.c_data.cosinus[2][7]
.sym 5549 fft_block.reg_stage.c_data.cosinus[2][6]
.sym 5551 fft_block.reg_stage.c_map.stage_data[0]
.sym 5563 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 5567 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5569 fft_block.reg_stage.w_c_in[2]
.sym 5571 fft_block.reg_stage.w_c_in[3]
.sym 5574 fft_block.reg_stage.w_c_in[6]
.sym 5575 $PACKER_VCC_NET
.sym 5576 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5577 fft_block.reg_stage.w_c_in[7]
.sym 5586 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 5598 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 5602 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5616 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5617 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[2]
.sym 5622 fft_block.reg_stage.c_data.cosinus[1][6]
.sym 5623 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[6]
.sym 5624 fft_block.reg_stage.c_data.cosinus[1][2]
.sym 5631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5637 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5649 fft_block.reg_stage.c_data.cosinus[1][6]
.sym 5659 fft_block.reg_stage.c_data.cosinus[1][2]
.sym 5665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5666 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5667 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[6]
.sym 5668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[2]
.sym 5675 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 5676 CLK$SB_IO_IN_$glb_clk
.sym 5678 fft_block.reg_stage.c_data.cosinus[1][3]
.sym 5679 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 5680 fft_block.reg_stage.c_data.cosinus[1][6]
.sym 5682 fft_block.reg_stage.c_data.cosinus[1][2]
.sym 5683 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I2_1_I1[0]
.sym 5684 fft_block.reg_stage.c_data.cosinus[1][7]
.sym 5685 fft_block.reg_stage.c_data.cosinus[1][5]
.sym 5690 fft_block.reg_stage.w_c_in[7]
.sym 5696 fft_block.reg_stage.w_c_in[3]
.sym 5697 fft_block.reg_stage.w_c_in[6]
.sym 5698 fft_block.reg_stage.w_c_in[2]
.sym 5711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 5733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_3_O[0]
.sym 5734 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[5]
.sym 5737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[2]
.sym 5739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 5741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 5745 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[0]
.sym 5747 fft_block.reg_stage.c_data.cosinus[1][3]
.sym 5751 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 5753 fft_block.reg_stage.c_data.cosinus[1][7]
.sym 5754 fft_block.reg_stage.c_data.cosinus[1][5]
.sym 5755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_3_O[2]
.sym 5759 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 5760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5762 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 5764 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 5765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5766 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[2]
.sym 5767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[0]
.sym 5770 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_3_O[2]
.sym 5772 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_3_O[0]
.sym 5776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 5778 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[5]
.sym 5782 fft_block.reg_stage.c_data.cosinus[1][5]
.sym 5790 fft_block.reg_stage.c_data.cosinus[1][7]
.sym 5797 fft_block.reg_stage.c_data.cosinus[1][3]
.sym 5802 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 5806 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 5807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 5809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5810 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 5811 CLK$SB_IO_IN_$glb_clk
.sym 5815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[2]
.sym 5816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 5818 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[6]
.sym 5819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 5822 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 5825 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 5828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 5829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 5835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 5858 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 5859 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 5871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 5875 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[4]
.sym 5882 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 5912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5935 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5936 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[4]
.sym 5937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5938 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 5946 CLK$SB_IO_IN_$glb_clk
.sym 5947 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 5953 fft_block.reg_stage.c_data.cosinus[1][0]
.sym 5954 fft_block.reg_stage.c_data.cosinus[1][4]
.sym 5961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5963 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 5968 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 5971 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 6022 fft_block.reg_stage.c_data.cosinus[1][0]
.sym 6023 fft_block.reg_stage.c_data.cosinus[1][4]
.sym 6028 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 6064 fft_block.reg_stage.c_data.cosinus[1][0]
.sym 6070 fft_block.reg_stage.c_data.cosinus[1][4]
.sym 6080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 6081 CLK$SB_IO_IN_$glb_clk
.sym 6097 fft_block.reg_stage.w_c_in[4]
.sym 6100 fft_block.reg_stage.w_c_in[0]
.sym 8221 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 8222 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 8223 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 8224 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 8225 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 8226 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 8227 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 8228 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 8239 fft_block.reg_stage.w_input_regs[77]
.sym 8267 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 8269 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0[0]
.sym 8270 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 8281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 8282 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 8284 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 8285 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 8287 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 8290 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 8293 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_I1[0]
.sym 8295 $nextpnr_ICESTORM_LC_30$O
.sym 8297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 8301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 8304 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 8307 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 8310 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 8311 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 8313 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 8316 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 8317 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 8320 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 8323 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 8326 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 8327 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0[0]
.sym 8328 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 8329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 8332 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 8333 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 8334 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 8335 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 8338 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_I1[0]
.sym 8339 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 8341 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 8343 CLK$SB_IO_IN_$glb_clk
.sym 8344 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 8350 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[1]
.sym 8351 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[2]
.sym 8352 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[3]
.sym 8353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[4]
.sym 8354 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[5]
.sym 8355 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[6]
.sym 8356 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[7]
.sym 8359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 8362 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 8363 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_I1[0]
.sym 8381 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 8393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 8394 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 8395 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 8398 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 8405 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 8407 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 8410 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 8413 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 8414 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 8415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_O[2]
.sym 8426 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 8427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 8428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 8429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 8430 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 8431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 8434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 8435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 8436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 8437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 8438 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 8439 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 8441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 8442 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 8446 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 8450 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 8452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 8454 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 8457 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 8459 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 8460 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 8461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 8462 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 8465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 8466 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 8467 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 8468 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 8471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 8472 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 8473 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 8474 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 8479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 8480 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 8483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 8484 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 8485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 8486 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 8489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 8495 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 8497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 8498 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 8501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 8502 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 8503 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 8504 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 8506 CLK$SB_IO_IN_$glb_clk
.sym 8507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 8508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 8509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 8510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 8511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 8512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 8514 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 8515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 8523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 8524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 8527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 8532 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 8533 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 8535 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 8538 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 8539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 8551 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 8552 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 8553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 8556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 8562 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 8564 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 8576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 8577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 8578 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 8584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 8590 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 8597 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 8603 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 8608 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 8613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 8619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 8627 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 8628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 8629 CLK$SB_IO_IN_$glb_clk
.sym 8631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 8633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 8634 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 8635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 8636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 8637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 8638 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 8642 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 8643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 8647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 8650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 8655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 8657 fft_block.w_fft_in[2]
.sym 8661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 8663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 8664 fft_block.reg_stage.w_input_regs[66]
.sym 8665 fft_block.w_fft_in[12]
.sym 8666 fft_block.w_fft_in[11]
.sym 8675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 8681 fft_block.reg_stage.w_input_regs[76]
.sym 8685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 8688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8690 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 8691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 8692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 8694 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 8695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 8706 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 8708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 8711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 8714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 8717 fft_block.reg_stage.w_input_regs[76]
.sym 8723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 8725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 8729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 8730 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 8731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 8738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 8748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 8749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 8750 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 8752 CLK$SB_IO_IN_$glb_clk
.sym 8753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_R_$glb_sr
.sym 8754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 8756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 8757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 8758 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 8759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 8760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 8773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 8778 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 8779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 8781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 8782 fft_block.reg_stage.w_input_regs[11]
.sym 8783 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 8784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 8797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 8798 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 8799 fft_block.w_fft_in[13]
.sym 8804 fft_block.w_fft_in[8]
.sym 8805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8806 fft_block.w_fft_in[9]
.sym 8811 fft_block.reg_stage.w_input_regs[11]
.sym 8817 fft_block.w_fft_in[2]
.sym 8825 fft_block.w_fft_in[12]
.sym 8826 fft_block.w_fft_in[11]
.sym 8828 fft_block.reg_stage.w_input_regs[11]
.sym 8829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8831 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 8834 fft_block.w_fft_in[12]
.sym 8842 fft_block.w_fft_in[2]
.sym 8847 fft_block.w_fft_in[8]
.sym 8852 fft_block.w_fft_in[11]
.sym 8861 fft_block.w_fft_in[13]
.sym 8865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8866 fft_block.reg_stage.w_input_regs[11]
.sym 8867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 8871 fft_block.w_fft_in[9]
.sym 8874 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 8875 CLK$SB_IO_IN_$glb_clk
.sym 8877 fft_block.reg_stage.w_input_regs[11]
.sym 8878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8879 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8880 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8881 fft_block.reg_stage.w_input_regs[8]
.sym 8882 fft_block.reg_stage.w_input_regs[13]
.sym 8883 fft_block.reg_stage.w_input_regs[9]
.sym 8884 fft_block.reg_stage.w_input_regs[12]
.sym 8886 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 8890 fft_block.w_fft_in[8]
.sym 8893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 8895 fft_block.reg_stage.w_input_regs[66]
.sym 8897 fft_block.w_fft_in[10]
.sym 8902 fft_block.reg_stage.w_input_regs[66]
.sym 8904 fft_block.reg_stage.w_input_regs[13]
.sym 8906 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 8908 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 8910 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 8911 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 8920 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 8921 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8922 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 8923 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 8924 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 8926 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 8927 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 8928 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 8929 fft_block.reg_stage.w_input_regs[72]
.sym 8934 fft_block.reg_stage.w_input_regs[10]
.sym 8936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 8938 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 8939 fft_block.reg_stage.w_input_regs[13]
.sym 8942 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 8943 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 8946 fft_block.reg_stage.w_input_regs[8]
.sym 8947 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 8948 fft_block.reg_stage.w_input_regs[9]
.sym 8949 fft_block.reg_stage.w_input_regs[12]
.sym 8952 fft_block.reg_stage.w_input_regs[13]
.sym 8953 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 8954 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8959 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 8960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 8963 fft_block.reg_stage.w_input_regs[10]
.sym 8964 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 8965 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 8969 fft_block.reg_stage.w_input_regs[8]
.sym 8970 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 8971 fft_block.reg_stage.w_input_regs[9]
.sym 8972 fft_block.reg_stage.w_input_regs[72]
.sym 8975 fft_block.reg_stage.w_input_regs[12]
.sym 8976 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 8977 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 8981 fft_block.reg_stage.w_input_regs[9]
.sym 8982 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 8983 fft_block.reg_stage.w_input_regs[8]
.sym 8984 fft_block.reg_stage.w_input_regs[72]
.sym 8987 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 8988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 8989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 8990 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 8993 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 8994 fft_block.reg_stage.w_input_regs[10]
.sym 8996 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 8997 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 8998 CLK$SB_IO_IN_$glb_clk
.sym 8999 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 9000 fft_block.reg_stage.w_input_regs[10]
.sym 9003 fft_block.reg_stage.w_input_regs[4]
.sym 9005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9006 fft_block.reg_stage.w_input_regs[5]
.sym 9007 fft_block.reg_stage.w_input_regs[6]
.sym 9013 fft_block.reg_stage.w_input_regs[9]
.sym 9014 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 9016 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 9021 fft_block.w_fft_in[11]
.sym 9022 fft_block.w_fft_in[9]
.sym 9023 fft_block.w_fft_in[13]
.sym 9025 fft_block.w_fft_in[8]
.sym 9028 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 9030 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 9031 fft_block.w_fft_in[4]
.sym 9034 fft_block.reg_stage.w_input_regs[12]
.sym 9035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 9041 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 9043 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 9044 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 9045 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 9048 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 9049 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 9050 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 9052 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 9053 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 9056 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9060 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 9065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 9069 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 9070 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 9075 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 9080 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 9081 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 9082 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 9083 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 9089 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 9093 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 9098 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 9099 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 9100 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 9101 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 9107 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9110 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 9118 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 9120 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 9121 CLK$SB_IO_IN_$glb_clk
.sym 9123 $PACKER_VCC_NET
.sym 9127 fft_block.reg_stage.w_input_regs[71]
.sym 9128 fft_block.reg_stage.w_input_regs[68]
.sym 9129 fft_block.reg_stage.w_input_regs[70]
.sym 9130 fft_block.reg_stage.w_input_regs[69]
.sym 9137 w_fft_out[10]
.sym 9138 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 9139 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 9141 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 9142 fft_block.reg_stage.w_input_regs[10]
.sym 9146 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 9157 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 9166 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9169 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 9170 fft_block.reg_stage.w_input_regs[5]
.sym 9171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 9172 fft_block.reg_stage.w_input_regs[76]
.sym 9173 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9174 fft_block.reg_stage.w_input_regs[13]
.sym 9178 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 9179 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 9183 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 9184 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 9185 fft_block.reg_stage.w_input_regs[77]
.sym 9186 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9187 fft_block.reg_stage.w_input_regs[69]
.sym 9188 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9190 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 9193 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9194 fft_block.reg_stage.w_input_regs[12]
.sym 9195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9197 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 9198 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 9199 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 9200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 9204 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9205 fft_block.reg_stage.w_input_regs[69]
.sym 9206 fft_block.reg_stage.w_input_regs[5]
.sym 9210 fft_block.reg_stage.w_input_regs[13]
.sym 9211 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9212 fft_block.reg_stage.w_input_regs[77]
.sym 9215 fft_block.reg_stage.w_input_regs[12]
.sym 9216 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9217 fft_block.reg_stage.w_input_regs[76]
.sym 9221 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9222 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 9223 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9224 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9227 fft_block.reg_stage.w_input_regs[13]
.sym 9228 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9229 fft_block.reg_stage.w_input_regs[77]
.sym 9233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 9234 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 9235 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 9236 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 9239 fft_block.reg_stage.w_input_regs[76]
.sym 9240 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9241 fft_block.reg_stage.w_input_regs[12]
.sym 9243 fft_block.start_calc_$glb_ce
.sym 9244 CLK$SB_IO_IN_$glb_clk
.sym 9248 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 9249 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFESR_Q_E
.sym 9251 fft_block.w_calc_finish
.sym 9252 fft_block.reg_stage.w_index_out[0]
.sym 9253 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFESR_Q_E
.sym 9259 $PACKER_VCC_NET
.sym 9264 w_fft_out[12]
.sym 9266 w_fft_out[11]
.sym 9267 fft_block.w_fft_in[5]
.sym 9268 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0[0]
.sym 9272 insert_data
.sym 9275 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 9279 fft_block.state_SB_DFFESR_Q_R[2]
.sym 9281 fft_block.state[1]
.sym 9287 count[0]
.sym 9288 addr_count_SB_DFFESR_Q_R[2]
.sym 9290 count[3]
.sym 9292 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 9296 count[1]
.sym 9299 count[4]
.sym 9300 count[5]
.sym 9302 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 9308 insert_data
.sym 9309 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 9316 insert_data
.sym 9322 count[0]
.sym 9350 addr_count_SB_DFFESR_Q_R[2]
.sym 9351 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 9352 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 9353 insert_data
.sym 9356 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 9357 insert_data
.sym 9358 count[0]
.sym 9362 count[4]
.sym 9363 count[1]
.sym 9364 count[3]
.sym 9365 count[5]
.sym 9367 CLK$SB_IO_IN_$glb_clk
.sym 9371 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[3]
.sym 9372 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[1]
.sym 9373 fft_block.stage[0]
.sym 9374 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 9375 fft_block.stage[1]
.sym 9376 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[0]
.sym 9377 w_fft_out[14]
.sym 9382 fft_block.reg_stage.w_index_out[0]
.sym 9383 insert_data
.sym 9390 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 9392 addr_count_SB_DFFESR_Q_R[2]
.sym 9394 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 9395 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 9396 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 9398 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 9399 fft_block.reg_stage.w_we_c_map
.sym 9400 insert_data
.sym 9402 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 9403 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 9410 count[6]
.sym 9412 count[10]
.sym 9413 count[11]
.sym 9414 count[12]
.sym 9415 count[13]
.sym 9416 fft_block.state[0]
.sym 9417 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 9418 count[8]
.sym 9419 count[9]
.sym 9426 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 9429 fft_block.state[1]
.sym 9430 fft_block.stage[0]
.sym 9432 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 9433 count[7]
.sym 9435 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 9437 fft_block.state_SB_DFFESR_Q_E
.sym 9438 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 9439 fft_block.state_SB_DFFESR_Q_R[2]
.sym 9440 fft_block.stage[1]
.sym 9441 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 9445 fft_block.state[0]
.sym 9446 fft_block.state[1]
.sym 9451 fft_block.state[1]
.sym 9452 fft_block.state[0]
.sym 9456 fft_block.state[1]
.sym 9457 fft_block.state[0]
.sym 9464 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 9467 count[9]
.sym 9468 count[8]
.sym 9469 count[6]
.sym 9470 count[7]
.sym 9473 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 9474 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 9475 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 9476 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 9479 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 9481 fft_block.stage[0]
.sym 9482 fft_block.stage[1]
.sym 9485 count[11]
.sym 9486 count[12]
.sym 9487 count[13]
.sym 9488 count[10]
.sym 9489 fft_block.state_SB_DFFESR_Q_E
.sym 9490 CLK$SB_IO_IN_$glb_clk
.sym 9491 fft_block.state_SB_DFFESR_Q_R[2]
.sym 9492 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 9493 fft_block.reg_stage.w_we_c_map
.sym 9494 fft_block.reg_stage.c_map.o_busy
.sym 9495 fft_block.fill_regs_SB_DFFE_Q_D
.sym 9496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 9497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 9498 fft_block.state_SB_DFFESR_Q_R[1]
.sym 9499 fft_block.state_SB_DFFESR_Q_E
.sym 9505 fft_block.stage[1]
.sym 9515 fft_block.counter_N[1]
.sym 9517 fft_block.state_SB_DFFESR_Q_R[2]
.sym 9519 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 9520 fft_block.stage[0]
.sym 9523 fft_block.state_SB_DFFESR_Q_E
.sym 9524 fft_block.stage[1]
.sym 9527 fft_block.reg_stage.w_c_map_addr[1]
.sym 9536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 9538 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 9548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 9551 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 9561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 9563 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 9565 $nextpnr_ICESTORM_LC_43$O
.sym 9567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 9571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 9574 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 9577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 9580 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 9581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 9583 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 9586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 9587 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 9591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 9593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 9596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 9598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 9602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 9603 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 9605 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 9608 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 9609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 9610 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 9613 CLK$SB_IO_IN_$glb_clk
.sym 9614 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_R_$glb_sr
.sym 9615 fft_block.stage_SB_DFFESR_Q_R
.sym 9616 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 9617 fft_block.reg_stage.c_map.stage_data_SB_DFFSR_Q_1_R[0]
.sym 9618 fft_block.sel_in_SB_DFFE_Q_E
.sym 9620 fft_block.reg_stage.c_map.count_data_SB_DFFSR_Q_R
.sym 9621 fft_block.start_calc_SB_DFFE_Q_E
.sym 9622 fft_block.start_calc
.sym 9623 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I1_O
.sym 9631 fft_block.fill_regs_SB_DFFE_Q_E
.sym 9636 fft_block.reg_stage.w_we_c_map
.sym 9638 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 9649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 9658 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 9660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 9661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 9663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_1_I2[1]
.sym 9667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 9668 fft_block.reg_stage.w_c_map_addr[0]
.sym 9669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 9670 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 9673 fft_block.reg_stage.c_map.count_data_SB_DFFSR_Q_D[0]
.sym 9675 fft_block.reg_stage.w_c_map_addr[1]
.sym 9685 fft_block.reg_stage.c_map.count_data_SB_DFFSR_Q_R
.sym 9690 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 9695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_1_I2[1]
.sym 9696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 9698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 9701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 9707 fft_block.reg_stage.w_c_map_addr[1]
.sym 9709 fft_block.reg_stage.w_c_map_addr[0]
.sym 9716 fft_block.reg_stage.c_map.count_data_SB_DFFSR_Q_D[0]
.sym 9720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 9725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 9731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 9732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 9733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 9734 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 9736 CLK$SB_IO_IN_$glb_clk
.sym 9737 fft_block.reg_stage.c_map.count_data_SB_DFFSR_Q_R
.sym 9739 fft_block.reg_stage.c_map.count_data_SB_DFFSR_Q_D[0]
.sym 9741 fft_block.reg_stage.c_map.stage_data_SB_DFFSR_Q_R
.sym 9744 fft_block.reg_stage.c_map.stage_data[0]
.sym 9745 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 9751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 9755 fft_block.start_calc
.sym 9756 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 9758 fft_block.reg_stage.w_c_map_addr[1]
.sym 9760 fft_block.reg_stage.w_c_map_addr[0]
.sym 9780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 9782 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 9785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 9792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 9797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 9807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 9811 $nextpnr_ICESTORM_LC_37$O
.sym 9814 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 9817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 9820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 9823 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 9826 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 9827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 9829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 9832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 9833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 9837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 9839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 9851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 9854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 9859 CLK$SB_IO_IN_$glb_clk
.sym 9860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 9863 fft_block.reg_stage.c_data.cosinus[1][1]
.sym 9865 fft_block.reg_stage.c_map.stage_data_SB_DFFSR_Q_R
.sym 9874 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 9886 fft_block.reg_stage.w_c_in[5]
.sym 9888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 9889 fft_block.reg_stage.c_data.cosinus[2][6]
.sym 9890 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 9893 fft_block.reg_stage.c_data.cosinus[2][3]
.sym 9895 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 9902 fft_block.reg_stage.w_c_in[6]
.sym 9905 fft_block.reg_stage.w_c_in[2]
.sym 9907 fft_block.reg_stage.w_c_in[7]
.sym 9911 fft_block.reg_stage.w_c_in[3]
.sym 9935 fft_block.reg_stage.w_c_in[3]
.sym 9950 fft_block.reg_stage.w_c_in[2]
.sym 9965 fft_block.reg_stage.w_c_in[7]
.sym 9973 fft_block.reg_stage.w_c_in[6]
.sym 9981 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O_$glb_ce
.sym 9982 CLK$SB_IO_IN_$glb_clk
.sym 9987 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[2]
.sym 9988 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 9990 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 9991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 10001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 10004 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[4]
.sym 10009 fft_block.reg_stage.c_data.cosinus[2][2]
.sym 10013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 10015 fft_block.reg_stage.c_data.cosinus[2][7]
.sym 10025 fft_block.reg_stage.w_c_in[3]
.sym 10026 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_I0[0]
.sym 10028 fft_block.reg_stage.w_c_in[6]
.sym 10029 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 10031 fft_block.reg_stage.w_c_in[7]
.sym 10038 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 10039 fft_block.reg_stage.w_c_in[2]
.sym 10041 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 10046 fft_block.reg_stage.w_c_in[5]
.sym 10048 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 10050 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 10051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 10058 fft_block.reg_stage.w_c_in[3]
.sym 10064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 10065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 10066 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_I0[0]
.sym 10067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 10071 fft_block.reg_stage.w_c_in[6]
.sym 10085 fft_block.reg_stage.w_c_in[2]
.sym 10088 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 10089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 10090 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 10091 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 10094 fft_block.reg_stage.w_c_in[7]
.sym 10100 fft_block.reg_stage.w_c_in[5]
.sym 10104 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O_$glb_ce
.sym 10105 CLK$SB_IO_IN_$glb_clk
.sym 10107 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 10108 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 10109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[4]
.sym 10110 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[5]
.sym 10111 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0[0]
.sym 10112 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 10113 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 10114 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 10120 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 10124 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 10152 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 10158 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[2]
.sym 10159 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 10160 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 10161 fft_block.reg_stage.c_data.cosinus[2][6]
.sym 10165 fft_block.reg_stage.c_data.cosinus[2][3]
.sym 10169 fft_block.reg_stage.c_data.cosinus[2][2]
.sym 10175 fft_block.reg_stage.c_data.cosinus[2][7]
.sym 10177 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[6]
.sym 10196 fft_block.reg_stage.c_data.cosinus[2][2]
.sym 10202 fft_block.reg_stage.c_data.cosinus[2][7]
.sym 10214 fft_block.reg_stage.c_data.cosinus[2][6]
.sym 10217 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[6]
.sym 10218 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[2]
.sym 10219 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 10220 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 10223 fft_block.reg_stage.c_data.cosinus[2][3]
.sym 10227 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 10228 CLK$SB_IO_IN_$glb_clk
.sym 10231 fft_block.reg_stage.c_data.cosinus[2][1]
.sym 10234 fft_block.reg_stage.c_data.cosinus[2][0]
.sym 10235 fft_block.reg_stage.c_data.cosinus[2][4]
.sym 10236 fft_block.reg_stage.c_data.cosinus[2][5]
.sym 10242 fft_block.reg_stage.w_c_in[3]
.sym 10244 fft_block.reg_stage.w_c_in[2]
.sym 10245 fft_block.reg_stage.w_c_in[7]
.sym 10250 fft_block.reg_stage.w_c_in[6]
.sym 10285 fft_block.reg_stage.w_c_in[0]
.sym 10286 fft_block.reg_stage.w_c_in[4]
.sym 10336 fft_block.reg_stage.w_c_in[0]
.sym 10340 fft_block.reg_stage.w_c_in[4]
.sym 10350 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O_$glb_ce
.sym 10351 CLK$SB_IO_IN_$glb_clk
.sym 12298 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 12299 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 12300 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 12301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 12302 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 12304 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 12305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 12322 fft_block.stage_SB_DFFESR_Q_R
.sym 12342 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 12343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[3]
.sym 12344 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[4]
.sym 12345 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[5]
.sym 12347 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_O[2]
.sym 12349 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 12350 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 12352 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 12355 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 12358 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 12359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 12360 fft_block.start_calc
.sym 12364 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 12366 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 12368 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 12369 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 12370 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 12371 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 12374 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 12375 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 12376 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 12379 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 12380 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 12382 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[4]
.sym 12386 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 12387 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 12388 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[3]
.sym 12393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[3]
.sym 12394 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 12398 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 12400 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[5]
.sym 12403 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[5]
.sym 12404 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 12405 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 12409 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 12410 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_O[2]
.sym 12411 fft_block.start_calc
.sym 12412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 12415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 12416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 12417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 12418 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 12420 CLK$SB_IO_IN_$glb_clk
.sym 12426 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 12427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 12428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 12429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 12430 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 12431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 12432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 12433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 12438 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 12454 fft_block.start_calc
.sym 12468 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 12469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 12470 fft_block.reg_stage.w_input_regs[4]
.sym 12478 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 12482 fft_block.reg_stage.w_input_regs[5]
.sym 12485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 12503 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 12509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 12511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 12512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 12513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 12516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 12522 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 12525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 12535 $nextpnr_ICESTORM_LC_51$O
.sym 12538 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 12541 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 12544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 12545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 12547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 12550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 12551 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 12553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 12556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 12557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 12559 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 12561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 12563 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 12565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 12567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 12569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 12571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 12574 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 12575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 12577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 12579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 12581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 12585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 12586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 12587 fft_block.reg_stage.w_input_regs[0]
.sym 12589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 12590 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 12591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 12592 fft_block.reg_stage.w_input_regs[1]
.sym 12598 fft_block.reg_stage.w_input_regs[66]
.sym 12601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 12609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 12611 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12616 fft_block.reg_stage.w_input_regs[1]
.sym 12617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 12619 fft_block.w_fft_in[9]
.sym 12620 fft_block.reg_stage.w_input_regs[6]
.sym 12621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 12628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 12629 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 12630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[4]
.sym 12633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 12634 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 12635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[1]
.sym 12637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 12639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 12640 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 12641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 12645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 12646 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 12650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 12651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 12652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 12655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 12659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 12660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 12661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 12662 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 12666 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[1]
.sym 12667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 12672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 12674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 12677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 12678 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 12679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 12680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 12683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 12684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 12685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 12686 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 12689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 12690 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 12695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[4]
.sym 12696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 12701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 12702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 12704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 12706 CLK$SB_IO_IN_$glb_clk
.sym 12707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_R_$glb_sr
.sym 12708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12709 fft_block.reg_stage.w_input_regs[34]
.sym 12710 fft_block.reg_stage.w_input_regs[40]
.sym 12711 fft_block.reg_stage.w_input_regs[32]
.sym 12712 fft_block.reg_stage.w_input_regs[41]
.sym 12713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 12715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12718 fft_block.sel_in_SB_DFFE_Q_E
.sym 12720 fft_block.w_fft_in[1]
.sym 12725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 12732 fft_block.start_calc
.sym 12733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12734 fft_block.reg_stage.w_input_regs[78]
.sym 12735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 12736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 12738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 12749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 12750 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 12751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 12753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 12756 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 12757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 12758 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 12759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 12760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 12762 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 12763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 12764 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 12769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 12771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 12772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 12773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 12775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 12776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 12779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 12780 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 12782 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 12785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 12788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 12789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 12790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 12795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 12796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 12797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 12800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 12801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 12802 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 12803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 12806 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 12807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 12808 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 12809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 12812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 12813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 12814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 12818 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 12819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 12820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 12821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 12824 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 12825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 12826 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 12827 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 12829 CLK$SB_IO_IN_$glb_clk
.sym 12831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 12832 w_fft_out[1]
.sym 12833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12834 w_fft_out[7]
.sym 12835 w_fft_out[13]
.sym 12836 w_fft_out[2]
.sym 12837 w_fft_out[40]
.sym 12838 w_fft_out[0]
.sym 12849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_O[2]
.sym 12850 fft_block.reg_stage.w_input_regs[66]
.sym 12855 fft_block.reg_stage.w_input_regs[3]
.sym 12856 w_fft_out[13]
.sym 12858 fft_block.w_fft_in[6]
.sym 12859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 12860 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 12861 fft_block.reg_stage.w_input_regs[4]
.sym 12862 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 12863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 12864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 12865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 12874 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12876 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 12877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 12878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12879 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 12882 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 12885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 12888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 12893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 12894 fft_block.reg_stage.w_input_regs[78]
.sym 12896 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12899 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 12900 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 12905 fft_block.reg_stage.w_input_regs[78]
.sym 12919 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 12926 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 12930 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 12931 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 12932 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12935 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 12936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12937 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 12942 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 12943 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 12944 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12947 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 12949 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 12950 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12951 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 12952 CLK$SB_IO_IN_$glb_clk
.sym 12953 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_R_$glb_sr
.sym 12954 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 12955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 12956 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[14]
.sym 12957 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 12958 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 12959 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 12960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 12966 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 12967 w_fft_out[40]
.sym 12971 w_fft_out[0]
.sym 12973 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 12974 fft_block.w_fft_in[8]
.sym 12975 w_fft_out[1]
.sym 12979 fft_block.reg_stage.w_input_regs[5]
.sym 12981 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12983 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12984 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 12986 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 12987 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12988 fft_block.reg_stage.w_input_regs[68]
.sym 12989 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 12996 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 12997 fft_block.w_fft_in[11]
.sym 12999 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 13000 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 13001 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 13003 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13004 fft_block.w_fft_in[12]
.sym 13007 fft_block.reg_stage.w_input_regs[8]
.sym 13008 fft_block.w_fft_in[9]
.sym 13009 fft_block.w_fft_in[13]
.sym 13011 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 13013 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 13016 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 13017 fft_block.reg_stage.w_input_regs[9]
.sym 13018 fft_block.reg_stage.w_input_regs[73]
.sym 13022 fft_block.reg_stage.w_input_regs[72]
.sym 13024 fft_block.w_fft_in[8]
.sym 13028 fft_block.w_fft_in[11]
.sym 13034 fft_block.reg_stage.w_input_regs[8]
.sym 13035 fft_block.reg_stage.w_input_regs[72]
.sym 13036 fft_block.reg_stage.w_input_regs[73]
.sym 13037 fft_block.reg_stage.w_input_regs[9]
.sym 13041 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13042 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 13043 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 13046 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 13047 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 13048 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 13049 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 13054 fft_block.w_fft_in[8]
.sym 13058 fft_block.w_fft_in[13]
.sym 13064 fft_block.w_fft_in[9]
.sym 13073 fft_block.w_fft_in[12]
.sym 13074 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 13075 CLK$SB_IO_IN_$glb_clk
.sym 13078 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 13079 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 13080 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 13081 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13082 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 13084 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 13086 fft_block.w_fft_in[12]
.sym 13090 fft_block.reg_stage.w_input_regs[103]
.sym 13091 fft_block.w_fft_in[2]
.sym 13092 fft_block.w_fft_in[12]
.sym 13093 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13094 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 13095 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 13096 fft_block.w_fft_in[11]
.sym 13097 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 13098 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 13102 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13105 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13107 fft_block.reg_stage.w_input_regs[6]
.sym 13108 fft_block.w_fft_in[6]
.sym 13111 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13118 fft_block.w_fft_in[5]
.sym 13120 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13125 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 13128 fft_block.w_fft_in[6]
.sym 13133 fft_block.w_fft_in[10]
.sym 13136 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 13140 fft_block.w_fft_in[4]
.sym 13149 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 13151 fft_block.w_fft_in[10]
.sym 13170 fft_block.w_fft_in[4]
.sym 13182 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 13183 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 13184 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13187 fft_block.w_fft_in[5]
.sym 13193 fft_block.w_fft_in[6]
.sym 13197 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 13198 CLK$SB_IO_IN_$glb_clk
.sym 13200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 13201 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 13202 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13203 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13204 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13205 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 13206 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 13207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13212 fft_block.reg_stage.w_input_regs[78]
.sym 13216 fft_block.reg_stage.w_input_regs[14]
.sym 13221 fft_block.w_fft_in[10]
.sym 13222 fft_block.w_fft_in[5]
.sym 13225 fft_block.reg_stage.w_index_out[0]
.sym 13227 fft_block.reg_stage.w_input_regs[4]
.sym 13228 fft_block.reg_stage.w_input_regs[70]
.sym 13233 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 13235 fft_block.start_calc
.sym 13243 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 13249 $PACKER_VCC_NET
.sym 13251 fft_block.w_fft_in[5]
.sym 13252 fft_block.w_fft_in[4]
.sym 13268 fft_block.w_fft_in[6]
.sym 13270 fft_block.w_fft_in[7]
.sym 13277 $PACKER_VCC_NET
.sym 13300 fft_block.w_fft_in[7]
.sym 13305 fft_block.w_fft_in[4]
.sym 13312 fft_block.w_fft_in[6]
.sym 13318 fft_block.w_fft_in[5]
.sym 13320 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 13321 CLK$SB_IO_IN_$glb_clk
.sym 13323 w_fft_out[3]
.sym 13324 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 13326 w_fft_out[5]
.sym 13327 w_fft_out[15]
.sym 13328 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 13329 w_fft_out[14]
.sym 13330 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 13331 $PACKER_VCC_NET
.sym 13335 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 13338 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 13344 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 13347 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 13348 fft_block.stage[1]
.sym 13349 fft_block.w_calc_finish
.sym 13351 fft_block.reg_stage.w_index_out[0]
.sym 13353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 13355 addr_count[2]
.sym 13356 fft_block.w_fft_in[7]
.sym 13357 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 13364 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 13367 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[1]
.sym 13369 insert_data
.sym 13372 $PACKER_VCC_NET
.sym 13375 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFESR_Q_E
.sym 13378 fft_block.stage[1]
.sym 13379 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[0]
.sym 13385 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 13387 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFESR_Q_E
.sym 13389 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 13393 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 13395 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 13396 $nextpnr_ICESTORM_LC_34$O
.sym 13398 insert_data
.sym 13402 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 13405 insert_data
.sym 13409 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 13411 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 13412 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 13415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFESR_Q_E
.sym 13427 $PACKER_VCC_NET
.sym 13433 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 13434 fft_block.stage[1]
.sym 13435 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[0]
.sym 13436 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[1]
.sym 13440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 13441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 13443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFESR_Q_E
.sym 13444 CLK$SB_IO_IN_$glb_clk
.sym 13445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_R_$glb_sr
.sym 13448 addr_count[2]
.sym 13449 addr_count[1]
.sym 13450 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[0]
.sym 13451 addr_count[0]
.sym 13452 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[2]
.sym 13453 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[2]
.sym 13458 fft_block.reg_stage.w_input_regs[79]
.sym 13459 fft_block.w_fft_in[4]
.sym 13461 w_fft_out[5]
.sym 13462 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 13463 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 13466 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 13470 fft_block.stage[0]
.sym 13472 fft_block.start_calc_SB_DFFE_Q_E
.sym 13474 fft_block.stage[1]
.sym 13476 fft_block.sel_in_SB_DFFE_Q_E
.sym 13477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 13478 $PACKER_VCC_NET
.sym 13480 fft_block.start_calc
.sym 13489 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 13492 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 13497 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[3]
.sym 13499 fft_block.stage[0]
.sym 13504 $PACKER_VCC_NET
.sym 13505 fft_block.sel_in_SB_DFFE_Q_E
.sym 13507 fft_block.stage_SB_DFFESR_Q_R
.sym 13508 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 13509 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[2]
.sym 13511 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 13513 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 13515 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[0]
.sym 13519 $nextpnr_ICESTORM_LC_32$O
.sym 13521 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 13525 $nextpnr_ICESTORM_LC_33$I3
.sym 13528 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 13531 $nextpnr_ICESTORM_LC_33$COUT
.sym 13533 $PACKER_VCC_NET
.sym 13535 $nextpnr_ICESTORM_LC_33$I3
.sym 13538 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 13539 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[2]
.sym 13540 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 13541 $nextpnr_ICESTORM_LC_33$COUT
.sym 13545 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 13550 fft_block.stage[0]
.sym 13552 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[0]
.sym 13553 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 13559 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 13562 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[0]
.sym 13564 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[3]
.sym 13566 fft_block.sel_in_SB_DFFE_Q_E
.sym 13567 CLK$SB_IO_IN_$glb_clk
.sym 13568 fft_block.stage_SB_DFFESR_Q_R
.sym 13569 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 13570 fft_block.state_SB_DFFESR_Q_R[0]
.sym 13571 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 13572 fft_block.fill_regs
.sym 13573 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 13574 fft_block.fill_regs_SB_DFFE_Q_E
.sym 13575 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 13576 fft_block.counter_N_SB_DFFESR_Q_E
.sym 13577 fft_block.counter_N[1]
.sym 13581 fft_block.reg_stage.w_index_out[2]
.sym 13584 addr_count[1]
.sym 13585 fft_block.counter_N[0]
.sym 13587 fft_block.counter_N[1]
.sym 13591 fft_block.stage[0]
.sym 13592 addr_count[2]
.sym 13596 insert_data
.sym 13598 fft_block.stage[0]
.sym 13599 insert_data
.sym 13600 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 13602 fft_block.reg_stage.c_map.stage_data_SB_DFFSR_Q_1_R[0]
.sym 13603 fft_block.reg_stage.w_we_c_map
.sym 13612 fft_block.state[1]
.sym 13613 insert_data
.sym 13614 fft_block.stage[0]
.sym 13616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 13617 fft_block.start_calc
.sym 13620 fft_block.reg_stage.c_map.o_busy
.sym 13621 fft_block.w_calc_finish
.sym 13623 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 13624 fft_block.stage[1]
.sym 13626 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 13627 fft_block.state_SB_DFFESR_Q_R[0]
.sym 13629 fft_block.fill_regs
.sym 13630 fft_block.reg_stage.w_c_map_addr[0]
.sym 13631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 13632 fft_block.state[0]
.sym 13635 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 13637 fft_block.reg_stage.w_c_map_addr[1]
.sym 13640 fft_block.state_SB_DFFESR_Q_R[1]
.sym 13643 fft_block.state[1]
.sym 13644 insert_data
.sym 13645 fft_block.state[0]
.sym 13651 fft_block.reg_stage.c_map.o_busy
.sym 13655 fft_block.reg_stage.w_c_map_addr[0]
.sym 13656 fft_block.fill_regs
.sym 13657 fft_block.reg_stage.w_c_map_addr[1]
.sym 13658 fft_block.reg_stage.c_map.o_busy
.sym 13664 fft_block.state[0]
.sym 13667 fft_block.state[1]
.sym 13668 fft_block.stage[1]
.sym 13669 fft_block.stage[0]
.sym 13670 fft_block.state_SB_DFFESR_Q_R[1]
.sym 13673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 13674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 13675 fft_block.start_calc
.sym 13676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 13679 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 13681 fft_block.w_calc_finish
.sym 13685 fft_block.state_SB_DFFESR_Q_R[0]
.sym 13686 fft_block.state[1]
.sym 13687 fft_block.state_SB_DFFESR_Q_R[1]
.sym 13688 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 13690 CLK$SB_IO_IN_$glb_clk
.sym 13694 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[10]
.sym 13695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 13696 fft_block.fft_finish_SB_DFFE_Q_E
.sym 13697 $PACKER_VCC_NET
.sym 13698 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 13699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 13706 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 13709 insert_data
.sym 13717 fft_block.fft_finish_SB_DFFE_Q_E
.sym 13719 fft_block.fill_regs_SB_DFFE_Q_D
.sym 13722 fft_block.start_calc
.sym 13723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 13727 fft_block.reg_stage.w_c_in[1]
.sym 13734 fft_block.state_SB_DFFESR_Q_R[0]
.sym 13735 fft_block.reg_stage.c_map.o_busy
.sym 13736 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 13737 fft_block.stage[1]
.sym 13741 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 13742 fft_block.stage[0]
.sym 13744 fft_block.start_calc_SB_DFFE_Q_E
.sym 13746 fft_block.state_SB_DFFESR_Q_R[2]
.sym 13747 fft_block.state_SB_DFFESR_Q_R[1]
.sym 13749 fft_block.stage_SB_DFFESR_Q_R
.sym 13769 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 13773 fft_block.stage[0]
.sym 13778 fft_block.reg_stage.c_map.o_busy
.sym 13780 fft_block.stage[1]
.sym 13784 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 13785 fft_block.stage[0]
.sym 13786 fft_block.state_SB_DFFESR_Q_R[1]
.sym 13787 fft_block.stage[1]
.sym 13797 fft_block.reg_stage.c_map.o_busy
.sym 13802 fft_block.state_SB_DFFESR_Q_R[2]
.sym 13803 fft_block.state_SB_DFFESR_Q_R[0]
.sym 13805 fft_block.state_SB_DFFESR_Q_R[1]
.sym 13811 fft_block.stage_SB_DFFESR_Q_R
.sym 13812 fft_block.start_calc_SB_DFFE_Q_E
.sym 13813 CLK$SB_IO_IN_$glb_clk
.sym 13816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 13817 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[1]
.sym 13819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[2]
.sym 13820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 13821 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 13822 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 13827 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 13828 fft_block.reg_stage.w_we_c_map
.sym 13830 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 13833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 13839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 13843 fft_block.reg_stage.c_map.stage_data[0]
.sym 13850 fft_block.start_calc
.sym 13857 fft_block.reg_stage.c_map.count_data_SB_DFFSR_Q_D[0]
.sym 13860 fft_block.reg_stage.c_map.stage_data_SB_DFFSR_Q_R
.sym 13866 fft_block.reg_stage.c_map.stage_data_SB_DFFSR_Q_1_R[0]
.sym 13869 fft_block.stage[0]
.sym 13875 fft_block.reg_stage.w_we_c_map
.sym 13883 fft_block.reg_stage.w_c_map_addr[1]
.sym 13884 fft_block.reg_stage.w_c_map_addr[0]
.sym 13897 fft_block.reg_stage.w_c_map_addr[0]
.sym 13907 fft_block.reg_stage.c_map.stage_data_SB_DFFSR_Q_1_R[0]
.sym 13910 fft_block.stage[0]
.sym 13926 fft_block.reg_stage.c_map.count_data_SB_DFFSR_Q_D[0]
.sym 13931 fft_block.reg_stage.w_we_c_map
.sym 13932 fft_block.reg_stage.w_c_map_addr[1]
.sym 13933 fft_block.reg_stage.w_c_map_addr[0]
.sym 13936 CLK$SB_IO_IN_$glb_clk
.sym 13937 fft_block.reg_stage.c_map.stage_data_SB_DFFSR_Q_R
.sym 13938 fft_block.reg_stage.c_data.cosinus[3][1]
.sym 13939 fft_block.reg_stage.c_data.cosinus[3][3]
.sym 13940 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 13941 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 13942 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0[0]
.sym 13943 fft_block.reg_stage.c_data.cosinus[3][7]
.sym 13944 fft_block.reg_stage.c_data.cosinus[3][2]
.sym 13945 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 13946 fft_block.reg_stage.c_map.stage_data[1]
.sym 13952 fft_block.reg_stage.w_c_map_addr[1]
.sym 13954 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 13963 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 13968 fft_block.sel_in_SB_DFFE_Q_E
.sym 13970 $PACKER_VCC_NET
.sym 13982 fft_block.reg_stage.c_map.stage_data_SB_DFFSR_Q_R
.sym 13997 fft_block.reg_stage.w_c_in[1]
.sym 14024 fft_block.reg_stage.w_c_in[1]
.sym 14037 fft_block.reg_stage.c_map.stage_data_SB_DFFSR_Q_R
.sym 14058 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O_$glb_ce
.sym 14059 CLK$SB_IO_IN_$glb_clk
.sym 14066 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 14067 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[6]
.sym 14068 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 14076 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 14080 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 14090 fft_block.reg_stage.w_c_in[4]
.sym 14093 fft_block.reg_stage.w_c_in[5]
.sym 14103 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 14107 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I2_1_I1[0]
.sym 14111 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 14112 fft_block.reg_stage.c_data.cosinus[1][1]
.sym 14113 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 14115 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 14117 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 14120 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 14156 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 14162 fft_block.reg_stage.c_data.cosinus[1][1]
.sym 14171 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 14172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 14173 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 14177 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I2_1_I1[0]
.sym 14178 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 14180 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 14181 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 14182 CLK$SB_IO_IN_$glb_clk
.sym 14186 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 14187 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 14188 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 14189 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[2]
.sym 14190 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 14191 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 14200 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 14201 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 14215 fft_block.fft_finish_SB_DFFE_Q_E
.sym 14216 fft_block.reg_stage.w_c_in[1]
.sym 14218 fft_block.reg_stage.w_c_in[0]
.sym 14227 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[4]
.sym 14228 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 14229 fft_block.reg_stage.c_data.cosinus[2][0]
.sym 14230 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 14231 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 14232 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 14234 fft_block.reg_stage.c_data.cosinus[2][1]
.sym 14236 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 14238 fft_block.reg_stage.c_data.cosinus[2][4]
.sym 14239 fft_block.reg_stage.c_data.cosinus[2][5]
.sym 14240 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 14242 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 14243 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 14247 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 14249 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 14252 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[5]
.sym 14255 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 14256 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 14258 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[4]
.sym 14259 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 14260 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 14261 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 14264 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 14265 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 14266 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 14267 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 14270 fft_block.reg_stage.c_data.cosinus[2][4]
.sym 14278 fft_block.reg_stage.c_data.cosinus[2][5]
.sym 14282 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 14283 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 14284 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 14285 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 14291 fft_block.reg_stage.c_data.cosinus[2][0]
.sym 14294 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[5]
.sym 14295 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 14296 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 14297 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 14301 fft_block.reg_stage.c_data.cosinus[2][1]
.sym 14304 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 14305 CLK$SB_IO_IN_$glb_clk
.sym 14308 PIN_21$SB_IO_OUT
.sym 14319 fft_block.reg_stage.w_c_in[5]
.sym 14321 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 14360 fft_block.reg_stage.w_c_in[4]
.sym 14365 fft_block.reg_stage.w_c_in[5]
.sym 14376 fft_block.reg_stage.w_c_in[1]
.sym 14378 fft_block.reg_stage.w_c_in[0]
.sym 14389 fft_block.reg_stage.w_c_in[1]
.sym 14408 fft_block.reg_stage.w_c_in[0]
.sym 14411 fft_block.reg_stage.w_c_in[4]
.sym 14418 fft_block.reg_stage.w_c_in[5]
.sym 14427 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O_$glb_ce
.sym 14428 CLK$SB_IO_IN_$glb_clk
.sym 14444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 16376 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 16377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 16378 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 16379 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 16380 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 16381 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 16382 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 16395 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 16406 fft_block.w_fft_in[8]
.sym 16423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 16428 fft_block.reg_stage.w_input_regs[6]
.sym 16431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16438 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16439 fft_block.reg_stage.w_input_regs[5]
.sym 16443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16444 fft_block.reg_stage.w_input_regs[4]
.sym 16445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 16446 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 16447 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 16451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16452 fft_block.reg_stage.w_input_regs[6]
.sym 16453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 16457 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 16463 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 16464 fft_block.reg_stage.w_input_regs[4]
.sym 16465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16468 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16470 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 16471 fft_block.reg_stage.w_input_regs[6]
.sym 16474 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 16475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16476 fft_block.reg_stage.w_input_regs[5]
.sym 16486 fft_block.reg_stage.w_input_regs[5]
.sym 16488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 16489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16492 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 16493 fft_block.reg_stage.w_input_regs[4]
.sym 16494 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16503 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 16504 fft_block.reg_stage.w_input_regs[64]
.sym 16505 fft_block.reg_stage.w_input_regs[65]
.sym 16506 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 16507 fft_block.reg_stage.w_input_regs[67]
.sym 16508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 16510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16519 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 16520 fft_block.reg_stage.w_input_regs[6]
.sym 16544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 16545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 16546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 16548 fft_block.reg_stage.w_input_regs[2]
.sym 16549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 16551 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 16552 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 16554 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 16555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 16556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 16557 fft_block.reg_stage.w_input_regs[3]
.sym 16559 fft_block.reg_stage.w_input_regs[7]
.sym 16560 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 16563 fft_block.reg_stage.w_input_regs[3]
.sym 16566 fft_block.reg_stage.w_input_regs[71]
.sym 16581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 16582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[2]
.sym 16583 fft_block.reg_stage.w_input_regs[7]
.sym 16584 fft_block.reg_stage.w_input_regs[66]
.sym 16587 fft_block.reg_stage.w_input_regs[1]
.sym 16589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 16591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 16594 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[6]
.sym 16595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 16604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 16605 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 16609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 16613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 16614 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[6]
.sym 16615 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 16619 fft_block.reg_stage.w_input_regs[7]
.sym 16620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 16622 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16626 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 16627 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[2]
.sym 16628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 16631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[6]
.sym 16632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 16634 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 16637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 16638 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 16640 fft_block.reg_stage.w_input_regs[1]
.sym 16643 fft_block.reg_stage.w_input_regs[7]
.sym 16644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 16646 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 16650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 16652 fft_block.reg_stage.w_input_regs[1]
.sym 16656 fft_block.reg_stage.w_input_regs[66]
.sym 16662 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 16663 fft_block.reg_stage.w_input_regs[104]
.sym 16664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 16665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 16666 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 16668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 16669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 16675 fft_block.start_calc
.sym 16678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 16682 fft_block.w_fft_in[1]
.sym 16686 fft_block.reg_stage.w_input_regs[65]
.sym 16687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 16688 w_fft_out[1]
.sym 16689 fft_block.w_fft_in[10]
.sym 16690 fft_block.reg_stage.w_input_regs[67]
.sym 16692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 16693 fft_block.reg_stage.w_input_regs[34]
.sym 16694 fft_block.w_fft_in[1]
.sym 16697 fft_block.reg_stage.w_input_regs[104]
.sym 16703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 16705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 16708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 16711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 16712 fft_block.reg_stage.w_input_regs[64]
.sym 16713 fft_block.reg_stage.w_input_regs[0]
.sym 16716 fft_block.w_fft_in[1]
.sym 16717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 16720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[1]
.sym 16721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 16729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[2]
.sym 16731 fft_block.w_fft_in[0]
.sym 16734 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[7]
.sym 16736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[7]
.sym 16737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 16738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 16742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[1]
.sym 16744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 16745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 16749 fft_block.w_fft_in[0]
.sym 16762 fft_block.reg_stage.w_input_regs[64]
.sym 16763 fft_block.reg_stage.w_input_regs[0]
.sym 16766 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 16767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 16769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[7]
.sym 16773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 16775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[2]
.sym 16779 fft_block.w_fft_in[1]
.sym 16782 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 16783 CLK$SB_IO_IN_$glb_clk
.sym 16785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 16786 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 16787 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 16788 fft_block.reg_stage.w_input_regs[42]
.sym 16789 fft_block.reg_stage.w_input_regs[43]
.sym 16790 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 16791 fft_block.reg_stage.w_input_regs[35]
.sym 16792 fft_block.reg_stage.w_input_regs[33]
.sym 16802 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[3]
.sym 16805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[1]
.sym 16806 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 16807 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 16811 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 16812 w_fft_out[0]
.sym 16813 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 16814 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 16815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 16816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 16817 fft_block.w_fft_in[0]
.sym 16819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 16820 fft_block.reg_stage.w_input_regs[78]
.sym 16830 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 16831 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16832 fft_block.w_fft_in[9]
.sym 16833 fft_block.reg_stage.w_input_regs[1]
.sym 16834 fft_block.reg_stage.w_input_regs[66]
.sym 16835 fft_block.reg_stage.w_input_regs[3]
.sym 16837 fft_block.reg_stage.w_input_regs[32]
.sym 16840 fft_block.w_fft_in[2]
.sym 16842 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16843 fft_block.w_fft_in[0]
.sym 16845 fft_block.reg_stage.w_input_regs[96]
.sym 16846 fft_block.reg_stage.w_input_regs[65]
.sym 16850 fft_block.reg_stage.w_input_regs[67]
.sym 16851 fft_block.reg_stage.w_input_regs[2]
.sym 16852 fft_block.w_fft_in[8]
.sym 16853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 16859 fft_block.reg_stage.w_input_regs[65]
.sym 16860 fft_block.reg_stage.w_input_regs[1]
.sym 16861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 16867 fft_block.w_fft_in[2]
.sym 16872 fft_block.w_fft_in[8]
.sym 16877 fft_block.w_fft_in[0]
.sym 16883 fft_block.w_fft_in[9]
.sym 16889 fft_block.reg_stage.w_input_regs[66]
.sym 16890 fft_block.reg_stage.w_input_regs[2]
.sym 16892 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16895 fft_block.reg_stage.w_input_regs[32]
.sym 16898 fft_block.reg_stage.w_input_regs[96]
.sym 16901 fft_block.reg_stage.w_input_regs[67]
.sym 16903 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16904 fft_block.reg_stage.w_input_regs[3]
.sym 16905 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 16906 CLK$SB_IO_IN_$glb_clk
.sym 16908 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 16909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16910 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16911 fft_block.reg_stage.w_input_regs[96]
.sym 16912 fft_block.reg_stage.w_input_regs[97]
.sym 16913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16914 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16915 fft_block.reg_stage.w_input_regs[105]
.sym 16928 fft_block.w_fft_in[2]
.sym 16932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 16933 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 16934 w_fft_out[2]
.sym 16936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 16937 fft_block.reg_stage.w_input_regs[2]
.sym 16938 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 16939 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 16942 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 16943 fft_block.reg_stage.w_input_regs[14]
.sym 16949 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 16950 fft_block.reg_stage.w_input_regs[14]
.sym 16953 fft_block.reg_stage.w_input_regs[41]
.sym 16954 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16957 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16958 fft_block.reg_stage.w_input_regs[65]
.sym 16959 fft_block.reg_stage.w_input_regs[40]
.sym 16961 fft_block.reg_stage.w_input_regs[2]
.sym 16962 fft_block.reg_stage.w_input_regs[67]
.sym 16963 fft_block.reg_stage.w_input_regs[1]
.sym 16966 fft_block.reg_stage.w_input_regs[3]
.sym 16967 fft_block.reg_stage.w_input_regs[104]
.sym 16968 fft_block.reg_stage.w_input_regs[96]
.sym 16969 fft_block.reg_stage.w_input_regs[66]
.sym 16970 fft_block.reg_stage.w_input_regs[71]
.sym 16971 fft_block.reg_stage.w_input_regs[7]
.sym 16972 fft_block.reg_stage.w_input_regs[105]
.sym 16974 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16978 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16980 fft_block.reg_stage.w_input_regs[78]
.sym 16985 fft_block.reg_stage.w_input_regs[96]
.sym 16988 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16990 fft_block.reg_stage.w_input_regs[2]
.sym 16991 fft_block.reg_stage.w_input_regs[66]
.sym 16994 fft_block.reg_stage.w_input_regs[104]
.sym 16995 fft_block.reg_stage.w_input_regs[40]
.sym 16996 fft_block.reg_stage.w_input_regs[41]
.sym 16997 fft_block.reg_stage.w_input_regs[105]
.sym 17001 fft_block.reg_stage.w_input_regs[7]
.sym 17002 fft_block.reg_stage.w_input_regs[71]
.sym 17003 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17007 fft_block.reg_stage.w_input_regs[14]
.sym 17008 fft_block.reg_stage.w_input_regs[78]
.sym 17012 fft_block.reg_stage.w_input_regs[3]
.sym 17014 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17015 fft_block.reg_stage.w_input_regs[67]
.sym 17018 fft_block.reg_stage.w_input_regs[41]
.sym 17019 fft_block.reg_stage.w_input_regs[105]
.sym 17020 fft_block.reg_stage.w_input_regs[104]
.sym 17021 fft_block.reg_stage.w_input_regs[40]
.sym 17024 fft_block.reg_stage.w_input_regs[1]
.sym 17025 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 17027 fft_block.reg_stage.w_input_regs[65]
.sym 17028 fft_block.start_calc_$glb_ce
.sym 17029 CLK$SB_IO_IN_$glb_clk
.sym 17032 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 17033 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 17034 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 17035 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 17036 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 17037 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 17038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 17040 fft_block.w_fft_in[8]
.sym 17043 fft_block.reg_stage.w_input_regs[79]
.sym 17044 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17045 w_fft_out[2]
.sym 17046 fft_block.w_fft_in[9]
.sym 17049 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17051 w_fft_out[7]
.sym 17053 w_fft_out[13]
.sym 17055 fft_block.reg_stage.w_input_regs[3]
.sym 17056 fft_block.reg_stage.w_input_regs[71]
.sym 17057 fft_block.reg_stage.w_input_regs[7]
.sym 17058 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 17059 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17060 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 17062 fft_block.reg_stage.w_input_regs[71]
.sym 17065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17073 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 17074 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17075 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 17076 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 17077 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17079 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17082 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17083 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 17084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 17085 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 17086 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 17087 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17090 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 17091 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 17092 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17093 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17095 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 17097 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 17098 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 17099 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17100 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 17101 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 17105 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 17106 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 17108 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 17111 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 17112 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17113 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17114 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 17118 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 17119 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 17120 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 17123 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 17125 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17126 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 17129 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 17130 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17131 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 17132 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17135 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 17136 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17137 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 17138 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 17142 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 17143 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17144 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 17147 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 17148 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17149 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 17150 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 17152 CLK$SB_IO_IN_$glb_clk
.sym 17154 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17155 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 17156 fft_block.reg_stage.w_input_regs[2]
.sym 17157 fft_block.reg_stage.w_input_regs[15]
.sym 17158 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 17159 fft_block.reg_stage.w_input_regs[14]
.sym 17160 fft_block.reg_stage.w_input_regs[3]
.sym 17161 fft_block.reg_stage.w_input_regs[7]
.sym 17162 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 17166 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 17168 fft_block.start_calc
.sym 17169 w_fft_out[8]
.sym 17170 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 17171 fft_block.reg_stage.w_input_regs[78]
.sym 17172 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[14]
.sym 17173 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 17178 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 17180 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 17181 fft_block.reg_stage.w_input_regs[34]
.sym 17182 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17183 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 17185 fft_block.reg_stage.w_input_regs[7]
.sym 17186 fft_block.w_fft_in[1]
.sym 17188 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 17199 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 17202 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17206 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 17207 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 17208 fft_block.reg_stage.w_input_regs[78]
.sym 17209 fft_block.reg_stage.w_input_regs[68]
.sym 17210 fft_block.reg_stage.w_input_regs[14]
.sym 17213 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 17214 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17216 fft_block.reg_stage.w_index_out[0]
.sym 17217 fft_block.reg_stage.w_input_regs[70]
.sym 17222 fft_block.reg_stage.w_index_out[1]
.sym 17224 fft_block.reg_stage.w_index_out[2]
.sym 17226 fft_block.reg_stage.w_input_regs[69]
.sym 17235 fft_block.reg_stage.w_input_regs[70]
.sym 17240 fft_block.reg_stage.w_index_out[2]
.sym 17242 fft_block.reg_stage.w_index_out[1]
.sym 17243 fft_block.reg_stage.w_index_out[0]
.sym 17246 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 17247 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 17248 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17252 fft_block.reg_stage.w_input_regs[78]
.sym 17254 fft_block.reg_stage.w_input_regs[14]
.sym 17255 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17261 fft_block.reg_stage.w_input_regs[69]
.sym 17270 fft_block.reg_stage.w_input_regs[68]
.sym 17274 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 17275 CLK$SB_IO_IN_$glb_clk
.sym 17276 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 17277 fft_block.reg_stage.w_input_regs[100]
.sym 17278 fft_block.reg_stage.w_input_regs[102]
.sym 17279 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 17280 fft_block.reg_stage.w_input_regs[101]
.sym 17281 fft_block.reg_stage.w_input_regs[98]
.sym 17282 fft_block.reg_stage.w_input_regs[99]
.sym 17283 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 17284 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 17285 fft_block.reg_stage.input_regs.data_SB_LUT4_O_I0[0]
.sym 17289 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 17290 fft_block.reg_stage.w_input_regs[3]
.sym 17293 fft_block.w_fft_in[6]
.sym 17296 fft_block.reg_stage.w_index_out[0]
.sym 17297 w_fft_out[13]
.sym 17298 fft_block.w_fft_in[7]
.sym 17303 fft_block.reg_stage.w_input_regs[15]
.sym 17304 fft_block.w_fft_in[2]
.sym 17308 fft_block.reg_stage.w_index_out[1]
.sym 17309 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 17310 fft_block.reg_stage.w_index_out[2]
.sym 17311 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 17312 fft_block.counter_N[0]
.sym 17318 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 17321 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17323 fft_block.reg_stage.w_input_regs[68]
.sym 17324 fft_block.reg_stage.w_input_regs[70]
.sym 17325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 17327 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 17331 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 17332 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 17333 fft_block.reg_stage.w_input_regs[69]
.sym 17337 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17339 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 17340 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 17341 fft_block.reg_stage.w_input_regs[6]
.sym 17345 fft_block.reg_stage.w_input_regs[4]
.sym 17346 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17347 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17348 fft_block.reg_stage.w_input_regs[5]
.sym 17351 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 17353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 17354 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 17358 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 17360 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 17363 fft_block.reg_stage.w_input_regs[70]
.sym 17364 fft_block.reg_stage.w_input_regs[6]
.sym 17366 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17369 fft_block.reg_stage.w_input_regs[68]
.sym 17370 fft_block.reg_stage.w_input_regs[4]
.sym 17371 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17375 fft_block.reg_stage.w_input_regs[69]
.sym 17376 fft_block.reg_stage.w_input_regs[5]
.sym 17378 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17381 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 17382 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 17384 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 17387 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 17388 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 17389 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 17394 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 17395 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 17396 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17398 CLK$SB_IO_IN_$glb_clk
.sym 17400 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17401 w_fft_out[37]
.sym 17402 w_fft_out[34]
.sym 17403 w_fft_out[6]
.sym 17404 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17405 w_fft_out[33]
.sym 17406 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17407 w_fft_out[35]
.sym 17415 fft_block.start_calc
.sym 17416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 17417 $PACKER_VCC_NET
.sym 17418 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 17424 w_fft_out[15]
.sym 17431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 17432 fft_block.counter_N[2]
.sym 17433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 17435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17444 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17446 fft_block.reg_stage.w_input_regs[79]
.sym 17448 fft_block.reg_stage.w_input_regs[4]
.sym 17449 fft_block.reg_stage.w_input_regs[70]
.sym 17451 addr_count[2]
.sym 17452 addr_count[1]
.sym 17453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17456 fft_block.reg_stage.w_input_regs[6]
.sym 17459 insert_data
.sym 17462 fft_block.counter_N[0]
.sym 17463 fft_block.reg_stage.w_input_regs[15]
.sym 17467 fft_block.counter_N[2]
.sym 17470 fft_block.reg_stage.w_input_regs[68]
.sym 17471 fft_block.counter_N[1]
.sym 17475 fft_block.reg_stage.w_input_regs[4]
.sym 17476 fft_block.reg_stage.w_input_regs[68]
.sym 17477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17480 addr_count[2]
.sym 17481 addr_count[1]
.sym 17483 insert_data
.sym 17492 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17494 fft_block.reg_stage.w_input_regs[70]
.sym 17495 fft_block.reg_stage.w_input_regs[6]
.sym 17498 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17500 fft_block.reg_stage.w_input_regs[15]
.sym 17501 fft_block.reg_stage.w_input_regs[79]
.sym 17504 addr_count[2]
.sym 17505 insert_data
.sym 17506 fft_block.counter_N[2]
.sym 17510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17511 fft_block.reg_stage.w_input_regs[79]
.sym 17512 fft_block.reg_stage.w_input_regs[15]
.sym 17516 fft_block.counter_N[0]
.sym 17517 insert_data
.sym 17518 fft_block.counter_N[1]
.sym 17520 fft_block.start_calc_$glb_ce
.sym 17521 CLK$SB_IO_IN_$glb_clk
.sym 17525 fft_block.counter_N[2]
.sym 17526 fft_block.reg_stage.w_index_out[1]
.sym 17527 fft_block.reg_stage.w_index_out[2]
.sym 17528 fft_block.counter_N[0]
.sym 17529 fft_block.counter_N[1]
.sym 17530 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 17532 w_fft_out[33]
.sym 17535 w_fft_out[3]
.sym 17536 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17540 w_fft_out[35]
.sym 17543 fft_block.w_fft_in[6]
.sym 17549 addr_count[0]
.sym 17550 fft_block.counter_N_SB_DFFESR_Q_E
.sym 17551 fft_block.reg_stage.w_input_regs[71]
.sym 17552 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 17553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 17556 w_fft_out[14]
.sym 17557 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 17566 addr_count[2]
.sym 17569 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 17570 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 17575 addr_count[1]
.sym 17577 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 17578 fft_block.stage[1]
.sym 17579 fft_block.counter_N[0]
.sym 17580 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I2[2]
.sym 17581 $PACKER_VCC_NET
.sym 17582 insert_data
.sym 17583 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 17585 addr_count[0]
.sym 17587 insert_data
.sym 17593 addr_count_SB_DFFESR_Q_R[2]
.sym 17596 $nextpnr_ICESTORM_LC_65$O
.sym 17598 addr_count[0]
.sym 17602 addr_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17604 addr_count[1]
.sym 17609 addr_count[2]
.sym 17612 addr_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17617 addr_count[0]
.sym 17618 addr_count[1]
.sym 17621 fft_block.counter_N[0]
.sym 17622 insert_data
.sym 17624 addr_count[0]
.sym 17627 addr_count[0]
.sym 17634 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 17635 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I2[2]
.sym 17636 $PACKER_VCC_NET
.sym 17639 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 17640 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 17641 fft_block.stage[1]
.sym 17642 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 17643 insert_data
.sym 17644 CLK$SB_IO_IN_$glb_clk
.sym 17645 addr_count_SB_DFFESR_Q_R[2]
.sym 17646 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I2[2]
.sym 17647 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 17649 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 17650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 17651 addr_count_SB_DFFESR_Q_R[2]
.sym 17652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_I1[2]
.sym 17653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 17655 fft_block.counter_N[0]
.sym 17658 fft_block.start_calc
.sym 17659 fft_block.counter_N[1]
.sym 17660 addr_count[0]
.sym 17662 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 17664 addr_count[2]
.sym 17667 fft_block.reg_stage.w_input_regs[27]
.sym 17668 fft_block.fill_regs_SB_DFFE_Q_D
.sym 17669 fft_block.counter_N[2]
.sym 17670 fft_block.counter_N[2]
.sym 17673 addr_count[1]
.sym 17681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 17687 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 17688 fft_block.state_SB_DFFESR_Q_R[0]
.sym 17689 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[10]
.sym 17691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 17693 insert_data
.sym 17694 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 17697 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 17698 fft_block.fill_regs_SB_DFFE_Q_D
.sym 17699 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 17704 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 17705 fft_block.fill_regs_SB_DFFE_Q_E
.sym 17709 fft_block.stage[1]
.sym 17711 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I2[2]
.sym 17712 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 17715 fft_block.stage[0]
.sym 17718 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 17721 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 17728 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 17729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 17732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 17734 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 17735 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 17741 fft_block.fill_regs_SB_DFFE_Q_D
.sym 17745 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I2[2]
.sym 17746 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 17750 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 17751 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 17756 fft_block.stage[1]
.sym 17757 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 17758 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[10]
.sym 17759 fft_block.stage[0]
.sym 17762 fft_block.state_SB_DFFESR_Q_R[0]
.sym 17764 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 17765 insert_data
.sym 17766 fft_block.fill_regs_SB_DFFE_Q_E
.sym 17767 CLK$SB_IO_IN_$glb_clk
.sym 17771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 17772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 17773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 17774 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 17776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[0]
.sym 17781 fft_block.stage[1]
.sym 17782 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 17786 fft_block.w_fft_in[7]
.sym 17792 addr_count[2]
.sym 17794 fft_block.reg_stage.w_c_in[3]
.sym 17795 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 17797 fft_block.stage[0]
.sym 17799 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 17802 fft_block.reg_stage.w_c_in[2]
.sym 17811 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 17812 $PACKER_VCC_NET
.sym 17815 fft_block.stage[1]
.sym 17817 fft_block.stage[0]
.sym 17818 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 17819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 17821 $PACKER_VCC_NET
.sym 17823 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 17824 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 17825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 17826 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 17832 fft_block.state_SB_DFFESR_Q_R[1]
.sym 17841 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[0]
.sym 17842 $nextpnr_ICESTORM_LC_68$O
.sym 17844 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 17848 $nextpnr_ICESTORM_LC_69$I3
.sym 17850 $PACKER_VCC_NET
.sym 17851 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 17858 $nextpnr_ICESTORM_LC_69$I3
.sym 17864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 17867 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 17868 fft_block.stage[1]
.sym 17869 fft_block.state_SB_DFFESR_Q_R[1]
.sym 17870 fft_block.stage[0]
.sym 17876 $PACKER_VCC_NET
.sym 17879 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[0]
.sym 17885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 17888 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 17890 CLK$SB_IO_IN_$glb_clk
.sym 17891 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 17897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 17898 fft_block.reg_stage.c_map.stage_data[1]
.sym 17899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[2]
.sym 17901 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 17908 $PACKER_VCC_NET
.sym 17911 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 17912 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 17913 fft_block.stage[0]
.sym 17925 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 17927 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 17938 fft_block.reg_stage.c_data.cosinus[3][7]
.sym 17939 fft_block.reg_stage.c_data.cosinus[3][2]
.sym 17940 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 17941 fft_block.reg_stage.c_data.cosinus[3][1]
.sym 17942 fft_block.reg_stage.c_data.cosinus[3][3]
.sym 17946 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 17951 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 17960 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 17963 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 17974 fft_block.reg_stage.c_data.cosinus[3][7]
.sym 17979 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 17992 fft_block.reg_stage.c_data.cosinus[3][2]
.sym 17996 fft_block.reg_stage.c_data.cosinus[3][1]
.sym 18004 fft_block.reg_stage.c_data.cosinus[3][3]
.sym 18008 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 18009 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 18010 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 18011 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 18012 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 18013 CLK$SB_IO_IN_$glb_clk
.sym 18017 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 18018 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 18019 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 18020 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[2]
.sym 18021 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[3]
.sym 18022 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 18028 fft_block.reg_stage.c_map.stage_data[1]
.sym 18033 fft_block.stage[0]
.sym 18034 fft_block.reg_stage.w_we_c_map
.sym 18037 fft_block.reg_stage.c_map.stage_data_SB_DFFSR_Q_1_R[0]
.sym 18039 fft_block.reg_stage.w_c_in[5]
.sym 18041 fft_block.reg_stage.w_c_in[4]
.sym 18042 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[5]
.sym 18045 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 18046 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 18058 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[5]
.sym 18059 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 18060 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[2]
.sym 18062 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[6]
.sym 18063 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 18064 fft_block.reg_stage.w_c_in[3]
.sym 18065 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 18066 fft_block.reg_stage.w_c_in[7]
.sym 18067 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 18068 fft_block.reg_stage.w_c_in[1]
.sym 18070 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 18071 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 18072 fft_block.reg_stage.w_c_in[2]
.sym 18074 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 18078 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[4]
.sym 18079 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 18082 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 18085 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 18090 fft_block.reg_stage.w_c_in[1]
.sym 18095 fft_block.reg_stage.w_c_in[3]
.sym 18101 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[5]
.sym 18102 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 18103 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 18104 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 18107 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 18108 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[4]
.sym 18109 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 18110 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[6]
.sym 18113 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 18114 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 18115 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 18116 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 18119 fft_block.reg_stage.w_c_in[7]
.sym 18125 fft_block.reg_stage.w_c_in[2]
.sym 18131 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 18132 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[2]
.sym 18133 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 18134 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 18135 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 18136 CLK$SB_IO_IN_$glb_clk
.sym 18138 fft_block.reg_stage.c_data.cosinus[3][4]
.sym 18139 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 18140 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[3]
.sym 18141 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[4]
.sym 18142 fft_block.reg_stage.c_data.cosinus[3][6]
.sym 18143 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 18144 fft_block.reg_stage.c_data.cosinus[3][0]
.sym 18145 fft_block.reg_stage.c_data.cosinus[3][5]
.sym 18151 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 18152 fft_block.reg_stage.w_c_in[1]
.sym 18154 fft_block.reg_stage.w_c_in[7]
.sym 18156 fft_block.reg_stage.w_c_in[1]
.sym 18158 fft_block.fft_finish_SB_DFFE_Q_E
.sym 18162 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 18165 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 18182 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[2]
.sym 18183 $PACKER_VCC_NET
.sym 18196 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[1]
.sym 18197 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[0]
.sym 18198 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[4]
.sym 18199 fft_block.reg_stage.c_data.cosinus[3][6]
.sym 18201 fft_block.reg_stage.c_data.cosinus[3][0]
.sym 18205 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[3]
.sym 18206 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 18211 $nextpnr_ICESTORM_LC_46$O
.sym 18214 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[0]
.sym 18217 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 18220 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[1]
.sym 18223 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 18225 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[2]
.sym 18229 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 18232 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[3]
.sym 18235 $nextpnr_ICESTORM_LC_47$I3
.sym 18237 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[4]
.sym 18238 $PACKER_VCC_NET
.sym 18245 $nextpnr_ICESTORM_LC_47$I3
.sym 18248 fft_block.reg_stage.c_data.cosinus[3][6]
.sym 18255 fft_block.reg_stage.c_data.cosinus[3][0]
.sym 18258 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 18259 CLK$SB_IO_IN_$glb_clk
.sym 18262 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[1]
.sym 18263 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[0]
.sym 18264 fft_block.sel_in
.sym 18268 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 18275 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 18279 fft_block.start_calc
.sym 18280 fft_block.reg_stage.c_map.stage_data[0]
.sym 18283 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 18291 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 18292 PIN_21$SB_IO_OUT
.sym 18312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 18313 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 18314 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0[0]
.sym 18316 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 18320 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[0]
.sym 18322 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 18324 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 18325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 18330 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 18334 $nextpnr_ICESTORM_LC_39$O
.sym 18336 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 18340 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 18343 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 18346 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 18348 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 18350 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 18352 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 18354 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 18356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 18360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 18362 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 18365 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0[0]
.sym 18366 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 18367 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 18368 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 18372 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 18374 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 18378 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[0]
.sym 18382 CLK$SB_IO_IN_$glb_clk
.sym 18383 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 18384 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 18389 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 18396 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 18399 fft_block.sel_in
.sym 18405 fft_block.sel_in_SB_DFFE_Q_E
.sym 18412 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 18436 fft_block.fft_finish_SB_DFFE_Q_E
.sym 18451 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 18466 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 18504 fft_block.fft_finish_SB_DFFE_Q_E
.sym 18505 CLK$SB_IO_IN_$glb_clk
.sym 18520 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 18522 fft_block.reg_stage.w_c_in[4]
.sym 18530 fft_block.reg_stage.w_c_in[5]
.sym 18650 fft_block.reg_stage.w_c_in[0]
.sym 18653 fft_block.reg_stage.w_c_in[1]
.sym 20422 CLK$SB_IO_IN
.sym 20453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 20454 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_O
.sym 20455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20456 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 20470 fft_block.w_fft_in[6]
.sym 20471 fft_block.reg_stage.w_input_regs[35]
.sym 20497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 20511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 20512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 20514 fft_block.reg_stage.w_input_regs[71]
.sym 20517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 20521 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 20526 $nextpnr_ICESTORM_LC_50$O
.sym 20529 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20532 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 20535 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20538 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 20540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 20542 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 20544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 20547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 20548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 20550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 20553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 20554 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 20556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 20558 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 20560 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 20562 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 20565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 20566 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 20570 fft_block.reg_stage.w_input_regs[71]
.sym 20572 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 20580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 20582 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 20583 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 20584 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 20585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20586 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 20590 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 20600 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_O[2]
.sym 20601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 20617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_O
.sym 20621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 20623 fft_block.w_fft_in[3]
.sym 20628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 20634 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 20660 fft_block.w_fft_in[1]
.sym 20666 fft_block.reg_stage.w_input_regs[2]
.sym 20667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 20668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 20669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 20670 fft_block.w_fft_in[0]
.sym 20672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 20680 fft_block.w_fft_in[3]
.sym 20683 fft_block.reg_stage.w_input_regs[65]
.sym 20684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 20685 fft_block.reg_stage.w_input_regs[3]
.sym 20690 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 20692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 20693 fft_block.reg_stage.w_input_regs[3]
.sym 20697 fft_block.w_fft_in[0]
.sym 20705 fft_block.w_fft_in[1]
.sym 20710 fft_block.reg_stage.w_input_regs[65]
.sym 20717 fft_block.w_fft_in[3]
.sym 20720 fft_block.reg_stage.w_input_regs[3]
.sym 20721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 20723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 20727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 20728 fft_block.reg_stage.w_input_regs[2]
.sym 20729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 20732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 20734 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 20735 fft_block.reg_stage.w_input_regs[2]
.sym 20736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 20737 CLK$SB_IO_IN_$glb_clk
.sym 20739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 20741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 20742 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 20744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 20754 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 20756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 20757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[6]
.sym 20758 fft_block.w_fft_in[0]
.sym 20759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 20766 fft_block.reg_stage.w_input_regs[33]
.sym 20767 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 20768 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 20770 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 20774 fft_block.w_fft_in[8]
.sym 20781 fft_block.w_fft_in[8]
.sym 20782 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 20783 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[1]
.sym 20789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 20790 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 20791 fft_block.reg_stage.w_input_regs[42]
.sym 20794 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[3]
.sym 20797 fft_block.reg_stage.w_input_regs[104]
.sym 20798 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 20800 fft_block.reg_stage.w_input_regs[41]
.sym 20802 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 20805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 20806 fft_block.reg_stage.w_input_regs[40]
.sym 20807 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 20808 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[2]
.sym 20815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 20816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[2]
.sym 20821 fft_block.w_fft_in[8]
.sym 20825 fft_block.reg_stage.w_input_regs[41]
.sym 20826 fft_block.reg_stage.w_input_regs[104]
.sym 20827 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 20828 fft_block.reg_stage.w_input_regs[40]
.sym 20832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 20833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[1]
.sym 20837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 20838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[3]
.sym 20849 fft_block.reg_stage.w_input_regs[41]
.sym 20850 fft_block.reg_stage.w_input_regs[104]
.sym 20851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 20852 fft_block.reg_stage.w_input_regs[40]
.sym 20855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 20856 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 20858 fft_block.reg_stage.w_input_regs[42]
.sym 20859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 20860 CLK$SB_IO_IN_$glb_clk
.sym 20863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 20864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 20865 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 20866 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 20867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 20868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 20869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 20874 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 20875 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20876 fft_block.reg_stage.w_input_regs[106]
.sym 20881 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 20882 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 20888 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 20891 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 20894 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[2]
.sym 20904 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 20905 fft_block.w_fft_in[3]
.sym 20906 fft_block.reg_stage.w_input_regs[34]
.sym 20909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 20910 fft_block.w_fft_in[10]
.sym 20911 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 20912 fft_block.reg_stage.w_input_regs[104]
.sym 20913 fft_block.w_fft_in[11]
.sym 20915 fft_block.w_fft_in[1]
.sym 20916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 20923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 20925 fft_block.reg_stage.w_input_regs[35]
.sym 20930 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 20933 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 20936 fft_block.reg_stage.w_input_regs[104]
.sym 20942 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 20943 fft_block.reg_stage.w_input_regs[35]
.sym 20944 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 20948 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 20950 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 20951 fft_block.reg_stage.w_input_regs[34]
.sym 20956 fft_block.w_fft_in[10]
.sym 20961 fft_block.w_fft_in[11]
.sym 20968 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 20969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 20972 fft_block.w_fft_in[3]
.sym 20978 fft_block.w_fft_in[1]
.sym 20982 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 20983 CLK$SB_IO_IN_$glb_clk
.sym 20985 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20986 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20987 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 20988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 20989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 20990 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20991 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 20992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 20998 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 21001 fft_block.w_fft_in[11]
.sym 21002 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 21003 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 21004 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21005 fft_block.reg_stage.w_input_regs[42]
.sym 21007 fft_block.reg_stage.w_input_regs[43]
.sym 21010 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21011 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 21012 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21016 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 21018 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 21027 fft_block.w_fft_in[1]
.sym 21028 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21029 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 21030 fft_block.w_fft_in[0]
.sym 21031 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 21032 fft_block.reg_stage.w_input_regs[35]
.sym 21033 fft_block.reg_stage.w_input_regs[33]
.sym 21035 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 21036 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 21040 fft_block.w_fft_in[9]
.sym 21042 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 21043 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 21048 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21049 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 21051 fft_block.reg_stage.w_input_regs[34]
.sym 21056 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21059 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 21060 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21062 fft_block.reg_stage.w_input_regs[33]
.sym 21065 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 21066 fft_block.reg_stage.w_input_regs[34]
.sym 21067 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 21072 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 21073 fft_block.reg_stage.w_input_regs[35]
.sym 21074 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 21080 fft_block.w_fft_in[0]
.sym 21084 fft_block.w_fft_in[1]
.sym 21089 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21091 fft_block.reg_stage.w_input_regs[33]
.sym 21092 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 21095 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21097 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 21098 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 21103 fft_block.w_fft_in[9]
.sym 21105 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21106 CLK$SB_IO_IN_$glb_clk
.sym 21108 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 21109 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 21110 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 21111 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21112 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21113 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 21114 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 21115 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 21120 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 21124 fft_block.w_fft_in[10]
.sym 21125 w_fft_out[1]
.sym 21127 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21128 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21130 fft_block.reg_stage.w_input_regs[97]
.sym 21131 fft_block.w_fft_in[1]
.sym 21133 fft_block.w_fft_in[5]
.sym 21134 fft_block.reg_stage.w_input_regs[36]
.sym 21136 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21143 fft_block.sel_in
.sym 21150 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 21161 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 21165 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21166 fft_block.reg_stage.w_input_regs[103]
.sym 21168 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21169 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 21177 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 21179 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 21181 $nextpnr_ICESTORM_LC_58$O
.sym 21184 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21187 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 21190 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21191 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21193 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 21195 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 21197 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 21199 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 21202 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 21203 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 21205 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 21207 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 21209 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 21211 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 21213 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 21215 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 21217 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 21219 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 21221 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 21224 fft_block.reg_stage.w_input_regs[103]
.sym 21227 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 21231 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21232 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21233 fft_block.reg_stage.w_input_regs[47]
.sym 21234 fft_block.reg_stage.w_input_regs[38]
.sym 21235 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 21236 fft_block.w_fft_in[15]
.sym 21237 fft_block.reg_stage.w_input_regs[37]
.sym 21238 fft_block.reg_stage.w_input_regs[36]
.sym 21243 w_fft_out[10]
.sym 21245 fft_block.reg_stage.w_input_regs[78]
.sym 21246 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 21247 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 21248 fft_block.counter_N[0]
.sym 21249 w_fft_out[9]
.sym 21251 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 21252 w_fft_out[9]
.sym 21253 w_fft_out[0]
.sym 21254 fft_block.w_fft_in[0]
.sym 21256 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21260 fft_block.reg_stage.w_input_regs[37]
.sym 21261 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 21262 fft_block.reg_stage.w_input_regs[36]
.sym 21264 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21265 fft_block.w_fft_in[4]
.sym 21266 fft_block.reg_stage.w_input_regs[101]
.sym 21274 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 21277 fft_block.reg_stage.w_input_regs[99]
.sym 21280 fft_block.w_fft_in[3]
.sym 21281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 21282 fft_block.w_fft_in[7]
.sym 21284 fft_block.reg_stage.w_input_regs[98]
.sym 21285 fft_block.w_fft_in[14]
.sym 21293 fft_block.w_fft_in[15]
.sym 21295 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 21303 fft_block.w_fft_in[2]
.sym 21305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 21307 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 21308 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21313 fft_block.reg_stage.w_input_regs[99]
.sym 21319 fft_block.w_fft_in[2]
.sym 21323 fft_block.w_fft_in[15]
.sym 21330 fft_block.reg_stage.w_input_regs[98]
.sym 21336 fft_block.w_fft_in[14]
.sym 21344 fft_block.w_fft_in[3]
.sym 21349 fft_block.w_fft_in[7]
.sym 21351 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 21352 CLK$SB_IO_IN_$glb_clk
.sym 21355 fft_block.reg_stage.w_input_regs[31]
.sym 21356 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21359 fft_block.reg_stage.w_input_regs[20]
.sym 21362 fft_block.reg_stage.c_map.stage_data[1]
.sym 21365 fft_block.reg_stage.c_map.stage_data[1]
.sym 21367 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 21371 w_fft_out[2]
.sym 21373 fft_block.w_fft_in[14]
.sym 21374 w_fft_out[15]
.sym 21376 fft_block.w_fft_in[3]
.sym 21380 fft_block.reg_stage.w_input_regs[38]
.sym 21381 fft_block.reg_stage.w_input_regs[20]
.sym 21382 fft_block.counter_N[2]
.sym 21386 fft_block.reg_stage.w_index_out[2]
.sym 21388 fft_block.counter_N[0]
.sym 21389 fft_block.reg_stage.w_input_regs[31]
.sym 21398 fft_block.reg_stage.w_input_regs[101]
.sym 21403 fft_block.w_fft_in[5]
.sym 21411 fft_block.reg_stage.w_input_regs[100]
.sym 21412 fft_block.reg_stage.w_input_regs[102]
.sym 21416 fft_block.w_fft_in[6]
.sym 21419 fft_block.w_fft_in[3]
.sym 21421 fft_block.w_fft_in[2]
.sym 21422 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21425 fft_block.w_fft_in[4]
.sym 21429 fft_block.w_fft_in[4]
.sym 21434 fft_block.w_fft_in[6]
.sym 21443 fft_block.reg_stage.w_input_regs[102]
.sym 21446 fft_block.w_fft_in[5]
.sym 21455 fft_block.w_fft_in[2]
.sym 21460 fft_block.w_fft_in[3]
.sym 21467 fft_block.reg_stage.w_input_regs[101]
.sym 21473 fft_block.reg_stage.w_input_regs[100]
.sym 21474 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21475 CLK$SB_IO_IN_$glb_clk
.sym 21477 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21478 fft_block.reg_stage.w_input_regs[83]
.sym 21480 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 21482 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21483 fft_block.reg_stage.w_input_regs[84]
.sym 21484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21491 w_fft_out[4]
.sym 21497 w_fft_out[8]
.sym 21498 w_fft_out[4]
.sym 21499 w_fft_out[14]
.sym 21502 fft_block.counter_N[1]
.sym 21504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 21505 fft_block.w_fft_in[3]
.sym 21506 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 21507 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 21509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 21510 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 21512 fft_block.reg_stage.w_index_out[1]
.sym 21518 fft_block.reg_stage.w_input_regs[100]
.sym 21519 fft_block.reg_stage.w_input_regs[102]
.sym 21522 fft_block.reg_stage.w_input_regs[98]
.sym 21523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21524 fft_block.reg_stage.w_input_regs[7]
.sym 21528 fft_block.reg_stage.w_input_regs[34]
.sym 21530 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21531 fft_block.reg_stage.w_input_regs[99]
.sym 21532 fft_block.reg_stage.w_input_regs[36]
.sym 21534 fft_block.reg_stage.w_input_regs[71]
.sym 21537 fft_block.reg_stage.w_input_regs[35]
.sym 21540 fft_block.reg_stage.w_input_regs[38]
.sym 21542 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21547 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21551 fft_block.reg_stage.w_input_regs[99]
.sym 21552 fft_block.reg_stage.w_input_regs[35]
.sym 21554 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21557 fft_block.reg_stage.w_input_regs[102]
.sym 21558 fft_block.reg_stage.w_input_regs[38]
.sym 21560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21563 fft_block.reg_stage.w_input_regs[99]
.sym 21564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21566 fft_block.reg_stage.w_input_regs[35]
.sym 21569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21570 fft_block.reg_stage.w_input_regs[71]
.sym 21572 fft_block.reg_stage.w_input_regs[7]
.sym 21575 fft_block.reg_stage.w_input_regs[98]
.sym 21576 fft_block.reg_stage.w_input_regs[34]
.sym 21578 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21581 fft_block.reg_stage.w_input_regs[34]
.sym 21582 fft_block.reg_stage.w_input_regs[98]
.sym 21583 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21587 fft_block.reg_stage.w_input_regs[100]
.sym 21588 fft_block.reg_stage.w_input_regs[36]
.sym 21590 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21593 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21594 fft_block.reg_stage.w_input_regs[100]
.sym 21595 fft_block.reg_stage.w_input_regs[36]
.sym 21597 fft_block.start_calc_$glb_ce
.sym 21598 CLK$SB_IO_IN_$glb_clk
.sym 21600 w_fft_out[19]
.sym 21601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21602 w_fft_out[17]
.sym 21603 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 21604 w_fft_out[18]
.sym 21605 w_fft_out[20]
.sym 21606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21607 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21612 fft_block.reg_stage.w_input_regs[86]
.sym 21613 fft_block.counter_N[2]
.sym 21614 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 21615 w_fft_out[5]
.sym 21616 w_fft_out[37]
.sym 21617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21618 fft_block.w_fft_in[1]
.sym 21620 w_fft_out[6]
.sym 21621 addr_count[1]
.sym 21624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 21625 w_fft_out[34]
.sym 21626 fft_block.counter_N[0]
.sym 21627 fft_block.reg_stage.w_c_map_addr[0]
.sym 21628 fft_block.counter_N[1]
.sym 21630 fft_block.sel_in
.sym 21631 fft_block.reg_stage.w_c_map_addr[1]
.sym 21633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0[0]
.sym 21634 $PACKER_VCC_NET
.sym 21635 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 21641 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I2[2]
.sym 21645 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[0]
.sym 21646 fft_block.counter_N[0]
.sym 21648 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 21654 fft_block.fill_regs_SB_DFFE_Q_D
.sym 21656 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[2]
.sym 21657 fft_block.stage[0]
.sym 21659 fft_block.counter_N_SB_DFFESR_Q_E
.sym 21662 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 21667 fft_block.counter_N[2]
.sym 21669 fft_block.stage[1]
.sym 21671 fft_block.counter_N[1]
.sym 21672 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 21673 $nextpnr_ICESTORM_LC_18$O
.sym 21675 fft_block.counter_N[0]
.sym 21679 fft_block.counter_N_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 21682 fft_block.counter_N[1]
.sym 21687 fft_block.counter_N[2]
.sym 21689 fft_block.counter_N_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 21692 fft_block.stage[1]
.sym 21693 fft_block.stage[0]
.sym 21694 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 21695 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 21698 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[0]
.sym 21699 fft_block.stage[1]
.sym 21700 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[2]
.sym 21704 fft_block.counter_N[0]
.sym 21711 fft_block.counter_N[0]
.sym 21713 fft_block.counter_N[1]
.sym 21717 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I2[2]
.sym 21718 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 21719 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[0]
.sym 21720 fft_block.counter_N_SB_DFFESR_Q_E
.sym 21721 CLK$SB_IO_IN_$glb_clk
.sym 21722 fft_block.fill_regs_SB_DFFE_Q_D
.sym 21723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I1_O
.sym 21724 fft_block.reg_stage.w_input_regs[16]
.sym 21725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_I1[0]
.sym 21726 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 21731 fft_block.reg_stage.w_input_regs[28]
.sym 21732 fft_block.w_fft_in[6]
.sym 21737 fft_block.counter_N[0]
.sym 21738 addr_count[1]
.sym 21739 fft_block.w_fft_in[2]
.sym 21741 fft_block.counter_N[2]
.sym 21742 w_fft_out[19]
.sym 21745 fft_block.reg_stage.w_input_regs[21]
.sym 21746 w_fft_out[17]
.sym 21747 fft_block.reg_stage.w_input_regs[82]
.sym 21748 fft_block.counter_N[2]
.sym 21749 addr_count_SB_DFFESR_Q_R[2]
.sym 21754 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21756 fft_block.reg_stage.w_input_regs[83]
.sym 21757 fft_block.reg_stage.w_input_regs[87]
.sym 21766 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 21767 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 21768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 21769 addr_count_SB_DFFESR_Q_R[2]
.sym 21773 fft_block.counter_N[2]
.sym 21774 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 21776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 21777 fft_block.stage[1]
.sym 21778 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 21780 fft_block.stage[0]
.sym 21782 addr_count[2]
.sym 21783 addr_count[1]
.sym 21784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 21785 addr_count[0]
.sym 21787 fft_block.reg_stage.w_c_map_addr[0]
.sym 21789 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 21790 fft_block.reg_stage.w_we_c_map
.sym 21791 fft_block.reg_stage.w_c_map_addr[1]
.sym 21793 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0[0]
.sym 21794 $PACKER_VCC_NET
.sym 21797 fft_block.stage[0]
.sym 21799 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 21800 $PACKER_VCC_NET
.sym 21804 fft_block.stage[1]
.sym 21806 fft_block.stage[0]
.sym 21815 fft_block.reg_stage.w_c_map_addr[0]
.sym 21817 fft_block.reg_stage.w_we_c_map
.sym 21818 fft_block.reg_stage.w_c_map_addr[1]
.sym 21821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 21823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 21824 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21827 addr_count[1]
.sym 21828 addr_count[2]
.sym 21829 addr_count[0]
.sym 21833 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0[0]
.sym 21834 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 21835 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 21836 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 21839 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 21840 fft_block.counter_N[2]
.sym 21841 addr_count_SB_DFFESR_Q_R[2]
.sym 21843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 21844 CLK$SB_IO_IN_$glb_clk
.sym 21845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_R_$glb_sr
.sym 21846 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 21847 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 21848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21849 fft_block.reg_stage.w_input_regs[80]
.sym 21850 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 21852 fft_block.reg_stage.w_input_regs[82]
.sym 21853 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[2]
.sym 21861 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 21863 fft_block.counter_N[2]
.sym 21865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I1_O
.sym 21866 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 21868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 21870 fft_block.reg_stage.w_input_regs[31]
.sym 21872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 21873 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 21875 fft_block.w_fft_in[0]
.sym 21890 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 21891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 21893 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 21906 fft_block.reg_stage.w_c_map_addr[1]
.sym 21909 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 21912 fft_block.reg_stage.w_we_c_map
.sym 21913 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 21915 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 21916 fft_block.reg_stage.w_c_map_addr[0]
.sym 21919 $nextpnr_ICESTORM_LC_12$O
.sym 21922 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 21925 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 21928 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 21931 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 21933 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 21935 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 21937 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 21940 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 21941 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 21944 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 21947 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 21951 fft_block.reg_stage.w_we_c_map
.sym 21952 fft_block.reg_stage.w_c_map_addr[1]
.sym 21953 fft_block.reg_stage.w_c_map_addr[0]
.sym 21965 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 21967 CLK$SB_IO_IN_$glb_clk
.sym 21968 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 21970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 21971 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 21972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 21973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 21974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 21975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 21976 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 21981 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 21982 fft_block.w_fft_in[0]
.sym 21991 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 21992 addr_count[0]
.sym 21995 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 21996 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 22001 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 22002 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 22003 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 22011 fft_block.stage[0]
.sym 22012 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[1]
.sym 22017 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[0]
.sym 22020 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 22023 fft_block.reg_stage.c_map.stage_data_SB_DFFSR_Q_1_R[0]
.sym 22024 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[3]
.sym 22025 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[2]
.sym 22030 fft_block.reg_stage.w_c_map_addr[0]
.sym 22031 $PACKER_VCC_NET
.sym 22036 fft_block.reg_stage.w_c_map_addr[1]
.sym 22037 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[4]
.sym 22042 $nextpnr_ICESTORM_LC_24$O
.sym 22044 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[0]
.sym 22048 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 22050 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[1]
.sym 22054 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 22057 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[2]
.sym 22060 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 22063 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[3]
.sym 22066 $nextpnr_ICESTORM_LC_25$I3
.sym 22068 $PACKER_VCC_NET
.sym 22069 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[4]
.sym 22076 $nextpnr_ICESTORM_LC_25$I3
.sym 22079 fft_block.reg_stage.w_c_map_addr[0]
.sym 22080 fft_block.stage[0]
.sym 22082 fft_block.reg_stage.w_c_map_addr[1]
.sym 22087 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 22090 CLK$SB_IO_IN_$glb_clk
.sym 22091 fft_block.reg_stage.c_map.stage_data_SB_DFFSR_Q_1_R[0]
.sym 22092 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[3]
.sym 22093 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[0]
.sym 22094 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 22095 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[4]
.sym 22096 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 22097 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 22098 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[1]
.sym 22099 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 22101 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 22105 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 22113 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 22116 fft_block.reg_stage.w_c_map_addr[0]
.sym 22120 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 22122 fft_block.sel_in
.sym 22123 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 22124 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 22125 fft_block.start_calc
.sym 22126 fft_block.reg_stage.w_c_in[0]
.sym 22127 fft_block.reg_stage.w_c_in[6]
.sym 22137 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 22138 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 22140 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 22144 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 22145 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0[0]
.sym 22150 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 22151 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 22153 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 22165 $nextpnr_ICESTORM_LC_42$O
.sym 22167 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 22171 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 22174 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 22177 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 22180 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 22181 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 22183 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 22185 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 22187 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 22190 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 22193 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 22196 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 22197 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 22198 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0[0]
.sym 22199 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 22204 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 22208 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 22209 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 22210 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 22211 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 22213 CLK$SB_IO_IN_$glb_clk
.sym 22214 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 22215 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 22216 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 22218 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 22219 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 22228 fft_block.reg_stage.w_c_in[3]
.sym 22232 fft_block.reg_stage.w_c_in[2]
.sym 22234 fft_block.reg_stage.w_c_in[6]
.sym 22235 PIN_21$SB_IO_OUT
.sym 22236 fft_block.reg_stage.w_c_in[3]
.sym 22238 fft_block.reg_stage.w_c_in[7]
.sym 22243 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 22250 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 22258 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 22260 fft_block.reg_stage.w_c_in[5]
.sym 22262 fft_block.reg_stage.w_c_in[4]
.sym 22263 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 22275 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 22276 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 22280 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 22285 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[2]
.sym 22286 fft_block.reg_stage.w_c_in[0]
.sym 22287 fft_block.reg_stage.w_c_in[6]
.sym 22291 fft_block.reg_stage.w_c_in[4]
.sym 22295 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 22297 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 22298 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 22304 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 22308 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 22313 fft_block.reg_stage.w_c_in[6]
.sym 22319 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 22320 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 22321 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 22322 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[2]
.sym 22328 fft_block.reg_stage.w_c_in[0]
.sym 22334 fft_block.reg_stage.w_c_in[5]
.sym 22335 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 22336 CLK$SB_IO_IN_$glb_clk
.sym 22340 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[5]
.sym 22342 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[4]
.sym 22353 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 22359 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 22360 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 22363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[4]
.sym 22364 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 22369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 22381 fft_block.sel_in_SB_DFFE_Q_E
.sym 22385 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 22386 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 22389 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 22390 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 22396 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 22419 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 22425 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 22430 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 22454 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 22455 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 22456 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 22457 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 22458 fft_block.sel_in_SB_DFFE_Q_E
.sym 22459 CLK$SB_IO_IN_$glb_clk
.sym 22462 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22464 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 22474 fft_block.reg_stage.w_c_in[5]
.sym 22478 fft_block.reg_stage.w_c_in[4]
.sym 22481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 22484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[5]
.sym 22502 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 22506 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 22507 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 22520 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 22521 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 22531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 22535 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 22538 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 22565 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 22566 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 22567 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 22568 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 22581 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 22582 CLK$SB_IO_IN_$glb_clk
.sym 22583 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 22598 fft_block.reg_stage.w_c_in[4]
.sym 22605 fft_block.reg_stage.w_c_in[0]
.sym 24529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 24530 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 24536 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 24550 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 24552 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 24555 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 24574 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_O[2]
.sym 24577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_I1[0]
.sym 24580 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 24591 fft_block.reg_stage.w_input_regs[67]
.sym 24596 fft_block.reg_stage.w_input_regs[64]
.sym 24600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[5]
.sym 24602 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 24613 fft_block.reg_stage.w_input_regs[67]
.sym 24616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_I1[0]
.sym 24617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_O[2]
.sym 24618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 24625 fft_block.reg_stage.w_input_regs[64]
.sym 24628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 24630 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[5]
.sym 24658 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[1]
.sym 24659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[2]
.sym 24660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[3]
.sym 24661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[4]
.sym 24662 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[5]
.sym 24663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[6]
.sym 24664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[7]
.sym 24670 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 24674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 24675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_O
.sym 24677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_I1[0]
.sym 24695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_O
.sym 24705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 24711 fft_block.reg_stage.w_input_regs[44]
.sym 24717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 24723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 24735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[6]
.sym 24736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 24738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 24743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 24744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 24746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 24747 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 24748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 24751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 24753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 24756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 24761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 24764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 24765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[7]
.sym 24768 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 24769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[7]
.sym 24770 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 24774 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 24775 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[6]
.sym 24776 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 24779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[7]
.sym 24780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 24782 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 24785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 24786 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 24787 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 24788 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 24791 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 24793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 24794 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 24797 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[6]
.sym 24798 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 24800 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 24806 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 24812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 24814 CLK$SB_IO_IN_$glb_clk
.sym 24816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 24817 fft_block.reg_stage.w_input_regs[106]
.sym 24818 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 24819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 24820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 24821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 24822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 24823 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 24833 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_O
.sym 24838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 24839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[2]
.sym 24843 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 24844 fft_block.reg_stage.w_input_regs[45]
.sym 24846 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 24857 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 24858 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 24859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 24860 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[3]
.sym 24861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 24862 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[5]
.sym 24863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 24866 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[1]
.sym 24867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[2]
.sym 24868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 24869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[4]
.sym 24872 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24876 fft_block.reg_stage.w_input_regs[42]
.sym 24877 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 24878 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 24879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 24882 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 24883 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 24884 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 24885 fft_block.reg_stage.w_input_regs[43]
.sym 24886 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 24890 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 24891 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[3]
.sym 24892 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 24897 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24898 fft_block.reg_stage.w_input_regs[43]
.sym 24899 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 24902 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 24903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[5]
.sym 24904 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 24908 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 24910 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 24911 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[1]
.sym 24914 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 24915 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[4]
.sym 24916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 24920 fft_block.reg_stage.w_input_regs[42]
.sym 24921 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 24922 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 24926 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 24927 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[2]
.sym 24928 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 24932 fft_block.reg_stage.w_input_regs[43]
.sym 24933 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 24935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24939 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24940 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 24941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 24942 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 24943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 24944 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 24945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 24946 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 24947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 24950 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 24953 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 24954 fft_block.reg_stage.w_input_regs[39]
.sym 24955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 24958 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 24959 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 24960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 24962 fft_block.w_fft_in[3]
.sym 24966 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 24968 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 24969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 24970 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 24971 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 24972 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 24980 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 24983 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 24985 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 24989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 24993 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 24995 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 24999 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 25009 fft_block.reg_stage.w_input_regs[111]
.sym 25010 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 25012 $nextpnr_ICESTORM_LC_62$O
.sym 25015 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25018 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 25020 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25022 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25024 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 25027 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25028 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 25030 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 25033 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 25034 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 25036 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 25038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 25040 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 25042 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 25045 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 25046 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 25048 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 25050 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 25052 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 25056 fft_block.reg_stage.w_input_regs[111]
.sym 25058 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 25062 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 25063 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 25064 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 25068 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 25069 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25076 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 25079 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 25081 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 25087 fft_block.w_fft_in[1]
.sym 25088 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25089 fft_block.reg_stage.w_input_regs[109]
.sym 25090 fft_block.reg_stage.w_input_regs[47]
.sym 25092 fft_block.reg_stage.w_input_regs[78]
.sym 25093 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 25095 fft_block.reg_stage.w_input_regs[111]
.sym 25104 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 25106 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 25107 fft_block.reg_stage.w_input_regs[37]
.sym 25109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 25111 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 25113 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 25114 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 25115 fft_block.reg_stage.w_input_regs[97]
.sym 25116 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 25117 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25118 fft_block.reg_stage.w_input_regs[105]
.sym 25123 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 25124 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 25125 fft_block.reg_stage.w_input_regs[36]
.sym 25126 fft_block.reg_stage.w_input_regs[33]
.sym 25131 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 25136 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 25137 fft_block.reg_stage.w_input_regs[97]
.sym 25139 fft_block.reg_stage.w_input_regs[33]
.sym 25142 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25144 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 25145 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 25149 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 25150 fft_block.reg_stage.w_input_regs[37]
.sym 25151 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 25154 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 25155 fft_block.reg_stage.w_input_regs[36]
.sym 25156 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 25160 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 25161 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 25167 fft_block.reg_stage.w_input_regs[105]
.sym 25172 fft_block.reg_stage.w_input_regs[37]
.sym 25173 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 25175 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 25178 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 25179 fft_block.reg_stage.w_input_regs[36]
.sym 25180 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 25183 CLK$SB_IO_IN_$glb_clk
.sym 25184 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 25186 fft_block.reg_stage.w_input_regs[78]
.sym 25188 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25190 fft_block.reg_stage.w_input_regs[79]
.sym 25199 fft_block.w_fft_in[8]
.sym 25200 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 25202 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25203 fft_block.reg_stage.w_input_regs[37]
.sym 25205 fft_block.w_fft_in[10]
.sym 25207 fft_block.reg_stage.w_input_regs[33]
.sym 25208 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 25213 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 25216 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25220 fft_block.reg_stage.w_input_regs[38]
.sym 25226 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 25230 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 25236 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 25242 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25244 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 25246 fft_block.reg_stage.w_input_regs[97]
.sym 25247 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 25248 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 25249 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 25250 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 25251 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 25254 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[14]
.sym 25255 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 25261 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 25262 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[14]
.sym 25265 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 25266 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25268 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 25272 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 25273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25274 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 25280 fft_block.reg_stage.w_input_regs[97]
.sym 25283 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25284 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 25286 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 25290 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 25291 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 25292 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25295 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 25296 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 25297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 25298 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 25301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 25302 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 25303 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 25305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 25306 CLK$SB_IO_IN_$glb_clk
.sym 25307 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_R_$glb_sr
.sym 25308 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25309 fft_block.reg_stage.w_input_regs[109]
.sym 25310 fft_block.reg_stage.w_input_regs[103]
.sym 25312 fft_block.reg_stage.w_input_regs[111]
.sym 25313 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25320 fft_block.w_fft_in[9]
.sym 25322 fft_block.counter_N[2]
.sym 25323 fft_block.counter_N[0]
.sym 25324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 25326 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 25327 fft_block.counter_N[2]
.sym 25328 fft_block.w_fft_in[13]
.sym 25329 fft_block.w_fft_in[11]
.sym 25331 fft_block.w_fft_in[14]
.sym 25332 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25333 w_fft_out[1]
.sym 25336 fft_block.w_fft_in[4]
.sym 25337 fft_block.w_fft_in[8]
.sym 25338 fft_block.reg_stage.w_input_regs[79]
.sym 25339 fft_block.reg_stage.w_input_regs[31]
.sym 25340 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25341 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25343 fft_block.w_fft_in[4]
.sym 25350 fft_block.w_fft_in[4]
.sym 25351 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25352 fft_block.reg_stage.w_index_out[1]
.sym 25353 fft_block.reg_stage.input_regs.data_SB_LUT4_O_I0[0]
.sym 25354 fft_block.w_fft_in[5]
.sym 25356 fft_block.sel_in
.sym 25358 fft_block.reg_stage.input_regs.data_SB_LUT4_O_I0[2]
.sym 25362 fft_block.w_fft_in[15]
.sym 25367 fft_block.w_fft_in[6]
.sym 25369 fft_block.reg_stage.w_index_out[2]
.sym 25373 fft_block.counter_N[2]
.sym 25378 fft_block.reg_stage.w_index_out[0]
.sym 25382 fft_block.reg_stage.w_index_out[2]
.sym 25384 fft_block.reg_stage.w_index_out[0]
.sym 25385 fft_block.reg_stage.w_index_out[1]
.sym 25388 fft_block.reg_stage.w_index_out[1]
.sym 25389 fft_block.reg_stage.w_index_out[0]
.sym 25391 fft_block.reg_stage.w_index_out[2]
.sym 25396 fft_block.w_fft_in[15]
.sym 25401 fft_block.w_fft_in[6]
.sym 25406 fft_block.reg_stage.w_index_out[0]
.sym 25408 fft_block.reg_stage.w_index_out[2]
.sym 25409 fft_block.reg_stage.w_index_out[1]
.sym 25412 fft_block.counter_N[2]
.sym 25413 fft_block.reg_stage.input_regs.data_SB_LUT4_O_I0[2]
.sym 25414 fft_block.sel_in
.sym 25415 fft_block.reg_stage.input_regs.data_SB_LUT4_O_I0[0]
.sym 25419 fft_block.w_fft_in[5]
.sym 25426 fft_block.w_fft_in[4]
.sym 25428 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25429 CLK$SB_IO_IN_$glb_clk
.sym 25434 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 25435 fft_block.reg_stage.w_input_regs[95]
.sym 25440 fft_block.reg_stage.input_regs.data_SB_LUT4_O_I0[2]
.sym 25443 fft_block.counter_N[1]
.sym 25444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25445 fft_block.w_fft_in[15]
.sym 25447 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25448 fft_block.reg_stage.w_index_out[1]
.sym 25449 fft_block.reg_stage.w_input_regs[47]
.sym 25450 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25451 w_fft_out[10]
.sym 25452 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 25453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25454 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 25455 fft_block.reg_stage.w_input_regs[103]
.sym 25456 fft_block.reg_stage.w_index_out[2]
.sym 25457 fft_block.w_fft_in[12]
.sym 25458 fft_block.w_fft_in[11]
.sym 25460 fft_block.counter_N[1]
.sym 25463 fft_block.reg_stage.input_regs.data_SB_LUT4_O_7_I1_SB_LUT4_O_I1[1]
.sym 25464 fft_block.counter_N[0]
.sym 25465 w_fft_out[20]
.sym 25466 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25477 fft_block.w_fft_in[15]
.sym 25480 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25483 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25496 fft_block.w_fft_in[4]
.sym 25513 fft_block.w_fft_in[15]
.sym 25518 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25535 fft_block.w_fft_in[4]
.sym 25551 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25552 CLK$SB_IO_IN_$glb_clk
.sym 25554 fft_block.reg_stage.w_input_regs[87]
.sym 25556 fft_block.reg_stage.input_regs.data_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 25557 fft_block.reg_stage.input_regs.data_SB_LUT4_O_7_I1[1]
.sym 25558 fft_block.reg_stage.w_input_regs[86]
.sym 25560 fft_block.w_fft_in[1]
.sym 25561 fft_block.reg_stage.input_regs.data_SB_LUT4_O_7_I1_SB_LUT4_O_I1[0]
.sym 25566 w_fft_out[34]
.sym 25567 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 25568 fft_block.counter_N[1]
.sym 25569 w_fft_out[25]
.sym 25570 w_fft_out[11]
.sym 25571 fft_block.counter_N[0]
.sym 25572 w_fft_out[12]
.sym 25573 $PACKER_VCC_NET
.sym 25574 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 25575 fft_block.w_fft_in[5]
.sym 25576 fft_block.counter_N[0]
.sym 25581 fft_block.w_fft_in[5]
.sym 25582 fft_block.w_fft_in[10]
.sym 25583 fft_block.w_fft_in[1]
.sym 25584 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 25585 fft_block.reg_stage.w_input_regs[20]
.sym 25586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 25589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 25596 fft_block.reg_stage.w_index_out[0]
.sym 25597 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25607 fft_block.reg_stage.w_input_regs[37]
.sym 25608 fft_block.w_fft_in[4]
.sym 25609 fft_block.reg_stage.w_input_regs[38]
.sym 25614 fft_block.reg_stage.w_index_out[1]
.sym 25615 fft_block.reg_stage.w_index_out[2]
.sym 25616 fft_block.w_fft_in[3]
.sym 25620 fft_block.reg_stage.w_input_regs[102]
.sym 25622 fft_block.reg_stage.w_input_regs[101]
.sym 25629 fft_block.reg_stage.w_index_out[0]
.sym 25630 fft_block.reg_stage.w_index_out[2]
.sym 25631 fft_block.reg_stage.w_index_out[1]
.sym 25634 fft_block.w_fft_in[3]
.sym 25646 fft_block.reg_stage.w_index_out[1]
.sym 25647 fft_block.reg_stage.w_index_out[2]
.sym 25648 fft_block.reg_stage.w_index_out[0]
.sym 25659 fft_block.reg_stage.w_input_regs[101]
.sym 25660 fft_block.reg_stage.w_input_regs[37]
.sym 25661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25666 fft_block.w_fft_in[4]
.sym 25670 fft_block.reg_stage.w_input_regs[38]
.sym 25671 fft_block.reg_stage.w_input_regs[102]
.sym 25672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25674 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25675 CLK$SB_IO_IN_$glb_clk
.sym 25677 fft_block.reg_stage.w_input_regs[21]
.sym 25678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25679 fft_block.reg_stage.w_input_regs[22]
.sym 25680 fft_block.reg_stage.input_regs.data_SB_LUT4_O_7_I1[0]
.sym 25681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 25682 fft_block.reg_stage.w_input_regs[27]
.sym 25683 fft_block.reg_stage.w_input_regs[28]
.sym 25689 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25690 fft_block.reg_stage.w_index_out[0]
.sym 25691 fft_block.reg_stage.w_input_regs[101]
.sym 25692 fft_block.w_fft_in[4]
.sym 25693 fft_block.reg_stage.w_input_regs[83]
.sym 25695 fft_block.reg_stage.w_input_regs[37]
.sym 25696 fft_block.reg_stage.w_input_regs[87]
.sym 25697 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25701 w_fft_out[18]
.sym 25705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 25706 fft_block.reg_stage.w_input_regs[85]
.sym 25708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 25709 fft_block.w_fft_in[1]
.sym 25712 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 25719 fft_block.reg_stage.w_input_regs[83]
.sym 25722 fft_block.reg_stage.w_input_regs[85]
.sym 25724 fft_block.reg_stage.w_input_regs[84]
.sym 25727 fft_block.reg_stage.w_input_regs[83]
.sym 25728 fft_block.reg_stage.w_input_regs[20]
.sym 25732 fft_block.reg_stage.w_input_regs[84]
.sym 25735 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25738 fft_block.reg_stage.w_input_regs[19]
.sym 25740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25742 fft_block.reg_stage.w_input_regs[21]
.sym 25746 fft_block.reg_stage.w_input_regs[82]
.sym 25747 fft_block.reg_stage.w_input_regs[18]
.sym 25748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25752 fft_block.reg_stage.w_input_regs[20]
.sym 25753 fft_block.reg_stage.w_input_regs[84]
.sym 25754 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25757 fft_block.reg_stage.w_input_regs[20]
.sym 25758 fft_block.reg_stage.w_input_regs[84]
.sym 25759 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25763 fft_block.reg_stage.w_input_regs[18]
.sym 25765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25766 fft_block.reg_stage.w_input_regs[82]
.sym 25771 fft_block.reg_stage.w_input_regs[84]
.sym 25775 fft_block.reg_stage.w_input_regs[19]
.sym 25776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25777 fft_block.reg_stage.w_input_regs[83]
.sym 25781 fft_block.reg_stage.w_input_regs[21]
.sym 25783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25784 fft_block.reg_stage.w_input_regs[85]
.sym 25787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25789 fft_block.reg_stage.w_input_regs[18]
.sym 25790 fft_block.reg_stage.w_input_regs[82]
.sym 25793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25794 fft_block.reg_stage.w_input_regs[19]
.sym 25795 fft_block.reg_stage.w_input_regs[83]
.sym 25797 fft_block.start_calc_$glb_ce
.sym 25798 CLK$SB_IO_IN_$glb_clk
.sym 25800 fft_block.reg_stage.w_input_regs[26]
.sym 25802 fft_block.reg_stage.w_input_regs[17]
.sym 25803 fft_block.reg_stage.w_input_regs[24]
.sym 25804 fft_block.reg_stage.w_input_regs[19]
.sym 25805 fft_block.reg_stage.w_input_regs[18]
.sym 25806 fft_block.reg_stage.w_input_regs[25]
.sym 25807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_O[2]
.sym 25809 fft_block.reg_stage.w_input_regs[27]
.sym 25812 fft_block.counter_N[1]
.sym 25813 fft_block.reg_stage.w_input_regs[28]
.sym 25814 w_fft_out[20]
.sym 25816 fft_block.reg_stage.w_input_regs[20]
.sym 25818 fft_block.w_fft_in[0]
.sym 25821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25822 w_fft_out[18]
.sym 25823 fft_block.reg_stage.w_input_regs[22]
.sym 25825 fft_block.w_fft_in[2]
.sym 25826 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 25828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 25829 fft_block.w_fft_in[8]
.sym 25830 fft_block.reg_stage.w_input_regs[27]
.sym 25831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25832 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I1_O
.sym 25841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 25847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_I1[2]
.sym 25850 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 25851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_I1[0]
.sym 25858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 25859 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25860 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 25861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 25862 fft_block.counter_N[0]
.sym 25863 fft_block.counter_N[1]
.sym 25866 fft_block.w_fft_in[0]
.sym 25867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 25874 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_I1[2]
.sym 25875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_I1[0]
.sym 25876 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 25877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 25883 fft_block.w_fft_in[0]
.sym 25886 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 25887 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 25888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 25889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 25893 fft_block.counter_N[1]
.sym 25894 fft_block.counter_N[0]
.sym 25920 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25921 CLK$SB_IO_IN_$glb_clk
.sym 25924 fft_block.reg_stage.w_input_regs[88]
.sym 25925 fft_block.reg_stage.w_input_regs[85]
.sym 25926 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[4]
.sym 25927 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 25928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 25929 fft_block.reg_stage.w_input_regs[81]
.sym 25930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25935 fft_block.counter_N[1]
.sym 25936 fft_block.reg_stage.w_input_regs[25]
.sym 25937 fft_block.reg_stage.w_we_c_map
.sym 25941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 25942 fft_block.w_fft_in[3]
.sym 25943 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 25945 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 25946 fft_block.w_fft_in[9]
.sym 25950 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 25953 fft_block.reg_stage.w_input_regs[18]
.sym 25954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25965 fft_block.reg_stage.w_input_regs[16]
.sym 25967 fft_block.reg_stage.w_input_regs[80]
.sym 25968 fft_block.w_fft_in[0]
.sym 25969 fft_block.reg_stage.w_input_regs[83]
.sym 25974 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 25975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25978 fft_block.reg_stage.w_input_regs[82]
.sym 25982 fft_block.reg_stage.w_input_regs[85]
.sym 25985 fft_block.w_fft_in[2]
.sym 26000 fft_block.reg_stage.w_input_regs[83]
.sym 26003 fft_block.reg_stage.w_input_regs[82]
.sym 26010 fft_block.reg_stage.w_input_regs[16]
.sym 26012 fft_block.reg_stage.w_input_regs[80]
.sym 26018 fft_block.w_fft_in[0]
.sym 26024 fft_block.reg_stage.w_input_regs[80]
.sym 26028 fft_block.reg_stage.w_input_regs[85]
.sym 26036 fft_block.w_fft_in[2]
.sym 26039 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 26043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26044 CLK$SB_IO_IN_$glb_clk
.sym 26046 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 26047 w_fft_out[16]
.sym 26048 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 26049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 26050 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 26051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 26052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 26053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 26055 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 26059 fft_block.w_fft_in[5]
.sym 26060 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 26061 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 26063 fft_block.start_calc
.sym 26065 fft_block.counter_N[1]
.sym 26066 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 26067 fft_block.sel_in
.sym 26069 fft_block.counter_N[0]
.sym 26070 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 26072 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[4]
.sym 26073 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 26076 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 26078 fft_block.reg_stage.w_input_regs[20]
.sym 26081 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[2]
.sym 26087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 26088 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 26091 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26092 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 26097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 26098 fft_block.reg_stage.w_input_regs[87]
.sym 26100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 26108 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 26119 $nextpnr_ICESTORM_LC_54$O
.sym 26122 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26125 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 26128 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 26129 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26131 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 26133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 26135 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 26137 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 26139 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 26141 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 26143 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 26145 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 26147 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 26149 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 26152 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 26153 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 26155 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 26158 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 26159 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 26163 fft_block.reg_stage.w_input_regs[87]
.sym 26165 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 26174 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 26175 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 26176 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 26182 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 26183 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 26186 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 26188 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 26189 fft_block.counter_N[2]
.sym 26191 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 26193 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 26198 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 26204 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 26214 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 26215 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[2]
.sym 26217 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 26219 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[0]
.sym 26220 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 26225 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 26233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 26241 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 26243 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 26249 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 26256 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 26258 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 26264 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 26267 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 26269 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 26270 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 26273 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[2]
.sym 26274 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 26275 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 26276 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 26280 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 26288 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[0]
.sym 26290 CLK$SB_IO_IN_$glb_clk
.sym 26291 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 26292 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 26293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 26294 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 26296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 26298 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 26299 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 26306 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 26307 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 26308 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 26309 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 26313 fft_block.reg_stage.w_input_regs[31]
.sym 26314 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 26317 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 26320 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 26322 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 26323 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 26325 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 26338 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 26339 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 26341 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 26342 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 26346 fft_block.start_calc
.sym 26347 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 26358 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 26359 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 26366 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 26367 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 26368 fft_block.start_calc
.sym 26369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 26372 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 26373 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 26374 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 26375 fft_block.start_calc
.sym 26387 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 26390 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 26413 CLK$SB_IO_IN_$glb_clk
.sym 26417 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 26418 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26422 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 26424 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 26427 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[1]
.sym 26428 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 26429 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 26430 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 26431 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[2]
.sym 26432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 26434 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 26435 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 26436 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 26438 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 26443 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 26447 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 26467 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 26472 fft_block.reg_stage.c_data.cosinus[3][4]
.sym 26479 fft_block.reg_stage.c_data.cosinus[3][5]
.sym 26504 fft_block.reg_stage.c_data.cosinus[3][5]
.sym 26515 fft_block.reg_stage.c_data.cosinus[3][4]
.sym 26535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 26536 CLK$SB_IO_IN_$glb_clk
.sym 26538 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26539 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 26541 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 26542 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 26543 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 26544 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 26545 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26550 fft_block.reg_stage.w_c_in[3]
.sym 26552 fft_block.reg_stage.w_c_in[6]
.sym 26554 fft_block.reg_stage.w_c_in[2]
.sym 26558 fft_block.reg_stage.w_c_in[0]
.sym 26560 fft_block.reg_stage.w_c_in[7]
.sym 26561 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 26579 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 26583 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 26584 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 26587 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 26589 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 26590 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 26592 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 26618 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 26619 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 26620 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 26621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 26631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 26632 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 26659 CLK$SB_IO_IN_$glb_clk
.sym 26660 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 26678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26679 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 26683 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 26685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 26801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 28669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 28671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 28675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 28678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 28684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 28687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 28723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 28727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 28728 CLK$SB_IO_IN_$glb_clk
.sym 28746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 28750 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 28769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 28782 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[1]
.sym 28784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 28786 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[3]
.sym 28789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 28794 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 28813 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 28815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 28817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 28824 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 28826 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 28832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 28833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 28840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 28843 $nextpnr_ICESTORM_LC_66$O
.sym 28846 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 28849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 28852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 28853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 28855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 28858 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 28859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 28861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 28863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 28865 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 28867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 28870 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 28871 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 28873 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 28875 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 28877 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 28879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 28882 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 28883 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 28885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 28887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 28889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 28902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 28909 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_O
.sym 28915 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 28922 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[4]
.sym 28923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28927 w_fft_out[49]
.sym 28929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 28935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 28936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 28938 fft_block.reg_stage.w_input_regs[44]
.sym 28940 fft_block.w_fft_in[10]
.sym 28941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 28944 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 28945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 28947 fft_block.reg_stage.w_input_regs[47]
.sym 28948 fft_block.reg_stage.w_input_regs[39]
.sym 28949 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 28954 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 28958 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 28959 fft_block.reg_stage.w_input_regs[106]
.sym 28961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 28962 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 28965 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 28967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 28968 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 28969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 28970 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 28974 fft_block.w_fft_in[10]
.sym 28980 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 28985 fft_block.reg_stage.w_input_regs[39]
.sym 28986 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 28988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 28991 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 28992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 28993 fft_block.reg_stage.w_input_regs[47]
.sym 28997 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 28998 fft_block.reg_stage.w_input_regs[44]
.sym 28999 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29003 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 29004 fft_block.reg_stage.w_input_regs[39]
.sym 29005 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 29010 fft_block.reg_stage.w_input_regs[106]
.sym 29013 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29014 CLK$SB_IO_IN_$glb_clk
.sym 29027 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 29028 fft_block.w_fft_in[1]
.sym 29030 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 29035 fft_block.reg_stage.w_input_regs[47]
.sym 29036 fft_block.w_fft_in[10]
.sym 29038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 29041 fft_block.w_fft_in[1]
.sym 29042 fft_block.reg_stage.w_input_regs[78]
.sym 29043 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 29049 fft_block.w_fft_in[1]
.sym 29057 fft_block.reg_stage.w_input_regs[45]
.sym 29058 fft_block.reg_stage.w_input_regs[110]
.sym 29059 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 29061 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 29062 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 29064 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 29065 fft_block.reg_stage.w_input_regs[44]
.sym 29066 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 29067 fft_block.reg_stage.w_input_regs[38]
.sym 29069 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 29070 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 29074 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 29077 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 29079 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 29081 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29082 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29083 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 29086 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29087 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 29088 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29090 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29092 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 29093 fft_block.reg_stage.w_input_regs[44]
.sym 29096 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 29097 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 29099 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29103 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29104 fft_block.reg_stage.w_input_regs[45]
.sym 29105 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 29110 fft_block.reg_stage.w_input_regs[110]
.sym 29115 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 29116 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29117 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 29121 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 29122 fft_block.reg_stage.w_input_regs[38]
.sym 29123 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 29127 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29128 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 29129 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 29132 fft_block.reg_stage.w_input_regs[38]
.sym 29133 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 29135 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 29136 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 29137 CLK$SB_IO_IN_$glb_clk
.sym 29138 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 29151 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29152 fft_block.reg_stage.w_input_regs[110]
.sym 29153 fft_block.reg_stage.w_input_regs[38]
.sym 29154 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29157 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 29158 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 29159 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29160 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_O[2]
.sym 29161 fft_block.reg_stage.w_input_regs[44]
.sym 29163 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29169 fft_block.w_fft_in[13]
.sym 29170 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 29172 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 29182 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 29184 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 29189 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29190 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 29191 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 29192 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[4]
.sym 29193 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 29194 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 29206 fft_block.reg_stage.w_input_regs[109]
.sym 29214 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 29219 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[4]
.sym 29222 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 29227 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 29250 fft_block.reg_stage.w_input_regs[109]
.sym 29256 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29257 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 29258 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 29259 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 29260 CLK$SB_IO_IN_$glb_clk
.sym 29274 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 29276 fft_block.w_fft_in[8]
.sym 29277 w_fft_out[0]
.sym 29279 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 29281 fft_block.reg_stage.w_input_regs[45]
.sym 29282 w_fft_out[42]
.sym 29284 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29285 w_fft_out[40]
.sym 29287 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29291 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29315 fft_block.w_fft_in[14]
.sym 29327 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29330 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29332 fft_block.w_fft_in[15]
.sym 29342 fft_block.w_fft_in[14]
.sym 29354 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29367 fft_block.w_fft_in[15]
.sym 29382 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29383 CLK$SB_IO_IN_$glb_clk
.sym 29399 fft_block.w_fft_in[2]
.sym 29401 fft_block.w_fft_in[11]
.sym 29402 fft_block.w_fft_in[12]
.sym 29411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 29412 w_fft_out[49]
.sym 29416 fft_block.reg_stage.w_input_regs[79]
.sym 29431 fft_block.w_fft_in[15]
.sym 29437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29438 fft_block.w_fft_in[7]
.sym 29440 fft_block.reg_stage.w_index_out[1]
.sym 29441 fft_block.w_fft_in[13]
.sym 29450 fft_block.reg_stage.w_index_out[0]
.sym 29455 fft_block.reg_stage.w_index_out[2]
.sym 29460 fft_block.reg_stage.w_index_out[1]
.sym 29461 fft_block.reg_stage.w_index_out[2]
.sym 29462 fft_block.reg_stage.w_index_out[0]
.sym 29466 fft_block.w_fft_in[13]
.sym 29474 fft_block.w_fft_in[7]
.sym 29486 fft_block.w_fft_in[15]
.sym 29489 fft_block.reg_stage.w_index_out[1]
.sym 29491 fft_block.reg_stage.w_index_out[0]
.sym 29492 fft_block.reg_stage.w_index_out[2]
.sym 29505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29506 CLK$SB_IO_IN_$glb_clk
.sym 29520 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 29522 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 29523 fft_block.w_fft_in[10]
.sym 29524 fft_block.reg_stage.w_input_regs[109]
.sym 29526 fft_block.w_fft_in[7]
.sym 29530 fft_block.reg_stage.w_input_regs[111]
.sym 29533 fft_block.w_fft_in[1]
.sym 29534 fft_block.counter_N[2]
.sym 29535 fft_block.w_fft_in[6]
.sym 29537 fft_block.reg_stage.w_input_regs[87]
.sym 29538 fft_block.counter_N[1]
.sym 29539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 29540 w_fft_out[16]
.sym 29551 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29555 fft_block.counter_N[0]
.sym 29570 fft_block.w_fft_in[15]
.sym 29575 w_fft_out[4]
.sym 29576 w_fft_out[20]
.sym 29577 fft_block.counter_N[1]
.sym 29600 w_fft_out[4]
.sym 29601 fft_block.counter_N[0]
.sym 29602 fft_block.counter_N[1]
.sym 29603 w_fft_out[20]
.sym 29609 fft_block.w_fft_in[15]
.sym 29628 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29629 CLK$SB_IO_IN_$glb_clk
.sym 29639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 29644 w_fft_out[18]
.sym 29645 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 29651 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 29652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 29653 fft_block.reg_stage.w_input_regs[95]
.sym 29654 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0[0]
.sym 29659 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 29661 fft_block.w_fft_in[7]
.sym 29672 w_fft_out[1]
.sym 29673 fft_block.counter_N[1]
.sym 29674 fft_block.reg_stage.input_regs.data_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 29675 fft_block.reg_stage.input_regs.data_SB_LUT4_O_7_I1[0]
.sym 29677 fft_block.counter_N[0]
.sym 29682 w_fft_out[49]
.sym 29683 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29684 fft_block.reg_stage.input_regs.data_SB_LUT4_O_7_I1_SB_LUT4_O_I1[1]
.sym 29685 fft_block.counter_N[0]
.sym 29686 w_fft_out[33]
.sym 29687 fft_block.w_fft_in[7]
.sym 29690 w_fft_out[17]
.sym 29691 fft_block.reg_stage.input_regs.data_SB_LUT4_O_7_I1[1]
.sym 29692 fft_block.sel_in
.sym 29694 fft_block.counter_N[2]
.sym 29695 fft_block.w_fft_in[6]
.sym 29703 fft_block.reg_stage.input_regs.data_SB_LUT4_O_7_I1_SB_LUT4_O_I1[0]
.sym 29705 fft_block.w_fft_in[7]
.sym 29717 w_fft_out[17]
.sym 29718 fft_block.counter_N[1]
.sym 29719 fft_block.counter_N[0]
.sym 29720 w_fft_out[49]
.sym 29723 fft_block.reg_stage.input_regs.data_SB_LUT4_O_7_I1_SB_LUT4_O_I1[1]
.sym 29724 fft_block.reg_stage.input_regs.data_SB_LUT4_O_7_I1_SB_LUT4_O_I1[0]
.sym 29726 fft_block.counter_N[2]
.sym 29732 fft_block.w_fft_in[6]
.sym 29742 fft_block.reg_stage.input_regs.data_SB_LUT4_O_7_I1[1]
.sym 29743 fft_block.sel_in
.sym 29744 fft_block.reg_stage.input_regs.data_SB_LUT4_O_7_I1[0]
.sym 29747 w_fft_out[33]
.sym 29748 w_fft_out[1]
.sym 29749 fft_block.counter_N[0]
.sym 29750 fft_block.reg_stage.input_regs.data_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 29751 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29752 CLK$SB_IO_IN_$glb_clk
.sym 29767 w_fft_out[59]
.sym 29769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 29770 w_fft_out[5]
.sym 29773 fft_block.w_fft_in[4]
.sym 29774 fft_block.reg_stage.w_input_regs[31]
.sym 29777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I1_O
.sym 29778 fft_block.sel_in
.sym 29780 fft_block.w_fft_in[2]
.sym 29781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_O[2]
.sym 29782 fft_block.reg_stage.w_input_regs[85]
.sym 29797 fft_block.w_fft_in[11]
.sym 29798 addr_count[1]
.sym 29800 fft_block.w_fft_in[6]
.sym 29802 fft_block.w_fft_in[5]
.sym 29804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29806 fft_block.w_fft_in[12]
.sym 29807 fft_block.reg_stage.w_input_regs[86]
.sym 29808 fft_block.reg_stage.w_input_regs[85]
.sym 29818 addr_count[0]
.sym 29819 fft_block.reg_stage.w_input_regs[21]
.sym 29820 addr_count[2]
.sym 29822 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 29831 fft_block.w_fft_in[5]
.sym 29834 fft_block.reg_stage.w_input_regs[21]
.sym 29835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29837 fft_block.reg_stage.w_input_regs[85]
.sym 29843 fft_block.w_fft_in[6]
.sym 29846 addr_count[0]
.sym 29848 addr_count[1]
.sym 29849 addr_count[2]
.sym 29855 fft_block.reg_stage.w_input_regs[86]
.sym 29859 fft_block.w_fft_in[11]
.sym 29866 fft_block.w_fft_in[12]
.sym 29874 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 29875 CLK$SB_IO_IN_$glb_clk
.sym 29889 fft_block.counter_N[1]
.sym 29890 fft_block.reg_stage.w_input_regs[103]
.sym 29891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 29892 addr_count[1]
.sym 29895 fft_block.reg_stage.input_regs.data_SB_LUT4_O_7_I1_SB_LUT4_O_I1[1]
.sym 29896 fft_block.counter_N[0]
.sym 29897 w_fft_out[22]
.sym 29898 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 29900 addr_count[2]
.sym 29901 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 29902 fft_block.reg_stage.w_input_regs[22]
.sym 29908 fft_block.reg_stage.w_input_regs[27]
.sym 29909 fft_block.reg_stage.w_input_regs[26]
.sym 29910 fft_block.reg_stage.w_input_regs[28]
.sym 29919 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 29920 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_I1[0]
.sym 29921 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 29922 fft_block.w_fft_in[1]
.sym 29923 fft_block.w_fft_in[10]
.sym 29926 fft_block.w_fft_in[3]
.sym 29930 fft_block.w_fft_in[9]
.sym 29938 fft_block.w_fft_in[8]
.sym 29940 fft_block.w_fft_in[2]
.sym 29945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 29952 fft_block.w_fft_in[10]
.sym 29965 fft_block.w_fft_in[1]
.sym 29972 fft_block.w_fft_in[8]
.sym 29976 fft_block.w_fft_in[3]
.sym 29982 fft_block.w_fft_in[2]
.sym 29988 fft_block.w_fft_in[9]
.sym 29993 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 29995 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 29996 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_I1[0]
.sym 29997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 29998 CLK$SB_IO_IN_$glb_clk
.sym 30012 fft_block.reg_stage.w_input_regs[26]
.sym 30013 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 30020 fft_block.reg_stage.w_input_regs[24]
.sym 30023 fft_block.w_fft_in[5]
.sym 30024 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 30025 fft_block.reg_stage.w_input_regs[17]
.sym 30029 fft_block.reg_stage.w_input_regs[19]
.sym 30031 w_fft_out[16]
.sym 30033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 30035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_O[2]
.sym 30042 fft_block.w_fft_in[1]
.sym 30043 fft_block.reg_stage.w_input_regs[17]
.sym 30045 fft_block.w_fft_in[5]
.sym 30050 fft_block.w_fft_in[8]
.sym 30051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 30052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 30057 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 30058 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 30064 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 30071 fft_block.reg_stage.w_input_regs[81]
.sym 30081 fft_block.w_fft_in[8]
.sym 30086 fft_block.w_fft_in[5]
.sym 30095 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 30101 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 30104 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 30105 fft_block.reg_stage.w_input_regs[17]
.sym 30106 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 30111 fft_block.w_fft_in[1]
.sym 30116 fft_block.reg_stage.w_input_regs[81]
.sym 30118 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 30119 fft_block.reg_stage.w_input_regs[17]
.sym 30120 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 30121 CLK$SB_IO_IN_$glb_clk
.sym 30137 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 30138 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 30139 fft_block.reg_stage.w_input_regs[88]
.sym 30141 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 30143 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 30145 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 30147 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 30150 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 30151 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 30152 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 30156 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 30158 fft_block.start_calc
.sym 30166 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 30167 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 30169 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 30170 fft_block.reg_stage.w_input_regs[81]
.sym 30173 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 30174 fft_block.reg_stage.w_input_regs[18]
.sym 30175 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 30176 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 30178 fft_block.reg_stage.w_input_regs[81]
.sym 30179 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 30181 fft_block.reg_stage.w_input_regs[20]
.sym 30185 fft_block.reg_stage.w_input_regs[17]
.sym 30189 fft_block.reg_stage.w_input_regs[19]
.sym 30190 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 30198 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 30199 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 30200 fft_block.reg_stage.w_input_regs[17]
.sym 30203 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 30205 fft_block.reg_stage.w_input_regs[17]
.sym 30206 fft_block.reg_stage.w_input_regs[81]
.sym 30210 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 30211 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 30212 fft_block.reg_stage.w_input_regs[18]
.sym 30215 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 30217 fft_block.reg_stage.w_input_regs[18]
.sym 30218 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 30222 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 30223 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 30224 fft_block.reg_stage.w_input_regs[20]
.sym 30227 fft_block.reg_stage.w_input_regs[81]
.sym 30233 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 30235 fft_block.reg_stage.w_input_regs[19]
.sym 30236 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 30240 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 30241 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 30242 fft_block.reg_stage.w_input_regs[19]
.sym 30243 fft_block.start_calc_$glb_ce
.sym 30244 CLK$SB_IO_IN_$glb_clk
.sym 30258 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 30259 fft_block.reg_stage.w_input_regs[27]
.sym 30261 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 30264 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 30266 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 30267 fft_block.w_fft_in[2]
.sym 30268 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 30271 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 30273 $PACKER_VCC_NET
.sym 30274 fft_block.sel_in
.sym 30276 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 30277 $PACKER_VCC_NET
.sym 30279 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 30291 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 30293 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[4]
.sym 30294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 30295 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[3]
.sym 30296 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[0]
.sym 30297 $PACKER_VCC_NET
.sym 30301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[1]
.sym 30302 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[2]
.sym 30305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_O[2]
.sym 30308 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 30313 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 30317 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 30318 fft_block.start_calc
.sym 30319 $nextpnr_ICESTORM_LC_8$O
.sym 30322 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[0]
.sym 30325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 30328 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[1]
.sym 30331 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 30334 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[2]
.sym 30337 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 30340 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[3]
.sym 30343 $nextpnr_ICESTORM_LC_9$I3
.sym 30345 $PACKER_VCC_NET
.sym 30346 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[4]
.sym 30353 $nextpnr_ICESTORM_LC_9$I3
.sym 30356 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_O[2]
.sym 30357 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 30358 fft_block.start_calc
.sym 30359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 30362 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 30363 fft_block.start_calc
.sym 30364 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 30365 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 30367 CLK$SB_IO_IN_$glb_clk
.sym 30382 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 30393 fft_block.reg_stage.c_map.stage_data[1]
.sym 30397 fft_block.reg_stage.w_we_c_map
.sym 30401 fft_block.reg_stage.w_c_in[5]
.sym 30402 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 30403 fft_block.reg_stage.w_c_in[4]
.sym 30404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 30410 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 30412 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 30414 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 30417 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 30418 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 30419 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 30420 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 30422 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 30423 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[1]
.sym 30424 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 30425 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[2]
.sym 30426 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 30427 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 30434 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 30436 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 30438 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 30439 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 30443 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 30444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 30445 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 30446 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 30450 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 30452 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[2]
.sym 30455 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 30456 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 30457 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 30458 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 30467 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 30468 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 30469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 30470 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 30479 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 30480 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 30481 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 30482 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 30486 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[1]
.sym 30487 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 30490 CLK$SB_IO_IN_$glb_clk
.sym 30492 fft_block.reg_stage.w_c_in[7]
.sym 30493 fft_block.reg_stage.w_c_in[6]
.sym 30494 fft_block.reg_stage.w_c_in[5]
.sym 30495 fft_block.reg_stage.w_c_in[4]
.sym 30496 fft_block.reg_stage.w_c_in[3]
.sym 30497 fft_block.reg_stage.w_c_in[2]
.sym 30498 fft_block.reg_stage.w_c_in[1]
.sym 30499 fft_block.reg_stage.w_c_in[0]
.sym 30504 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 30505 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 30510 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 30517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 30521 fft_block.reg_stage.w_c_in[1]
.sym 30523 fft_block.reg_stage.w_c_in[0]
.sym 30525 fft_block.reg_stage.w_c_in[7]
.sym 30533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 30536 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 30537 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 30543 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 30545 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 30548 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 30550 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 30552 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30558 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 30578 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 30579 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 30580 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 30581 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 30585 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 30586 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 30587 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30608 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 30610 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 30613 CLK$SB_IO_IN_$glb_clk
.sym 30628 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 30638 fft_block.reg_stage.w_c_in[5]
.sym 30656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 30657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30658 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 30659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30660 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 30661 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 30663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30664 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 30665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 30674 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 30675 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 30676 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 30677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 30678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 30680 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 30689 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 30690 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 30692 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30695 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30696 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 30697 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 30701 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 30703 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 30707 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 30709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 30714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 30715 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 30716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30719 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 30721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30722 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 30725 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 30726 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30728 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 30731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 30732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30734 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 30735 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 30736 CLK$SB_IO_IN_$glb_clk
.sym 30737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 30752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 32684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_2_O[2]
.sym 32686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_I0[0]
.sym 32687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[3]
.sym 32688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 32689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 32760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_2_O[1]
.sym 32761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 32762 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 32763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 32764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 32797 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 32803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 32808 w_fft_out[49]
.sym 32832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 32839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 32845 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 32855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 32897 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 32898 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 32900 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 32901 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 32902 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 32903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 32904 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 32940 fft_block.w_fft_in[1]
.sym 32945 fft_block.start_calc
.sym 32946 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 32947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 32952 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 32954 w_fft_out[43]
.sym 32999 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 33000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 33001 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 33002 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 33003 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 33004 fft_block.reg_stage.w_input_regs[107]
.sym 33005 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 33006 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 33043 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 33046 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 33049 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 33051 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 33055 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 33056 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 33057 fft_block.w_fft_in[0]
.sym 33060 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 33062 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 33064 fft_block.w_fft_in[11]
.sym 33101 w_fft_out[41]
.sym 33102 w_fft_out[43]
.sym 33103 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 33105 w_fft_out[32]
.sym 33106 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33107 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33108 w_fft_out[42]
.sym 33143 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 33149 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 33151 fft_block.w_fft_in[2]
.sym 33158 fft_block.w_fft_in[7]
.sym 33159 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 33163 fft_block.reg_stage.w_input_regs[127]
.sym 33164 w_fft_out[41]
.sym 33165 fft_block.reg_stage.w_input_regs[119]
.sym 33166 fft_block.reg_stage.w_input_regs[106]
.sym 33203 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 33204 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 33205 fft_block.reg_stage.w_input_regs[127]
.sym 33206 fft_block.reg_stage.w_input_regs[119]
.sym 33207 fft_block.reg_stage.input_regs.data_SB_LUT4_O_15_I1_SB_LUT4_O_I0[0]
.sym 33208 fft_block.w_fft_in[11]
.sym 33210 fft_block.reg_stage.w_input_regs[117]
.sym 33246 w_fft_out[57]
.sym 33247 w_fft_out[2]
.sym 33248 w_fft_out[13]
.sym 33250 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 33251 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33253 w_fft_out[7]
.sym 33255 fft_block.w_fft_in[9]
.sym 33256 w_fft_out[7]
.sym 33257 fft_block.reg_stage.w_input_regs[43]
.sym 33260 fft_block.w_fft_in[11]
.sym 33264 fft_block.reg_stage.w_input_regs[42]
.sym 33265 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 33266 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 33305 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 33308 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[3]
.sym 33310 fft_block.reg_stage.w_input_regs[39]
.sym 33347 fft_block.counter_N[1]
.sym 33348 fft_block.start_calc
.sym 33349 fft_block.reg_stage.w_input_regs[52]
.sym 33350 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 33351 w_fft_out[8]
.sym 33352 fft_block.counter_N[2]
.sym 33355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 33356 fft_block.counter_N[1]
.sym 33358 w_fft_out[16]
.sym 33359 fft_block.reg_stage.input_regs.data_SB_LUT4_O_4_I0[0]
.sym 33364 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 33368 w_fft_out[1]
.sym 33370 w_fft_out[43]
.sym 33407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 33408 fft_block.reg_stage.input_regs.data_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 33409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 33410 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3[2]
.sym 33411 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 33412 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[2]
.sym 33413 fft_block.reg_stage.input_regs.data_SB_LUT4_O_4_I0[0]
.sym 33452 fft_block.w_fft_in[6]
.sym 33453 w_fft_out[13]
.sym 33456 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 33457 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 33458 fft_block.w_fft_in[13]
.sym 33462 w_fft_out[9]
.sym 33463 w_fft_out[17]
.sym 33464 w_fft_out[27]
.sym 33466 fft_block.counter_N[0]
.sym 33467 fft_block.reg_stage.w_input_regs[39]
.sym 33468 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 33469 fft_block.w_fft_in[0]
.sym 33471 w_fft_out[19]
.sym 33472 fft_block.counter_N[2]
.sym 33509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 33510 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 33511 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 33512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I3[2]
.sym 33513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33514 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 33515 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 33516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 33551 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 33553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 33557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 33560 fft_block.start_calc
.sym 33562 w_fft_out[59]
.sym 33563 w_fft_out[39]
.sym 33564 fft_block.reg_stage.w_input_regs[23]
.sym 33566 fft_block.w_fft_in[7]
.sym 33567 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 33611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33612 w_fft_out[27]
.sym 33613 w_fft_out[38]
.sym 33614 w_fft_out[21]
.sym 33615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33616 w_fft_out[23]
.sym 33617 w_fft_out[39]
.sym 33618 w_fft_out[22]
.sym 33653 w_fft_out[3]
.sym 33654 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 33656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 33658 fft_block.w_fft_in[6]
.sym 33660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 33661 w_fft_out[35]
.sym 33662 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 33663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 33664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33667 addr_count[0]
.sym 33672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 33713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 33714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[14]
.sym 33716 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0[2]
.sym 33718 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 33719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 33720 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 33755 fft_block.start_calc
.sym 33756 fft_block.counter_N[1]
.sym 33757 fft_block.reg_stage.w_input_regs[87]
.sym 33759 fft_block.w_fft_in[6]
.sym 33760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_O[2]
.sym 33761 addr_count[2]
.sym 33763 addr_count[0]
.sym 33764 fft_block.reg_stage.w_input_regs[27]
.sym 33766 fft_block.counter_N[2]
.sym 33769 w_fft_out[21]
.sym 33771 fft_block.reg_stage.w_input_regs[86]
.sym 33773 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 33775 w_fft_out[39]
.sym 33776 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 33817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 33818 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 33820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 33821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 33822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 33858 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 33861 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 33866 fft_block.w_fft_in[7]
.sym 33868 addr_count[2]
.sym 33878 fft_block.reg_stage.w_input_regs[21]
.sym 33879 addr_count[1]
.sym 33917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 33918 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 33920 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 33921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 33922 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 33923 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 33924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 33963 $PACKER_VCC_NET
.sym 33964 fft_block.w_fft_in[2]
.sym 33966 fft_block.sel_in
.sym 33967 $PACKER_VCC_NET
.sym 33969 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_O[2]
.sym 33970 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 33972 fft_block.reg_stage.w_input_regs[23]
.sym 34019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 34020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 34021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 34022 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 34023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 34024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 34025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 34026 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 34061 fft_block.reg_stage.w_input_regs[27]
.sym 34066 fft_block.reg_stage.w_input_regs[26]
.sym 34068 fft_block.reg_stage.w_we_c_map
.sym 34069 fft_block.reg_stage.w_input_regs[22]
.sym 34071 fft_block.reg_stage.w_input_regs[28]
.sym 34121 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 34122 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 34123 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 34124 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 34125 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 34126 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 34127 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 34128 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 34165 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_O[2]
.sym 34173 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 34178 fft_block.reg_stage.w_c_in[0]
.sym 34186 fft_block.reg_stage.w_c_in[4]
.sym 34191 fft_block.reg_stage.c_map.stage_data[0]
.sym 34202 $PACKER_VCC_NET
.sym 34208 fft_block.reg_stage.c_map.stage_data[1]
.sym 34220 fft_block.reg_stage.w_we_c_map
.sym 34223 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[14]
.sym 34225 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 34226 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 34227 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 34228 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 34229 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 34230 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 34240 fft_block.reg_stage.c_map.stage_data[0]
.sym 34242 fft_block.reg_stage.c_map.stage_data[1]
.sym 34250 CLK$SB_IO_IN_$glb_clk
.sym 34251 $PACKER_VCC_NET
.sym 34252 fft_block.reg_stage.w_we_c_map
.sym 34267 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 34271 fft_block.start_calc
.sym 34272 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 34274 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 34275 fft_block.reg_stage.c_map.stage_data[0]
.sym 34277 fft_block.reg_stage.w_c_in[3]
.sym 34279 fft_block.reg_stage.w_c_in[2]
.sym 34285 fft_block.reg_stage.w_c_in[7]
.sym 34287 fft_block.reg_stage.w_c_in[6]
.sym 34295 $PACKER_VCC_NET
.sym 34353 $PACKER_VCC_NET
.sym 34368 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 34372 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 34375 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 34385 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 36057 CLK$SB_IO_IN
.sym 36088 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 36089 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 36090 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 36091 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 36092 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 36093 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 36094 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 36107 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 36108 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 36110 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 36130 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_2_O[1]
.sym 36132 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 36133 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 36134 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 36137 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 36140 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 36141 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 36142 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 36143 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 36147 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 36149 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[3]
.sym 36151 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 36153 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 36154 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_2_O[2]
.sym 36155 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 36158 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 36168 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 36169 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 36170 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 36171 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 36180 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 36181 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[3]
.sym 36182 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 36183 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 36186 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_2_O[2]
.sym 36187 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_2_O[1]
.sym 36188 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 36189 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 36192 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 36193 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 36194 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 36195 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 36198 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 36199 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 36200 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 36201 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 36215 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 36216 fft_block.reg_stage.w_input_regs[51]
.sym 36217 fft_block.reg_stage.w_input_regs[48]
.sym 36218 fft_block.reg_stage.w_input_regs[49]
.sym 36219 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 36220 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 36221 fft_block.reg_stage.w_input_regs[50]
.sym 36222 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 36228 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 36232 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 36233 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 36234 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 36235 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_I0[0]
.sym 36237 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 36238 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_O[2]
.sym 36244 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 36249 fft_block.reg_stage.w_input_regs[119]
.sym 36263 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 36268 fft_block.w_fft_in[3]
.sym 36272 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 36295 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 36300 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 36303 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 36308 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 36310 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 36318 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 36319 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 36321 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 36331 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 36332 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 36333 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 36339 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 36344 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 36351 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 36355 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 36371 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 36372 CLK$SB_IO_IN_$glb_clk
.sym 36374 fft_block.reg_stage.w_input_regs[113]
.sym 36375 fft_block.reg_stage.w_input_regs[112]
.sym 36378 fft_block.reg_stage.w_input_regs[122]
.sym 36379 fft_block.reg_stage.w_input_regs[115]
.sym 36380 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 36384 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 36388 fft_block.w_fft_in[0]
.sym 36389 fft_block.reg_stage.w_input_regs[49]
.sym 36401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 36408 fft_block.reg_stage.w_input_regs[53]
.sym 36417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 36421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 36422 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 36429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 36430 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 36431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 36438 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 36441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 36444 fft_block.reg_stage.w_input_regs[47]
.sym 36446 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 36451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 36457 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 36469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 36474 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 36478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 36485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 36490 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 36491 fft_block.reg_stage.w_input_regs[47]
.sym 36493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 36494 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 36495 CLK$SB_IO_IN_$glb_clk
.sym 36498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 36499 fft_block.reg_stage.w_input_regs[110]
.sym 36501 fft_block.reg_stage.w_input_regs[108]
.sym 36502 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 36505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 36512 fft_block.w_fft_in[3]
.sym 36513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 36515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 36516 fft_block.reg_stage.w_input_regs[113]
.sym 36520 fft_block.reg_stage.w_input_regs[127]
.sym 36521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 36524 w_fft_out[42]
.sym 36525 fft_block.counter_N[0]
.sym 36527 fft_block.reg_stage.w_input_regs[119]
.sym 36528 fft_block.w_fft_in[12]
.sym 36529 fft_block.counter_N[1]
.sym 36531 fft_block.w_fft_in[14]
.sym 36532 fft_block.counter_N[2]
.sym 36538 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 36539 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 36543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 36544 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 36547 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 36550 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 36551 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 36554 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36558 fft_block.reg_stage.w_input_regs[108]
.sym 36559 fft_block.reg_stage.w_input_regs[107]
.sym 36560 fft_block.reg_stage.w_input_regs[46]
.sym 36562 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 36564 fft_block.w_fft_in[11]
.sym 36565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 36566 fft_block.reg_stage.w_input_regs[45]
.sym 36569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 36571 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 36572 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 36573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 36574 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 36578 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 36579 fft_block.reg_stage.w_input_regs[45]
.sym 36580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36583 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 36584 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 36585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 36586 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 36592 fft_block.reg_stage.w_input_regs[108]
.sym 36596 fft_block.reg_stage.w_input_regs[107]
.sym 36601 fft_block.w_fft_in[11]
.sym 36607 fft_block.reg_stage.w_input_regs[46]
.sym 36608 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 36609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 36613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 36614 fft_block.reg_stage.w_input_regs[46]
.sym 36616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 36617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 36618 CLK$SB_IO_IN_$glb_clk
.sym 36620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 36622 fft_block.reg_stage.input_regs.data_SB_LUT4_O_15_I1_SB_LUT4_O_I0[1]
.sym 36623 fft_block.reg_stage.w_input_regs[44]
.sym 36624 fft_block.reg_stage.w_input_regs[45]
.sym 36625 fft_block.reg_stage.input_regs.data_SB_LUT4_O_15_I1[3]
.sym 36626 fft_block.reg_stage.w_input_regs[46]
.sym 36633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 36636 fft_block.w_fft_in[11]
.sym 36643 fft_block.reg_stage.w_input_regs[110]
.sym 36645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 36646 fft_block.w_fft_in[3]
.sym 36647 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 36648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 36649 fft_block.w_fft_in[15]
.sym 36651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 36653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36654 fft_block.reg_stage.w_input_regs[39]
.sym 36655 fft_block.w_fft_in[15]
.sym 36662 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 36665 fft_block.reg_stage.w_input_regs[108]
.sym 36666 fft_block.reg_stage.w_input_regs[107]
.sym 36668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 36669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 36670 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36673 fft_block.reg_stage.w_input_regs[97]
.sym 36674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 36680 fft_block.reg_stage.w_input_regs[44]
.sym 36681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 36683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36687 fft_block.reg_stage.w_input_regs[106]
.sym 36688 fft_block.reg_stage.w_input_regs[42]
.sym 36689 fft_block.reg_stage.w_input_regs[43]
.sym 36690 fft_block.reg_stage.w_input_regs[33]
.sym 36694 fft_block.reg_stage.w_input_regs[42]
.sym 36696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36697 fft_block.reg_stage.w_input_regs[106]
.sym 36701 fft_block.reg_stage.w_input_regs[108]
.sym 36702 fft_block.reg_stage.w_input_regs[44]
.sym 36703 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 36707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 36708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 36709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 36718 fft_block.reg_stage.w_input_regs[33]
.sym 36719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 36721 fft_block.reg_stage.w_input_regs[97]
.sym 36724 fft_block.reg_stage.w_input_regs[43]
.sym 36726 fft_block.reg_stage.w_input_regs[107]
.sym 36727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36730 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36731 fft_block.reg_stage.w_input_regs[106]
.sym 36732 fft_block.reg_stage.w_input_regs[42]
.sym 36736 fft_block.reg_stage.w_input_regs[107]
.sym 36738 fft_block.reg_stage.w_input_regs[43]
.sym 36739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36740 fft_block.start_calc_$glb_ce
.sym 36741 CLK$SB_IO_IN_$glb_clk
.sym 36744 fft_block.reg_stage.w_input_regs[52]
.sym 36746 fft_block.w_fft_in[12]
.sym 36747 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36749 fft_block.reg_stage.w_input_regs[63]
.sym 36750 fft_block.reg_stage.w_input_regs[53]
.sym 36761 fft_block.reg_stage.w_input_regs[97]
.sym 36763 fft_block.w_fft_in[10]
.sym 36765 w_fft_out[32]
.sym 36766 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 36767 fft_block.w_fft_in[5]
.sym 36769 fft_block.w_fft_in[11]
.sym 36770 w_fft_out[25]
.sym 36771 fft_block.reg_stage.w_input_regs[45]
.sym 36772 fft_block.w_fft_in[5]
.sym 36773 fft_block.sel_in
.sym 36774 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 36775 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 36785 fft_block.reg_stage.input_regs.data_SB_LUT4_O_4_I0[2]
.sym 36786 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 36787 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 36788 w_fft_out[9]
.sym 36789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 36791 fft_block.w_fft_in[7]
.sym 36792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 36793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 36794 w_fft_out[25]
.sym 36795 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 36796 fft_block.w_fft_in[5]
.sym 36797 fft_block.counter_N[1]
.sym 36799 fft_block.sel_in
.sym 36800 fft_block.counter_N[2]
.sym 36805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 36809 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 36811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 36812 fft_block.reg_stage.input_regs.data_SB_LUT4_O_4_I0[0]
.sym 36814 fft_block.counter_N[0]
.sym 36815 fft_block.w_fft_in[15]
.sym 36817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 36818 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 36819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 36820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 36823 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 36824 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 36825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 36826 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 36831 fft_block.w_fft_in[15]
.sym 36837 fft_block.w_fft_in[7]
.sym 36841 w_fft_out[9]
.sym 36842 w_fft_out[25]
.sym 36843 fft_block.counter_N[1]
.sym 36844 fft_block.counter_N[0]
.sym 36847 fft_block.reg_stage.input_regs.data_SB_LUT4_O_4_I0[0]
.sym 36848 fft_block.sel_in
.sym 36849 fft_block.reg_stage.input_regs.data_SB_LUT4_O_4_I0[2]
.sym 36850 fft_block.counter_N[2]
.sym 36861 fft_block.w_fft_in[5]
.sym 36863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 36864 CLK$SB_IO_IN_$glb_clk
.sym 36866 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 36868 w_fft_out[44]
.sym 36869 w_fft_out[52]
.sym 36870 w_fft_out[51]
.sym 36871 w_fft_out[50]
.sym 36872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36873 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36875 fft_block.reg_stage.input_regs.data_SB_LUT4_O_4_I0[2]
.sym 36878 w_fft_out[10]
.sym 36879 fft_block.reg_stage.w_input_regs[63]
.sym 36880 fft_block.counter_N[2]
.sym 36881 w_fft_out[0]
.sym 36883 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 36884 w_fft_out[9]
.sym 36885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 36886 fft_block.counter_N[0]
.sym 36887 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 36889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 36890 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 36891 fft_block.reg_stage.w_input_regs[127]
.sym 36892 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 36894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 36895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 36898 w_fft_out[24]
.sym 36899 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36900 fft_block.reg_stage.w_input_regs[53]
.sym 36907 w_fft_out[41]
.sym 36910 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[3]
.sym 36912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 36918 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 36919 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 36920 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[2]
.sym 36923 w_fft_out[1]
.sym 36928 w_fft_out[9]
.sym 36934 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 36935 fft_block.w_fft_in[7]
.sym 36940 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[2]
.sym 36941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[3]
.sym 36942 w_fft_out[41]
.sym 36943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 36958 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 36959 w_fft_out[1]
.sym 36960 w_fft_out[9]
.sym 36961 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 36970 fft_block.w_fft_in[7]
.sym 36986 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 36987 CLK$SB_IO_IN_$glb_clk
.sym 36989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2]
.sym 36990 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 36991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[3]
.sym 36992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2]
.sym 36993 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 36994 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[3]
.sym 36995 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0[0]
.sym 36996 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 37001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 37004 fft_block.reg_stage.w_input_regs[119]
.sym 37005 fft_block.w_fft_in[14]
.sym 37006 w_fft_out[2]
.sym 37008 fft_block.w_fft_in[3]
.sym 37009 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 37012 w_fft_out[15]
.sym 37013 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 37014 fft_block.counter_N[1]
.sym 37015 w_fft_out[27]
.sym 37016 w_fft_out[18]
.sym 37018 w_fft_out[20]
.sym 37019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 37020 fft_block.counter_N[1]
.sym 37021 fft_block.w_fft_in[13]
.sym 37024 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 37031 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 37033 w_fft_out[52]
.sym 37034 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 37035 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 37037 w_fft_out[43]
.sym 37039 fft_block.reg_stage.input_regs.data_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 37040 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 37041 w_fft_out[27]
.sym 37042 w_fft_out[59]
.sym 37043 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 37045 w_fft_out[43]
.sym 37048 fft_block.counter_N[2]
.sym 37049 w_fft_out[17]
.sym 37050 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 37051 fft_block.counter_N[0]
.sym 37052 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 37053 w_fft_out[11]
.sym 37054 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 37056 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 37057 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 37059 fft_block.counter_N[0]
.sym 37060 w_fft_out[25]
.sym 37061 fft_block.counter_N[1]
.sym 37063 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 37064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 37065 w_fft_out[43]
.sym 37066 w_fft_out[11]
.sym 37069 fft_block.counter_N[0]
.sym 37070 w_fft_out[27]
.sym 37071 w_fft_out[59]
.sym 37072 fft_block.counter_N[1]
.sym 37076 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 37077 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 37078 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 37081 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 37082 fft_block.counter_N[2]
.sym 37083 w_fft_out[52]
.sym 37084 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 37087 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 37088 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 37090 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 37093 w_fft_out[17]
.sym 37094 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 37095 w_fft_out[25]
.sym 37096 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 37099 fft_block.reg_stage.input_regs.data_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 37100 w_fft_out[43]
.sym 37101 fft_block.counter_N[0]
.sym 37102 w_fft_out[11]
.sym 37110 CLK$SB_IO_IN_$glb_clk
.sym 37112 w_fft_out[36]
.sym 37113 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0[0]
.sym 37114 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 37115 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[2]
.sym 37116 fft_block.w_fft_in[4]
.sym 37117 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 37118 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 37119 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0[0]
.sym 37124 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 37127 w_fft_out[14]
.sym 37128 w_fft_out[60]
.sym 37131 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 37132 w_fft_out[8]
.sym 37133 w_fft_out[4]
.sym 37134 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 37136 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 37137 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 37138 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 37141 fft_block.reg_stage.w_we_c_map
.sym 37142 fft_block.w_fft_in[3]
.sym 37143 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 37144 fft_block.w_fft_in[9]
.sym 37147 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 37153 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 37154 fft_block.counter_N[0]
.sym 37156 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 37157 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 37158 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 37160 w_fft_out[27]
.sym 37161 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 37162 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 37163 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 37164 w_fft_out[35]
.sym 37165 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 37166 w_fft_out[3]
.sym 37167 w_fft_out[19]
.sym 37168 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 37169 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37171 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 37173 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 37174 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 37178 w_fft_out[59]
.sym 37179 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 37180 fft_block.counter_N[1]
.sym 37181 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37183 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 37184 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 37186 w_fft_out[3]
.sym 37187 fft_block.counter_N[0]
.sym 37188 fft_block.counter_N[1]
.sym 37189 w_fft_out[19]
.sym 37192 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 37193 w_fft_out[3]
.sym 37198 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 37199 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 37200 w_fft_out[35]
.sym 37201 w_fft_out[27]
.sym 37204 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 37205 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 37206 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 37207 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 37211 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 37212 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37213 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 37216 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 37217 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 37218 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37223 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 37224 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37225 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 37228 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 37229 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 37230 w_fft_out[19]
.sym 37231 w_fft_out[59]
.sym 37232 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 37233 CLK$SB_IO_IN_$glb_clk
.sym 37234 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 37235 fft_block.reg_stage.w_input_regs[94]
.sym 37236 fft_block.reg_stage.w_input_regs[91]
.sym 37237 fft_block.reg_stage.w_input_regs[93]
.sym 37238 fft_block.reg_stage.w_input_regs[92]
.sym 37239 fft_block.reg_stage.w_input_regs[90]
.sym 37240 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37241 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37242 fft_block.reg_stage.w_input_regs[89]
.sym 37248 fft_block.counter_N[2]
.sym 37249 w_fft_out[37]
.sym 37251 w_fft_out[39]
.sym 37252 addr_count[1]
.sym 37256 w_fft_out[5]
.sym 37257 w_fft_out[21]
.sym 37258 w_fft_out[6]
.sym 37259 fft_block.w_fft_in[5]
.sym 37260 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 37263 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 37265 fft_block.sel_in
.sym 37266 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 37267 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 37269 w_fft_out[25]
.sym 37281 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 37283 fft_block.reg_stage.w_input_regs[87]
.sym 37285 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 37288 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37289 fft_block.reg_stage.w_input_regs[23]
.sym 37291 fft_block.reg_stage.w_input_regs[39]
.sym 37292 fft_block.reg_stage.w_input_regs[86]
.sym 37293 fft_block.reg_stage.w_input_regs[103]
.sym 37295 fft_block.reg_stage.w_input_regs[92]
.sym 37296 fft_block.reg_stage.w_input_regs[28]
.sym 37297 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37300 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37302 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37304 fft_block.reg_stage.w_input_regs[22]
.sym 37305 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37310 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37311 fft_block.reg_stage.w_input_regs[86]
.sym 37312 fft_block.reg_stage.w_input_regs[22]
.sym 37316 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37317 fft_block.reg_stage.w_input_regs[92]
.sym 37318 fft_block.reg_stage.w_input_regs[28]
.sym 37322 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37323 fft_block.reg_stage.w_input_regs[39]
.sym 37324 fft_block.reg_stage.w_input_regs[103]
.sym 37327 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37329 fft_block.reg_stage.w_input_regs[22]
.sym 37330 fft_block.reg_stage.w_input_regs[86]
.sym 37334 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37335 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 37336 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 37339 fft_block.reg_stage.w_input_regs[87]
.sym 37341 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37342 fft_block.reg_stage.w_input_regs[23]
.sym 37346 fft_block.reg_stage.w_input_regs[103]
.sym 37347 fft_block.reg_stage.w_input_regs[39]
.sym 37348 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37351 fft_block.reg_stage.w_input_regs[87]
.sym 37352 fft_block.reg_stage.w_input_regs[23]
.sym 37353 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37355 fft_block.start_calc_$glb_ce
.sym 37356 CLK$SB_IO_IN_$glb_clk
.sym 37358 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37359 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 37360 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37361 w_fft_out[25]
.sym 37362 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37363 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 37364 fft_block.w_fft_in[5]
.sym 37365 w_fft_out[24]
.sym 37371 fft_block.counter_N[0]
.sym 37372 w_fft_out[23]
.sym 37374 fft_block.w_fft_in[2]
.sym 37376 w_fft_out[38]
.sym 37378 fft_block.counter_N[0]
.sym 37379 fft_block.counter_N[2]
.sym 37381 fft_block.w_fft_in[0]
.sym 37384 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 37387 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37389 w_fft_out[24]
.sym 37403 addr_count[2]
.sym 37404 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 37406 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 37408 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 37411 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 37412 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 37413 addr_count[0]
.sym 37421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 37423 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 37429 addr_count[1]
.sym 37432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 37434 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 37435 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 37438 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 37439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 37440 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 37450 addr_count[0]
.sym 37452 addr_count[1]
.sym 37453 addr_count[2]
.sym 37463 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 37464 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 37465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 37469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 37470 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 37471 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 37474 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 37475 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 37476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 37479 CLK$SB_IO_IN_$glb_clk
.sym 37482 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37483 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 37484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 37486 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 37488 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 37489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 37493 fft_block.reg_stage.w_input_regs[23]
.sym 37494 w_fft_out[39]
.sym 37497 fft_block.w_fft_in[7]
.sym 37498 w_fft_out[24]
.sym 37499 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 37501 fft_block.counter_N[2]
.sym 37502 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 37503 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I1_O
.sym 37504 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 37511 fft_block.reg_stage.w_input_regs[20]
.sym 37515 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 37523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[14]
.sym 37524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 37526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 37527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 37528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 37529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 37534 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 37535 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 37537 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 37538 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 37539 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37540 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 37541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37544 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 37556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[14]
.sym 37557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 37568 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 37570 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 37573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37574 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 37575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 37579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 37581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 37582 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37586 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 37587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 37591 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 37592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 37594 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 37597 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 37598 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 37599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 37600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 37601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 37602 CLK$SB_IO_IN_$glb_clk
.sym 37603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 37604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 37605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 37606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 37607 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37608 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 37609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 37610 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 37611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 37613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 37617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 37618 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 37623 fft_block.w_fft_in[0]
.sym 37626 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 37628 fft_block.reg_stage.w_input_regs[25]
.sym 37629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 37630 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 37631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 37634 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[1]
.sym 37636 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[2]
.sym 37637 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 37639 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 37646 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 37648 fft_block.reg_stage.w_input_regs[22]
.sym 37649 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 37650 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 37651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 37656 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 37658 fft_block.reg_stage.w_input_regs[21]
.sym 37666 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 37667 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 37668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 37669 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 37671 fft_block.reg_stage.w_input_regs[20]
.sym 37676 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 37678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 37679 fft_block.reg_stage.w_input_regs[22]
.sym 37680 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 37684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 37696 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 37697 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 37699 fft_block.reg_stage.w_input_regs[21]
.sym 37703 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 37705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 37708 fft_block.reg_stage.w_input_regs[20]
.sym 37709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 37710 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 37714 fft_block.reg_stage.w_input_regs[21]
.sym 37716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 37717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 37721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 37722 fft_block.reg_stage.w_input_regs[22]
.sym 37723 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 37724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 37725 CLK$SB_IO_IN_$glb_clk
.sym 37728 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[1]
.sym 37729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[2]
.sym 37730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[3]
.sym 37731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[4]
.sym 37732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[5]
.sym 37733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[6]
.sym 37734 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[7]
.sym 37745 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 37756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 37771 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 37772 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 37773 fft_block.reg_stage.w_input_regs[23]
.sym 37775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 37776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 37779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 37781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 37783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 37785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[1]
.sym 37789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[5]
.sym 37790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 37796 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[4]
.sym 37798 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 37802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[5]
.sym 37803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 37804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 37807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 37814 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[4]
.sym 37816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 37820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 37821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[5]
.sym 37826 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 37827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 37828 fft_block.reg_stage.w_input_regs[23]
.sym 37831 fft_block.reg_stage.w_input_regs[23]
.sym 37832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 37833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 37838 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[4]
.sym 37839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 37840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 37843 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[1]
.sym 37844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 37846 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 37850 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 37851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 37852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 37854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 37855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 37857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 37864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 37873 PIN_21$SB_IO_OUT
.sym 37883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 37891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 37893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 37894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 37896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 37897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[6]
.sym 37898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[7]
.sym 37899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 37901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[2]
.sym 37902 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[3]
.sym 37903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 37904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 37906 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 37907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 37912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 37915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 37919 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 37924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[6]
.sym 37925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 37926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 37930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 37931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 37932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[7]
.sym 37936 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[6]
.sym 37938 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 37939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 37943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[3]
.sym 37944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 37945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 37948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 37949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 37951 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[2]
.sym 37954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 37956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 37957 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 37960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[3]
.sym 37962 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 37966 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 37967 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 37968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 37971 CLK$SB_IO_IN_$glb_clk
.sym 37973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 37975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 37977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 37978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 37980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 37986 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 37988 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 37990 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 38005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 38015 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 38016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 38017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 38022 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 38029 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 38032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 38033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 38034 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 38036 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 38037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 38040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 38047 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 38049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 38050 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 38059 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 38061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 38062 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 38065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 38067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 38068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 38071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 38072 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 38074 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 38077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 38078 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 38080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 38083 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 38085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 38086 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 38089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 38091 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 38092 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 38094 CLK$SB_IO_IN_$glb_clk
.sym 38098 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 38100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38111 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 38118 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 38123 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 40164 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 40165 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 40166 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 40167 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 40168 w_fft_out[49]
.sym 40169 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 40170 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 40171 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 40178 fft_block.reg_stage.w_input_regs[115]
.sym 40183 fft_block.w_fft_in[0]
.sym 40186 fft_block.reg_stage.w_input_regs[51]
.sym 40208 fft_block.reg_stage.w_input_regs[119]
.sym 40211 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 40213 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 40214 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 40218 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 40219 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 40229 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 40236 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 40237 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 40238 $nextpnr_ICESTORM_LC_60$O
.sym 40240 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 40244 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 40247 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 40248 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 40250 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 40253 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 40254 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 40256 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 40259 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 40260 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 40262 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 40264 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 40266 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 40268 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 40271 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 40272 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 40274 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 40276 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 40278 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 40282 fft_block.reg_stage.w_input_regs[119]
.sym 40284 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 40292 fft_block.reg_stage.w_input_regs[121]
.sym 40293 fft_block.reg_stage.w_input_regs[114]
.sym 40294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 40295 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40299 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 40304 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_O
.sym 40305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 40306 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 40307 fft_block.reg_stage.w_input_regs[53]
.sym 40313 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 40314 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 40322 fft_block.reg_stage.w_input_regs[52]
.sym 40327 fft_block.w_fft_in[2]
.sym 40340 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 40345 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40351 w_fft_out[49]
.sym 40357 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 40375 fft_block.w_fft_in[3]
.sym 40376 fft_block.w_fft_in[0]
.sym 40377 fft_block.reg_stage.w_input_regs[113]
.sym 40378 fft_block.reg_stage.w_input_regs[112]
.sym 40382 fft_block.reg_stage.w_input_regs[115]
.sym 40383 fft_block.w_fft_in[2]
.sym 40386 fft_block.w_fft_in[1]
.sym 40395 fft_block.reg_stage.w_input_regs[48]
.sym 40396 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 40402 fft_block.reg_stage.w_input_regs[112]
.sym 40409 fft_block.w_fft_in[3]
.sym 40417 fft_block.w_fft_in[0]
.sym 40422 fft_block.w_fft_in[1]
.sym 40427 fft_block.reg_stage.w_input_regs[113]
.sym 40433 fft_block.reg_stage.w_input_regs[115]
.sym 40441 fft_block.w_fft_in[2]
.sym 40445 fft_block.reg_stage.w_input_regs[112]
.sym 40446 fft_block.reg_stage.w_input_regs[48]
.sym 40448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 40449 CLK$SB_IO_IN_$glb_clk
.sym 40452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 40453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 40454 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 40455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 40456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 40457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 40458 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 40460 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 40461 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 40469 fft_block.w_fft_in[9]
.sym 40471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_O
.sym 40478 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 40481 fft_block.w_fft_in[8]
.sym 40496 fft_block.reg_stage.w_input_regs[122]
.sym 40498 fft_block.w_fft_in[3]
.sym 40510 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 40513 fft_block.w_fft_in[1]
.sym 40515 fft_block.w_fft_in[0]
.sym 40519 fft_block.w_fft_in[10]
.sym 40528 fft_block.w_fft_in[1]
.sym 40533 fft_block.w_fft_in[0]
.sym 40551 fft_block.w_fft_in[10]
.sym 40558 fft_block.w_fft_in[3]
.sym 40563 fft_block.reg_stage.w_input_regs[122]
.sym 40571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 40572 CLK$SB_IO_IN_$glb_clk
.sym 40574 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 40575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 40576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 40577 fft_block.reg_stage.w_input_regs[120]
.sym 40578 fft_block.reg_stage.w_input_regs[123]
.sym 40580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 40581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 40586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 40591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 40596 fft_block.reg_stage.w_input_regs[122]
.sym 40599 fft_block.reg_stage.w_input_regs[46]
.sym 40600 fft_block.reg_stage.w_input_regs[52]
.sym 40605 fft_block.w_fft_in[2]
.sym 40631 fft_block.reg_stage.w_input_regs[118]
.sym 40633 fft_block.w_fft_in[14]
.sym 40637 fft_block.w_fft_in[12]
.sym 40642 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 40643 fft_block.reg_stage.w_input_regs[116]
.sym 40656 fft_block.reg_stage.w_input_regs[116]
.sym 40660 fft_block.w_fft_in[14]
.sym 40672 fft_block.w_fft_in[12]
.sym 40679 fft_block.reg_stage.w_input_regs[118]
.sym 40694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 40695 CLK$SB_IO_IN_$glb_clk
.sym 40697 fft_block.reg_stage.w_input_regs[118]
.sym 40698 fft_block.reg_stage.w_input_regs[124]
.sym 40699 fft_block.w_fft_in[14]
.sym 40700 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40701 fft_block.reg_stage.w_input_regs[116]
.sym 40702 fft_block.reg_stage.w_input_regs[126]
.sym 40703 fft_block.reg_stage.w_input_regs[125]
.sym 40704 fft_block.w_fft_in[10]
.sym 40719 fft_block.w_fft_in[11]
.sym 40721 fft_block.w_fft_in[7]
.sym 40722 fft_block.reg_stage.w_input_regs[63]
.sym 40727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40728 fft_block.w_fft_in[10]
.sym 40729 w_fft_out[58]
.sym 40730 fft_block.reg_stage.w_input_regs[109]
.sym 40731 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0[2]
.sym 40732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 40738 w_fft_out[41]
.sym 40740 fft_block.reg_stage.input_regs.data_SB_LUT4_O_15_I1_SB_LUT4_O_I0[1]
.sym 40742 fft_block.counter_N[1]
.sym 40745 fft_block.counter_N[2]
.sym 40746 fft_block.counter_N[0]
.sym 40749 fft_block.w_fft_in[12]
.sym 40750 fft_block.reg_stage.w_input_regs[108]
.sym 40751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40752 fft_block.w_fft_in[14]
.sym 40755 w_fft_out[57]
.sym 40756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 40757 fft_block.reg_stage.w_input_regs[44]
.sym 40758 fft_block.reg_stage.input_regs.data_SB_LUT4_O_15_I1_SB_LUT4_O_I0[0]
.sym 40761 fft_block.w_fft_in[13]
.sym 40764 fft_block.sel_in
.sym 40769 fft_block.reg_stage.w_input_regs[117]
.sym 40771 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40772 fft_block.reg_stage.w_input_regs[44]
.sym 40774 fft_block.reg_stage.w_input_regs[108]
.sym 40780 fft_block.reg_stage.w_input_regs[117]
.sym 40783 fft_block.counter_N[1]
.sym 40784 fft_block.counter_N[0]
.sym 40785 w_fft_out[41]
.sym 40786 w_fft_out[57]
.sym 40790 fft_block.w_fft_in[12]
.sym 40798 fft_block.w_fft_in[13]
.sym 40801 fft_block.sel_in
.sym 40802 fft_block.reg_stage.input_regs.data_SB_LUT4_O_15_I1_SB_LUT4_O_I0[0]
.sym 40803 fft_block.counter_N[2]
.sym 40804 fft_block.reg_stage.input_regs.data_SB_LUT4_O_15_I1_SB_LUT4_O_I0[1]
.sym 40810 fft_block.w_fft_in[14]
.sym 40817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 40818 CLK$SB_IO_IN_$glb_clk
.sym 40820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 40821 fft_block.reg_stage.input_regs.data_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 40822 fft_block.reg_stage.input_regs.data_SB_LUT4_O_5_I0[0]
.sym 40823 fft_block.reg_stage.w_input_regs[60]
.sym 40824 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 40825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 40826 fft_block.reg_stage.w_input_regs[55]
.sym 40827 fft_block.w_fft_in[13]
.sym 40834 fft_block.reg_stage.input_regs.data_SB_LUT4_O_15_I1[3]
.sym 40835 fft_block.reg_stage.input_regs.data_SB_LUT4_O_5_I0[1]
.sym 40836 w_fft_out[24]
.sym 40837 fft_block.w_fft_in[10]
.sym 40839 fft_block.reg_stage.w_input_regs[127]
.sym 40841 fft_block.w_fft_in[8]
.sym 40843 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 40844 w_fft_out[49]
.sym 40846 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0[0]
.sym 40847 fft_block.reg_stage.w_input_regs[44]
.sym 40848 fft_block.reg_stage.w_input_regs[116]
.sym 40850 fft_block.reg_stage.w_input_regs[126]
.sym 40863 fft_block.counter_N[2]
.sym 40864 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0[0]
.sym 40869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40870 fft_block.w_fft_in[15]
.sym 40873 fft_block.reg_stage.w_input_regs[45]
.sym 40878 fft_block.w_fft_in[5]
.sym 40888 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 40889 fft_block.w_fft_in[4]
.sym 40890 fft_block.reg_stage.w_input_regs[109]
.sym 40891 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0[2]
.sym 40892 fft_block.sel_in
.sym 40900 fft_block.w_fft_in[4]
.sym 40912 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0[0]
.sym 40913 fft_block.sel_in
.sym 40914 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0[2]
.sym 40915 fft_block.counter_N[2]
.sym 40918 fft_block.reg_stage.w_input_regs[109]
.sym 40919 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40921 fft_block.reg_stage.w_input_regs[45]
.sym 40930 fft_block.w_fft_in[15]
.sym 40936 fft_block.w_fft_in[5]
.sym 40940 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 40941 CLK$SB_IO_IN_$glb_clk
.sym 40943 w_fft_out[59]
.sym 40944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[3]
.sym 40945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 40946 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[2]
.sym 40947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 40948 w_fft_out[53]
.sym 40949 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40950 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 40951 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40955 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 40956 fft_block.reg_stage.w_input_regs[55]
.sym 40957 fft_block.counter_N[2]
.sym 40958 fft_block.counter_N[1]
.sym 40959 w_fft_out[42]
.sym 40960 fft_block.w_fft_in[13]
.sym 40962 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 40963 fft_block.w_fft_in[14]
.sym 40964 fft_block.counter_N[0]
.sym 40966 fft_block.w_fft_in[9]
.sym 40967 w_fft_out[51]
.sym 40968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 40970 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 40971 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 40974 w_fft_out[42]
.sym 40975 fft_block.w_fft_in[4]
.sym 40976 w_fft_out[59]
.sym 40977 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 40984 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40990 w_fft_out[2]
.sym 40991 fft_block.reg_stage.w_input_regs[53]
.sym 40992 fft_block.reg_stage.w_input_regs[45]
.sym 40993 fft_block.reg_stage.w_input_regs[52]
.sym 40994 w_fft_out[10]
.sym 40995 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 40999 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41000 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41001 fft_block.reg_stage.w_input_regs[51]
.sym 41002 fft_block.reg_stage.w_input_regs[115]
.sym 41006 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41007 fft_block.reg_stage.w_input_regs[117]
.sym 41008 fft_block.reg_stage.w_input_regs[116]
.sym 41012 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 41015 fft_block.reg_stage.w_input_regs[109]
.sym 41017 fft_block.reg_stage.w_input_regs[52]
.sym 41018 fft_block.reg_stage.w_input_regs[116]
.sym 41019 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 41024 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 41025 w_fft_out[10]
.sym 41026 w_fft_out[2]
.sym 41029 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41030 fft_block.reg_stage.w_input_regs[45]
.sym 41031 fft_block.reg_stage.w_input_regs[109]
.sym 41035 fft_block.reg_stage.w_input_regs[117]
.sym 41037 fft_block.reg_stage.w_input_regs[53]
.sym 41038 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41041 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41043 fft_block.reg_stage.w_input_regs[52]
.sym 41044 fft_block.reg_stage.w_input_regs[116]
.sym 41047 fft_block.reg_stage.w_input_regs[51]
.sym 41048 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41050 fft_block.reg_stage.w_input_regs[115]
.sym 41053 fft_block.reg_stage.w_input_regs[115]
.sym 41054 fft_block.reg_stage.w_input_regs[51]
.sym 41055 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41059 fft_block.reg_stage.w_input_regs[53]
.sym 41060 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41061 fft_block.reg_stage.w_input_regs[117]
.sym 41063 fft_block.start_calc_$glb_ce
.sym 41064 CLK$SB_IO_IN_$glb_clk
.sym 41068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 41069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 41070 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 41071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 41072 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0[2]
.sym 41073 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[2]
.sym 41079 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 41080 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 41082 w_fft_out[10]
.sym 41083 fft_block.counter_N[1]
.sym 41084 fft_block.reg_stage.w_we_c_map
.sym 41085 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 41087 fft_block.reg_stage.w_input_regs[47]
.sym 41088 fft_block.counter_N[1]
.sym 41089 fft_block.w_fft_in[9]
.sym 41090 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 41091 fft_block.counter_N[1]
.sym 41093 fft_block.w_fft_in[11]
.sym 41094 fft_block.counter_N[0]
.sym 41095 w_fft_out[28]
.sym 41096 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 41097 w_fft_out[22]
.sym 41098 fft_block.w_fft_in[14]
.sym 41099 fft_block.w_fft_in[12]
.sym 41100 fft_block.counter_N[0]
.sym 41101 fft_block.w_fft_in[2]
.sym 41107 w_fft_out[36]
.sym 41108 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 41109 w_fft_out[44]
.sym 41110 w_fft_out[34]
.sym 41111 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 41113 fft_block.counter_N[0]
.sym 41114 w_fft_out[12]
.sym 41115 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 41116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 41117 w_fft_out[4]
.sym 41118 w_fft_out[52]
.sym 41119 w_fft_out[28]
.sym 41120 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[3]
.sym 41121 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 41122 w_fft_out[60]
.sym 41123 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2]
.sym 41125 w_fft_out[18]
.sym 41127 w_fft_out[20]
.sym 41128 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 41130 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 41131 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 41133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[3]
.sym 41134 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2]
.sym 41135 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 41137 fft_block.counter_N[1]
.sym 41140 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[3]
.sym 41141 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 41142 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2]
.sym 41143 w_fft_out[12]
.sym 41146 w_fft_out[34]
.sym 41147 fft_block.counter_N[0]
.sym 41148 fft_block.counter_N[1]
.sym 41149 w_fft_out[18]
.sym 41152 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 41153 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 41154 w_fft_out[60]
.sym 41155 w_fft_out[4]
.sym 41158 w_fft_out[28]
.sym 41159 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 41160 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 41161 w_fft_out[20]
.sym 41164 w_fft_out[60]
.sym 41165 fft_block.counter_N[1]
.sym 41166 fft_block.counter_N[0]
.sym 41167 w_fft_out[28]
.sym 41170 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 41171 w_fft_out[36]
.sym 41172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 41173 w_fft_out[44]
.sym 41176 fft_block.counter_N[0]
.sym 41177 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 41178 w_fft_out[44]
.sym 41179 w_fft_out[12]
.sym 41182 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 41183 w_fft_out[52]
.sym 41184 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[3]
.sym 41185 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2]
.sym 41189 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[3]
.sym 41190 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 41191 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 41192 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 41193 w_fft_out[30]
.sym 41194 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 41195 w_fft_out[31]
.sym 41196 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 41201 fft_block.sel_in
.sym 41202 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 41204 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 41205 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 41206 w_fft_out[34]
.sym 41209 fft_block.counter_N[0]
.sym 41210 w_fft_out[12]
.sym 41212 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 41215 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 41217 w_fft_out[26]
.sym 41221 fft_block.w_fft_in[10]
.sym 41224 fft_block.w_fft_in[7]
.sym 41230 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0[1]
.sym 41231 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0[0]
.sym 41232 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 41233 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I3[2]
.sym 41234 fft_block.counter_N[2]
.sym 41236 addr_count[1]
.sym 41237 w_fft_out[37]
.sym 41238 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 41239 w_fft_out[51]
.sym 41240 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 41241 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[2]
.sym 41243 fft_block.counter_N[1]
.sym 41244 fft_block.reg_stage.w_input_regs[101]
.sym 41245 fft_block.reg_stage.w_input_regs[37]
.sym 41246 w_fft_out[36]
.sym 41247 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41248 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 41249 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3[2]
.sym 41251 fft_block.counter_N[1]
.sym 41252 w_fft_out[35]
.sym 41253 w_fft_out[5]
.sym 41254 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[3]
.sym 41256 fft_block.sel_in
.sym 41257 w_fft_out[21]
.sym 41260 fft_block.counter_N[0]
.sym 41263 fft_block.reg_stage.w_input_regs[37]
.sym 41264 fft_block.reg_stage.w_input_regs[101]
.sym 41266 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41269 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3[2]
.sym 41270 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 41272 w_fft_out[36]
.sym 41275 w_fft_out[35]
.sym 41276 fft_block.counter_N[0]
.sym 41277 w_fft_out[51]
.sym 41278 fft_block.counter_N[1]
.sym 41281 fft_block.counter_N[0]
.sym 41282 fft_block.counter_N[1]
.sym 41283 w_fft_out[5]
.sym 41284 w_fft_out[21]
.sym 41287 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0[1]
.sym 41288 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0[0]
.sym 41289 addr_count[1]
.sym 41290 fft_block.sel_in
.sym 41293 fft_block.sel_in
.sym 41294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 41295 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 41296 fft_block.counter_N[2]
.sym 41300 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 41301 w_fft_out[51]
.sym 41302 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I3[2]
.sym 41305 w_fft_out[37]
.sym 41306 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[2]
.sym 41307 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[3]
.sym 41308 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 41309 fft_block.start_calc_$glb_ce
.sym 41310 CLK$SB_IO_IN_$glb_clk
.sym 41312 w_fft_out[26]
.sym 41313 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0[3]
.sym 41314 w_fft_out[28]
.sym 41315 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41316 w_fft_out[29]
.sym 41317 fft_block.w_fft_in[2]
.sym 41318 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41319 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 41324 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0[1]
.sym 41325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 41326 w_fft_out[61]
.sym 41328 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 41329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 41330 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 41331 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 41332 fft_block.reg_stage.w_input_regs[101]
.sym 41333 fft_block.reg_stage.w_input_regs[37]
.sym 41334 fft_block.w_fft_in[4]
.sym 41336 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0[1]
.sym 41339 fft_block.reg_stage.w_input_regs[88]
.sym 41340 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 41345 fft_block.reg_stage.w_input_regs[95]
.sym 41347 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0[0]
.sym 41354 fft_block.reg_stage.w_input_regs[91]
.sym 41355 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41356 fft_block.reg_stage.w_input_regs[28]
.sym 41357 fft_block.w_fft_in[9]
.sym 41362 fft_block.w_fft_in[13]
.sym 41363 fft_block.w_fft_in[11]
.sym 41364 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 41369 fft_block.w_fft_in[12]
.sym 41370 fft_block.w_fft_in[14]
.sym 41372 fft_block.reg_stage.w_input_regs[92]
.sym 41376 fft_block.reg_stage.w_input_regs[27]
.sym 41381 fft_block.w_fft_in[10]
.sym 41382 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41389 fft_block.w_fft_in[14]
.sym 41392 fft_block.w_fft_in[11]
.sym 41400 fft_block.w_fft_in[13]
.sym 41405 fft_block.w_fft_in[12]
.sym 41411 fft_block.w_fft_in[10]
.sym 41416 fft_block.reg_stage.w_input_regs[91]
.sym 41417 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41418 fft_block.reg_stage.w_input_regs[27]
.sym 41422 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41423 fft_block.reg_stage.w_input_regs[92]
.sym 41425 fft_block.reg_stage.w_input_regs[28]
.sym 41429 fft_block.w_fft_in[9]
.sym 41432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 41433 CLK$SB_IO_IN_$glb_clk
.sym 41435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 41436 fft_block.reg_stage.input_regs.data_SB_LUT4_O_14_I1[2]
.sym 41437 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 41438 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 41439 fft_block.reg_stage.w_input_regs[23]
.sym 41440 fft_block.w_fft_in[7]
.sym 41441 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 41442 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 41443 fft_block.w_fft_in[0]
.sym 41449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 41451 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 41453 fft_block.w_fft_in[0]
.sym 41461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 41463 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 41465 fft_block.w_fft_in[2]
.sym 41469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 41470 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 41476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 41479 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0[2]
.sym 41480 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41483 fft_block.reg_stage.w_input_regs[89]
.sym 41485 fft_block.reg_stage.w_input_regs[25]
.sym 41486 fft_block.sel_in
.sym 41487 fft_block.reg_stage.w_input_regs[92]
.sym 41488 fft_block.reg_stage.w_input_regs[90]
.sym 41490 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 41496 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0[1]
.sym 41499 fft_block.reg_stage.w_input_regs[88]
.sym 41503 fft_block.reg_stage.w_input_regs[24]
.sym 41504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41505 fft_block.reg_stage.w_input_regs[26]
.sym 41507 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0[0]
.sym 41510 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 41511 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 41512 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41518 fft_block.reg_stage.w_input_regs[92]
.sym 41521 fft_block.reg_stage.w_input_regs[26]
.sym 41523 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41524 fft_block.reg_stage.w_input_regs[90]
.sym 41527 fft_block.reg_stage.w_input_regs[90]
.sym 41528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41530 fft_block.reg_stage.w_input_regs[26]
.sym 41533 fft_block.reg_stage.w_input_regs[24]
.sym 41534 fft_block.reg_stage.w_input_regs[88]
.sym 41535 fft_block.reg_stage.w_input_regs[25]
.sym 41536 fft_block.reg_stage.w_input_regs[89]
.sym 41541 fft_block.reg_stage.w_input_regs[90]
.sym 41545 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0[0]
.sym 41546 fft_block.sel_in
.sym 41547 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0[1]
.sym 41548 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0[2]
.sym 41551 fft_block.reg_stage.w_input_regs[88]
.sym 41552 fft_block.reg_stage.w_input_regs[25]
.sym 41553 fft_block.reg_stage.w_input_regs[89]
.sym 41554 fft_block.reg_stage.w_input_regs[24]
.sym 41555 fft_block.start_calc_$glb_ce
.sym 41556 CLK$SB_IO_IN_$glb_clk
.sym 41559 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 41560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 41561 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 41562 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 41563 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 41564 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 41565 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 41567 spi_out.addr[1]
.sym 41574 fft_block.w_fft_in[3]
.sym 41575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 41578 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 41580 fft_block.counter_N[1]
.sym 41581 fft_block.reg_stage.w_input_regs[25]
.sym 41584 fft_block.reg_stage.w_input_regs[29]
.sym 41587 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 41590 addr_count[2]
.sym 41592 addr_count[1]
.sym 41593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 41599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 41600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 41607 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41610 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 41612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 41617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 41622 fft_block.reg_stage.w_input_regs[88]
.sym 41623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 41626 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 41629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 41638 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 41640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 41644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 41645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41646 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 41650 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 41651 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 41652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41662 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 41665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 41669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41670 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 41671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 41674 fft_block.reg_stage.w_input_regs[88]
.sym 41678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 41679 CLK$SB_IO_IN_$glb_clk
.sym 41680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 41681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 41682 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 41683 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 41684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 41686 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 41687 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 41688 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[2]
.sym 41693 fft_block.counter_N[0]
.sym 41696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 41697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 41698 fft_block.start_calc
.sym 41699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 41700 fft_block.counter_N[1]
.sym 41701 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 41702 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 41704 fft_block.counter_N[0]
.sym 41705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 41706 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 41708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 41712 fft_block.reg_stage.w_input_regs[24]
.sym 41714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 41729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 41731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 41732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 41733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 41736 fft_block.reg_stage.w_input_regs[24]
.sym 41740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 41742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 41743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 41745 fft_block.reg_stage.w_input_regs[88]
.sym 41746 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 41747 fft_block.reg_stage.w_input_regs[25]
.sym 41749 fft_block.reg_stage.w_input_regs[26]
.sym 41755 fft_block.reg_stage.w_input_regs[25]
.sym 41756 fft_block.reg_stage.w_input_regs[24]
.sym 41757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 41758 fft_block.reg_stage.w_input_regs[88]
.sym 41764 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 41768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 41773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 41774 fft_block.reg_stage.w_input_regs[26]
.sym 41775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 41779 fft_block.reg_stage.w_input_regs[26]
.sym 41780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 41782 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 41785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 41791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 41797 fft_block.reg_stage.w_input_regs[24]
.sym 41798 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 41799 fft_block.reg_stage.w_input_regs[88]
.sym 41800 fft_block.reg_stage.w_input_regs[25]
.sym 41801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 41802 CLK$SB_IO_IN_$glb_clk
.sym 41804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 41805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 41806 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 41807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 41808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 41809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 41811 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 41820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 41822 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 41824 fft_block.counter_N[2]
.sym 41826 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 41831 fft_block.reg_stage.w_input_regs[88]
.sym 41834 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 41835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 41839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 41849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 41854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 41857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 41862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 41865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 41871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 41874 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 41876 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 41877 $nextpnr_ICESTORM_LC_55$O
.sym 41880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 41883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 41885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 41887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 41889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 41892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 41893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 41895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 41898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 41899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 41901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 41903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 41905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 41907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 41910 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 41911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 41913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 41916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 41917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 41919 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 41921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 41923 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 41927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 41928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 41929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 41930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 41931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 41932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 41933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 41934 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 41940 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 41941 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 41945 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 41948 fft_block.reg_stage.w_input_regs[31]
.sym 41963 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 41968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 41970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 41974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 41975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[7]
.sym 41978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 41981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41982 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 41983 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 41987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 41988 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 41989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 41991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 41995 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 41996 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 41997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 42001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 42002 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 42003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 42004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 42007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 42008 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 42009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42014 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 42016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 42019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 42020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 42025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 42027 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 42028 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[7]
.sym 42031 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 42033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 42034 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42038 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 42040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 42043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42044 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 42045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 42047 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 42048 CLK$SB_IO_IN_$glb_clk
.sym 42049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 42050 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 42051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 42054 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 42056 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 42057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 42064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42070 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 42071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 42074 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 42078 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 42080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 42083 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 42085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 42091 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[14]
.sym 42092 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 42093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 42095 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 42097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 42098 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 42103 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42105 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 42107 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42111 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 42114 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 42116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 42118 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 42119 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 42124 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 42125 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42127 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 42130 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 42133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 42136 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[14]
.sym 42137 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 42148 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 42149 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 42151 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 42155 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42156 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 42157 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 42160 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 42161 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 42162 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 42163 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 42167 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42168 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 42169 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 42170 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 42171 CLK$SB_IO_IN_$glb_clk
.sym 42172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 42181 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 42189 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 42191 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 42218 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 42220 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42232 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 42233 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 42240 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 42260 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 42261 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42262 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 42272 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 42273 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42274 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 42293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 42294 CLK$SB_IO_IN_$glb_clk
.sym 42295 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 42308 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 42316 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44241 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 44242 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 44244 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 44245 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 44248 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 44257 w_fft_out[34]
.sym 44260 w_fft_out[26]
.sym 44284 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 44285 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 44286 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 44287 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 44292 fft_block.reg_stage.w_input_regs[114]
.sym 44293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 44294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 44295 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44297 fft_block.reg_stage.w_input_regs[52]
.sym 44302 fft_block.reg_stage.w_input_regs[49]
.sym 44308 fft_block.reg_stage.w_input_regs[51]
.sym 44312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 44313 fft_block.reg_stage.w_input_regs[50]
.sym 44314 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 44316 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 44318 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 44319 fft_block.reg_stage.w_input_regs[50]
.sym 44322 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 44323 fft_block.reg_stage.w_input_regs[51]
.sym 44324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 44328 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 44330 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 44331 fft_block.reg_stage.w_input_regs[50]
.sym 44334 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 44336 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 44337 fft_block.reg_stage.w_input_regs[51]
.sym 44341 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44342 fft_block.reg_stage.w_input_regs[114]
.sym 44343 fft_block.reg_stage.w_input_regs[50]
.sym 44346 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 44347 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 44348 fft_block.reg_stage.w_input_regs[49]
.sym 44352 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 44353 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 44355 fft_block.reg_stage.w_input_regs[49]
.sym 44358 fft_block.reg_stage.w_input_regs[52]
.sym 44359 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 44361 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 44362 fft_block.start_calc_$glb_ce
.sym 44363 CLK$SB_IO_IN_$glb_clk
.sym 44369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 44370 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44371 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 44372 w_fft_out[56]
.sym 44373 w_fft_out[48]
.sym 44374 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 44376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 44381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 44385 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 44386 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 44391 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 44402 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 44404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 44409 fft_block.reg_stage.w_input_regs[52]
.sym 44415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 44417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 44425 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 44428 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 44430 fft_block.reg_stage.w_input_regs[120]
.sym 44435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 44447 fft_block.reg_stage.w_input_regs[114]
.sym 44452 fft_block.w_fft_in[2]
.sym 44454 fft_block.reg_stage.w_input_regs[121]
.sym 44455 fft_block.w_fft_in[9]
.sym 44457 fft_block.reg_stage.w_input_regs[49]
.sym 44458 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44460 fft_block.reg_stage.w_input_regs[50]
.sym 44461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 44470 fft_block.reg_stage.w_input_regs[113]
.sym 44471 fft_block.reg_stage.w_input_regs[114]
.sym 44473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 44481 fft_block.w_fft_in[9]
.sym 44486 fft_block.w_fft_in[2]
.sym 44492 fft_block.reg_stage.w_input_regs[121]
.sym 44497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44499 fft_block.reg_stage.w_input_regs[50]
.sym 44500 fft_block.reg_stage.w_input_regs[114]
.sym 44503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 44505 fft_block.reg_stage.w_input_regs[49]
.sym 44506 fft_block.reg_stage.w_input_regs[113]
.sym 44521 fft_block.reg_stage.w_input_regs[114]
.sym 44525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 44526 CLK$SB_IO_IN_$glb_clk
.sym 44528 w_fft_out[57]
.sym 44529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 44530 w_fft_out[58]
.sym 44531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 44533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44534 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 44535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 44544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_O
.sym 44547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 44548 fft_block.w_fft_in[2]
.sym 44553 fft_block.reg_stage.w_input_regs[58]
.sym 44560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 44561 w_fft_out[57]
.sym 44570 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 44571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 44575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 44579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 44583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 44584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 44586 fft_block.reg_stage.w_input_regs[127]
.sym 44601 $nextpnr_ICESTORM_LC_59$O
.sym 44604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 44609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 44611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 44615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 44617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 44619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 44621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 44623 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 44625 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 44627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 44629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 44631 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 44634 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 44635 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 44637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 44639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 44641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 44646 fft_block.reg_stage.w_input_regs[127]
.sym 44647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 44651 fft_block.reg_stage.w_input_regs[57]
.sym 44652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44654 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44655 fft_block.reg_stage.w_input_regs[59]
.sym 44656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 44657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44658 fft_block.reg_stage.w_input_regs[56]
.sym 44663 fft_block.reg_stage.w_input_regs[63]
.sym 44668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 44674 w_fft_out[58]
.sym 44675 w_fft_out[58]
.sym 44676 w_fft_out[56]
.sym 44677 fft_block.counter_N[2]
.sym 44679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 44680 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 44681 fft_block.counter_N[1]
.sym 44683 w_fft_out[29]
.sym 44684 w_fft_out[8]
.sym 44685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 44686 fft_block.reg_stage.w_input_regs[52]
.sym 44693 fft_block.reg_stage.w_input_regs[124]
.sym 44694 fft_block.w_fft_in[8]
.sym 44696 fft_block.reg_stage.w_input_regs[123]
.sym 44697 fft_block.w_fft_in[11]
.sym 44705 fft_block.reg_stage.w_input_regs[126]
.sym 44706 fft_block.reg_stage.w_input_regs[125]
.sym 44710 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 44711 fft_block.reg_stage.w_input_regs[120]
.sym 44727 fft_block.reg_stage.w_input_regs[126]
.sym 44731 fft_block.reg_stage.w_input_regs[125]
.sym 44738 fft_block.reg_stage.w_input_regs[124]
.sym 44746 fft_block.w_fft_in[8]
.sym 44750 fft_block.w_fft_in[11]
.sym 44762 fft_block.reg_stage.w_input_regs[120]
.sym 44768 fft_block.reg_stage.w_input_regs[123]
.sym 44771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 44772 CLK$SB_IO_IN_$glb_clk
.sym 44774 fft_block.reg_stage.w_input_regs[58]
.sym 44775 fft_block.reg_stage.input_regs.data_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 44776 fft_block.reg_stage.w_input_regs[61]
.sym 44777 fft_block.reg_stage.w_input_regs[62]
.sym 44778 fft_block.reg_stage.input_regs.data_SB_LUT4_O_8_I0_SB_LUT4_O_I2[2]
.sym 44779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_I0[3]
.sym 44780 fft_block.reg_stage.input_regs.data_SB_LUT4_O_8_I0[3]
.sym 44781 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44786 fft_block.reg_stage.w_input_regs[126]
.sym 44791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_O[2]
.sym 44800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44801 fft_block.w_fft_in[13]
.sym 44803 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 44804 fft_block.w_fft_in[6]
.sym 44805 w_fft_out[57]
.sym 44806 fft_block.reg_stage.w_input_regs[118]
.sym 44807 w_fft_out[13]
.sym 44808 fft_block.reg_stage.w_input_regs[124]
.sym 44809 fft_block.reg_stage.w_input_regs[60]
.sym 44816 fft_block.reg_stage.w_input_regs[124]
.sym 44817 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 44818 fft_block.reg_stage.w_input_regs[60]
.sym 44822 fft_block.w_fft_in[6]
.sym 44824 fft_block.w_fft_in[4]
.sym 44825 fft_block.reg_stage.input_regs.data_SB_LUT4_O_5_I0[0]
.sym 44826 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44829 fft_block.reg_stage.input_regs.data_SB_LUT4_O_5_I0[1]
.sym 44830 fft_block.w_fft_in[13]
.sym 44834 fft_block.w_fft_in[12]
.sym 44837 fft_block.counter_N[2]
.sym 44838 fft_block.w_fft_in[14]
.sym 44844 fft_block.sel_in
.sym 44851 fft_block.w_fft_in[6]
.sym 44856 fft_block.w_fft_in[12]
.sym 44863 fft_block.w_fft_in[14]
.sym 44866 fft_block.reg_stage.w_input_regs[124]
.sym 44868 fft_block.reg_stage.w_input_regs[60]
.sym 44869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44874 fft_block.w_fft_in[4]
.sym 44880 fft_block.w_fft_in[14]
.sym 44884 fft_block.w_fft_in[13]
.sym 44890 fft_block.reg_stage.input_regs.data_SB_LUT4_O_5_I0[0]
.sym 44891 fft_block.counter_N[2]
.sym 44892 fft_block.reg_stage.input_regs.data_SB_LUT4_O_5_I0[1]
.sym 44893 fft_block.sel_in
.sym 44894 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 44895 CLK$SB_IO_IN_$glb_clk
.sym 44897 w_fft_out[60]
.sym 44898 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 44900 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 44901 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 44902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 44903 w_fft_out[45]
.sym 44904 fft_block.w_fft_in[14]
.sym 44910 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 44912 w_fft_out[0]
.sym 44913 fft_block.w_fft_in[8]
.sym 44916 w_fft_out[40]
.sym 44918 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 44920 fft_block.w_fft_in[4]
.sym 44921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 44922 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 44923 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 44924 fft_block.sel_in
.sym 44925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 44926 w_fft_out[59]
.sym 44927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 44928 fft_block.w_fft_in[2]
.sym 44930 fft_block.sel_in
.sym 44931 w_fft_out[61]
.sym 44932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 44939 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 44940 fft_block.sel_in
.sym 44942 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 44945 w_fft_out[42]
.sym 44946 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 44947 w_fft_out[58]
.sym 44948 fft_block.counter_N[0]
.sym 44949 fft_block.w_fft_in[12]
.sym 44950 fft_block.w_fft_in[7]
.sym 44953 fft_block.counter_N[2]
.sym 44954 w_fft_out[10]
.sym 44955 w_fft_out[29]
.sym 44956 fft_block.counter_N[2]
.sym 44957 w_fft_out[61]
.sym 44959 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 44960 fft_block.counter_N[0]
.sym 44962 w_fft_out[26]
.sym 44963 fft_block.reg_stage.input_regs.data_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 44964 fft_block.counter_N[1]
.sym 44965 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 44966 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 44967 w_fft_out[13]
.sym 44968 w_fft_out[45]
.sym 44971 fft_block.counter_N[0]
.sym 44972 w_fft_out[45]
.sym 44973 fft_block.counter_N[2]
.sym 44974 w_fft_out[61]
.sym 44977 fft_block.counter_N[1]
.sym 44978 fft_block.counter_N[0]
.sym 44979 w_fft_out[26]
.sym 44980 w_fft_out[58]
.sym 44983 w_fft_out[10]
.sym 44984 w_fft_out[42]
.sym 44985 fft_block.reg_stage.input_regs.data_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 44986 fft_block.counter_N[0]
.sym 44992 fft_block.w_fft_in[12]
.sym 44995 fft_block.counter_N[2]
.sym 44996 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 44998 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 45001 w_fft_out[29]
.sym 45002 w_fft_out[13]
.sym 45003 fft_block.counter_N[1]
.sym 45004 fft_block.counter_N[0]
.sym 45010 fft_block.w_fft_in[7]
.sym 45013 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 45014 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 45015 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 45016 fft_block.sel_in
.sym 45017 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 45018 CLK$SB_IO_IN_$glb_clk
.sym 45020 fft_block.reg_stage.input_regs.data_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 45021 w_fft_out[54]
.sym 45022 w_fft_out[55]
.sym 45023 w_fft_out[47]
.sym 45024 fft_block.reg_stage.input_regs.data_SB_LUT4_O_I0[0]
.sym 45025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 45026 w_fft_out[46]
.sym 45027 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 45033 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 45037 fft_block.w_fft_in[14]
.sym 45038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 45040 fft_block.reg_stage.w_input_regs[46]
.sym 45044 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 45045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 45046 w_fft_out[2]
.sym 45047 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45048 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 45049 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45051 w_fft_out[7]
.sym 45052 w_fft_out[7]
.sym 45053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 45054 w_fft_out[13]
.sym 45055 w_fft_out[54]
.sym 45062 w_fft_out[58]
.sym 45064 fft_block.reg_stage.w_input_regs[60]
.sym 45065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45066 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 45069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 45070 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 45072 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45073 w_fft_out[49]
.sym 45074 w_fft_out[50]
.sym 45075 w_fft_out[57]
.sym 45076 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45078 fft_block.reg_stage.w_input_regs[118]
.sym 45080 fft_block.reg_stage.w_input_regs[124]
.sym 45081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 45084 fft_block.reg_stage.w_input_regs[54]
.sym 45085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 45086 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[3]
.sym 45087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45088 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[2]
.sym 45089 w_fft_out[34]
.sym 45091 w_fft_out[42]
.sym 45092 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 45094 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45095 fft_block.reg_stage.w_input_regs[60]
.sym 45097 fft_block.reg_stage.w_input_regs[124]
.sym 45100 w_fft_out[42]
.sym 45101 w_fft_out[50]
.sym 45102 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 45103 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 45106 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[3]
.sym 45107 w_fft_out[34]
.sym 45108 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[2]
.sym 45109 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 45112 w_fft_out[58]
.sym 45113 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45118 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 45119 w_fft_out[57]
.sym 45120 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45121 w_fft_out[49]
.sym 45124 fft_block.reg_stage.w_input_regs[118]
.sym 45125 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45126 fft_block.reg_stage.w_input_regs[54]
.sym 45130 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45131 fft_block.reg_stage.w_input_regs[54]
.sym 45133 fft_block.reg_stage.w_input_regs[118]
.sym 45136 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 45137 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 45138 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45139 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 45140 fft_block.start_calc_$glb_ce
.sym 45141 CLK$SB_IO_IN_$glb_clk
.sym 45143 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 45144 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 45145 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 45146 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 45147 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 45148 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]
.sym 45149 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45150 fft_block.reg_stage.w_input_regs[54]
.sym 45155 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 45161 fft_block.reg_stage.w_input_regs[111]
.sym 45163 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0[2]
.sym 45165 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 45167 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 45168 w_fft_out[31]
.sym 45169 fft_block.counter_N[2]
.sym 45170 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 45171 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0[2]
.sym 45173 fft_block.counter_N[1]
.sym 45174 w_fft_out[53]
.sym 45175 w_fft_out[29]
.sym 45177 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 45178 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 45185 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 45186 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 45187 fft_block.counter_N[2]
.sym 45188 w_fft_out[18]
.sym 45190 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 45191 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[2]
.sym 45193 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 45195 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 45197 fft_block.sel_in
.sym 45198 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 45202 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 45203 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 45204 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 45206 w_fft_out[2]
.sym 45207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45208 w_fft_out[26]
.sym 45213 w_fft_out[50]
.sym 45216 $nextpnr_ICESTORM_LC_40$O
.sym 45219 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 45222 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 45224 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 45228 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 45231 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 45232 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 45234 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 45237 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 45238 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 45241 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 45244 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 45247 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45248 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 45249 w_fft_out[26]
.sym 45250 w_fft_out[18]
.sym 45253 w_fft_out[2]
.sym 45254 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 45255 fft_block.sel_in
.sym 45256 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[2]
.sym 45259 fft_block.counter_N[2]
.sym 45260 w_fft_out[50]
.sym 45261 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 45262 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 45264 CLK$SB_IO_IN_$glb_clk
.sym 45265 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 45266 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 45267 fft_block.reg_stage.input_regs.data_SB_LUT4_O_1_I0[0]
.sym 45268 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[0]
.sym 45269 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 45270 fft_block.reg_stage.input_regs.data_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 45271 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 45272 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 45273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 45281 spi_out.send_data[6]
.sym 45284 w_fft_out[18]
.sym 45285 spi_out.addr[0]
.sym 45286 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 45287 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 45290 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 45293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_I0[0]
.sym 45294 fft_block.w_fft_in[13]
.sym 45295 spi_out.addr[2]
.sym 45296 spi_out.addr[0]
.sym 45297 spi_out.addr[3]
.sym 45299 spi_out.addr[3]
.sym 45300 fft_block.w_fft_in[6]
.sym 45301 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 45310 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45312 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 45313 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45314 w_fft_out[61]
.sym 45315 fft_block.counter_N[0]
.sym 45317 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 45318 w_fft_out[22]
.sym 45320 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 45321 fft_block.reg_stage.w_input_regs[31]
.sym 45323 w_fft_out[21]
.sym 45324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 45325 w_fft_out[37]
.sym 45326 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 45328 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 45329 fft_block.counter_N[2]
.sym 45332 w_fft_out[6]
.sym 45333 fft_block.counter_N[1]
.sym 45334 w_fft_out[53]
.sym 45336 fft_block.reg_stage.w_input_regs[95]
.sym 45337 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 45340 w_fft_out[53]
.sym 45341 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 45342 fft_block.counter_N[2]
.sym 45346 fft_block.counter_N[1]
.sym 45347 w_fft_out[22]
.sym 45348 fft_block.counter_N[0]
.sym 45349 w_fft_out[6]
.sym 45352 w_fft_out[21]
.sym 45353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 45354 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 45355 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 45358 w_fft_out[61]
.sym 45359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45360 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 45361 w_fft_out[37]
.sym 45365 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45366 fft_block.reg_stage.w_input_regs[95]
.sym 45367 fft_block.reg_stage.w_input_regs[31]
.sym 45370 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 45373 w_fft_out[53]
.sym 45376 fft_block.reg_stage.w_input_regs[95]
.sym 45377 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45379 fft_block.reg_stage.w_input_regs[31]
.sym 45382 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 45383 w_fft_out[6]
.sym 45384 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 45385 w_fft_out[22]
.sym 45386 fft_block.start_calc_$glb_ce
.sym 45387 CLK$SB_IO_IN_$glb_clk
.sym 45389 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 45390 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 45391 fft_block.reg_stage.w_input_regs[29]
.sym 45392 fft_block.w_fft_in[6]
.sym 45393 fft_block.reg_stage.w_input_regs[30]
.sym 45394 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 45395 fft_block.w_fft_in[0]
.sym 45396 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 45397 w_fft_out[30]
.sym 45401 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 45404 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 45405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 45408 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 45409 fft_block.reg_stage.w_input_regs[31]
.sym 45410 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 45411 spi_out.addr[1]
.sym 45412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I1_O
.sym 45415 fft_block.w_fft_in[2]
.sym 45416 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 45417 fft_block.sel_in
.sym 45418 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 45419 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 45421 $PACKER_VCC_NET
.sym 45423 fft_block.sel_in
.sym 45431 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0[3]
.sym 45432 fft_block.reg_stage.w_input_regs[27]
.sym 45436 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45437 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0[0]
.sym 45438 fft_block.reg_stage.w_input_regs[94]
.sym 45439 fft_block.reg_stage.w_input_regs[91]
.sym 45440 fft_block.reg_stage.w_input_regs[93]
.sym 45441 addr_count[1]
.sym 45443 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0[2]
.sym 45444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45447 addr_count[2]
.sym 45448 fft_block.reg_stage.w_input_regs[29]
.sym 45449 fft_block.sel_in
.sym 45456 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45457 addr_count[0]
.sym 45458 fft_block.reg_stage.w_input_regs[30]
.sym 45461 fft_block.counter_N[2]
.sym 45463 fft_block.reg_stage.w_input_regs[27]
.sym 45464 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45465 fft_block.reg_stage.w_input_regs[91]
.sym 45469 fft_block.sel_in
.sym 45470 addr_count[0]
.sym 45471 addr_count[2]
.sym 45472 addr_count[1]
.sym 45475 fft_block.reg_stage.w_input_regs[29]
.sym 45476 fft_block.reg_stage.w_input_regs[93]
.sym 45478 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45481 fft_block.reg_stage.w_input_regs[30]
.sym 45482 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45483 fft_block.reg_stage.w_input_regs[94]
.sym 45488 fft_block.reg_stage.w_input_regs[30]
.sym 45489 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45490 fft_block.reg_stage.w_input_regs[94]
.sym 45493 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0[3]
.sym 45494 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0[2]
.sym 45495 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0[0]
.sym 45496 fft_block.counter_N[2]
.sym 45500 fft_block.reg_stage.w_input_regs[93]
.sym 45501 fft_block.reg_stage.w_input_regs[29]
.sym 45502 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45506 addr_count[1]
.sym 45507 addr_count[2]
.sym 45508 addr_count[0]
.sym 45509 fft_block.start_calc_$glb_ce
.sym 45510 CLK$SB_IO_IN_$glb_clk
.sym 45512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 45514 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 45517 fft_block.w_fft_in[3]
.sym 45519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 45525 fft_block.reg_stage.input_regs.data_SB_LUT4_O_7_I1_SB_LUT4_O_I1[1]
.sym 45527 addr_count[1]
.sym 45532 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 45533 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0[0]
.sym 45535 fft_block.reg_stage.w_input_regs[29]
.sym 45536 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 45538 fft_block.w_fft_in[6]
.sym 45539 w_fft_out[7]
.sym 45540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 45541 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 45545 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 45553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 45558 fft_block.w_fft_in[7]
.sym 45569 fft_block.reg_stage.w_input_regs[94]
.sym 45570 fft_block.reg_stage.w_input_regs[91]
.sym 45572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 45573 addr_count[2]
.sym 45575 addr_count[1]
.sym 45576 fft_block.reg_stage.w_input_regs[89]
.sym 45577 fft_block.sel_in
.sym 45579 fft_block.reg_stage.w_input_regs[93]
.sym 45580 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 45581 addr_count[2]
.sym 45583 addr_count[0]
.sym 45584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 45587 addr_count[0]
.sym 45588 addr_count[1]
.sym 45589 addr_count[2]
.sym 45592 fft_block.sel_in
.sym 45593 addr_count[2]
.sym 45594 addr_count[0]
.sym 45595 addr_count[1]
.sym 45601 fft_block.reg_stage.w_input_regs[89]
.sym 45607 fft_block.reg_stage.w_input_regs[94]
.sym 45613 fft_block.w_fft_in[7]
.sym 45616 fft_block.sel_in
.sym 45617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 45618 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 45619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 45623 fft_block.reg_stage.w_input_regs[91]
.sym 45628 fft_block.reg_stage.w_input_regs[93]
.sym 45632 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 45633 CLK$SB_IO_IN_$glb_clk
.sym 45637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 45638 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 45639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 45640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 45641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 45651 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_I3[2]
.sym 45656 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 45657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 45658 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 45662 fft_block.counter_N[2]
.sym 45664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 45665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 45667 addr_count[2]
.sym 45668 fft_block.reg_stage.w_input_regs[30]
.sym 45669 addr_count[0]
.sym 45683 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 45684 fft_block.reg_stage.w_input_regs[95]
.sym 45686 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 45687 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 45690 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 45691 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 45701 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 45705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 45708 $nextpnr_ICESTORM_LC_53$O
.sym 45711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 45714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 45717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 45718 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 45720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 45723 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 45724 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 45726 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 45729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 45730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 45732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 45735 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 45736 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 45738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 45741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 45742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 45744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 45747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 45748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 45753 fft_block.reg_stage.w_input_regs[95]
.sym 45754 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 45758 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[0]
.sym 45759 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 45760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[2]
.sym 45761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 45762 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 45763 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 45764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[4]
.sym 45765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_I0[0]
.sym 45766 $PACKER_VCC_NET
.sym 45771 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0[1]
.sym 45772 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 45773 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 45776 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 45778 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 45780 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 45781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 45782 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 45783 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 45784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 45789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_I0[0]
.sym 45792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 45793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 45800 fft_block.reg_stage.w_input_regs[27]
.sym 45801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 45802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 45804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 45805 fft_block.reg_stage.w_input_regs[29]
.sym 45807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 45808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 45810 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 45811 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 45812 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 45813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 45815 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 45818 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45820 fft_block.reg_stage.w_input_regs[28]
.sym 45828 fft_block.reg_stage.w_input_regs[27]
.sym 45832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 45833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45834 fft_block.reg_stage.w_input_regs[27]
.sym 45839 fft_block.reg_stage.w_input_regs[29]
.sym 45840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 45847 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 45850 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 45851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 45852 fft_block.reg_stage.w_input_regs[28]
.sym 45857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 45858 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 45859 fft_block.reg_stage.w_input_regs[28]
.sym 45862 fft_block.reg_stage.w_input_regs[27]
.sym 45863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 45864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45868 fft_block.reg_stage.w_input_regs[29]
.sym 45869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 45874 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 45875 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 45876 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 45877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 45878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 45879 CLK$SB_IO_IN_$glb_clk
.sym 45881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[2]
.sym 45883 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 45884 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 45885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[0]
.sym 45886 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[1]
.sym 45888 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[3]
.sym 45889 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 45893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 45895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 45897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 45898 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 45899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 45900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 45904 fft_block.reg_stage.w_input_regs[27]
.sym 45907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 45911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 45912 $PACKER_VCC_NET
.sym 45922 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 45923 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 45928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 45932 fft_block.reg_stage.w_input_regs[31]
.sym 45933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 45934 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 45935 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 45937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 45938 fft_block.reg_stage.w_input_regs[30]
.sym 45940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 45955 fft_block.reg_stage.w_input_regs[30]
.sym 45957 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 45958 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 45961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 45967 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 45969 fft_block.reg_stage.w_input_regs[30]
.sym 45970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 45974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 45979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 45986 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 45987 fft_block.reg_stage.w_input_regs[31]
.sym 45988 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 45997 fft_block.reg_stage.w_input_regs[31]
.sym 45998 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 46000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 46001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 46002 CLK$SB_IO_IN_$glb_clk
.sym 46009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 46010 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 46017 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 46018 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 46021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 46023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 46024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 46025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 46026 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 46028 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 46030 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 46033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 46045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 46047 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 46050 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 46052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 46053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 46054 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 46055 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 46057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 46063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 46064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 46066 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 46067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 46076 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 46079 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 46086 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 46090 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 46096 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 46097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 46098 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 46099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 46103 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 46109 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 46117 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 46120 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 46121 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 46122 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 46123 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 46124 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 46125 CLK$SB_IO_IN_$glb_clk
.sym 46127 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 46128 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 46131 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[2]
.sym 46132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 46133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 46134 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 46140 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 46145 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 46168 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 46169 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 46170 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 46171 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 46172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 46175 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 46180 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 46183 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 46186 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 46190 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 46191 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 46195 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 46198 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 46199 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 46201 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 46202 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 46203 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 46204 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 46207 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 46208 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 46209 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 46210 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 46227 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 46239 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 46243 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 46244 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 46245 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 46246 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 46247 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 46248 CLK$SB_IO_IN_$glb_clk
.sym 46252 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 46253 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 46254 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 46262 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 46269 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 46278 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 46382 PIN_21$SB_IO_OUT
.sym 46383 PIN_21$SB_IO_OUT
.sym 47858 PIN_21$SB_IO_OUT
.sym 48318 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[0]
.sym 48319 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 48320 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 48321 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[1]
.sym 48322 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 48323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[4]
.sym 48324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48325 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 48329 w_fft_out[48]
.sym 48334 w_fft_out[55]
.sym 48336 fft_block.reg_stage.input_regs.data_SB_LUT4_O_1_I0[0]
.sym 48341 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 48349 w_fft_out[56]
.sym 48363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 48367 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 48371 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 48375 fft_block.reg_stage.w_input_regs[52]
.sym 48376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 48380 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 48384 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[0]
.sym 48386 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 48387 fft_block.reg_stage.w_input_regs[53]
.sym 48393 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 48395 fft_block.reg_stage.w_input_regs[52]
.sym 48396 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 48399 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 48400 fft_block.reg_stage.w_input_regs[53]
.sym 48401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 48413 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[0]
.sym 48417 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 48419 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 48435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 48436 fft_block.reg_stage.w_input_regs[53]
.sym 48437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 48440 CLK$SB_IO_IN_$glb_clk
.sym 48441 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 48447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[1]
.sym 48448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[2]
.sym 48449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[3]
.sym 48450 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[4]
.sym 48451 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[5]
.sym 48452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[6]
.sym 48453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[7]
.sym 48454 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 48457 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 48458 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 48459 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 48492 fft_block.reg_stage.w_input_regs[113]
.sym 48495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 48500 fft_block.reg_stage.w_input_regs[57]
.sym 48502 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 48503 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 48506 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 48512 w_fft_out[63]
.sym 48523 fft_block.reg_stage.w_input_regs[121]
.sym 48524 fft_block.reg_stage.w_input_regs[57]
.sym 48529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 48531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 48533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 48537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 48539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 48540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[1]
.sym 48541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[2]
.sym 48545 fft_block.reg_stage.w_input_regs[49]
.sym 48546 fft_block.reg_stage.w_input_regs[56]
.sym 48547 fft_block.reg_stage.w_input_regs[113]
.sym 48548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 48549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 48552 fft_block.reg_stage.w_input_regs[58]
.sym 48553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 48554 fft_block.reg_stage.w_input_regs[120]
.sym 48556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 48557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[1]
.sym 48558 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 48562 fft_block.reg_stage.w_input_regs[56]
.sym 48563 fft_block.reg_stage.w_input_regs[121]
.sym 48564 fft_block.reg_stage.w_input_regs[57]
.sym 48565 fft_block.reg_stage.w_input_regs[120]
.sym 48569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 48570 fft_block.reg_stage.w_input_regs[58]
.sym 48571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 48574 fft_block.reg_stage.w_input_regs[56]
.sym 48575 fft_block.reg_stage.w_input_regs[121]
.sym 48576 fft_block.reg_stage.w_input_regs[57]
.sym 48577 fft_block.reg_stage.w_input_regs[120]
.sym 48580 fft_block.reg_stage.w_input_regs[49]
.sym 48581 fft_block.reg_stage.w_input_regs[113]
.sym 48583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 48589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 48592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 48595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 48599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 48600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[2]
.sym 48602 fft_block.start_calc_$glb_ce
.sym 48603 CLK$SB_IO_IN_$glb_clk
.sym 48605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 48606 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 48608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 48609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 48610 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 48612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 48617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 48619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 48621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 48622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 48623 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48625 w_fft_out[56]
.sym 48626 fft_block.start_calc
.sym 48632 fft_block.reg_stage.w_input_regs[56]
.sym 48633 fft_block.reg_stage.w_input_regs[54]
.sym 48635 fft_block.reg_stage.w_input_regs[62]
.sym 48637 w_fft_out[62]
.sym 48638 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 48640 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 48647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48648 fft_block.reg_stage.w_input_regs[60]
.sym 48649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48650 fft_block.reg_stage.w_input_regs[59]
.sym 48654 fft_block.reg_stage.w_input_regs[57]
.sym 48655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 48656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 48658 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 48661 fft_block.reg_stage.w_input_regs[56]
.sym 48662 fft_block.reg_stage.w_input_regs[58]
.sym 48665 fft_block.reg_stage.w_input_regs[120]
.sym 48666 fft_block.reg_stage.w_input_regs[123]
.sym 48670 fft_block.reg_stage.w_input_regs[122]
.sym 48675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 48679 fft_block.reg_stage.w_input_regs[58]
.sym 48680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48682 fft_block.reg_stage.w_input_regs[122]
.sym 48685 fft_block.reg_stage.w_input_regs[57]
.sym 48686 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 48687 fft_block.reg_stage.w_input_regs[120]
.sym 48688 fft_block.reg_stage.w_input_regs[56]
.sym 48691 fft_block.reg_stage.w_input_regs[59]
.sym 48692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48693 fft_block.reg_stage.w_input_regs[123]
.sym 48697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48699 fft_block.reg_stage.w_input_regs[122]
.sym 48700 fft_block.reg_stage.w_input_regs[58]
.sym 48703 fft_block.reg_stage.w_input_regs[59]
.sym 48704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 48709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48710 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 48712 fft_block.reg_stage.w_input_regs[59]
.sym 48715 fft_block.reg_stage.w_input_regs[56]
.sym 48716 fft_block.reg_stage.w_input_regs[120]
.sym 48717 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 48718 fft_block.reg_stage.w_input_regs[57]
.sym 48721 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 48722 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 48724 fft_block.reg_stage.w_input_regs[60]
.sym 48725 fft_block.start_calc_$glb_ce
.sym 48726 CLK$SB_IO_IN_$glb_clk
.sym 48728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[3]
.sym 48730 w_fft_out[62]
.sym 48731 w_fft_out[61]
.sym 48732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[2]
.sym 48733 w_fft_out[63]
.sym 48734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48740 w_fft_out[57]
.sym 48742 fft_block.reg_stage.w_input_regs[60]
.sym 48743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 48744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 48747 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 48750 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 48752 fft_block.reg_stage.w_input_regs[63]
.sym 48757 fft_block.counter_N[2]
.sym 48759 fft_block.counter_N[0]
.sym 48760 fft_block.counter_N[0]
.sym 48763 fft_block.counter_N[2]
.sym 48771 fft_block.reg_stage.w_input_regs[61]
.sym 48772 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 48777 fft_block.reg_stage.w_input_regs[58]
.sym 48781 fft_block.reg_stage.w_input_regs[123]
.sym 48782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 48783 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48789 fft_block.reg_stage.w_input_regs[59]
.sym 48790 fft_block.w_fft_in[8]
.sym 48792 fft_block.w_fft_in[11]
.sym 48793 fft_block.w_fft_in[9]
.sym 48795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 48796 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 48797 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 48798 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 48800 fft_block.reg_stage.w_input_regs[60]
.sym 48803 fft_block.w_fft_in[9]
.sym 48808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48809 fft_block.reg_stage.w_input_regs[61]
.sym 48811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 48815 fft_block.reg_stage.w_input_regs[58]
.sym 48816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 48817 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 48820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48822 fft_block.reg_stage.w_input_regs[123]
.sym 48823 fft_block.reg_stage.w_input_regs[59]
.sym 48829 fft_block.w_fft_in[11]
.sym 48832 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 48835 fft_block.reg_stage.w_input_regs[61]
.sym 48838 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 48839 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 48840 fft_block.reg_stage.w_input_regs[60]
.sym 48844 fft_block.w_fft_in[8]
.sym 48848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 48849 CLK$SB_IO_IN_$glb_clk
.sym 48851 fft_block.w_fft_in[9]
.sym 48852 fft_block.reg_stage.input_regs.data_SB_LUT4_O_15_I1[2]
.sym 48853 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 48854 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 48855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 48856 fft_block.w_fft_in[8]
.sym 48857 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 48858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 48861 fft_block.w_fft_in[3]
.sym 48865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 48866 w_fft_out[61]
.sym 48870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 48872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 48877 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 48878 fft_block.w_fft_in[14]
.sym 48879 w_fft_out[55]
.sym 48881 w_fft_out[63]
.sym 48883 w_fft_out[24]
.sym 48885 fft_block.w_fft_in[3]
.sym 48886 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 48892 w_fft_out[40]
.sym 48893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 48894 fft_block.reg_stage.w_input_regs[61]
.sym 48895 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48898 w_fft_out[0]
.sym 48899 fft_block.w_fft_in[14]
.sym 48900 w_fft_out[40]
.sym 48901 fft_block.reg_stage.input_regs.data_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 48902 fft_block.counter_N[1]
.sym 48903 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 48904 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 48905 w_fft_out[8]
.sym 48906 fft_block.reg_stage.w_input_regs[125]
.sym 48907 fft_block.w_fft_in[10]
.sym 48909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 48912 fft_block.reg_stage.input_regs.data_SB_LUT4_O_8_I0_SB_LUT4_O_I2[2]
.sym 48913 fft_block.sel_in
.sym 48915 fft_block.w_fft_in[13]
.sym 48917 w_fft_out[56]
.sym 48918 w_fft_out[24]
.sym 48919 fft_block.counter_N[0]
.sym 48920 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 48923 fft_block.counter_N[2]
.sym 48927 fft_block.w_fft_in[10]
.sym 48931 w_fft_out[24]
.sym 48932 fft_block.counter_N[0]
.sym 48933 fft_block.counter_N[1]
.sym 48934 w_fft_out[56]
.sym 48938 fft_block.w_fft_in[13]
.sym 48943 fft_block.w_fft_in[14]
.sym 48949 fft_block.reg_stage.input_regs.data_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 48950 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 48951 fft_block.counter_N[2]
.sym 48952 w_fft_out[40]
.sym 48955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 48956 w_fft_out[40]
.sym 48957 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 48958 w_fft_out[0]
.sym 48961 w_fft_out[8]
.sym 48962 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 48963 fft_block.reg_stage.input_regs.data_SB_LUT4_O_8_I0_SB_LUT4_O_I2[2]
.sym 48964 fft_block.sel_in
.sym 48967 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48968 fft_block.reg_stage.w_input_regs[61]
.sym 48969 fft_block.reg_stage.w_input_regs[125]
.sym 48971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 48972 CLK$SB_IO_IN_$glb_clk
.sym 48974 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 48975 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 48976 fft_block.reg_stage.input_regs.data_SB_LUT4_O_8_I0[1]
.sym 48977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 48978 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 48979 fft_block.reg_stage.input_regs.data_SB_LUT4_O_1_I0[1]
.sym 48980 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 48981 fft_block.reg_stage.input_regs.data_SB_LUT4_O_8_I0[0]
.sym 48991 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 48993 fft_block.w_fft_in[9]
.sym 48994 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 48997 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 48998 w_fft_out[63]
.sym 48999 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 49000 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 49001 fft_block.reg_stage.w_input_regs[110]
.sym 49002 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 49004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 49005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 49006 w_fft_out[60]
.sym 49007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49009 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 49015 w_fft_out[56]
.sym 49016 w_fft_out[16]
.sym 49017 fft_block.reg_stage.w_input_regs[61]
.sym 49018 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 49019 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49020 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 49023 fft_block.counter_N[1]
.sym 49025 fft_block.reg_stage.w_input_regs[110]
.sym 49026 fft_block.reg_stage.w_input_regs[46]
.sym 49031 w_fft_out[48]
.sym 49032 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 49033 fft_block.sel_in
.sym 49034 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49035 w_fft_out[32]
.sym 49036 fft_block.reg_stage.input_regs.data_SB_LUT4_O_1_I0[1]
.sym 49037 fft_block.reg_stage.w_input_regs[125]
.sym 49040 fft_block.reg_stage.input_regs.data_SB_LUT4_O_1_I0[0]
.sym 49041 fft_block.counter_N[2]
.sym 49042 fft_block.counter_N[0]
.sym 49043 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 49044 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 49045 w_fft_out[0]
.sym 49048 fft_block.reg_stage.w_input_regs[61]
.sym 49049 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49050 fft_block.reg_stage.w_input_regs[125]
.sym 49054 fft_block.reg_stage.w_input_regs[110]
.sym 49055 fft_block.reg_stage.w_input_regs[46]
.sym 49057 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49060 w_fft_out[48]
.sym 49061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 49062 w_fft_out[56]
.sym 49063 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 49066 w_fft_out[0]
.sym 49067 w_fft_out[32]
.sym 49068 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 49069 fft_block.counter_N[0]
.sym 49072 w_fft_out[48]
.sym 49073 w_fft_out[16]
.sym 49074 fft_block.counter_N[0]
.sym 49075 fft_block.counter_N[1]
.sym 49078 w_fft_out[16]
.sym 49079 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 49080 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 49081 w_fft_out[32]
.sym 49084 fft_block.reg_stage.w_input_regs[46]
.sym 49086 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49087 fft_block.reg_stage.w_input_regs[110]
.sym 49090 fft_block.reg_stage.input_regs.data_SB_LUT4_O_1_I0[1]
.sym 49091 fft_block.sel_in
.sym 49092 fft_block.counter_N[2]
.sym 49093 fft_block.reg_stage.input_regs.data_SB_LUT4_O_1_I0[0]
.sym 49094 fft_block.start_calc_$glb_ce
.sym 49095 CLK$SB_IO_IN_$glb_clk
.sym 49097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 49099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_I1[0]
.sym 49100 fft_block.reg_stage.input_regs.data_SB_LUT4_O_I0[2]
.sym 49101 spi_out.send_data[0]
.sym 49102 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 49103 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 49104 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 49106 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 49109 fft_block.counter_N[1]
.sym 49110 fft_block.start_calc
.sym 49114 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 49120 w_fft_out[16]
.sym 49121 w_fft_out[32]
.sym 49124 fft_block.reg_stage.w_input_regs[54]
.sym 49125 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 49126 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49128 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 49129 w_fft_out[62]
.sym 49130 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 49138 fft_block.reg_stage.input_regs.data_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 49139 fft_block.reg_stage.w_input_regs[111]
.sym 49141 w_fft_out[47]
.sym 49144 w_fft_out[45]
.sym 49147 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49152 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49153 w_fft_out[63]
.sym 49154 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 49157 w_fft_out[13]
.sym 49158 w_fft_out[15]
.sym 49159 fft_block.counter_N[0]
.sym 49160 fft_block.reg_stage.w_input_regs[119]
.sym 49161 fft_block.reg_stage.w_input_regs[47]
.sym 49162 fft_block.counter_N[1]
.sym 49164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 49165 fft_block.counter_N[0]
.sym 49166 w_fft_out[15]
.sym 49167 w_fft_out[31]
.sym 49168 fft_block.reg_stage.w_input_regs[55]
.sym 49171 w_fft_out[31]
.sym 49172 fft_block.counter_N[0]
.sym 49173 w_fft_out[63]
.sym 49174 fft_block.counter_N[1]
.sym 49177 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49179 fft_block.reg_stage.w_input_regs[55]
.sym 49180 fft_block.reg_stage.w_input_regs[119]
.sym 49183 fft_block.reg_stage.w_input_regs[119]
.sym 49184 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49186 fft_block.reg_stage.w_input_regs[55]
.sym 49189 fft_block.reg_stage.w_input_regs[111]
.sym 49190 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49191 fft_block.reg_stage.w_input_regs[47]
.sym 49195 fft_block.counter_N[0]
.sym 49196 w_fft_out[15]
.sym 49197 fft_block.reg_stage.input_regs.data_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 49198 w_fft_out[47]
.sym 49201 w_fft_out[47]
.sym 49202 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 49203 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 49204 w_fft_out[15]
.sym 49208 fft_block.reg_stage.w_input_regs[111]
.sym 49209 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49210 fft_block.reg_stage.w_input_regs[47]
.sym 49213 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 49214 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 49215 w_fft_out[13]
.sym 49216 w_fft_out[45]
.sym 49217 fft_block.start_calc_$glb_ce
.sym 49218 CLK$SB_IO_IN_$glb_clk
.sym 49220 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 49221 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49222 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 49223 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 49224 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]
.sym 49225 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 49226 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 49233 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 49238 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 49245 fft_block.counter_N[0]
.sym 49246 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 49248 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 49249 w_fft_out[23]
.sym 49251 fft_block.counter_N[0]
.sym 49253 w_fft_out[46]
.sym 49254 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 49255 w_fft_out[38]
.sym 49261 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49262 w_fft_out[54]
.sym 49263 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[0]
.sym 49264 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 49265 w_fft_out[7]
.sym 49266 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 49267 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49268 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 49269 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 49270 w_fft_out[63]
.sym 49271 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 49272 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 49273 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 49274 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 49275 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 49276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 49277 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 49279 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 49280 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 49283 fft_block.w_fft_in[6]
.sym 49284 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_I0[0]
.sym 49287 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 49288 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 49291 w_fft_out[14]
.sym 49292 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 49294 w_fft_out[63]
.sym 49295 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 49296 w_fft_out[7]
.sym 49297 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 49300 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 49301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 49302 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 49306 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49307 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 49308 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49309 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 49312 w_fft_out[54]
.sym 49314 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 49318 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 49319 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_I0[0]
.sym 49320 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 49321 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 49324 w_fft_out[14]
.sym 49325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 49326 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 49327 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 49330 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 49332 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[0]
.sym 49339 fft_block.w_fft_in[6]
.sym 49340 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 49341 CLK$SB_IO_IN_$glb_clk
.sym 49343 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 49344 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 49345 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49346 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 49347 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 49348 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49349 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[2]
.sym 49350 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 49351 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 49352 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 49355 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_I0[0]
.sym 49356 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 49357 spi_out.addr[3]
.sym 49358 spi_out.addr[2]
.sym 49359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 49360 fft_block.start_calc
.sym 49361 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 49363 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 49364 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 49365 spi_out.addr[2]
.sym 49366 $PACKER_VCC_NET
.sym 49367 w_fft_out[55]
.sym 49368 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 49369 spi_out.addr[1]
.sym 49370 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 49371 fft_block.w_fft_in[14]
.sym 49372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 49373 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 49375 w_fft_out[24]
.sym 49376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 49377 fft_block.w_fft_in[3]
.sym 49378 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 49384 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 49385 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 49386 fft_block.counter_N[1]
.sym 49387 w_fft_out[30]
.sym 49388 fft_block.reg_stage.input_regs.data_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 49389 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 49390 fft_block.counter_N[2]
.sym 49391 spi_out.addr[0]
.sym 49392 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 49393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 49394 w_fft_out[54]
.sym 49395 w_fft_out[30]
.sym 49396 w_fft_out[14]
.sym 49397 spi_out.addr[1]
.sym 49398 w_fft_out[31]
.sym 49399 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 49401 w_fft_out[62]
.sym 49402 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49404 w_fft_out[29]
.sym 49405 fft_block.counter_N[0]
.sym 49406 spi_out.addr[3]
.sym 49407 w_fft_out[39]
.sym 49408 w_fft_out[55]
.sym 49409 w_fft_out[23]
.sym 49410 w_fft_out[5]
.sym 49412 spi_out.addr[2]
.sym 49413 w_fft_out[46]
.sym 49414 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 49415 w_fft_out[38]
.sym 49417 w_fft_out[23]
.sym 49418 w_fft_out[55]
.sym 49419 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 49420 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 49423 w_fft_out[14]
.sym 49424 fft_block.reg_stage.input_regs.data_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 49425 fft_block.counter_N[0]
.sym 49426 w_fft_out[46]
.sym 49429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49430 w_fft_out[31]
.sym 49431 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 49432 w_fft_out[39]
.sym 49435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 49436 fft_block.counter_N[2]
.sym 49437 w_fft_out[54]
.sym 49438 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 49441 w_fft_out[30]
.sym 49442 w_fft_out[62]
.sym 49443 fft_block.counter_N[1]
.sym 49444 fft_block.counter_N[0]
.sym 49447 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 49448 w_fft_out[38]
.sym 49449 w_fft_out[30]
.sym 49450 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49453 spi_out.addr[3]
.sym 49454 spi_out.addr[0]
.sym 49455 spi_out.addr[1]
.sym 49456 spi_out.addr[2]
.sym 49459 w_fft_out[5]
.sym 49460 w_fft_out[29]
.sym 49461 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 49462 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49466 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_I3[3]
.sym 49467 fft_block.reg_stage.input_regs.data_SB_LUT4_O_14_I1[0]
.sym 49468 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_I3_SB_LUT4_O_I3[3]
.sym 49469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 49470 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49471 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49472 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 49473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49474 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 49477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 49478 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 49481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 49482 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 49484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[3]
.sym 49487 spi_out.addr[0]
.sym 49489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49490 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 49491 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 49493 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 49494 fft_block.w_fft_in[0]
.sym 49496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 49499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 49500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 49501 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[3]
.sym 49507 fft_block.w_fft_in[13]
.sym 49510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 49511 fft_block.counter_N[1]
.sym 49512 spi_out.addr[3]
.sym 49515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 49516 spi_out.addr[2]
.sym 49517 spi_out.addr[0]
.sym 49518 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 49519 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 49522 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 49524 fft_block.reg_stage.input_regs.data_SB_LUT4_O_14_I1[0]
.sym 49525 w_fft_out[38]
.sym 49526 fft_block.sel_in
.sym 49527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 49528 fft_block.sel_in
.sym 49529 spi_out.addr[1]
.sym 49530 w_fft_out[7]
.sym 49531 fft_block.w_fft_in[14]
.sym 49532 fft_block.reg_stage.input_regs.data_SB_LUT4_O_14_I1[2]
.sym 49535 fft_block.counter_N[0]
.sym 49538 w_fft_out[23]
.sym 49540 w_fft_out[38]
.sym 49541 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 49543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 49546 spi_out.addr[0]
.sym 49547 spi_out.addr[1]
.sym 49548 spi_out.addr[3]
.sym 49549 spi_out.addr[2]
.sym 49552 fft_block.w_fft_in[13]
.sym 49558 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 49559 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 49560 fft_block.sel_in
.sym 49561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 49565 fft_block.w_fft_in[14]
.sym 49570 spi_out.addr[3]
.sym 49571 spi_out.addr[1]
.sym 49572 spi_out.addr[0]
.sym 49573 spi_out.addr[2]
.sym 49577 fft_block.sel_in
.sym 49578 fft_block.reg_stage.input_regs.data_SB_LUT4_O_14_I1[2]
.sym 49579 fft_block.reg_stage.input_regs.data_SB_LUT4_O_14_I1[0]
.sym 49582 w_fft_out[7]
.sym 49583 fft_block.counter_N[1]
.sym 49584 fft_block.counter_N[0]
.sym 49585 w_fft_out[23]
.sym 49586 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 49587 CLK$SB_IO_IN_$glb_clk
.sym 49589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 49590 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 49591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 49592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 49593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 49594 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_I3[2]
.sym 49595 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 49596 fft_block.reg_stage.input_regs.data_SB_LUT4_O_6_I2[0]
.sym 49601 fft_block.start_calc
.sym 49602 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 49606 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_O[2]
.sym 49607 fft_block.counter_N[1]
.sym 49608 fft_block.counter_N[2]
.sym 49609 fft_block.w_fft_in[6]
.sym 49610 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 49611 fft_block.reg_stage.w_input_regs[30]
.sym 49612 fft_block.counter_N[2]
.sym 49613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 49619 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[3]
.sym 49620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 49631 fft_block.reg_stage.input_regs.data_SB_LUT4_O_14_I1[2]
.sym 49637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 49638 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 49639 w_fft_out[55]
.sym 49646 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 49650 w_fft_out[39]
.sym 49652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 49653 fft_block.counter_N[2]
.sym 49660 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 49661 fft_block.reg_stage.input_regs.data_SB_LUT4_O_6_I2[0]
.sym 49663 w_fft_out[55]
.sym 49664 fft_block.counter_N[2]
.sym 49666 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 49675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 49693 fft_block.reg_stage.input_regs.data_SB_LUT4_O_14_I1[2]
.sym 49696 fft_block.reg_stage.input_regs.data_SB_LUT4_O_6_I2[0]
.sym 49705 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 49706 w_fft_out[39]
.sym 49707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 49708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 49712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 49714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 49715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 49717 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[3]
.sym 49718 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 49719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 49721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_I3[2]
.sym 49724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 49725 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 49728 spi_out.addr[0]
.sym 49729 spi_out.addr[3]
.sym 49730 spi_out.addr[2]
.sym 49731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 49732 spi_out.addr[3]
.sym 49734 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 49737 fft_block.counter_N[2]
.sym 49738 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 49740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 49742 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 49757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 49760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 49763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 49764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 49767 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 49769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 49773 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 49781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 49785 $nextpnr_ICESTORM_LC_2$O
.sym 49788 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 49791 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 49794 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 49797 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 49799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 49801 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 49803 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 49805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 49807 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 49811 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 49813 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 49816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 49817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 49818 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 49819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 49822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 49823 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 49824 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 49825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 49833 CLK$SB_IO_IN_$glb_clk
.sym 49834 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 49835 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 49837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 49838 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 49840 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49841 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 49842 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[2]
.sym 49848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 49850 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_O[2]
.sym 49853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 49854 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 49855 $PACKER_VCC_NET
.sym 49863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[4]
.sym 49865 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 49867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 49878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[2]
.sym 49879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 49880 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 49883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[2]
.sym 49884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 49885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 49886 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 49888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 49889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 49892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 49894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 49896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 49900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[0]
.sym 49901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 49902 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 49903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 49904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 49905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 49909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 49910 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 49911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 49912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 49915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 49916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 49917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 49918 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 49921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 49922 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[2]
.sym 49923 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 49924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 49927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 49928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 49929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 49930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 49935 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 49941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 49947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 49951 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[0]
.sym 49952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 49954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[2]
.sym 49955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 49956 CLK$SB_IO_IN_$glb_clk
.sym 49963 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49965 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 49970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49971 fft_block.reg_stage.w_we_c_map
.sym 49972 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 49978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 49981 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 49982 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 49983 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 49985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 49992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 50003 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 50010 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 50011 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[0]
.sym 50012 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 50013 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 50025 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 50034 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 50047 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[0]
.sym 50051 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 50052 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 50057 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 50065 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 50074 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 50079 CLK$SB_IO_IN_$glb_clk
.sym 50080 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 50082 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50084 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 50085 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 50086 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50087 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 50098 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 50101 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_O[2]
.sym 50106 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 50109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 50122 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[2]
.sym 50125 $PACKER_VCC_NET
.sym 50126 fft_block.start_calc
.sym 50127 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[1]
.sym 50129 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[3]
.sym 50134 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[0]
.sym 50135 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[4]
.sym 50139 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 50143 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 50144 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 50154 $nextpnr_ICESTORM_LC_15$O
.sym 50156 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[0]
.sym 50160 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 50163 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[1]
.sym 50166 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 50169 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[2]
.sym 50172 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 50175 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[3]
.sym 50178 $nextpnr_ICESTORM_LC_16$I3
.sym 50180 $PACKER_VCC_NET
.sym 50181 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[4]
.sym 50188 $nextpnr_ICESTORM_LC_16$I3
.sym 50191 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 50192 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 50193 fft_block.start_calc
.sym 50194 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 50202 CLK$SB_IO_IN_$glb_clk
.sym 50204 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 50205 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 50206 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 50207 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[1]
.sym 50208 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 50209 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[3]
.sym 50210 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[14]
.sym 50211 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 50217 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 50219 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 50222 fft_block.start_calc
.sym 50229 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 50237 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 50246 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 50255 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 50256 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 50257 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 50258 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 50260 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 50265 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 50268 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 50270 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 50273 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 50274 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 50279 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 50280 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 50281 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 50284 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 50285 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 50286 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 50287 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 50305 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 50308 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 50309 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 50310 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 50311 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 50314 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 50315 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 50316 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 50317 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 50322 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 50323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 50325 CLK$SB_IO_IN_$glb_clk
.sym 50326 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 50331 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[0]
.sym 50334 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 50340 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 50349 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[2]
.sym 50375 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 50386 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 50391 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 50395 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 50396 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 50397 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 50400 $nextpnr_ICESTORM_LC_7$O
.sym 50402 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 50406 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 50409 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 50412 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 50415 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 50416 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 50418 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 50420 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 50422 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 50426 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 50428 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 50448 CLK$SB_IO_IN_$glb_clk
.sym 50449 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 50467 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 52365 CLK$SB_IO_IN
.sym 52400 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 52401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 52402 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 52416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 52425 fft_block.w_fft_in[9]
.sym 52437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 52438 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 52439 fft_block.reg_stage.w_input_regs[54]
.sym 52440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[3]
.sym 52441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[4]
.sym 52446 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 52448 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 52449 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 52451 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 52452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 52459 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 52460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 52470 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 52476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[3]
.sym 52477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 52482 fft_block.reg_stage.w_input_regs[54]
.sym 52483 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 52484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 52490 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 52494 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 52495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 52496 fft_block.reg_stage.w_input_regs[54]
.sym 52501 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 52507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[3]
.sym 52508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 52509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 52513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[4]
.sym 52514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 52515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 52523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 52524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 52525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 52526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 52527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 52528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 52529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 52530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 52535 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_O[2]
.sym 52536 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 52537 fft_block.reg_stage.w_input_regs[54]
.sym 52539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 52540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 52541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 52542 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 52543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_I0[0]
.sym 52546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 52552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 52554 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 52556 fft_block.reg_stage.w_input_regs[55]
.sym 52579 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[3]
.sym 52584 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 52586 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[2]
.sym 52602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 52604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 52609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 52611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 52613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 52617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 52623 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 52631 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 52632 $nextpnr_ICESTORM_LC_61$O
.sym 52635 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 52638 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 52640 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 52642 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 52644 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 52647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 52648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 52650 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 52653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 52654 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 52656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 52659 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 52660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 52662 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 52664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 52666 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 52668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 52670 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 52672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 52674 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 52676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 52678 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 52682 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 52683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 52685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 52686 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 52687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 52689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 52693 w_fft_out[62]
.sym 52706 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 52708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 52709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 52710 fft_block.reg_stage.w_input_regs[127]
.sym 52714 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 52715 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 52717 w_fft_out[61]
.sym 52718 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 52723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 52724 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 52727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 52731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 52732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 52735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 52736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 52737 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 52744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 52746 fft_block.reg_stage.w_input_regs[62]
.sym 52748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 52754 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 52756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 52757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 52758 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 52759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 52764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 52774 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 52780 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 52781 fft_block.reg_stage.w_input_regs[62]
.sym 52782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 52786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 52788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 52799 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 52800 fft_block.reg_stage.w_input_regs[62]
.sym 52801 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 52803 CLK$SB_IO_IN_$glb_clk
.sym 52804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 52805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 52806 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52807 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 52808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 52810 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 52823 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 52826 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 52827 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 52829 fft_block.reg_stage.w_input_regs[55]
.sym 52830 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 52831 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 52832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 52833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 52834 fft_block.w_fft_in[9]
.sym 52835 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 52836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 52837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52839 fft_block.counter_N[1]
.sym 52840 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 52848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 52854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 52859 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52862 fft_block.reg_stage.w_input_regs[126]
.sym 52865 fft_block.reg_stage.w_input_regs[62]
.sym 52869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52870 fft_block.reg_stage.w_input_regs[127]
.sym 52871 fft_block.reg_stage.w_input_regs[63]
.sym 52872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 52876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 52879 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 52880 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 52881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 52891 fft_block.reg_stage.w_input_regs[63]
.sym 52892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52894 fft_block.reg_stage.w_input_regs[127]
.sym 52897 fft_block.reg_stage.w_input_regs[62]
.sym 52899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52900 fft_block.reg_stage.w_input_regs[126]
.sym 52906 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 52909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52911 fft_block.reg_stage.w_input_regs[127]
.sym 52912 fft_block.reg_stage.w_input_regs[63]
.sym 52915 fft_block.reg_stage.w_input_regs[126]
.sym 52916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52918 fft_block.reg_stage.w_input_regs[62]
.sym 52925 fft_block.start_calc_$glb_ce
.sym 52926 CLK$SB_IO_IN_$glb_clk
.sym 52928 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 52929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 52930 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 52931 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 52932 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 52933 fft_block.reg_stage.input_regs.data_SB_LUT4_O_15_I1[1]
.sym 52934 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 52935 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 52938 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 52940 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 52955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 52960 fft_block.w_fft_in[9]
.sym 52961 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 52969 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 52970 fft_block.counter_N[2]
.sym 52971 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 52972 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 52973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 52974 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_I0[3]
.sym 52975 fft_block.reg_stage.input_regs.data_SB_LUT4_O_8_I0[3]
.sym 52976 fft_block.reg_stage.input_regs.data_SB_LUT4_O_8_I0[0]
.sym 52978 fft_block.reg_stage.input_regs.data_SB_LUT4_O_15_I1[2]
.sym 52979 fft_block.reg_stage.input_regs.data_SB_LUT4_O_8_I0[1]
.sym 52981 fft_block.counter_N[0]
.sym 52983 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 52984 fft_block.counter_N[2]
.sym 52986 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 52987 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 52988 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 52990 fft_block.reg_stage.input_regs.data_SB_LUT4_O_15_I1[1]
.sym 52991 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 52994 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 52995 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 52996 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 52998 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_I0[0]
.sym 52999 fft_block.counter_N[1]
.sym 53000 fft_block.reg_stage.input_regs.data_SB_LUT4_O_15_I1[3]
.sym 53002 fft_block.reg_stage.input_regs.data_SB_LUT4_O_15_I1[3]
.sym 53003 fft_block.counter_N[2]
.sym 53004 fft_block.reg_stage.input_regs.data_SB_LUT4_O_15_I1[2]
.sym 53005 fft_block.reg_stage.input_regs.data_SB_LUT4_O_15_I1[1]
.sym 53008 fft_block.counter_N[0]
.sym 53009 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53010 fft_block.counter_N[1]
.sym 53011 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53014 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 53015 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 53016 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 53017 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 53020 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 53022 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 53023 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 53026 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 53027 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 53028 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 53032 fft_block.reg_stage.input_regs.data_SB_LUT4_O_8_I0[1]
.sym 53033 fft_block.reg_stage.input_regs.data_SB_LUT4_O_8_I0[3]
.sym 53034 fft_block.reg_stage.input_regs.data_SB_LUT4_O_8_I0[0]
.sym 53035 fft_block.counter_N[2]
.sym 53039 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 53044 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 53045 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_I0[0]
.sym 53046 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_I0[3]
.sym 53047 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 53049 CLK$SB_IO_IN_$glb_clk
.sym 53051 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 53052 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 53053 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 53054 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 53055 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 53056 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 53057 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 53058 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 53065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53069 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 53074 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 53075 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 53076 fft_block.counter_N[0]
.sym 53078 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 53079 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 53080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 53081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 53082 fft_block.start_calc
.sym 53083 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 53084 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_I0[0]
.sym 53085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 53094 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 53095 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 53096 w_fft_out[24]
.sym 53098 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 53099 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 53100 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53102 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 53103 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 53104 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 53105 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 53106 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 53107 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 53108 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 53109 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53111 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 53113 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 53115 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 53116 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 53117 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 53121 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 53122 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53123 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 53125 w_fft_out[24]
.sym 53127 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 53128 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53131 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 53137 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 53138 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 53139 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 53140 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 53143 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53144 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 53145 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53146 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 53152 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 53155 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 53157 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 53158 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 53164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 53167 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 53168 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 53169 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 53170 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 53171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 53172 CLK$SB_IO_IN_$glb_clk
.sym 53174 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 53175 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 53176 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I0_O[1]
.sym 53177 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 53178 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 53179 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53180 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 53181 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 53191 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 53195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 53196 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 53198 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 53199 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 53200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 53202 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53204 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53205 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 53206 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 53208 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53209 w_fft_out[61]
.sym 53215 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 53216 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53217 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 53218 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53220 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53221 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 53222 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53224 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53225 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_I1[0]
.sym 53227 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 53228 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 53229 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 53230 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53231 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 53232 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 53233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53235 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_I0[0]
.sym 53236 fft_block.counter_N[1]
.sym 53237 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 53239 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 53241 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 53242 fft_block.counter_N[0]
.sym 53243 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 53244 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 53245 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 53248 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 53250 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 53251 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_I1[0]
.sym 53260 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 53261 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 53262 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 53263 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 53266 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 53267 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 53268 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 53272 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53273 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 53275 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53278 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53279 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_I0[0]
.sym 53280 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53284 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 53285 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 53286 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 53287 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 53290 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53291 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53292 fft_block.counter_N[1]
.sym 53293 fft_block.counter_N[0]
.sym 53295 CLK$SB_IO_IN_$glb_clk
.sym 53297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 53298 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 53299 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53300 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 53301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_I0[0]
.sym 53302 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 53303 spi_out.send_data[7]
.sym 53304 spi_out.send_data[6]
.sym 53309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I0_O[2]
.sym 53310 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 53313 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 53315 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[6]
.sym 53317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I0_O[2]
.sym 53318 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53319 spi_out.send_data[0]
.sym 53323 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 53325 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53326 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 53327 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 53328 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 53331 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53332 fft_block.counter_N[2]
.sym 53338 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53339 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 53340 w_fft_out[8]
.sym 53343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]
.sym 53344 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[2]
.sym 53345 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 53346 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53347 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 53348 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[3]
.sym 53349 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 53350 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]
.sym 53351 spi_out.addr[2]
.sym 53353 spi_out.addr[3]
.sym 53355 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 53356 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53358 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 53359 spi_out.addr[0]
.sym 53364 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 53366 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_I0[0]
.sym 53367 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 53368 spi_out.addr[1]
.sym 53372 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 53373 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 53374 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[3]
.sym 53377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 53378 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 53379 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 53380 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53383 spi_out.addr[3]
.sym 53384 spi_out.addr[1]
.sym 53385 spi_out.addr[2]
.sym 53386 spi_out.addr[0]
.sym 53389 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 53395 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53396 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53397 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53398 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_I0[0]
.sym 53401 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]
.sym 53402 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 53403 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]
.sym 53404 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 53407 w_fft_out[8]
.sym 53409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[2]
.sym 53410 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 53417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 53418 CLK$SB_IO_IN_$glb_clk
.sym 53420 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 53422 spi_out.send_data[1]
.sym 53423 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 53424 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 53425 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 53426 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[3]
.sym 53427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 53429 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 53432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53433 spi_out.send_data[7]
.sym 53434 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[3]
.sym 53436 w_fft_out[8]
.sym 53437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 53438 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 53440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 53441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 53442 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 53445 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 53446 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 53447 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I2[2]
.sym 53448 spi_out.addr[2]
.sym 53449 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 53450 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I2[2]
.sym 53451 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 53452 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[3]
.sym 53454 spi_out.addr[3]
.sym 53455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 53461 spi_out.addr[3]
.sym 53462 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[3]
.sym 53463 spi_out.addr[0]
.sym 53465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 53466 spi_out.addr[2]
.sym 53467 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 53468 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 53470 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 53471 spi_out.addr[0]
.sym 53472 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 53474 w_fft_out[46]
.sym 53475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 53476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53477 spi_out.addr[1]
.sym 53480 spi_out.addr[3]
.sym 53481 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 53485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 53487 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 53488 w_fft_out[62]
.sym 53489 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53491 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53492 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 53494 w_fft_out[46]
.sym 53495 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 53496 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 53497 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 53501 w_fft_out[62]
.sym 53502 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 53503 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 53506 spi_out.addr[3]
.sym 53507 spi_out.addr[2]
.sym 53508 spi_out.addr[1]
.sym 53509 spi_out.addr[0]
.sym 53512 spi_out.addr[3]
.sym 53513 spi_out.addr[0]
.sym 53514 spi_out.addr[2]
.sym 53515 spi_out.addr[1]
.sym 53518 spi_out.addr[1]
.sym 53519 spi_out.addr[2]
.sym 53520 spi_out.addr[3]
.sym 53521 spi_out.addr[0]
.sym 53525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 53526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 53531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[3]
.sym 53532 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 53536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 53538 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 53539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 53543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 53544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 53545 fft_block.reg_stage.input_regs.data_SB_LUT4_O_7_I1_SB_LUT4_O_I1[1]
.sym 53546 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 53547 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I2[0]
.sym 53548 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0[0]
.sym 53549 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53550 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[3]
.sym 53560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 53562 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 53567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 53568 fft_block.counter_N[0]
.sym 53569 fft_block.start_calc
.sym 53570 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 53571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 53572 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 53573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 53574 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 53575 fft_block.counter_N[0]
.sym 53576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53577 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 53578 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 53586 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_I3_SB_LUT4_O_I3[3]
.sym 53587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53588 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 53589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_I3[2]
.sym 53590 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 53592 fft_block.counter_N[2]
.sym 53594 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 53595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 53596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 53597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 53599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 53600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_I3[3]
.sym 53601 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 53602 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 53603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 53604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53608 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 53609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 53610 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[3]
.sym 53611 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 53612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 53615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 53617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_I3_SB_LUT4_O_I3[3]
.sym 53618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 53619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 53620 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 53623 fft_block.counter_N[2]
.sym 53624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 53625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53626 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 53630 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 53631 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 53635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 53636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_I3[3]
.sym 53637 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 53638 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 53641 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 53643 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 53644 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[3]
.sym 53647 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_I3[2]
.sym 53649 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 53650 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 53654 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 53659 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 53660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 53662 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 53663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 53664 CLK$SB_IO_IN_$glb_clk
.sym 53666 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 53667 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 53668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 53669 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I2[1]
.sym 53670 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 53671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 53672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 53673 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0[1]
.sym 53676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 53681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 53684 fft_block.counter_N[0]
.sym 53692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 53693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 53694 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 53695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 53696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 53697 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0[1]
.sym 53699 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 53701 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 53708 spi_out.addr[0]
.sym 53709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53710 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 53712 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[3]
.sym 53713 spi_out.addr[3]
.sym 53714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 53715 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 53716 spi_out.addr[2]
.sym 53717 spi_out.addr[1]
.sym 53718 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 53719 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53721 spi_out.addr[1]
.sym 53722 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 53723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 53724 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 53730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 53733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 53734 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 53736 fft_block.counter_N[2]
.sym 53738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[3]
.sym 53740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 53741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 53743 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[3]
.sym 53746 spi_out.addr[1]
.sym 53747 spi_out.addr[3]
.sym 53748 spi_out.addr[0]
.sym 53749 spi_out.addr[2]
.sym 53752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 53753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 53754 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 53758 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 53759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 53760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 53764 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 53765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 53766 fft_block.counter_N[2]
.sym 53770 spi_out.addr[1]
.sym 53771 spi_out.addr[3]
.sym 53772 spi_out.addr[0]
.sym 53773 spi_out.addr[2]
.sym 53776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[3]
.sym 53777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 53778 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 53779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 53783 fft_block.counter_N[2]
.sym 53784 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53785 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53787 CLK$SB_IO_IN_$glb_clk
.sym 53789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 53790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 53791 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 53792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 53793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53794 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 53795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[3]
.sym 53796 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 53800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 53801 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 53803 spi_out.addr[1]
.sym 53804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I1_O
.sym 53805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 53807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I1_O
.sym 53809 fft_block.counter_N[2]
.sym 53810 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 53811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 53812 spi_out.addr[0]
.sym 53814 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 53815 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[3]
.sym 53816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 53820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 53822 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53824 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 53830 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 53831 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 53834 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 53835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 53836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 53842 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 53843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 53844 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 53845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[2]
.sym 53848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 53850 fft_block.counter_N[0]
.sym 53854 fft_block.counter_N[1]
.sym 53858 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 53860 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[3]
.sym 53863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 53864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 53865 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 53866 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 53878 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 53881 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 53882 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[2]
.sym 53883 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[3]
.sym 53884 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 53893 fft_block.counter_N[1]
.sym 53896 fft_block.counter_N[0]
.sym 53900 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 53901 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 53902 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 53908 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 53909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 53910 CLK$SB_IO_IN_$glb_clk
.sym 53912 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 53913 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53914 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 53915 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 53916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53918 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 53919 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 53924 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 53930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 53931 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 53932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 53933 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 53936 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 53937 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 53942 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 53943 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[3]
.sym 53946 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 53953 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 53958 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53959 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 53960 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 53961 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53964 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 53965 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 53967 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 53968 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 53970 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 53971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 53973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 53974 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 53975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 53976 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 53982 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53986 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53988 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 53989 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 53992 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 53993 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 53995 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53998 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 53999 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 54000 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 54001 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 54004 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 54006 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54007 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 54016 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 54017 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 54018 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54023 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54024 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 54025 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 54028 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 54029 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 54030 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 54031 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 54032 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 54033 CLK$SB_IO_IN_$glb_clk
.sym 54034 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 54035 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 54036 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 54038 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 54039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 54040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 54041 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 54042 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 54043 fft_block.reg_stage.c_map.stage_data[0]
.sym 54047 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 54048 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 54050 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 54051 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 54054 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 54055 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 54056 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[14]
.sym 54057 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 54061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 54068 fft_block.start_calc
.sym 54070 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 54079 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 54087 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 54089 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54094 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 54105 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 54140 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 54141 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 54142 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54152 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 54155 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 54156 CLK$SB_IO_IN_$glb_clk
.sym 54158 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 54159 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 54160 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 54162 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 54163 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 54165 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 54170 PIN_21$SB_IO_OUT
.sym 54171 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 54175 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 54180 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[3]
.sym 54182 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 54183 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 54203 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 54204 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54205 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 54206 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 54208 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 54211 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 54212 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54226 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 54227 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 54238 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54240 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 54241 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 54252 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 54256 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 54257 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 54259 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54262 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 54263 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 54265 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54268 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 54269 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 54270 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54278 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 54279 CLK$SB_IO_IN_$glb_clk
.sym 54280 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 54286 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 54287 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 54288 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[4]
.sym 54294 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 54296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 54301 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 54305 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 54308 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 54312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 54324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 54326 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 54329 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 54330 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 54334 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 54337 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 54338 fft_block.start_calc
.sym 54341 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 54343 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 54346 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 54347 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 54351 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 54353 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 54355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 54357 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 54358 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 54361 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 54362 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 54364 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 54367 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 54369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 54370 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 54373 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 54379 fft_block.start_calc
.sym 54380 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 54381 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 54382 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 54385 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 54391 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 54392 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 54394 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 54397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 54398 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 54400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 54402 CLK$SB_IO_IN_$glb_clk
.sym 54420 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 54423 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 54435 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 54449 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[0]
.sym 54452 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 54465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 54503 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 54521 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[0]
.sym 54525 CLK$SB_IO_IN_$glb_clk
.sym 54526 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 54547 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 54551 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 54662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 56472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 56473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 56474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 56475 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 56476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 56477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 56478 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 56479 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 56491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 56493 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 56517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[1]
.sym 56518 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 56519 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[4]
.sym 56522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[0]
.sym 56523 fft_block.reg_stage.w_input_regs[55]
.sym 56528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 56534 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[2]
.sym 56536 $PACKER_VCC_NET
.sym 56544 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[3]
.sym 56546 $nextpnr_ICESTORM_LC_5$O
.sym 56548 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[0]
.sym 56552 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 56555 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[1]
.sym 56558 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 56561 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[2]
.sym 56564 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 56567 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[3]
.sym 56570 $nextpnr_ICESTORM_LC_6$I3
.sym 56572 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[4]
.sym 56573 $PACKER_VCC_NET
.sym 56580 $nextpnr_ICESTORM_LC_6$I3
.sym 56583 fft_block.reg_stage.w_input_regs[55]
.sym 56584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 56585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 56590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 56591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 56592 fft_block.reg_stage.w_input_regs[55]
.sym 56601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 56605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 56607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 56613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 56617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_O
.sym 56622 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_O
.sym 56654 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 56656 $PACKER_VCC_NET
.sym 56659 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 56679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[2]
.sym 56681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 56683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 56684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 56686 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[1]
.sym 56690 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[5]
.sym 56691 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[6]
.sym 56692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[7]
.sym 56695 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 56700 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 56701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 56703 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 56708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 56710 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 56711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[6]
.sym 56712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 56717 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 56718 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 56719 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[7]
.sym 56722 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[2]
.sym 56723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 56729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[5]
.sym 56731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 56734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 56735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 56736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[5]
.sym 56741 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[1]
.sym 56742 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 56746 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[7]
.sym 56747 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 56748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 56753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 56754 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[6]
.sym 56755 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 56759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 56760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 56761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 56762 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 56763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 56764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 56765 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 56766 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 56768 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 56769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 56770 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 56776 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 56779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_O
.sym 56788 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 56790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 56791 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 56793 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 56794 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[5]
.sym 56802 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 56803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 56804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 56805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 56806 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 56813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56815 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 56817 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 56818 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 56819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 56820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 56826 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 56828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[4]
.sym 56829 fft_block.reg_stage.w_input_regs[63]
.sym 56835 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 56836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[4]
.sym 56839 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 56840 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 56842 fft_block.reg_stage.w_input_regs[63]
.sym 56851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 56853 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 56854 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56857 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 56858 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 56863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 56865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 56866 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 56870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 56871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 56872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 56875 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 56876 fft_block.reg_stage.w_input_regs[63]
.sym 56878 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 56879 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 56880 CLK$SB_IO_IN_$glb_clk
.sym 56881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 56882 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 56883 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 56884 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 56885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 56886 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 56887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_I0_SB_LUT4_O_I1[0]
.sym 56889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 56894 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 56896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 56899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 56902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 56904 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 56906 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 56908 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[7]
.sym 56909 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 56910 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 56911 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[6]
.sym 56912 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 56916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 56923 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 56925 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 56926 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 56927 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 56928 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 56930 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 56932 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 56933 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 56935 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 56936 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 56937 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56938 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 56940 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56941 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 56942 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56944 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 56949 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 56956 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 56957 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 56959 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56962 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 56963 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 56964 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56968 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 56969 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 56971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56974 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 56975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 56976 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 56977 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 56980 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 56981 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56983 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 56986 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56987 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 56988 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 56993 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 56994 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 56995 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56998 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56999 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 57000 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 57002 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 57003 CLK$SB_IO_IN_$glb_clk
.sym 57004 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 57005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 57006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 57007 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]
.sym 57008 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 57009 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 57010 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 57011 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 57012 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 57020 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 57021 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 57028 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 57030 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 57031 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 57034 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 57035 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_I0_SB_LUT4_O_I1[0]
.sym 57036 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 57037 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 57039 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 57040 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 57046 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 57047 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 57048 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 57049 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 57050 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 57051 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_I0_SB_LUT4_O_I1[0]
.sym 57052 fft_block.counter_N[1]
.sym 57053 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 57054 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 57055 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 57056 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 57057 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 57058 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 57059 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 57060 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 57063 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 57065 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 57066 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 57067 fft_block.counter_N[0]
.sym 57068 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 57070 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 57071 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[6]
.sym 57074 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 57076 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57080 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_I0_SB_LUT4_O_I1[0]
.sym 57081 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[6]
.sym 57082 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 57085 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 57086 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 57087 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 57088 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 57091 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 57092 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 57093 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 57097 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 57098 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 57099 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 57100 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 57103 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 57104 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 57105 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 57106 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 57109 fft_block.counter_N[0]
.sym 57110 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 57111 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57112 fft_block.counter_N[1]
.sym 57115 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[6]
.sym 57116 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 57117 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 57118 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_I0_SB_LUT4_O_I1[0]
.sym 57121 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 57122 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 57123 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 57124 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 57126 CLK$SB_IO_IN_$glb_clk
.sym 57129 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[1]
.sym 57130 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[2]
.sym 57131 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[3]
.sym 57132 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[4]
.sym 57133 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[5]
.sym 57134 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[6]
.sym 57135 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 57145 fft_block.reg_stage.input_regs.data_SB_LUT4_O_5_I0[1]
.sym 57149 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 57153 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 57154 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 57155 spi_out.addr[0]
.sym 57156 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 57157 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 57158 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 57160 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_I0[0]
.sym 57162 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 57169 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 57170 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 57171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 57174 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 57175 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 57176 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 57179 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 57180 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[7]
.sym 57182 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 57183 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 57184 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 57187 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 57190 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 57191 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 57193 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 57195 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 57203 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 57208 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 57209 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 57210 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 57211 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 57214 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 57222 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 57226 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[7]
.sym 57227 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 57228 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 57229 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 57233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 57238 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 57239 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 57240 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[7]
.sym 57241 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 57244 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 57245 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 57246 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 57248 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 57249 CLK$SB_IO_IN_$glb_clk
.sym 57251 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 57252 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 57253 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 57254 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 57255 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 57256 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0[2]
.sym 57257 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 57258 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 57264 fft_block.counter_N[2]
.sym 57268 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57269 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 57271 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 57275 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 57276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 57277 spi_out.addr[1]
.sym 57278 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[5]
.sym 57279 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 57280 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[6]
.sym 57281 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 57283 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 57284 spi_out.addr[1]
.sym 57285 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 57286 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[5]
.sym 57292 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 57293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[6]
.sym 57295 fft_block.start_calc
.sym 57296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 57297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I0_O[2]
.sym 57298 fft_block.counter_N[1]
.sym 57299 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 57300 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 57301 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 57302 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 57303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I0_O[2]
.sym 57305 fft_block.counter_N[0]
.sym 57306 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 57307 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_I0_SB_LUT4_O_I1[0]
.sym 57311 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 57312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[6]
.sym 57314 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 57316 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 57318 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I0_O[1]
.sym 57320 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57321 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 57322 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 57323 fft_block.counter_N[2]
.sym 57325 fft_block.counter_N[0]
.sym 57326 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 57327 fft_block.counter_N[1]
.sym 57328 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 57331 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I0_O[2]
.sym 57332 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 57333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I0_O[1]
.sym 57334 fft_block.counter_N[2]
.sym 57338 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[6]
.sym 57339 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 57340 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57345 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 57349 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 57350 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 57351 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I0_O[2]
.sym 57352 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I0_O[1]
.sym 57355 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 57356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[6]
.sym 57357 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 57358 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_I0_SB_LUT4_O_I1[0]
.sym 57361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 57362 fft_block.start_calc
.sym 57363 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 57364 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 57367 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[6]
.sym 57368 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 57369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57370 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 57372 CLK$SB_IO_IN_$glb_clk
.sym 57374 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 57375 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 57376 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 57377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 57378 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57379 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I2[3]
.sym 57380 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 57381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3]
.sym 57383 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 57388 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 57389 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 57390 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[3]
.sym 57392 fft_block.reg_stage.w_we_c_map
.sym 57394 fft_block.counter_N[1]
.sym 57396 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 57398 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[6]
.sym 57400 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[7]
.sym 57401 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I2[3]
.sym 57402 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 57403 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 57406 spi_out.addr[3]
.sym 57407 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 57409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 57417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 57419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 57420 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 57421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 57423 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 57424 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 57425 spi_out.addr[0]
.sym 57426 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 57427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_I0[0]
.sym 57428 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 57429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 57431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 57433 spi_out.addr[3]
.sym 57434 spi_out.addr[2]
.sym 57435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 57437 spi_out.addr[1]
.sym 57439 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 57440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[6]
.sym 57441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57442 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 57443 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57444 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 57445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 57448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 57449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 57450 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 57451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_I0[0]
.sym 57454 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 57457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 57460 spi_out.addr[1]
.sym 57461 spi_out.addr[2]
.sym 57462 spi_out.addr[3]
.sym 57463 spi_out.addr[0]
.sym 57466 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 57467 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 57468 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 57469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 57472 spi_out.addr[1]
.sym 57473 spi_out.addr[0]
.sym 57474 spi_out.addr[3]
.sym 57475 spi_out.addr[2]
.sym 57478 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 57479 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[6]
.sym 57480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57481 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 57484 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 57485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 57491 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 57493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 57495 CLK$SB_IO_IN_$glb_clk
.sym 57498 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[1]
.sym 57499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[2]
.sym 57500 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[3]
.sym 57501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[4]
.sym 57502 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[5]
.sym 57503 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[6]
.sym 57504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[7]
.sym 57511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 57512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 57513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 57516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 57519 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 57521 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 57522 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 57523 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 57527 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I2[1]
.sym 57528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 57530 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_I3[2]
.sym 57532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 57541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57542 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[3]
.sym 57543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 57544 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 57545 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 57550 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57551 w_fft_out[33]
.sym 57552 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 57553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 57554 spi_out.addr[1]
.sym 57556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 57557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 57558 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 57559 spi_out.addr[2]
.sym 57561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 57562 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 57563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57566 spi_out.addr[3]
.sym 57567 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 57568 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 57569 spi_out.addr[0]
.sym 57571 spi_out.addr[1]
.sym 57572 spi_out.addr[2]
.sym 57573 spi_out.addr[0]
.sym 57574 spi_out.addr[3]
.sym 57583 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 57584 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 57585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 57586 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57590 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 57591 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 57592 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[3]
.sym 57595 spi_out.addr[1]
.sym 57596 spi_out.addr[3]
.sym 57597 spi_out.addr[0]
.sym 57598 spi_out.addr[2]
.sym 57601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 57602 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 57603 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57604 w_fft_out[33]
.sym 57608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 57609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 57610 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 57613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 57614 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 57616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 57618 CLK$SB_IO_IN_$glb_clk
.sym 57620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 57622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[0]
.sym 57623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 57624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 57625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57626 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 57627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 57632 spi_out.send_data[4]
.sym 57636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 57637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57644 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 57645 spi_out.send_data[1]
.sym 57646 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 57648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 57650 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 57651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 57653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 57661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 57663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 57664 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I2[1]
.sym 57665 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I2[0]
.sym 57667 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 57669 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 57670 fft_block.counter_N[0]
.sym 57671 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I2[2]
.sym 57672 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 57673 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 57676 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I2[2]
.sym 57677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57678 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 57679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 57680 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 57681 fft_block.counter_N[1]
.sym 57684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 57688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 57690 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_I3[2]
.sym 57694 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I2[0]
.sym 57695 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 57696 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I2[2]
.sym 57697 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I2[1]
.sym 57700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57701 fft_block.counter_N[1]
.sym 57702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 57703 fft_block.counter_N[0]
.sym 57706 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 57707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57708 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 57709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 57715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 57718 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 57719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 57725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 57726 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 57727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57733 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I2[1]
.sym 57736 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I2[1]
.sym 57737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_I3[2]
.sym 57738 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I2[2]
.sym 57739 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I2[0]
.sym 57740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 57741 CLK$SB_IO_IN_$glb_clk
.sym 57743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 57744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 57745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 57746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 57747 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 57748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 57750 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 57757 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 57759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 57767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 57770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 57771 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 57773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 57775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[3]
.sym 57777 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 57784 fft_block.counter_N[1]
.sym 57786 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 57787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 57788 fft_block.counter_N[1]
.sym 57791 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 57794 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 57795 fft_block.counter_N[2]
.sym 57796 fft_block.counter_N[0]
.sym 57797 fft_block.counter_N[0]
.sym 57798 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 57803 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 57805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 57806 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 57810 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 57813 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 57819 fft_block.counter_N[1]
.sym 57820 fft_block.counter_N[0]
.sym 57824 fft_block.counter_N[1]
.sym 57825 fft_block.counter_N[0]
.sym 57829 fft_block.counter_N[1]
.sym 57830 fft_block.counter_N[0]
.sym 57831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 57832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 57838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 57842 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 57847 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 57848 fft_block.counter_N[0]
.sym 57849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 57850 fft_block.counter_N[1]
.sym 57856 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 57859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 57861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 57862 fft_block.counter_N[2]
.sym 57863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 57864 CLK$SB_IO_IN_$glb_clk
.sym 57866 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 57868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[0]
.sym 57869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 57870 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 57871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 57872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 57873 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 57874 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I1_O
.sym 57880 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 57881 spi_out.addr[3]
.sym 57882 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I2[2]
.sym 57884 fft_block.counter_N[1]
.sym 57885 spi_out.addr[2]
.sym 57887 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 57888 fft_block.counter_N[1]
.sym 57891 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 57894 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 57895 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 57909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 57910 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 57911 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 57914 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 57915 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 57917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 57918 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 57922 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 57925 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[0]
.sym 57928 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_I3[2]
.sym 57931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 57933 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[0]
.sym 57934 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 57935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 57936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_I3[2]
.sym 57938 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 57940 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 57942 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[0]
.sym 57943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 57946 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_I3[2]
.sym 57947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 57948 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 57949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 57955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 57961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 57964 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 57965 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[0]
.sym 57966 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_I3[2]
.sym 57967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 57970 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 57976 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[0]
.sym 57977 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 57978 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 57979 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 57983 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 57984 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 57985 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 57986 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 57987 CLK$SB_IO_IN_$glb_clk
.sym 57989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 57990 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 57992 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 57993 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 57994 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 57995 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 57996 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 58001 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 58002 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 58003 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 58005 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 58006 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 58008 fft_block.counter_N[0]
.sym 58009 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 58010 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 58011 fft_block.counter_N[1]
.sym 58012 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 58013 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 58016 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_I3[2]
.sym 58018 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 58019 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 58021 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 58024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 58031 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 58033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 58035 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 58036 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 58037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 58038 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 58039 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 58040 fft_block.counter_N[2]
.sym 58043 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 58045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 58046 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 58047 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[3]
.sym 58049 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 58051 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[3]
.sym 58052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 58053 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 58054 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 58055 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[14]
.sym 58057 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 58059 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 58060 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 58061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 58063 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 58064 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 58066 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 58069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 58070 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 58071 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 58072 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 58075 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 58076 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58078 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 58082 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 58083 fft_block.counter_N[2]
.sym 58084 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 58087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 58088 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 58089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[14]
.sym 58090 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[3]
.sym 58093 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 58094 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 58095 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 58096 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 58099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 58100 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[3]
.sym 58101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[14]
.sym 58102 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 58105 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 58106 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 58107 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 58108 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 58112 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 58113 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 58114 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 58115 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 58116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 58117 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 58118 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[3]
.sym 58119 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 58126 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 58127 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 58128 fft_block.counter_N[2]
.sym 58130 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 58132 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 58133 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 58136 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 58139 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 58140 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 58141 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[14]
.sym 58143 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 58145 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[2]
.sym 58146 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 58147 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 58155 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 58158 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[3]
.sym 58163 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 58164 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[3]
.sym 58167 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 58171 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 58172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 58174 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 58175 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 58176 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 58177 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 58179 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 58182 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 58183 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 58184 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58186 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[3]
.sym 58187 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 58188 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 58189 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 58193 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58194 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 58195 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 58201 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 58206 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 58210 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 58211 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[3]
.sym 58212 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 58213 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 58216 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 58223 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 58230 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 58232 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 58233 CLK$SB_IO_IN_$glb_clk
.sym 58235 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 58236 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 58237 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[1]
.sym 58238 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[0]
.sym 58239 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 58240 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 58241 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 58242 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58244 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 58248 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 58250 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[14]
.sym 58255 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 58256 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 58258 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[3]
.sym 58259 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 58260 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 58261 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 58266 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 58270 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 58277 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58282 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 58284 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 58286 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 58290 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 58292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 58293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 58294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 58296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 58298 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 58300 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 58303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 58304 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 58305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 58306 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[14]
.sym 58310 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58311 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 58312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 58315 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58316 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 58317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 58322 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[14]
.sym 58324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 58333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 58334 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 58335 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 58336 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 58340 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 58341 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 58342 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 58351 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 58352 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 58353 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 58354 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 58355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 58356 CLK$SB_IO_IN_$glb_clk
.sym 58357 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 58358 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 58359 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 58360 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[14]
.sym 58361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 58362 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[2]
.sym 58363 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 58364 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 58365 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 58372 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 58378 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 58379 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 58385 $PACKER_VCC_NET
.sym 58401 $PACKER_VCC_NET
.sym 58402 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[1]
.sym 58404 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 58409 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 58412 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[3]
.sym 58422 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[4]
.sym 58423 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[2]
.sym 58426 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 58427 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[0]
.sym 58431 $nextpnr_ICESTORM_LC_0$O
.sym 58433 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[0]
.sym 58437 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 58440 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[1]
.sym 58443 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 58445 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[2]
.sym 58449 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 58451 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[3]
.sym 58455 $nextpnr_ICESTORM_LC_1$I3
.sym 58457 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[4]
.sym 58458 $PACKER_VCC_NET
.sym 58465 $nextpnr_ICESTORM_LC_1$I3
.sym 58471 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 58474 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 58478 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 58479 CLK$SB_IO_IN_$glb_clk
.sym 58493 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 58495 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 58497 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 58498 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 58743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 59859 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 60351 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 60551 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 60552 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 60553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 60554 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[0]
.sym 60555 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[2]
.sym 60556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 60568 fft_block.counter_N[1]
.sym 60591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 60595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 60596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 60597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 60602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 60606 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 60612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 60618 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 60619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 60624 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 60631 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 60638 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 60644 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 60649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 60655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 60661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 60667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 60670 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 60671 CLK$SB_IO_IN_$glb_clk
.sym 60677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 60679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[2]
.sym 60680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 60682 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 60683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_I0[0]
.sym 60684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 60689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 60690 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 60692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 60695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 60696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 60700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 60702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 60706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 60714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 60739 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 60742 fft_block.start_calc
.sym 60743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 60756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 60771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 60777 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 60779 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 60795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 60817 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 60830 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 60833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 60834 CLK$SB_IO_IN_$glb_clk
.sym 60836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 60837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 60838 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 60839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 60840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 60841 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 60843 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 60849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 60850 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 60852 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_O
.sym 60861 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 60862 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[1]
.sym 60864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[2]
.sym 60867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 60868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[4]
.sym 60871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 60878 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 60880 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 60882 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 60883 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 60884 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 60888 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 60890 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 60891 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 60892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 60900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 60901 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 60902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 60903 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 60904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 60908 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 60913 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 60916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 60917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 60918 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 60919 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 60922 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 60923 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 60924 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 60925 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 60930 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 60934 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 60935 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 60936 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 60937 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 60940 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 60949 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 60955 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 60956 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 60957 CLK$SB_IO_IN_$glb_clk
.sym 60959 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 60960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 60961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 60962 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 60963 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 60964 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 60965 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 60966 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 60973 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 60979 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 60981 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 60982 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 60985 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 61000 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 61004 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 61006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 61007 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[5]
.sym 61008 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 61009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 61011 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_O[2]
.sym 61012 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 61017 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 61019 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61027 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61034 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 61042 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 61045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 61046 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[5]
.sym 61047 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 61048 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61051 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 61052 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 61053 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[5]
.sym 61054 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61059 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 61063 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[5]
.sym 61064 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 61066 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61077 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 61079 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_O[2]
.sym 61080 CLK$SB_IO_IN_$glb_clk
.sym 61082 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 61083 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 61084 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 61085 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I1[0]
.sym 61086 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 61087 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 61088 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 61089 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 61094 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 61096 $PACKER_VCC_NET
.sym 61097 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_O[2]
.sym 61099 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 61100 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 61101 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 61104 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 61105 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 61106 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 61108 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 61115 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 61123 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 61124 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[1]
.sym 61126 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[3]
.sym 61127 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 61128 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 61132 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 61134 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 61135 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[4]
.sym 61138 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 61139 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 61142 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I1[0]
.sym 61143 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_I0[0]
.sym 61144 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 61149 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 61150 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 61157 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I1[0]
.sym 61158 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 61159 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[3]
.sym 61162 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 61163 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 61164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[1]
.sym 61165 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 61168 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_I0[0]
.sym 61169 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I1[0]
.sym 61170 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 61171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[3]
.sym 61174 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[1]
.sym 61175 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 61176 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 61177 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 61180 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 61181 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I1[0]
.sym 61182 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 61183 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[3]
.sym 61187 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 61188 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[4]
.sym 61189 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 61192 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 61193 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 61194 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 61195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 61199 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 61200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[4]
.sym 61201 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 61205 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61206 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[2]
.sym 61208 fft_block.reg_stage.input_regs.data_SB_LUT4_O_4_I0[2]
.sym 61209 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 61210 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 61211 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61212 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 61217 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 61218 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 61220 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 61223 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 61224 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 61229 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 61230 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]
.sym 61231 fft_block.start_calc
.sym 61232 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 61233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 61235 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 61236 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_I0[0]
.sym 61237 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 61240 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 61246 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 61249 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61253 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61254 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 61257 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 61259 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 61260 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 61262 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 61273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 61276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61278 $nextpnr_ICESTORM_LC_52$O
.sym 61281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 61284 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 61287 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61288 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 61290 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 61292 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61294 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 61296 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 61298 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 61300 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 61302 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 61305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 61306 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 61308 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 61310 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 61312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 61314 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 61316 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 61318 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 61321 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61322 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 61323 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 61324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 61328 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 61329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 61330 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 61331 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 61332 spi_out.send_data[2]
.sym 61333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 61334 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61335 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 61339 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 61343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 61344 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 61345 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 61347 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 61348 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61350 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 61352 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 61354 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[1]
.sym 61355 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 61356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[2]
.sym 61358 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[3]
.sym 61360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[4]
.sym 61363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[3]
.sym 61371 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 61372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 61373 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 61374 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 61375 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 61377 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 61379 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 61380 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 61382 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 61384 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[3]
.sym 61386 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 61388 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 61389 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 61392 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 61394 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 61395 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 61397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_I0[0]
.sym 61399 fft_block.counter_N[2]
.sym 61402 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 61408 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 61409 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 61410 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 61411 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 61417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 61420 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 61429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 61432 fft_block.counter_N[2]
.sym 61433 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[3]
.sym 61434 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 61435 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 61438 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 61439 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 61440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 61441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_I0[0]
.sym 61446 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 61448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 61449 CLK$SB_IO_IN_$glb_clk
.sym 61451 spi_out.send_data[5]
.sym 61452 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 61453 spi_out.send_data[3]
.sym 61454 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 61455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 61456 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61457 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[0]
.sym 61458 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 61463 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 61465 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0[2]
.sym 61468 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 61471 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 61472 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 61473 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 61475 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[5]
.sym 61476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 61477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 61478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[2]
.sym 61480 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 61483 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[3]
.sym 61484 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[4]
.sym 61485 fft_block.counter_N[2]
.sym 61486 fft_block.counter_N[1]
.sym 61492 fft_block.counter_N[2]
.sym 61495 spi_out.addr[2]
.sym 61496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_I0[0]
.sym 61498 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 61501 spi_out.addr[0]
.sym 61502 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 61506 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 61507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[5]
.sym 61509 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 61510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 61511 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 61515 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 61516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 61517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 61518 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 61519 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 61520 fft_block.counter_N[1]
.sym 61521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 61522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 61525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[5]
.sym 61526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 61528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 61531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 61532 fft_block.counter_N[2]
.sym 61533 fft_block.counter_N[1]
.sym 61534 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 61540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 61543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 61550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 61551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[5]
.sym 61552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 61555 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 61556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 61557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61558 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_I0[0]
.sym 61561 spi_out.addr[0]
.sym 61562 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 61563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 61564 spi_out.addr[2]
.sym 61567 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 61568 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 61569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 61570 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 61571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 61572 CLK$SB_IO_IN_$glb_clk
.sym 61574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 61576 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[3]
.sym 61577 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 61578 spi_out.send_data[4]
.sym 61579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 61580 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 61581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[2]
.sym 61582 $PACKER_VCC_NET
.sym 61585 $PACKER_VCC_NET
.sym 61587 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 61588 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 61589 spi_out.send_data[6]
.sym 61591 spi_out.addr[2]
.sym 61592 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 61593 spi_out.send_data[1]
.sym 61594 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 61597 spi_out.addr[0]
.sym 61598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 61599 spi_out.addr[1]
.sym 61600 spi_out.addr[3]
.sym 61601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 61602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[1]
.sym 61603 spi_out.addr[0]
.sym 61604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 61605 spi_out.addr[2]
.sym 61606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61607 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 61619 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 61621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 61622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 61630 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 61637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 61645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 61647 $nextpnr_ICESTORM_LC_64$O
.sym 61650 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 61653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 61655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 61659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 61662 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 61665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 61667 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 61669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 61671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 61673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 61675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 61677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 61679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 61681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 61683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 61686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 61687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 61692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 61693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 61697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[1]
.sym 61698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 61699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I2[2]
.sym 61701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 61702 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 61703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 61704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 61709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I1_O
.sym 61711 spi_out.addr[1]
.sym 61713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[5]
.sym 61715 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[6]
.sym 61717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 61719 spi_out.addr[1]
.sym 61720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[3]
.sym 61721 $PACKER_VCC_NET
.sym 61725 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[3]
.sym 61727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 61728 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 61731 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 61740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I2[3]
.sym 61741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 61742 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I2[0]
.sym 61743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_I3[2]
.sym 61744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 61748 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I2[1]
.sym 61751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_I3[2]
.sym 61754 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 61757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I2[2]
.sym 61758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 61759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 61760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 61767 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I2[2]
.sym 61768 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 61771 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 61772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 61773 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 61774 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 61777 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 61778 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_I3[2]
.sym 61779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 61780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 61783 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 61784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 61786 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 61789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_I3[2]
.sym 61790 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I2[3]
.sym 61791 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I2[2]
.sym 61792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 61795 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 61802 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I2[2]
.sym 61803 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I2[1]
.sym 61804 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I2[0]
.sym 61810 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 61814 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 61820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 61821 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 61822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 61823 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 61824 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 61825 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I2[2]
.sym 61826 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 61827 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 61836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 61837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 61838 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 61842 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 61843 spi_out.addr[3]
.sym 61844 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 61845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 61847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 61850 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 61851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 61852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 61854 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 61855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 61861 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 61863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 61864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 61865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 61867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_I3[2]
.sym 61870 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 61871 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[0]
.sym 61872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 61873 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 61875 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 61879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 61882 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 61887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 61892 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 61894 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 61900 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 61901 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 61902 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[0]
.sym 61903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_I3[2]
.sym 61906 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 61907 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 61908 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 61909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 61912 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 61913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 61914 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[0]
.sym 61918 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 61919 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[0]
.sym 61920 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 61921 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 61924 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 61925 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 61926 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 61931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 61932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 61933 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 61939 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 61940 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 61941 CLK$SB_IO_IN_$glb_clk
.sym 61943 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0[1]
.sym 61944 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 61945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 61946 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 61947 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 61948 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61949 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 61950 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 61957 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 61958 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 61961 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 61964 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 61967 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 61969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 61970 fft_block.counter_N[2]
.sym 61971 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[3]
.sym 61973 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 61974 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 61975 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 61976 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[4]
.sym 61977 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[14]
.sym 61978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[5]
.sym 61984 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[14]
.sym 61985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 61986 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 61987 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 61988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 61989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 61991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 61993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 61994 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 61996 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 61997 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 61999 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 62001 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 62006 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 62008 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 62009 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 62011 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 62014 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 62015 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_I3[2]
.sym 62017 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 62018 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62019 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 62020 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 62024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 62025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 62026 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 62029 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 62031 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 62032 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 62036 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[14]
.sym 62037 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62038 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 62043 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 62047 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62048 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[14]
.sym 62049 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 62050 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 62053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 62054 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 62055 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 62056 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 62059 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62060 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 62061 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 62062 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_I3[2]
.sym 62063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 62064 CLK$SB_IO_IN_$glb_clk
.sym 62065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 62066 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 62067 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 62068 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 62069 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 62070 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 62071 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62072 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 62073 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 62079 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 62082 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 62085 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0[1]
.sym 62086 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 62088 spi_out.addr[0]
.sym 62091 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 62096 spi_out.addr[1]
.sym 62100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 62109 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 62111 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 62113 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 62117 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 62118 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 62119 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 62124 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 62125 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 62132 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 62135 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 62136 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62138 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[14]
.sym 62140 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 62141 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 62142 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62143 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 62149 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 62161 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 62167 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 62170 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 62176 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 62177 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 62178 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62183 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 62185 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[14]
.sym 62186 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 62187 CLK$SB_IO_IN_$glb_clk
.sym 62190 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[1]
.sym 62191 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[2]
.sym 62192 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[3]
.sym 62193 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[4]
.sym 62194 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[5]
.sym 62195 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[6]
.sym 62196 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 62197 fft_block.reg_stage.c_map.stage_data[1]
.sym 62201 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 62205 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 62207 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 62209 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 62212 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 62217 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[3]
.sym 62232 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[1]
.sym 62233 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[0]
.sym 62234 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[3]
.sym 62235 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 62236 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 62240 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 62241 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 62243 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[3]
.sym 62245 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62254 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[2]
.sym 62260 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 62263 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[1]
.sym 62264 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[2]
.sym 62265 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[3]
.sym 62266 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[0]
.sym 62269 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 62270 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62271 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 62277 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 62282 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 62287 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[1]
.sym 62293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 62299 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[1]
.sym 62300 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[2]
.sym 62301 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[3]
.sym 62302 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[0]
.sym 62307 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 62312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 62313 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 62314 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 62315 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 62316 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 62317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62318 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 62319 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62330 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62338 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 62344 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 62346 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 62353 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 62354 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 62355 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[1]
.sym 62359 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 62360 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 62362 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 62364 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 62365 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[2]
.sym 62367 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 62369 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 62371 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 62372 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[0]
.sym 62375 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 62378 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 62380 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 62383 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 62386 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 62387 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 62388 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 62389 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 62392 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[2]
.sym 62394 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[0]
.sym 62395 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[1]
.sym 62400 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 62404 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 62405 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 62407 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 62412 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 62417 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 62418 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 62419 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 62422 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 62429 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 62430 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 62431 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 62432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 62433 CLK$SB_IO_IN_$glb_clk
.sym 62436 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 62438 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 62450 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 62458 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 62463 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 62467 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 62479 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 62485 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 62486 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 62487 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 62489 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 62490 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 62491 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 62498 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 62506 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 62511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 62517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 62521 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 62528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 62533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 62541 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 62546 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 62551 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 62555 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 62556 CLK$SB_IO_IN_$glb_clk
.sym 62570 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 62579 fft_block.reg_stage.w_cms_reg[27]
.sym 62581 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 62815 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 64597 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 64599 fft_block.start_calc
.sym 64623 fft_block.start_calc
.sym 64627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 64628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 64629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 64631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_I1[0]
.sym 64643 fft_block.counter_N[0]
.sym 64657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 64668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 64670 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 64671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 64672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 64675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 64676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 64679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 64680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 64682 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 64685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 64686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_I0[0]
.sym 64687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 64693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 64694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 64699 $nextpnr_ICESTORM_LC_41$O
.sym 64701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 64705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 64707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 64711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 64713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 64715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 64717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 64719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 64721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 64724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 64727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 64730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 64731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 64732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 64733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 64736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 64737 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 64738 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 64739 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 64742 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 64743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 64744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_I0[0]
.sym 64745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 64747 CLK$SB_IO_IN_$glb_clk
.sym 64748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 64753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[3]
.sym 64754 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[4]
.sym 64755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 64756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 64757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_I1[0]
.sym 64758 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 64759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[2]
.sym 64760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 64772 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 64775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 64781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_I1[0]
.sym 64809 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 64812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 64832 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 64838 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 64840 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[2]
.sym 64842 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 64843 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[0]
.sym 64844 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[2]
.sym 64845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 64848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 64850 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 64851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 64856 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 64859 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 64860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 64861 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 64863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 64864 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 64865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 64866 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 64875 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 64876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[2]
.sym 64877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 64878 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 64884 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 64895 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 64899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[0]
.sym 64900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[2]
.sym 64901 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 64905 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 64906 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 64907 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 64908 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 64909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 64910 CLK$SB_IO_IN_$glb_clk
.sym 64912 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 64913 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[14]
.sym 64914 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 64915 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 64916 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 64917 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 64918 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 64919 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 64921 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 64925 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 64926 fft_block.start_calc
.sym 64927 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 64933 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 64935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 64936 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 64937 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_O[2]
.sym 64938 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 64939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 64940 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 64941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 64942 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 64944 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 64946 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 64955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 64958 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 64960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 64961 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 64963 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 64965 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 64966 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 64969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 64970 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 64971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 64973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 64975 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 64977 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 64978 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 64980 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[1]
.sym 64982 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 64986 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 64992 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 64993 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 64994 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 64995 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 64998 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[1]
.sym 64999 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 65000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 65001 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 65007 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 65013 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 65016 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 65017 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[1]
.sym 65018 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 65019 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 65028 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 65029 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 65030 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 65031 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 65032 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 65033 CLK$SB_IO_IN_$glb_clk
.sym 65035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 65036 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65037 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65038 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 65039 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 65040 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 65041 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 65042 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 65049 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 65059 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 65061 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 65076 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[2]
.sym 65078 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 65079 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 65080 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 65081 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 65082 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 65086 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 65087 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 65088 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[4]
.sym 65089 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 65099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 65100 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 65103 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 65105 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 65111 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 65115 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 65116 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[2]
.sym 65117 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 65123 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 65127 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 65128 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 65129 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[4]
.sym 65133 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[2]
.sym 65134 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 65135 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 65136 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 65140 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 65145 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[2]
.sym 65146 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 65147 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 65148 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 65153 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 65155 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 65156 CLK$SB_IO_IN_$glb_clk
.sym 65158 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 65161 fft_block.reg_stage.input_regs.data_SB_LUT4_O_5_I0[1]
.sym 65164 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[0]
.sym 65171 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 65175 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 65184 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 65185 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 65190 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 65191 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 65199 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[3]
.sym 65200 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 65203 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 65204 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 65206 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 65207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 65210 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 65212 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 65214 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 65215 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 65217 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[2]
.sym 65218 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_I0[0]
.sym 65219 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 65221 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[0]
.sym 65223 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 65234 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[0]
.sym 65238 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 65239 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 65240 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 65241 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[2]
.sym 65244 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 65245 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 65246 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[3]
.sym 65250 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 65251 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 65253 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[2]
.sym 65256 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[2]
.sym 65257 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_I0[0]
.sym 65258 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 65259 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 65262 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 65265 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 65268 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[3]
.sym 65269 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 65270 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 65271 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 65274 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 65275 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[3]
.sym 65276 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 65277 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 65279 CLK$SB_IO_IN_$glb_clk
.sym 65280 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 65281 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 65282 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 65283 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 65284 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 65285 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 65286 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 65287 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 65288 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65293 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[3]
.sym 65294 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 65305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 65306 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65307 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 65311 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 65313 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65314 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 65316 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[3]
.sym 65322 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 65324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 65326 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 65327 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[5]
.sym 65328 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[6]
.sym 65329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 65332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 65334 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 65335 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 65336 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 65338 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65342 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 65343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 65347 fft_block.counter_N[2]
.sym 65350 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[4]
.sym 65352 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 65356 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[5]
.sym 65357 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 65358 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 65361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 65362 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 65363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[4]
.sym 65364 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 65373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 65374 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 65375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 65376 fft_block.counter_N[2]
.sym 65379 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 65380 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 65381 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 65382 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[4]
.sym 65386 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 65387 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[5]
.sym 65391 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[6]
.sym 65392 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 65393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 65398 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65400 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[6]
.sym 65404 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 65406 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 65407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 65408 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 65409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 65410 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 65411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 65417 fft_block.start_calc
.sym 65420 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[2]
.sym 65428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 65431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 65433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[2]
.sym 65434 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 65435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[3]
.sym 65436 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 65437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[4]
.sym 65438 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 65447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 65448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[4]
.sym 65449 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 65450 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 65451 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[3]
.sym 65453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 65454 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 65455 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 65458 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 65459 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 65460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 65461 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 65464 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 65465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 65466 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65467 fft_block.counter_N[0]
.sym 65468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 65472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 65473 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65474 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 65475 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 65476 fft_block.counter_N[1]
.sym 65478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 65479 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 65480 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 65481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65484 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 65485 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 65486 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65487 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 65490 fft_block.counter_N[0]
.sym 65491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 65492 fft_block.counter_N[1]
.sym 65493 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 65496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 65498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[4]
.sym 65499 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 65502 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 65503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 65504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 65505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 65508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 65509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 65511 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[3]
.sym 65514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 65515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 65516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[3]
.sym 65520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 65522 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 65525 CLK$SB_IO_IN_$glb_clk
.sym 65527 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 65528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[14]
.sym 65529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 65530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 65531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 65532 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65534 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 65535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 65539 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 65540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 65548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 65549 spi_out.send_data[2]
.sym 65551 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 65552 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 65555 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[2]
.sym 65557 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[3]
.sym 65560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[3]
.sym 65561 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[1]
.sym 65562 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 65569 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 65571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 65572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 65573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 65574 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3]
.sym 65576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]
.sym 65577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 65580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 65581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[3]
.sym 65582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 65583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 65584 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[4]
.sym 65586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 65588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[4]
.sym 65590 spi_out.addr[3]
.sym 65591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 65592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[1]
.sym 65593 spi_out.addr[0]
.sym 65594 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 65596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 65598 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65601 spi_out.addr[3]
.sym 65602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 65603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 65604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3]
.sym 65607 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65608 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[4]
.sym 65609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 65613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 65614 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 65615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 65616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 65620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 65622 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[4]
.sym 65625 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[3]
.sym 65626 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]
.sym 65627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 65628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[1]
.sym 65631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 65634 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[4]
.sym 65637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65638 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 65639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[4]
.sym 65640 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 65643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 65644 spi_out.addr[3]
.sym 65645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 65646 spi_out.addr[0]
.sym 65648 CLK$SB_IO_IN_$glb_clk
.sym 65651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[1]
.sym 65652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[2]
.sym 65653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[3]
.sym 65654 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[4]
.sym 65655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[5]
.sym 65656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[6]
.sym 65657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I0_O[2]
.sym 65662 spi_out.send_data[5]
.sym 65663 $PACKER_VCC_NET
.sym 65664 spi_out.addr[3]
.sym 65666 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 65668 spi_out.send_data[3]
.sym 65669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[3]
.sym 65672 spi_out.addr[2]
.sym 65674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 65675 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[6]
.sym 65678 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 65679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[6]
.sym 65680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I0_O[2]
.sym 65683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 65691 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 65692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 65693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[3]
.sym 65694 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 65695 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 65696 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[0]
.sym 65698 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[2]
.sym 65699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[6]
.sym 65702 spi_out.addr[1]
.sym 65703 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[5]
.sym 65704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 65706 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 65709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[3]
.sym 65710 spi_out.addr[3]
.sym 65713 spi_out.addr[2]
.sym 65714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[2]
.sym 65715 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 65718 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 65719 spi_out.addr[0]
.sym 65725 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65726 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 65727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[5]
.sym 65730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 65732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[5]
.sym 65736 spi_out.addr[2]
.sym 65737 spi_out.addr[3]
.sym 65738 spi_out.addr[1]
.sym 65739 spi_out.addr[0]
.sym 65742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[6]
.sym 65745 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 65748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[0]
.sym 65750 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 65751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[2]
.sym 65754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 65755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 65756 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 65757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 65760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 65761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 65762 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 65763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 65766 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 65767 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[3]
.sym 65768 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[2]
.sym 65769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[3]
.sym 65771 CLK$SB_IO_IN_$glb_clk
.sym 65773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 65774 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 65775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 65776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 65777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 65778 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 65779 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 65785 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 65790 spi_out.addr[1]
.sym 65791 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 65794 spi_out.addr[0]
.sym 65799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 65800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 65802 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 65803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 65804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 65805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 65807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 65808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 65814 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 65817 spi_out.addr[2]
.sym 65819 spi_out.addr[1]
.sym 65822 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 65823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 65825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_O[2]
.sym 65826 fft_block.counter_N[1]
.sym 65827 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 65828 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 65830 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 65831 fft_block.counter_N[0]
.sym 65835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[6]
.sym 65838 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 65839 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 65843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 65847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 65849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 65855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 65860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[6]
.sym 65861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 65865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 65866 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 65873 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 65877 fft_block.counter_N[0]
.sym 65878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 65879 fft_block.counter_N[1]
.sym 65880 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 65883 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 65884 spi_out.addr[1]
.sym 65885 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 65886 spi_out.addr[2]
.sym 65889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 65893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_O[2]
.sym 65894 CLK$SB_IO_IN_$glb_clk
.sym 65896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 65897 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 65898 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 65901 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 65902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 65903 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 65913 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_O[2]
.sym 65914 fft_block.counter_N[1]
.sym 65916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 65917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 65918 fft_block.start_calc
.sym 65921 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 65922 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 65923 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 65924 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 65927 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 65928 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 65929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 65930 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 65931 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 65937 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 65938 spi_out.addr[2]
.sym 65939 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 65940 spi_out.addr[0]
.sym 65941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 65942 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 65945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 65946 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 65948 spi_out.addr[3]
.sym 65951 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 65952 spi_out.addr[1]
.sym 65967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 65973 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 65976 spi_out.addr[0]
.sym 65977 spi_out.addr[3]
.sym 65978 spi_out.addr[2]
.sym 65979 spi_out.addr[1]
.sym 65982 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 65989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 65995 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 66003 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 66007 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 66012 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 66016 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 66017 CLK$SB_IO_IN_$glb_clk
.sym 66019 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 66020 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66021 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 66022 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 66023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 66024 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 66025 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 66026 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 66031 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 66032 spi_out.addr[2]
.sym 66034 spi_out.addr[0]
.sym 66036 spi_out.addr[3]
.sym 66037 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 66038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 66040 spi_out.addr[1]
.sym 66041 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 66042 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 66045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[1]
.sym 66047 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[2]
.sym 66048 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[3]
.sym 66050 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 66052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[3]
.sym 66053 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 66054 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 66060 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 66062 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_O[2]
.sym 66063 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 66064 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66068 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 66069 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 66070 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 66071 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 66072 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66073 spi_out.addr[0]
.sym 66076 fft_block.counter_N[1]
.sym 66077 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66078 fft_block.counter_N[2]
.sym 66079 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 66080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 66081 fft_block.counter_N[0]
.sym 66083 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 66084 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 66086 spi_out.addr[1]
.sym 66087 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 66091 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 66093 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 66094 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 66095 fft_block.counter_N[2]
.sym 66096 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 66099 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 66100 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 66101 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66105 fft_block.counter_N[1]
.sym 66106 fft_block.counter_N[0]
.sym 66107 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 66108 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 66112 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 66118 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66119 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 66120 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 66123 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 66124 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66125 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 66126 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 66129 spi_out.addr[0]
.sym 66130 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 66131 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 66132 spi_out.addr[1]
.sym 66135 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 66136 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 66137 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66138 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 66139 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_O[2]
.sym 66140 CLK$SB_IO_IN_$glb_clk
.sym 66142 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66143 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66144 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66145 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 66146 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 66147 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66148 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 66149 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 66151 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 66154 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 66155 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 66158 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_O[2]
.sym 66161 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 66166 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 66167 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[6]
.sym 66168 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 66169 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 66172 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 66175 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 66176 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 66184 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 66186 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 66188 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66190 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 66192 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 66194 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 66195 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 66197 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 66198 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 66201 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66202 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 66203 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 66205 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 66206 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 66209 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66210 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 66214 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 66216 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 66217 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 66218 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 66219 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66222 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 66224 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 66225 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 66231 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 66237 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 66243 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 66246 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 66247 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 66248 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 66252 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 66253 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 66254 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66258 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 66260 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66261 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 66262 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 66263 CLK$SB_IO_IN_$glb_clk
.sym 66265 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 66267 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66268 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[14]
.sym 66269 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66270 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 66271 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66272 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 66278 fft_block.reg_stage.w_we_c_map
.sym 66280 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 66282 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 66285 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 66288 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 66289 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 66291 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 66295 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 66308 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 66309 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 66310 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 66311 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 66313 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 66318 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 66319 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 66325 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[14]
.sym 66326 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 66336 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 66338 $nextpnr_ICESTORM_LC_56$O
.sym 66341 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 66344 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 66346 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 66348 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 66350 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 66352 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 66354 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 66356 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 66359 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 66360 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 66362 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 66365 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 66366 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 66368 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 66371 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 66372 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 66374 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 66376 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 66378 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 66381 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[14]
.sym 66382 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 66383 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 66384 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 66388 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 66389 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 66390 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 66391 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 66392 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 66393 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 66394 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 66395 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 66401 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 66403 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[14]
.sym 66405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 66408 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_O[2]
.sym 66421 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 66423 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 66430 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 66431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 66432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 66438 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 66440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66442 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 66443 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 66445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 66447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 66449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 66450 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66451 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 66452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 66453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 66455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 66460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66462 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 66463 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 66468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 66469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 66470 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 66471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 66474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 66477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 66480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 66481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66482 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 66489 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 66492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 66493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 66498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 66500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 66501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 66505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 66506 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 66507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 66508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 66509 CLK$SB_IO_IN_$glb_clk
.sym 66510 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 66511 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 66513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 66518 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 66554 fft_block.reg_stage.w_cms_reg[27]
.sym 66555 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 66556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 66567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 66592 fft_block.reg_stage.w_cms_reg[27]
.sym 66603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 66604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 66606 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66632 CLK$SB_IO_IN_$glb_clk
.sym 66633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 66647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 68646 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 68670 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 68672 CLK$SB_IO_IN
.sym 68676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 68698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 68702 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[0]
.sym 68704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 68707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[1]
.sym 68708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 68746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 68747 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 68748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 68754 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 68755 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 68757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 68758 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 68763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 68766 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 68770 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 68776 $nextpnr_ICESTORM_LC_31$O
.sym 68778 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 68782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 68784 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 68788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 68790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 68792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 68794 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 68797 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 68798 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 68801 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 68804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 68813 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 68814 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 68815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 68816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 68824 CLK$SB_IO_IN_$glb_clk
.sym 68825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 68835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 68836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 68837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 68845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 68850 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 68853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 68868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 68870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 68872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 68882 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 68886 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 68891 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 68909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 68910 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 68911 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 68913 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_I0[0]
.sym 68916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_I1[0]
.sym 68917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 68918 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 68919 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 68921 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 68925 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 68926 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 68927 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 68929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 68934 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_O
.sym 68935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 68936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 68937 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 68938 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 68943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 68948 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 68952 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 68954 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_I1[0]
.sym 68955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 68959 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 68960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 68961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 68964 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 68965 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 68966 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 68967 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 68970 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 68971 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 68973 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 68978 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 68982 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 68983 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 68984 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 68985 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_I0[0]
.sym 68986 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_O
.sym 68987 CLK$SB_IO_IN_$glb_clk
.sym 68988 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 68989 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 68990 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 68991 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 68992 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 68993 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 68994 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[1]
.sym 68995 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[4]
.sym 68996 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 69002 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 69003 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 69006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 69009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 69019 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 69020 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_O
.sym 69030 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 69034 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 69035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 69037 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 69038 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 69043 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69047 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[14]
.sym 69050 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 69057 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69058 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 69061 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 69065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 69070 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 69076 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[14]
.sym 69078 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 69082 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 69088 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 69093 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 69094 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69095 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 69099 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69100 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 69101 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 69107 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 69110 CLK$SB_IO_IN_$glb_clk
.sym 69111 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 69112 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 69113 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 69114 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69115 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 69116 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 69117 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 69118 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 69119 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 69123 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 69129 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 69137 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[14]
.sym 69138 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 69141 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 69155 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 69156 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69157 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 69158 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69159 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69160 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 69161 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 69163 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 69165 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 69167 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 69168 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 69169 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 69170 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69172 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 69173 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 69175 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 69179 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 69180 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_O
.sym 69181 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 69187 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69188 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 69189 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 69192 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 69194 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 69199 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 69200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69201 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 69204 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 69206 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 69207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69211 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69212 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 69213 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 69216 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 69217 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 69218 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 69219 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 69222 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 69224 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 69225 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69228 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69230 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 69231 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 69232 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_O
.sym 69233 CLK$SB_IO_IN_$glb_clk
.sym 69234 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 69235 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69236 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 69237 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69238 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69239 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 69240 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 69241 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 69242 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69248 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 69249 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 69252 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 69254 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 69261 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 69263 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[0]
.sym 69264 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 69266 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 69269 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 69279 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 69284 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 69285 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 69290 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 69303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 69304 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 69312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 69327 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 69329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 69330 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 69348 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 69355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 69356 CLK$SB_IO_IN_$glb_clk
.sym 69358 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[14]
.sym 69359 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[14]
.sym 69360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 69361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 69362 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 69363 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 69364 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 69365 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 69369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 69370 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 69375 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 69378 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_O[2]
.sym 69389 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 69393 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 69399 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 69400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 69403 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 69404 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 69407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 69408 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 69411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 69416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 69417 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[3]
.sym 69419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 69421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[1]
.sym 69423 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 69424 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[2]
.sym 69425 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 69426 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 69427 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 69429 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 69432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 69433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 69434 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[1]
.sym 69435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 69440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 69444 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[2]
.sym 69445 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 69446 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 69447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 69451 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 69452 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 69453 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[3]
.sym 69459 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 69462 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 69463 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 69464 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 69465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[2]
.sym 69468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[2]
.sym 69470 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 69471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 69474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 69475 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 69476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 69477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[1]
.sym 69478 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 69479 CLK$SB_IO_IN_$glb_clk
.sym 69481 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 69482 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69483 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 69484 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69485 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69486 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 69487 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 69488 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 69496 fft_block.reg_stage.w_cps_reg[17]
.sym 69498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 69503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 69507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[1]
.sym 69516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 69525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 69528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 69529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 69531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 69533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 69535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 69537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 69538 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[2]
.sym 69541 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69545 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 69549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 69553 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 69556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 69557 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[2]
.sym 69558 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 69564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 69567 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 69569 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 69570 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 69580 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 69581 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[2]
.sym 69582 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 69588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 69593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 69600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 69601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 69602 CLK$SB_IO_IN_$glb_clk
.sym 69604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 69605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 69608 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 69609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 69610 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[8]
.sym 69611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 69612 fft_block.reg_stage.c_map.stage_data[1]
.sym 69617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 69621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 69623 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 69625 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 69626 spi_out.send_data[0]
.sym 69627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 69630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 69635 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 69638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[14]
.sym 69645 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 69650 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 69653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 69655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 69660 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 69662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 69663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 69665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 69668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[3]
.sym 69670 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 69672 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[1]
.sym 69675 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[8]
.sym 69678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 69686 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 69691 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 69696 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[3]
.sym 69697 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 69699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 69705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 69708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 69709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 69710 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[8]
.sym 69711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[1]
.sym 69714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 69715 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[3]
.sym 69716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 69720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[8]
.sym 69721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[1]
.sym 69722 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 69723 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 69724 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 69725 CLK$SB_IO_IN_$glb_clk
.sym 69729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 69730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 69731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 69732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 69733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 69734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[0]
.sym 69740 spi_out.send_data[7]
.sym 69750 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 69755 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 69756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 69757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 69761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 69762 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 69769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 69773 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 69774 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 69777 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 69778 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 69779 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 69795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 69796 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 69799 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 69800 $nextpnr_ICESTORM_LC_57$O
.sym 69803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 69806 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 69808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 69810 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 69812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 69815 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 69816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 69818 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 69821 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 69822 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 69824 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 69826 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 69828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 69830 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 69833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 69834 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 69836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 69839 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 69840 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 69844 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 69845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 69846 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 69850 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 69852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69853 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 69854 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 69855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 69856 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 69857 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 69871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 69873 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 69875 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 69877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 69878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 69884 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 69885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 69891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 69896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 69897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 69902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 69911 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 69912 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 69913 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 69915 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 69919 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 69920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 69924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 69925 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 69926 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 69931 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 69936 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 69944 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 69948 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 69950 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 69951 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 69954 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 69957 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 69963 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 69971 CLK$SB_IO_IN_$glb_clk
.sym 69972 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 69973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 69974 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 69975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69976 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69977 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 69978 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 69979 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 69980 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 69985 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 69987 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 69992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 69997 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 69998 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 70000 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 70004 fft_block.reg_stage.w_cms_reg[35]
.sym 70005 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 70006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 70008 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 70018 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 70025 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70027 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 70028 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 70029 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 70030 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 70032 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 70033 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70034 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 70036 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 70037 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 70038 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 70039 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 70041 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 70047 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 70048 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 70049 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 70054 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 70055 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 70056 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 70059 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70060 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 70061 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 70065 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70066 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 70068 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 70071 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 70072 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70073 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 70077 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 70078 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 70080 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 70083 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70085 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 70086 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 70090 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 70091 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 70092 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 70093 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 70094 CLK$SB_IO_IN_$glb_clk
.sym 70095 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 70097 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 70098 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70099 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 70100 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 70102 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 70108 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I1_O
.sym 70109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 70112 spi_out.addr[1]
.sym 70113 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 70116 spi_out.addr[0]
.sym 70117 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I1_O
.sym 70120 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 70122 fft_block.reg_stage.w_cms_in[4]
.sym 70125 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 70126 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 70128 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70130 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[14]
.sym 70137 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 70141 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 70142 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 70145 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70146 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 70147 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70148 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 70149 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 70150 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 70154 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70155 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 70156 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 70157 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 70158 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 70159 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 70160 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 70163 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70165 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 70168 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 70171 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70172 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 70173 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 70177 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 70178 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 70179 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 70182 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 70183 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 70184 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 70185 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70189 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 70190 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70191 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 70194 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 70196 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 70197 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 70200 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 70206 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 70207 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70209 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 70212 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70214 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 70215 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 70216 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 70217 CLK$SB_IO_IN_$glb_clk
.sym 70218 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 70219 fft_block.reg_stage.w_cms_reg[31]
.sym 70220 fft_block.reg_stage.w_cms_reg[34]
.sym 70222 fft_block.reg_stage.w_cms_reg[35]
.sym 70224 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 70225 fft_block.reg_stage.w_cms_reg[33]
.sym 70232 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 70233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 70236 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 70241 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 70246 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 70251 fft_block.reg_stage.w_cms_reg[32]
.sym 70253 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 70254 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 70260 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 70261 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70264 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70266 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 70268 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 70270 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70271 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 70272 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 70274 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 70276 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 70279 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 70280 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 70283 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 70286 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 70287 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 70288 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70289 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 70295 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 70299 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 70300 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70302 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 70306 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70307 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 70308 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 70311 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 70313 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70314 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 70317 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 70318 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70320 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 70323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 70325 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70326 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 70329 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70330 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 70331 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 70335 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 70337 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70338 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 70339 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 70340 CLK$SB_IO_IN_$glb_clk
.sym 70341 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 70342 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 70343 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 70344 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 70345 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 70346 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70347 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 70348 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 70349 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 70354 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 70360 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[14]
.sym 70361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 70364 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 70368 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 70369 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 70370 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 70372 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 70373 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 70375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 70385 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 70386 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 70387 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 70391 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 70394 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_O[2]
.sym 70395 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 70397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 70402 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 70403 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 70405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 70409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 70412 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70413 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 70416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 70417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 70418 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 70419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 70429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 70430 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 70431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 70434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 70440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 70442 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 70446 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 70447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 70448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 70452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 70453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 70454 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 70455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 70460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 70462 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_O[2]
.sym 70463 CLK$SB_IO_IN_$glb_clk
.sym 70465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 70466 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70467 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70471 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 70472 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 70478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 70482 PIN_21$SB_IO_OUT
.sym 70495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 70497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 70498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 70500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 70508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 70509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 70515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 70517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 70522 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 70525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 70530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 70534 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 70535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 70542 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 70547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 70553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 70559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 70563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 70572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 70577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 70581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 70585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 70586 CLK$SB_IO_IN_$glb_clk
.sym 70590 fft_block.reg_stage.w_cms_reg[28]
.sym 70591 fft_block.reg_stage.w_cms_reg[30]
.sym 70593 fft_block.reg_stage.w_cms_reg[27]
.sym 70595 fft_block.reg_stage.w_cms_reg[29]
.sym 70611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 70621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 70630 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 70633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 70636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 70647 fft_block.reg_stage.w_cms_reg[28]
.sym 70652 fft_block.reg_stage.w_cms_reg[29]
.sym 70653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 70656 fft_block.reg_stage.w_cms_reg[30]
.sym 70662 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 70663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 70664 fft_block.reg_stage.w_cms_reg[28]
.sym 70674 fft_block.reg_stage.w_cms_reg[30]
.sym 70676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 70677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 70704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 70706 fft_block.reg_stage.w_cms_reg[29]
.sym 70707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 70709 CLK$SB_IO_IN_$glb_clk
.sym 70712 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 70714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 70717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 70727 fft_block.reg_stage.w_cms_in[0]
.sym 70729 fft_block.reg_stage.w_cms_in[1]
.sym 70730 fft_block.reg_stage.w_cms_in[2]
.sym 70733 fft_block.reg_stage.w_cms_in[3]
.sym 70854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 70979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 72723 CLK$SB_IO_IN
.sym 72745 CLK$SB_IO_IN
.sym 72778 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 72779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 72783 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 72785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 72793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 72834 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 72836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[0]
.sym 72838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 72849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 72856 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 72866 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 72867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 72886 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 72891 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[0]
.sym 72900 CLK$SB_IO_IN_$glb_clk
.sym 72901 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 72906 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 72907 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[2]
.sym 72908 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 72909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[3]
.sym 72910 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 72911 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 72912 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 72913 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 72921 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_O
.sym 72926 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_O
.sym 72947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 72948 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 72967 $PACKER_VCC_NET
.sym 72971 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 72983 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[0]
.sym 72984 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[4]
.sym 72985 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 72988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[1]
.sym 72991 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[3]
.sym 72996 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 72997 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[2]
.sym 72998 $PACKER_VCC_NET
.sym 73004 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 73005 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 73009 fft_block.start_calc
.sym 73015 $nextpnr_ICESTORM_LC_44$O
.sym 73018 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[0]
.sym 73021 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 73024 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[1]
.sym 73027 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 73029 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[2]
.sym 73033 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 73036 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[3]
.sym 73039 $nextpnr_ICESTORM_LC_45$I3
.sym 73041 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[4]
.sym 73042 $PACKER_VCC_NET
.sym 73049 $nextpnr_ICESTORM_LC_45$I3
.sym 73052 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 73053 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 73054 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 73055 fft_block.start_calc
.sym 73061 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 73063 CLK$SB_IO_IN_$glb_clk
.sym 73070 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 73071 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 73072 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 73083 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 73087 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 73089 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 73092 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73097 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73098 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 73107 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 73110 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 73112 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 73115 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 73117 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 73120 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73122 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73123 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 73126 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 73127 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 73132 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 73134 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_I1[0]
.sym 73139 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 73140 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73142 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 73146 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 73151 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 73158 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73159 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 73160 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 73164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 73170 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 73176 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 73181 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_I1[0]
.sym 73183 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 73184 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 73186 CLK$SB_IO_IN_$glb_clk
.sym 73187 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 73188 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73189 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73190 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 73191 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 73192 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 73193 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 73194 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 73195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 73202 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73204 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 73205 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 73207 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[0]
.sym 73212 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 73213 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 73214 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 73215 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_O
.sym 73217 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 73218 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 73219 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 73223 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 73229 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73231 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 73233 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 73235 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 73238 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73239 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73240 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 73242 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 73243 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 73245 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 73246 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 73248 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 73249 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 73251 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 73252 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 73253 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[14]
.sym 73255 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73256 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73257 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 73260 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 73262 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 73263 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73264 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 73270 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[14]
.sym 73271 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 73275 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 73276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 73280 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 73281 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 73282 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 73283 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 73286 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 73287 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73288 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 73293 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 73294 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73295 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 73298 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 73299 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 73300 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 73305 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73306 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 73307 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 73308 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73309 CLK$SB_IO_IN_$glb_clk
.sym 73310 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 73311 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 73312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 73313 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 73314 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73315 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 73316 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73317 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 73318 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 73332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 73334 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 73335 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 73336 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 73337 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 73339 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 73344 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 73352 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73355 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 73359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 73363 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_O[2]
.sym 73367 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 73368 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73370 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 73371 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 73372 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 73373 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 73374 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 73378 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 73379 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73380 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 73381 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 73382 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 73383 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73385 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73387 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 73388 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 73393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 73397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73398 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 73399 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 73403 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 73404 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73406 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 73412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 73416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 73422 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 73428 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 73429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 73430 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_O[2]
.sym 73432 CLK$SB_IO_IN_$glb_clk
.sym 73434 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 73435 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 73436 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 73437 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 73438 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 73439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 73440 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 73441 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 73455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 73468 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[14]
.sym 73469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 73478 fft_block.reg_stage.w_cps_reg[26]
.sym 73480 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 73481 fft_block.reg_stage.w_cps_reg[17]
.sym 73482 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 73485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 73494 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 73495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 73496 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 73503 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 73504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 73505 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 73506 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 73509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 73510 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 73511 fft_block.reg_stage.w_cps_reg[26]
.sym 73514 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 73516 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 73517 fft_block.reg_stage.w_cps_reg[17]
.sym 73521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 73522 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 73523 fft_block.reg_stage.w_cps_reg[26]
.sym 73526 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 73527 fft_block.reg_stage.w_cps_reg[17]
.sym 73529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 73532 fft_block.reg_stage.w_cps_reg[17]
.sym 73533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 73535 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 73538 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 73540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 73541 fft_block.reg_stage.w_cps_reg[17]
.sym 73544 fft_block.reg_stage.w_cps_reg[17]
.sym 73545 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 73547 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 73551 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 73552 fft_block.reg_stage.w_cps_reg[26]
.sym 73553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 73555 CLK$SB_IO_IN_$glb_clk
.sym 73557 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73558 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 73559 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 73561 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 73562 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 73563 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 73564 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73572 fft_block.reg_stage.w_cps_reg[26]
.sym 73581 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 73585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 73586 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 73598 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 73600 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 73601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 73602 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 73607 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73610 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 73611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 73612 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 73613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 73619 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 73621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 73624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 73625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73628 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 73629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 73632 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 73633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 73634 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 73638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73639 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 73640 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 73643 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 73644 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 73646 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 73649 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 73650 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73652 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 73655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 73657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 73662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 73663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 73664 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73667 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 73669 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 73673 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 73675 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 73676 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73678 CLK$SB_IO_IN_$glb_clk
.sym 73679 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 73680 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 73681 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 73682 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 73684 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 73685 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 73686 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 73687 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 73694 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 73698 fft_block.reg_stage.w_we_c_map
.sym 73700 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 73706 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 73707 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 73711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 73721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 73723 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 73724 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 73725 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 73727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 73731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 73734 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 73735 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 73740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[14]
.sym 73748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 73755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[14]
.sym 73756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 73763 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 73780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 73784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 73785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 73787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 73793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 73796 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 73800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 73801 CLK$SB_IO_IN_$glb_clk
.sym 73808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 73809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[3]
.sym 73810 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[2]
.sym 73817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 73822 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 73823 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 73829 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 73833 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 73834 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73847 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 73848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 73851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[0]
.sym 73854 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 73858 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 73865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 73870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 73871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 73873 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 73876 $nextpnr_ICESTORM_LC_17$O
.sym 73878 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 73882 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 73885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 73888 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 73890 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 73892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 73894 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 73897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 73898 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 73901 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 73904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 73907 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 73908 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 73909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 73910 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 73914 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[0]
.sym 73919 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 73924 CLK$SB_IO_IN_$glb_clk
.sym 73925 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 73926 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 73927 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 73928 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[4]
.sym 73929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 73930 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 73931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 73932 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[1]
.sym 73933 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 73942 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 73948 spi_out.send_data[4]
.sym 73950 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 73952 spi_out.addr[0]
.sym 73958 spi_out.addr[2]
.sym 73961 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 73967 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73968 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 73969 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73970 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 73971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 73972 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 73973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 73974 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 73977 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 73978 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 73979 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 73980 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 73981 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 73982 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 73985 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73987 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 73988 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 73994 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 73995 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 73998 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 74000 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74001 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 74003 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 74006 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 74007 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 74008 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 74009 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 74012 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74013 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 74014 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 74018 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 74019 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 74021 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74024 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74025 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 74027 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 74030 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 74031 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74033 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 74036 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 74037 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 74039 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 74042 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 74043 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 74044 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 74045 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 74046 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 74047 CLK$SB_IO_IN_$glb_clk
.sym 74048 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 74051 spi_out.addr[2]
.sym 74052 spi_out.addr[3]
.sym 74053 spi_out.addr[4]
.sym 74054 spi_out.addr[1]
.sym 74055 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 74056 spi_out.addr[0]
.sym 74070 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 74074 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 74075 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74076 spi_out.addr[1]
.sym 74078 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 74092 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74093 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 74094 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 74098 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 74100 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74102 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 74105 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 74106 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 74111 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 74112 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 74115 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 74120 fft_block.reg_stage.w_cms_reg[35]
.sym 74121 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 74123 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 74124 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 74126 fft_block.reg_stage.w_cms_reg[35]
.sym 74129 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 74130 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 74131 fft_block.reg_stage.w_cms_reg[35]
.sym 74136 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74137 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 74138 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 74142 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74143 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 74144 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 74147 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 74148 fft_block.reg_stage.w_cms_reg[35]
.sym 74149 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 74153 fft_block.reg_stage.w_cms_reg[35]
.sym 74154 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 74156 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 74159 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 74160 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 74162 fft_block.reg_stage.w_cms_reg[35]
.sym 74165 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 74166 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 74167 fft_block.reg_stage.w_cms_reg[35]
.sym 74170 CLK$SB_IO_IN_$glb_clk
.sym 74172 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 74173 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74175 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 74176 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 74177 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 74178 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74179 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74187 spi_out.addr[3]
.sym 74193 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 74195 spi_out.addr[2]
.sym 74196 fft_block.reg_stage.w_cms_in[6]
.sym 74198 spi_out.addr[3]
.sym 74199 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 74201 fft_block.reg_stage.w_cms_in[7]
.sym 74218 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 74219 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 74220 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 74226 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 74228 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 74231 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_O[2]
.sym 74237 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74239 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 74253 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 74258 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 74259 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 74261 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74266 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 74271 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 74282 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 74292 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_O[2]
.sym 74293 CLK$SB_IO_IN_$glb_clk
.sym 74295 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 74296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 74297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 74298 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 74299 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 74300 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[14]
.sym 74301 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[14]
.sym 74320 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 74321 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 74338 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 74346 fft_block.reg_stage.w_cms_in[8]
.sym 74350 fft_block.reg_stage.w_cms_in[4]
.sym 74354 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 74356 fft_block.reg_stage.w_cms_in[6]
.sym 74357 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[14]
.sym 74361 fft_block.reg_stage.w_cms_in[7]
.sym 74372 fft_block.reg_stage.w_cms_in[4]
.sym 74378 fft_block.reg_stage.w_cms_in[7]
.sym 74387 fft_block.reg_stage.w_cms_in[8]
.sym 74401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[14]
.sym 74402 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 74405 fft_block.reg_stage.w_cms_in[6]
.sym 74415 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 74416 CLK$SB_IO_IN_$glb_clk
.sym 74419 fft_block.reg_stage.w_cms_reg[17]
.sym 74420 fft_block.reg_stage.w_cms_reg[15]
.sym 74421 fft_block.reg_stage.w_cms_reg[13]
.sym 74425 fft_block.reg_stage.w_cms_reg[16]
.sym 74430 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 74434 fft_block.reg_stage.w_cms_in[8]
.sym 74437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 74439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 74441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 74447 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 74449 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 74459 fft_block.reg_stage.w_cms_reg[31]
.sym 74461 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74467 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 74468 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 74469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 74471 fft_block.reg_stage.w_cms_reg[32]
.sym 74472 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 74473 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 74475 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 74481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 74482 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 74484 fft_block.reg_stage.w_cms_reg[17]
.sym 74485 fft_block.reg_stage.w_cms_reg[15]
.sym 74486 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 74488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 74490 fft_block.reg_stage.w_cms_reg[16]
.sym 74492 fft_block.reg_stage.w_cms_reg[17]
.sym 74494 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 74495 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 74499 fft_block.reg_stage.w_cms_reg[17]
.sym 74500 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 74501 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 74504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 74505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 74507 fft_block.reg_stage.w_cms_reg[32]
.sym 74511 fft_block.reg_stage.w_cms_reg[17]
.sym 74512 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 74513 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 74516 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 74518 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 74522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 74523 fft_block.reg_stage.w_cms_reg[16]
.sym 74524 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 74528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 74530 fft_block.reg_stage.w_cms_reg[31]
.sym 74531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 74534 fft_block.reg_stage.w_cms_reg[15]
.sym 74536 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 74537 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 74539 CLK$SB_IO_IN_$glb_clk
.sym 74541 fft_block.reg_stage.w_cms_reg[12]
.sym 74542 fft_block.reg_stage.w_cms_reg[10]
.sym 74544 fft_block.reg_stage.w_cms_reg[11]
.sym 74548 fft_block.reg_stage.w_cms_reg[14]
.sym 74550 fft_block.reg_stage.w_cms_in[4]
.sym 74554 spi_out.addr_SB_DFFESR_Q_R[0]
.sym 74558 fft_block.reg_stage.w_cms_in[4]
.sym 74561 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 74562 fft_block.reg_stage.w_cms_in[8]
.sym 74572 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 74576 fft_block.reg_stage.w_cms_reg[10]
.sym 74583 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74584 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74586 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 74588 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 74589 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 74590 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 74591 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 74593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 74595 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 74597 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 74612 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74615 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 74616 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 74617 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74623 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 74624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 74627 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 74628 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 74652 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 74653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 74654 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74658 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 74659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74660 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 74661 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 74662 CLK$SB_IO_IN_$glb_clk
.sym 74663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 74665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 74667 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74669 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 74670 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74671 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 74672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 74682 fft_block.reg_stage.w_cms_reg[32]
.sym 74683 fft_block.reg_stage.w_cms_in[1]
.sym 74686 fft_block.reg_stage.w_cms_in[5]
.sym 74690 fft_block.reg_stage.w_cms_in[3]
.sym 74691 fft_block.reg_stage.w_cms_in[2]
.sym 74707 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 74712 fft_block.reg_stage.w_cms_in[0]
.sym 74713 fft_block.reg_stage.w_cms_in[2]
.sym 74714 fft_block.reg_stage.w_cms_in[1]
.sym 74718 fft_block.reg_stage.w_cms_in[3]
.sym 74750 fft_block.reg_stage.w_cms_in[1]
.sym 74757 fft_block.reg_stage.w_cms_in[3]
.sym 74768 fft_block.reg_stage.w_cms_in[0]
.sym 74782 fft_block.reg_stage.w_cms_in[2]
.sym 74784 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 74785 CLK$SB_IO_IN_$glb_clk
.sym 74787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74788 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 74789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 74790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 74791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 74794 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 74800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 74829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 74831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 74832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 74839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 74841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 74848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74850 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 74853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 74858 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 74867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 74868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 74869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 74870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 74879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 74880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74882 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 74899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 74900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 74907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 74908 CLK$SB_IO_IN_$glb_clk
.sym 74909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 74928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 74935 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 76856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 76861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 76862 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 76868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 76904 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 76913 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 76920 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 76922 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 76927 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 76931 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 76936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 76937 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 76938 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 76939 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 76960 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 76973 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 76977 CLK$SB_IO_IN_$glb_clk
.sym 76978 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 76983 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 76985 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 76987 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 76989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 76990 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 76999 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77039 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 77040 fft_block.reg_stage.w_cps_reg[20]
.sym 77044 fft_block.reg_stage.w_cps_reg[19]
.sym 77061 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 77066 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 77067 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 77069 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 77073 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 77075 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 77078 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 77080 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 77083 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77084 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77086 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 77094 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77095 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 77096 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 77100 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 77108 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 77112 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 77120 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 77124 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 77129 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 77130 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 77132 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77135 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77137 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 77138 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 77140 CLK$SB_IO_IN_$glb_clk
.sym 77141 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 77143 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 77144 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 77148 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77154 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 77156 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 77160 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 77167 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 77171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 77173 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 77175 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 77188 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[1]
.sym 77189 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[4]
.sym 77191 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[0]
.sym 77192 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[2]
.sym 77193 $PACKER_VCC_NET
.sym 77194 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[3]
.sym 77197 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 77205 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 77206 fft_block.reg_stage.w_cps_reg[20]
.sym 77209 fft_block.reg_stage.w_cps_reg[19]
.sym 77214 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 77215 $nextpnr_ICESTORM_LC_19$O
.sym 77217 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[0]
.sym 77221 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 77224 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[1]
.sym 77227 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 77230 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[2]
.sym 77233 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 77235 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[3]
.sym 77239 $nextpnr_ICESTORM_LC_20$I3
.sym 77241 $PACKER_VCC_NET
.sym 77242 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[4]
.sym 77249 $nextpnr_ICESTORM_LC_20$I3
.sym 77252 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 77253 fft_block.reg_stage.w_cps_reg[20]
.sym 77254 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 77258 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 77259 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 77260 fft_block.reg_stage.w_cps_reg[19]
.sym 77263 CLK$SB_IO_IN_$glb_clk
.sym 77265 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77267 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 77268 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77269 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 77270 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 77272 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77284 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 77289 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 77298 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 77308 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77309 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 77310 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77313 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 77314 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 77315 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 77316 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 77317 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 77318 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 77319 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77321 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77322 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77323 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 77324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_O
.sym 77326 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 77327 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 77329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 77330 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 77331 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 77332 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 77333 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 77334 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 77336 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 77339 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 77340 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 77341 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77345 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 77346 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 77347 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 77354 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 77357 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 77359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 77360 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 77363 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77365 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 77366 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 77370 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 77371 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 77372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77376 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 77377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77378 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 77381 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 77383 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 77384 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77385 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_O
.sym 77386 CLK$SB_IO_IN_$glb_clk
.sym 77387 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 77388 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 77389 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77391 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 77392 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 77393 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 77394 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 77395 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 77404 $PACKER_VCC_NET
.sym 77406 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 77413 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 77417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 77421 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77422 fft_block.reg_stage.w_cps_in[8]
.sym 77423 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 77434 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 77435 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 77436 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 77439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 77440 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 77442 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77444 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 77450 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 77452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 77454 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 77455 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 77456 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 77458 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 77460 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 77463 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 77464 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 77469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 77470 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77471 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 77475 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 77476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 77480 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 77481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77482 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 77486 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 77487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 77492 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 77495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 77498 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 77499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 77500 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 77505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77506 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 77508 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 77509 CLK$SB_IO_IN_$glb_clk
.sym 77510 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 77513 fft_block.reg_stage.w_cps_reg[16]
.sym 77517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77518 fft_block.reg_stage.w_cps_reg[17]
.sym 77524 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 77527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 77531 fft_block.reg_stage.w_cps_reg[32]
.sym 77535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 77536 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 77540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77542 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 77543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 77554 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 77555 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 77556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 77558 fft_block.reg_stage.w_cps_reg[26]
.sym 77560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 77561 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 77562 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 77564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 77565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 77566 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 77567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 77571 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 77573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 77578 fft_block.reg_stage.w_cps_reg[16]
.sym 77580 fft_block.start_calc
.sym 77583 fft_block.reg_stage.w_cps_reg[17]
.sym 77585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 77586 fft_block.start_calc
.sym 77587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 77588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 77591 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 77592 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 77593 fft_block.reg_stage.w_cps_reg[16]
.sym 77597 fft_block.reg_stage.w_cps_reg[26]
.sym 77599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 77600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 77603 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 77604 fft_block.reg_stage.w_cps_reg[17]
.sym 77606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 77609 fft_block.reg_stage.w_cps_reg[26]
.sym 77610 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 77611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 77616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 77617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 77618 fft_block.reg_stage.w_cps_reg[26]
.sym 77621 fft_block.reg_stage.w_cps_reg[26]
.sym 77622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 77623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 77627 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 77628 fft_block.reg_stage.w_cps_reg[17]
.sym 77629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 77632 CLK$SB_IO_IN_$glb_clk
.sym 77634 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 77635 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 77637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 77638 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 77639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 77640 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 77641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 77652 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 77663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 77665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 77675 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77676 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 77678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 77679 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 77682 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 77684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77686 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 77688 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 77690 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 77691 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77692 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 77696 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 77700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77701 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 77705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 77706 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 77709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 77710 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 77715 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 77720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 77721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 77722 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77726 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77728 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 77729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 77732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 77734 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 77738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 77739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 77745 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 77746 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 77750 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 77751 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 77752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77754 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 77755 CLK$SB_IO_IN_$glb_clk
.sym 77756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 77758 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 77759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 77763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 77764 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 77772 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 77777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 77779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 77780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77781 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 77783 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 77786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 77792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 77800 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 77806 spi_out.send_data[1]
.sym 77808 spi_out.send_data[6]
.sym 77809 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 77810 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 77815 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 77819 spi_out.send_data[5]
.sym 77823 spi_out.send_data[3]
.sym 77827 spi_out.send_data[2]
.sym 77828 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 77829 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 77833 spi_out.send_data[3]
.sym 77837 spi_out.send_data[1]
.sym 77845 spi_out.send_data[2]
.sym 77856 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 77857 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 77858 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 77861 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 77863 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 77864 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 77868 spi_out.send_data[6]
.sym 77873 spi_out.send_data[5]
.sym 77877 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 77878 CLK$SB_IO_IN_$glb_clk
.sym 77880 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 77881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 77882 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 77883 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 77884 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[14]
.sym 77886 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 77887 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[14]
.sym 77894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 77896 spi_out.send_data[6]
.sym 77900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 77902 spi_out.send_data[1]
.sym 77905 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 77906 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 77910 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 77912 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 77913 spi_out.send_data[2]
.sym 77914 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 77923 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[4]
.sym 77924 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 77927 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[3]
.sym 77928 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[0]
.sym 77931 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 77935 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[1]
.sym 77945 $PACKER_VCC_NET
.sym 77952 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[2]
.sym 77953 $nextpnr_ICESTORM_LC_3$O
.sym 77955 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[0]
.sym 77959 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 77962 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[1]
.sym 77965 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 77968 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[2]
.sym 77971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 77973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[3]
.sym 77977 $nextpnr_ICESTORM_LC_4$I3
.sym 77979 $PACKER_VCC_NET
.sym 77980 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[4]
.sym 77987 $nextpnr_ICESTORM_LC_4$I3
.sym 77991 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 77996 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 78003 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78004 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 78005 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 78006 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 78007 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 78008 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 78010 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 78019 spi_out.addr[1]
.sym 78020 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I1_O
.sym 78025 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I1_O
.sym 78027 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 78028 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 78031 $PACKER_VCC_NET
.sym 78032 fft_block.reg_stage.w_cms_reg[26]
.sym 78033 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 78036 spi_out.addr[2]
.sym 78037 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 78038 spi_out.addr[3]
.sym 78044 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 78046 spi_out.addr[2]
.sym 78047 spi_out.addr[3]
.sym 78048 fft_block.reg_stage.w_cms_reg[26]
.sym 78049 spi_out.addr[1]
.sym 78050 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 78051 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 78056 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 78057 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 78058 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 78059 spi_out.addr[0]
.sym 78062 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 78064 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 78065 fft_block.start_calc
.sym 78067 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 78072 fft_block.reg_stage.w_cms_reg[26]
.sym 78073 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 78078 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 78079 fft_block.reg_stage.w_cms_reg[26]
.sym 78080 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 78083 spi_out.addr[1]
.sym 78084 spi_out.addr[2]
.sym 78085 spi_out.addr[3]
.sym 78086 spi_out.addr[0]
.sym 78091 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 78095 fft_block.reg_stage.w_cms_reg[26]
.sym 78096 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 78097 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 78101 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 78102 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 78103 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 78104 fft_block.start_calc
.sym 78107 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 78109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 78110 fft_block.reg_stage.w_cms_reg[26]
.sym 78113 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 78119 fft_block.reg_stage.w_cms_reg[26]
.sym 78121 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 78122 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 78124 CLK$SB_IO_IN_$glb_clk
.sym 78126 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 78127 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78128 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 78129 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 78130 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78131 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 78132 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78133 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78138 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 78144 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 78148 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 78150 spi_out.addr[4]
.sym 78152 spi_out.addr[1]
.sym 78153 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 78155 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 78156 spi_out.addr[0]
.sym 78158 fft_block.reg_stage.w_cms_reg[26]
.sym 78159 fft_block.reg_stage.w_cms_in[8]
.sym 78169 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 78172 spi_out.addr[1]
.sym 78177 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 78178 spi_out.addr[3]
.sym 78180 spi_out.addr_SB_DFFESR_Q_R[0]
.sym 78185 spi_out.addr[2]
.sym 78187 spi_out.addr[4]
.sym 78198 spi_out.addr[0]
.sym 78199 $nextpnr_ICESTORM_LC_38$O
.sym 78202 spi_out.addr[0]
.sym 78205 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 78208 spi_out.addr[1]
.sym 78211 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 78214 spi_out.addr[2]
.sym 78215 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 78217 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 78219 spi_out.addr[3]
.sym 78221 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 78226 spi_out.addr[4]
.sym 78227 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 78231 spi_out.addr[0]
.sym 78232 spi_out.addr[1]
.sym 78239 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 78245 spi_out.addr[0]
.sym 78246 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 78247 CLK$SB_IO_IN_$glb_clk
.sym 78248 spi_out.addr_SB_DFFESR_Q_R[0]
.sym 78249 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78250 fft_block.reg_stage.w_cms_reg[21]
.sym 78251 fft_block.reg_stage.w_cms_reg[26]
.sym 78254 fft_block.reg_stage.w_cms_reg[23]
.sym 78256 fft_block.reg_stage.w_cms_reg[22]
.sym 78263 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 78264 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 78268 spi_out.addr_SB_DFFESR_Q_R[0]
.sym 78270 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I1_O
.sym 78271 spi_out.addr[4]
.sym 78273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 78279 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 78293 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 78297 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78298 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 78303 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 78304 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78306 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 78308 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 78310 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 78312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 78314 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78315 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78317 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 78318 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 78319 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 78323 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78324 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 78325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 78330 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 78331 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78332 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 78341 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78343 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 78344 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 78348 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 78349 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 78350 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78354 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 78355 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 78359 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 78361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 78365 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78367 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 78368 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 78369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 78370 CLK$SB_IO_IN_$glb_clk
.sym 78371 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 78372 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 78373 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 78374 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 78376 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 78377 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 78378 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 78379 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 78414 fft_block.reg_stage.w_cms_reg[34]
.sym 78415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 78416 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 78418 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 78422 fft_block.reg_stage.w_cms_reg[17]
.sym 78424 fft_block.reg_stage.w_cms_reg[35]
.sym 78425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 78427 fft_block.reg_stage.w_cms_reg[33]
.sym 78430 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 78431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 78432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 78440 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 78441 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 78446 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 78447 fft_block.reg_stage.w_cms_reg[34]
.sym 78449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 78453 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 78454 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 78455 fft_block.reg_stage.w_cms_reg[17]
.sym 78459 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 78460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 78461 fft_block.reg_stage.w_cms_reg[33]
.sym 78465 fft_block.reg_stage.w_cms_reg[17]
.sym 78466 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 78467 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 78470 fft_block.reg_stage.w_cms_reg[17]
.sym 78471 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 78472 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 78476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 78478 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 78479 fft_block.reg_stage.w_cms_reg[35]
.sym 78482 fft_block.reg_stage.w_cms_reg[17]
.sym 78483 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 78484 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 78493 CLK$SB_IO_IN_$glb_clk
.sym 78499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 78509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 78512 fft_block.reg_stage.w_cms_reg[20]
.sym 78513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 78516 fft_block.reg_stage.w_cms_reg[24]
.sym 78518 fft_block.reg_stage.w_cms_reg[19]
.sym 78519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 78528 $PACKER_VCC_NET
.sym 78538 fft_block.reg_stage.w_cms_in[8]
.sym 78545 fft_block.reg_stage.w_cms_in[6]
.sym 78546 fft_block.reg_stage.w_cms_in[4]
.sym 78547 fft_block.reg_stage.w_cms_in[7]
.sym 78576 fft_block.reg_stage.w_cms_in[8]
.sym 78581 fft_block.reg_stage.w_cms_in[6]
.sym 78587 fft_block.reg_stage.w_cms_in[4]
.sym 78612 fft_block.reg_stage.w_cms_in[7]
.sym 78615 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O_$glb_ce
.sym 78616 CLK$SB_IO_IN_$glb_clk
.sym 78619 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 78621 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 78622 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 78623 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 78624 fft_block.reg_stage.w_cms_reg[32]
.sym 78631 fft_block.reg_stage.w_cms_in[6]
.sym 78633 fft_block.reg_stage.w_cms_in[7]
.sym 78634 fft_block.reg_stage.w_cms_in[2]
.sym 78635 fft_block.reg_stage.w_cms_in[3]
.sym 78645 fft_block.reg_stage.w_cms_reg[13]
.sym 78648 fft_block.reg_stage.w_cms_reg[14]
.sym 78650 fft_block.reg_stage.w_cms_reg[12]
.sym 78664 fft_block.reg_stage.w_cms_in[5]
.sym 78667 fft_block.reg_stage.w_cms_in[1]
.sym 78681 fft_block.reg_stage.w_cms_in[3]
.sym 78682 fft_block.reg_stage.w_cms_in[2]
.sym 78694 fft_block.reg_stage.w_cms_in[3]
.sym 78700 fft_block.reg_stage.w_cms_in[1]
.sym 78712 fft_block.reg_stage.w_cms_in[2]
.sym 78736 fft_block.reg_stage.w_cms_in[5]
.sym 78738 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O_$glb_ce
.sym 78739 CLK$SB_IO_IN_$glb_clk
.sym 78742 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 78743 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 78744 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 78745 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 78746 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 78747 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 78756 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 78768 fft_block.reg_stage.w_cms_reg[11]
.sym 78782 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 78786 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 78789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 78792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 78793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 78795 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 78801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 78813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 78821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 78822 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78824 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 78834 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 78836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 78839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 78840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78842 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 78845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 78846 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 78851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 78852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 78853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 78858 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 78859 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 78862 CLK$SB_IO_IN_$glb_clk
.sym 78863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 78870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 78884 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 78907 fft_block.reg_stage.w_cms_reg[10]
.sym 78908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 78911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 78914 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 78915 fft_block.reg_stage.w_cms_reg[13]
.sym 78917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78919 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 78920 fft_block.reg_stage.w_cms_reg[14]
.sym 78922 fft_block.reg_stage.w_cms_reg[12]
.sym 78923 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 78926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 78927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 78928 fft_block.reg_stage.w_cms_reg[11]
.sym 78930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 78935 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 78936 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 78939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 78941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 78944 fft_block.reg_stage.w_cms_reg[11]
.sym 78946 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 78947 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 78950 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 78951 fft_block.reg_stage.w_cms_reg[12]
.sym 78953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 78956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 78957 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 78959 fft_block.reg_stage.w_cms_reg[14]
.sym 78962 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 78963 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 78964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 78965 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 78975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 78976 fft_block.reg_stage.w_cms_reg[10]
.sym 78977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 78980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 78981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 78982 fft_block.reg_stage.w_cms_reg[13]
.sym 78985 CLK$SB_IO_IN_$glb_clk
.sym 80934 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 80935 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 80936 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 80937 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 80938 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 80939 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 80974 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 80981 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 80983 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 80987 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 80998 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81001 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_O
.sym 81002 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 81004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 81013 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 81016 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 81043 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 81044 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 81045 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 81046 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 81049 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81051 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 81052 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 81053 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_O
.sym 81054 CLK$SB_IO_IN_$glb_clk
.sym 81055 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 81065 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 81066 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 81067 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 81097 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 81119 $PACKER_VCC_NET
.sym 81147 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 81149 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81150 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 81151 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 81153 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 81156 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 81159 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 81164 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 81168 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 81170 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 81171 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 81182 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 81183 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 81184 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 81185 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 81194 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 81195 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 81196 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 81197 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 81206 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 81207 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 81209 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81212 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 81214 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81215 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 81216 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 81217 CLK$SB_IO_IN_$glb_clk
.sym 81218 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 81222 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 81232 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 81243 fft_block.reg_stage.w_cps_in[1]
.sym 81247 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 81251 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 81252 fft_block.reg_stage.w_cps_in[0]
.sym 81262 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 81266 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81275 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81276 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 81277 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 81278 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 81286 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 81289 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 81300 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 81301 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 81302 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81305 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81306 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 81307 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 81329 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81331 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 81332 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 81339 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 81340 CLK$SB_IO_IN_$glb_clk
.sym 81341 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 81343 fft_block.reg_stage.w_cps_reg[19]
.sym 81344 fft_block.reg_stage.w_cps_reg[20]
.sym 81346 fft_block.reg_stage.w_cps_reg[18]
.sym 81347 fft_block.reg_stage.w_cps_reg[21]
.sym 81358 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 81366 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 81368 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 81375 fft_block.reg_stage.w_cps_in[7]
.sym 81383 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81387 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 81389 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 81393 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 81394 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 81396 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 81397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81399 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81402 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81403 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 81404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 81407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 81409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 81414 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 81416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 81417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 81429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 81430 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 81431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81434 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 81435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 81437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 81442 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81443 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 81446 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 81447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 81458 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 81460 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81461 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 81462 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 81463 CLK$SB_IO_IN_$glb_clk
.sym 81464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 81465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81466 fft_block.reg_stage.w_cps_reg[33]
.sym 81468 fft_block.reg_stage.w_cps_reg[34]
.sym 81470 fft_block.reg_stage.w_cps_reg[30]
.sym 81472 fft_block.reg_stage.w_cps_reg[32]
.sym 81481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 81486 fft_block.reg_stage.w_cps_reg[19]
.sym 81488 fft_block.reg_stage.w_cps_reg[20]
.sym 81500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 81506 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 81511 fft_block.reg_stage.w_cps_reg[21]
.sym 81514 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 81517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 81519 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 81521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 81522 fft_block.reg_stage.w_cps_reg[24]
.sym 81524 fft_block.reg_stage.w_cps_reg[22]
.sym 81525 fft_block.reg_stage.w_cps_reg[25]
.sym 81527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 81528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 81530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 81533 fft_block.reg_stage.w_cps_reg[34]
.sym 81534 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 81536 fft_block.reg_stage.w_cps_reg[23]
.sym 81537 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 81539 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 81541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 81542 fft_block.reg_stage.w_cps_reg[21]
.sym 81545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 81546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 81557 fft_block.reg_stage.w_cps_reg[25]
.sym 81558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 81560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 81563 fft_block.reg_stage.w_cps_reg[22]
.sym 81564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 81565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 81569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 81571 fft_block.reg_stage.w_cps_reg[23]
.sym 81572 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 81575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 81576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 81577 fft_block.reg_stage.w_cps_reg[34]
.sym 81581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 81582 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 81584 fft_block.reg_stage.w_cps_reg[24]
.sym 81586 CLK$SB_IO_IN_$glb_clk
.sym 81588 fft_block.reg_stage.w_cps_reg[24]
.sym 81590 fft_block.reg_stage.w_cps_reg[22]
.sym 81591 fft_block.reg_stage.w_cps_reg[25]
.sym 81594 fft_block.reg_stage.w_cps_reg[23]
.sym 81595 fft_block.reg_stage.w_cps_reg[26]
.sym 81603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 81604 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 81605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 81608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 81616 $PACKER_VCC_NET
.sym 81621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 81635 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 81638 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81643 fft_block.reg_stage.w_cps_in[8]
.sym 81645 fft_block.reg_stage.w_cps_in[7]
.sym 81646 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 81674 fft_block.reg_stage.w_cps_in[7]
.sym 81698 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 81700 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 81704 fft_block.reg_stage.w_cps_in[8]
.sym 81708 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O_$glb_ce
.sym 81709 CLK$SB_IO_IN_$glb_clk
.sym 81712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 81713 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 81715 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81716 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 81717 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 81724 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 81728 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 81740 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 81753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81754 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 81757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 81758 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81762 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 81763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 81766 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 81768 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 81770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 81772 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 81773 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 81774 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 81777 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 81779 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 81780 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 81783 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 81785 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 81788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 81792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 81793 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81794 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 81797 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 81798 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 81803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 81806 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 81809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 81810 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 81811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 81812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 81815 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 81816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 81818 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 81821 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81823 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 81824 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 81827 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 81829 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81830 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 81831 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 81832 CLK$SB_IO_IN_$glb_clk
.sym 81833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 81835 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 81837 fft_block.reg_stage.w_cps_reg[35]
.sym 81838 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 81839 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 81841 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 81848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 81849 fft_block.reg_stage.w_cps_in[8]
.sym 81851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 81859 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 81879 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 81881 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 81882 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[14]
.sym 81892 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 81897 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 81898 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 81899 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 81902 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I1_O
.sym 81906 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[14]
.sym 81914 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 81915 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 81916 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 81917 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 81920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 81923 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[14]
.sym 81944 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 81946 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 81947 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 81950 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 81951 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[14]
.sym 81954 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I1_O
.sym 81955 CLK$SB_IO_IN_$glb_clk
.sym 81956 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 81957 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 81959 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 81960 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 81961 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 81962 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 81963 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 81964 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[14]
.sym 81969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 81972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 81976 $PACKER_VCC_NET
.sym 81981 spi_out.send_data[0]
.sym 81988 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I1_O
.sym 81998 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 82001 fft_block.reg_stage.w_cps_reg[35]
.sym 82006 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 82007 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 82008 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 82009 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 82010 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 82015 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 82017 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 82023 fft_block.reg_stage.w_cms_reg[26]
.sym 82028 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 82031 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 82032 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 82033 fft_block.reg_stage.w_cms_reg[26]
.sym 82038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 82039 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 82040 fft_block.reg_stage.w_cms_reg[26]
.sym 82043 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 82044 fft_block.reg_stage.w_cps_reg[35]
.sym 82046 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 82049 fft_block.reg_stage.w_cps_reg[35]
.sym 82051 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 82052 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 82055 fft_block.reg_stage.w_cms_reg[26]
.sym 82057 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 82058 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 82067 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 82068 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 82070 fft_block.reg_stage.w_cps_reg[35]
.sym 82073 fft_block.reg_stage.w_cps_reg[35]
.sym 82074 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 82076 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 82078 CLK$SB_IO_IN_$glb_clk
.sym 82080 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 82081 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 82082 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 82083 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 82084 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82086 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82087 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82105 fft_block.reg_stage.w_cms_in[3]
.sym 82113 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 82115 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 82122 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 82124 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 82125 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 82129 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 82130 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82132 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 82133 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[14]
.sym 82134 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 82137 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82141 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 82144 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 82146 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 82147 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 82148 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 82154 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82156 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 82157 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 82160 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 82161 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82163 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 82167 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 82169 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[14]
.sym 82173 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 82174 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 82175 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 82178 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 82179 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 82180 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82185 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 82186 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 82187 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82196 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 82197 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 82198 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 82199 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 82200 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 82201 CLK$SB_IO_IN_$glb_clk
.sym 82202 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 82208 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 82209 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 82227 fft_block.reg_stage.w_cms_in[5]
.sym 82229 fft_block.reg_stage.w_cms_in[4]
.sym 82230 spi_out.spi_master.master_ready
.sym 82246 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 82248 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82257 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 82260 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 82262 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 82265 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 82266 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82267 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82268 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 82270 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 82271 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 82273 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 82274 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82275 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 82277 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 82279 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82280 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 82283 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82284 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 82286 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 82290 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82291 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 82292 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 82296 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 82297 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82298 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 82302 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 82303 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 82304 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82307 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 82308 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82310 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 82313 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 82314 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 82315 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82319 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 82320 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 82322 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82323 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 82324 CLK$SB_IO_IN_$glb_clk
.sym 82325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 82343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82371 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 82372 fft_block.reg_stage.w_cms_in[8]
.sym 82375 fft_block.reg_stage.w_cms_in[3]
.sym 82379 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 82387 fft_block.reg_stage.w_cms_in[5]
.sym 82389 fft_block.reg_stage.w_cms_in[4]
.sym 82392 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82400 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82402 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 82403 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 82406 fft_block.reg_stage.w_cms_in[3]
.sym 82413 fft_block.reg_stage.w_cms_in[8]
.sym 82431 fft_block.reg_stage.w_cms_in[5]
.sym 82445 fft_block.reg_stage.w_cms_in[4]
.sym 82446 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O_$glb_ce
.sym 82447 CLK$SB_IO_IN_$glb_clk
.sym 82450 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82452 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_I1[0]
.sym 82453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 82454 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 82455 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 82456 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 82475 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 82476 fft_block.reg_stage.w_cms_in[5]
.sym 82491 fft_block.reg_stage.w_cms_reg[21]
.sym 82492 fft_block.reg_stage.w_cms_reg[25]
.sym 82494 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 82500 fft_block.reg_stage.w_cms_reg[24]
.sym 82502 fft_block.reg_stage.w_cms_reg[19]
.sym 82503 fft_block.reg_stage.w_cms_reg[23]
.sym 82504 fft_block.reg_stage.w_cms_reg[20]
.sym 82505 fft_block.reg_stage.w_cms_reg[22]
.sym 82506 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 82511 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 82513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 82514 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 82516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 82518 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 82520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 82524 fft_block.reg_stage.w_cms_reg[24]
.sym 82525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 82526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 82529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 82530 fft_block.reg_stage.w_cms_reg[25]
.sym 82532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 82535 fft_block.reg_stage.w_cms_reg[22]
.sym 82536 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 82537 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 82548 fft_block.reg_stage.w_cms_reg[21]
.sym 82549 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 82550 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 82553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 82554 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 82555 fft_block.reg_stage.w_cms_reg[20]
.sym 82559 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 82560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 82561 fft_block.reg_stage.w_cms_reg[23]
.sym 82566 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 82567 fft_block.reg_stage.w_cms_reg[19]
.sym 82568 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 82570 CLK$SB_IO_IN_$glb_clk
.sym 82574 spi_out.count_spi[2]
.sym 82575 spi_out.count_spi[3]
.sym 82576 spi_out.count_spi[4]
.sym 82577 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 82578 spi_out.count_spi[1]
.sym 82579 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[0]
.sym 82586 fft_block.reg_stage.w_cms_reg[25]
.sym 82589 fft_block.reg_stage.w_cms_in[8]
.sym 82593 spi_out.addr[4]
.sym 82595 fft_block.reg_stage.w_we_c_map
.sym 82633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 82636 fft_block.reg_stage.w_cms_reg[18]
.sym 82673 fft_block.reg_stage.w_cms_reg[18]
.sym 82693 CLK$SB_IO_IN_$glb_clk
.sym 82694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 82701 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 82702 fft_block.reg_stage.w_cms_reg[18]
.sym 82723 spi_out.spi_master.master_ready
.sym 82737 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 82739 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 82740 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 82746 fft_block.reg_stage.w_cms_in[5]
.sym 82747 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 82759 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 82777 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 82787 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 82794 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 82802 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 82806 fft_block.reg_stage.w_cms_in[5]
.sym 82815 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 82816 CLK$SB_IO_IN_$glb_clk
.sym 82819 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 82820 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 82821 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 82823 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 82825 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 82851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 82859 $PACKER_VCC_NET
.sym 82863 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 82867 $PACKER_VCC_NET
.sym 82870 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 82876 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 82880 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 82884 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 82885 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 82886 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 82888 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 82891 $nextpnr_ICESTORM_LC_63$O
.sym 82894 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 82897 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[2]
.sym 82899 $PACKER_VCC_NET
.sym 82900 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 82901 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 82903 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[3]
.sym 82905 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 82906 $PACKER_VCC_NET
.sym 82907 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[2]
.sym 82909 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[4]
.sym 82911 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 82912 $PACKER_VCC_NET
.sym 82913 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[3]
.sym 82915 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[5]
.sym 82917 $PACKER_VCC_NET
.sym 82918 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 82919 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[4]
.sym 82922 $PACKER_VCC_NET
.sym 82924 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 82925 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[5]
.sym 82929 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 82938 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 82939 CLK$SB_IO_IN_$glb_clk
.sym 82940 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 82946 fft_block.reg_stage.w_cms_reg[9]
.sym 82963 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 83003 fft_block.reg_stage.w_cms_reg[9]
.sym 83011 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 83054 fft_block.reg_stage.w_cms_reg[9]
.sym 83062 CLK$SB_IO_IN_$glb_clk
.sym 83063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 85010 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 85012 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 85014 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 85053 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 85062 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 85067 $PACKER_VCC_NET
.sym 85071 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 85072 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 85075 $PACKER_VCC_NET
.sym 85076 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 85078 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 85080 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 85083 $nextpnr_ICESTORM_LC_13$O
.sym 85086 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 85089 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 85091 $PACKER_VCC_NET
.sym 85092 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 85095 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 85097 $PACKER_VCC_NET
.sym 85098 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 85099 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 85101 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 85103 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 85104 $PACKER_VCC_NET
.sym 85105 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 85108 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 85109 $PACKER_VCC_NET
.sym 85111 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 85117 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 85120 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 85129 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 85130 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 85131 CLK$SB_IO_IN_$glb_clk
.sym 85132 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 85139 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 85140 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 85141 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 85142 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 85143 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 85144 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 85165 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 85168 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 85181 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 85201 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 85219 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 85220 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 85224 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 85225 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 85227 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 85229 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 85235 $PACKER_VCC_NET
.sym 85245 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 85246 $nextpnr_ICESTORM_LC_28$O
.sym 85249 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 85252 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[1]
.sym 85254 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 85258 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[2]
.sym 85261 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 85264 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[3]
.sym 85267 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 85270 $nextpnr_ICESTORM_LC_29$I3
.sym 85273 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 85276 $nextpnr_ICESTORM_LC_29$COUT
.sym 85279 $PACKER_VCC_NET
.sym 85280 $nextpnr_ICESTORM_LC_29$I3
.sym 85284 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 85286 $nextpnr_ICESTORM_LC_29$COUT
.sym 85290 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 85301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 85310 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 85323 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 85349 fft_block.reg_stage.w_cps_reg[18]
.sym 85357 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 85390 fft_block.reg_stage.w_cps_reg[18]
.sym 85417 CLK$SB_IO_IN_$glb_clk
.sym 85418 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 85421 fft_block.reg_stage.w_cps_reg[29]
.sym 85424 fft_block.reg_stage.w_cps_reg[27]
.sym 85425 fft_block.reg_stage.w_cps_reg[28]
.sym 85454 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 85464 fft_block.reg_stage.w_cps_in[2]
.sym 85465 fft_block.reg_stage.w_cps_in[0]
.sym 85470 fft_block.reg_stage.w_cps_in[3]
.sym 85472 fft_block.reg_stage.w_cps_in[1]
.sym 85499 fft_block.reg_stage.w_cps_in[1]
.sym 85505 fft_block.reg_stage.w_cps_in[2]
.sym 85520 fft_block.reg_stage.w_cps_in[0]
.sym 85523 fft_block.reg_stage.w_cps_in[3]
.sym 85539 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O_$glb_ce
.sym 85540 CLK$SB_IO_IN_$glb_clk
.sym 85544 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 85545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 85549 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 85556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 85558 fft_block.reg_stage.w_cps_in[3]
.sym 85560 fft_block.reg_stage.w_cps_in[2]
.sym 85567 spi_out.spi_master.master_ready
.sym 85573 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 85576 fft_block.reg_stage.w_cps_in[8]
.sym 85577 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 85586 fft_block.reg_stage.w_cps_in[7]
.sym 85592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 85597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 85598 fft_block.reg_stage.w_cps_in[6]
.sym 85601 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 85602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 85610 fft_block.reg_stage.w_cps_in[5]
.sym 85614 fft_block.reg_stage.w_cps_in[3]
.sym 85616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 85617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 85619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 85625 fft_block.reg_stage.w_cps_in[6]
.sym 85634 fft_block.reg_stage.w_cps_in[7]
.sym 85647 fft_block.reg_stage.w_cps_in[3]
.sym 85659 fft_block.reg_stage.w_cps_in[5]
.sym 85662 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 85663 CLK$SB_IO_IN_$glb_clk
.sym 85665 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 85667 fft_block.reg_stage.w_cps_reg[14]
.sym 85669 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 85670 fft_block.reg_stage.w_cps_reg[12]
.sym 85671 fft_block.reg_stage.w_cps_reg[11]
.sym 85672 fft_block.reg_stage.w_cps_reg[9]
.sym 85674 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 85678 fft_block.reg_stage.w_cps_in[1]
.sym 85679 fft_block.reg_stage.w_cps_reg[30]
.sym 85680 fft_block.reg_stage.w_cps_in[7]
.sym 85681 fft_block.reg_stage.w_cps_reg[33]
.sym 85682 fft_block.reg_stage.w_cps_in[0]
.sym 85684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 85686 fft_block.reg_stage.w_cps_in[6]
.sym 85689 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 85691 fft_block.reg_stage.w_cps_in[4]
.sym 85692 fft_block.reg_stage.w_cps_in[1]
.sym 85693 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 85696 fft_block.reg_stage.w_cps_in[5]
.sym 85698 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 85699 fft_block.reg_stage.w_cps_in[0]
.sym 85700 fft_block.reg_stage.w_cps_in[3]
.sym 85708 fft_block.reg_stage.w_cps_in[6]
.sym 85712 fft_block.reg_stage.w_cps_in[5]
.sym 85714 fft_block.reg_stage.w_cps_in[7]
.sym 85717 fft_block.reg_stage.w_cps_in[4]
.sym 85736 fft_block.reg_stage.w_cps_in[8]
.sym 85739 fft_block.reg_stage.w_cps_in[6]
.sym 85751 fft_block.reg_stage.w_cps_in[4]
.sym 85757 fft_block.reg_stage.w_cps_in[7]
.sym 85775 fft_block.reg_stage.w_cps_in[5]
.sym 85783 fft_block.reg_stage.w_cps_in[8]
.sym 85785 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O_$glb_ce
.sym 85786 CLK$SB_IO_IN_$glb_clk
.sym 85789 fft_block.reg_stage.w_cps_reg[31]
.sym 85790 fft_block.reg_stage.w_cps_reg[35]
.sym 85792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 85801 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 85802 fft_block.reg_stage.w_cps_in[6]
.sym 85803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 85804 fft_block.reg_stage.w_cps_in[2]
.sym 85810 fft_block.reg_stage.w_cps_in[7]
.sym 85815 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 85818 fft_block.reg_stage.w_cps_reg[12]
.sym 85821 spi_out.send_data[4]
.sym 85829 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 85834 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 85836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 85838 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 85847 fft_block.reg_stage.w_cps_reg[35]
.sym 85849 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 85851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 85853 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 85854 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 85858 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 85859 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 85869 fft_block.reg_stage.w_cps_reg[35]
.sym 85870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 85871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 85874 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 85875 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 85876 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 85886 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 85888 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 85889 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 85892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 85893 fft_block.reg_stage.w_cps_reg[35]
.sym 85894 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 85898 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 85899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 85900 fft_block.reg_stage.w_cps_reg[35]
.sym 85909 CLK$SB_IO_IN_$glb_clk
.sym 85914 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 85915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 85945 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 85953 spi_out.send_data[7]
.sym 85957 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 85961 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 85962 fft_block.reg_stage.w_cps_reg[35]
.sym 85972 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 85979 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 85980 spi_out.send_data[0]
.sym 85981 spi_out.send_data[4]
.sym 85993 spi_out.send_data[7]
.sym 86003 fft_block.reg_stage.w_cps_reg[35]
.sym 86009 spi_out.send_data[4]
.sym 86015 spi_out.send_data[0]
.sym 86028 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 86029 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 86030 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 86031 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 86032 CLK$SB_IO_IN_$glb_clk
.sym 86034 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 86035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86036 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86040 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 86046 $PACKER_VCC_NET
.sym 86047 spi_out.send_data[7]
.sym 86059 spi_out.spi_master.master_ready
.sym 86076 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 86077 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 86087 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 86088 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 86089 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 86090 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86094 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 86101 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 86108 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86109 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 86110 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 86121 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 86128 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 86134 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 86140 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 86144 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 86150 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 86155 CLK$SB_IO_IN_$glb_clk
.sym 86156 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 86158 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 86159 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 86160 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 86162 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 86164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 86173 spi_out.spi_master.master_ready
.sym 86182 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 86200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 86201 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 86202 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 86203 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 86205 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86208 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86209 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I1_O
.sym 86216 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 86217 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 86222 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 86223 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 86226 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86228 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86231 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 86232 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 86234 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86237 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 86239 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86240 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 86243 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 86244 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 86246 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86249 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86250 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 86251 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 86255 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 86256 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 86258 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86268 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86269 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 86270 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 86273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86274 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 86275 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 86277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I1_O
.sym 86278 CLK$SB_IO_IN_$glb_clk
.sym 86279 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 86280 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 86282 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 86285 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86286 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 86305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 86307 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 86323 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I1_O
.sym 86327 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86342 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 86343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 86347 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 86350 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86351 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 86384 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 86386 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 86387 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86390 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86392 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 86393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 86400 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I1_O
.sym 86401 CLK$SB_IO_IN_$glb_clk
.sym 86402 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 86417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I1_O
.sym 86428 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 86435 fft_block.reg_stage.w_cms_in[1]
.sym 86527 fft_block.reg_stage.w_cms_reg[25]
.sym 86529 fft_block.reg_stage.w_cms_reg[20]
.sym 86531 fft_block.reg_stage.w_cms_reg[24]
.sym 86532 fft_block.reg_stage.w_cms_reg[19]
.sym 86538 fft_block.reg_stage.w_cms_in[3]
.sym 86551 spi_out.start_tx_SB_DFFE_Q_E
.sym 86555 spi_out.addr_SB_DFFESR_Q_R[0]
.sym 86556 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 86559 spi_out.spi_master.master_ready
.sym 86569 spi_out.addr[4]
.sym 86571 spi_out.addr_SB_DFFESR_Q_R[0]
.sym 86573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 86577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86578 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_I1[0]
.sym 86579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 86580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 86582 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 86583 fft_block.fft_finish_SB_LUT4_I0_O[3]
.sym 86585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 86587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 86588 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 86590 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_I1[1]
.sym 86595 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 86596 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 86607 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 86608 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 86612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 86613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 86614 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 86615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 86619 spi_out.addr[4]
.sym 86620 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 86621 spi_out.addr_SB_DFFESR_Q_R[0]
.sym 86625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 86627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 86630 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 86631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 86632 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 86633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 86636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 86638 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 86639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86642 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_I1[1]
.sym 86643 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_I1[0]
.sym 86645 fft_block.fft_finish_SB_LUT4_I0_O[3]
.sym 86646 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 86647 CLK$SB_IO_IN_$glb_clk
.sym 86648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 86649 fft_block.fft_finish_SB_LUT4_I0_O[3]
.sym 86650 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 86651 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 86652 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 86653 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 86654 spi_out.state_SB_DFFESR_Q_E
.sym 86655 spi_out.state_SB_DFFESR_Q_R
.sym 86656 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_I1[1]
.sym 86662 fft_block.reg_stage.w_cms_in[5]
.sym 86666 fft_block.reg_stage.w_cms_in[4]
.sym 86674 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 86692 spi_out.count_spi[2]
.sym 86695 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 86696 spi_out.count_spi[1]
.sym 86702 spi_out.count_spi[4]
.sym 86708 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 86709 spi_out.count_spi[3]
.sym 86710 spi_out.addr_SB_DFFESR_Q_R[0]
.sym 86717 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 86722 $nextpnr_ICESTORM_LC_23$O
.sym 86725 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 86728 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 86730 spi_out.count_spi[1]
.sym 86734 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 86737 spi_out.count_spi[2]
.sym 86738 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 86740 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 86743 spi_out.count_spi[3]
.sym 86744 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 86746 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 86748 spi_out.count_spi[4]
.sym 86750 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 86755 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 86756 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 86759 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 86761 spi_out.count_spi[1]
.sym 86765 spi_out.count_spi[4]
.sym 86766 spi_out.count_spi[2]
.sym 86767 spi_out.count_spi[3]
.sym 86768 spi_out.count_spi[1]
.sym 86769 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 86770 CLK$SB_IO_IN_$glb_clk
.sym 86771 spi_out.addr_SB_DFFESR_Q_R[0]
.sym 86772 spi_out.start_tx_SB_DFFE_Q_E
.sym 86774 spi_out.addr_SB_DFFESR_Q_R[0]
.sym 86775 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 86785 spi_out.state_SB_DFFESR_Q_R
.sym 86792 PIN_21$SB_IO_OUT
.sym 86816 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 86818 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 86822 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 86823 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 86824 fft_block.reg_stage.w_cms_in[0]
.sym 86825 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 86843 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 86845 $nextpnr_ICESTORM_LC_10$O
.sym 86847 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 86851 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 86853 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 86857 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 86859 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 86863 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 86866 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 86869 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[4]
.sym 86871 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 86875 $nextpnr_ICESTORM_LC_11$I3
.sym 86878 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 86885 $nextpnr_ICESTORM_LC_11$I3
.sym 86889 fft_block.reg_stage.w_cms_in[0]
.sym 86892 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O_$glb_ce
.sym 86893 CLK$SB_IO_IN_$glb_clk
.sym 86895 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 86896 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 86897 spi_out.spi_master.r_SM_CS[1]
.sym 86898 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 86899 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 86900 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 86901 spi_out.spi_master.r_SM_CS[0]
.sym 86902 spi_out.start_tx_SB_LUT4_I3_O[2]
.sym 86912 fft_block.reg_stage.w_cms_in[0]
.sym 86918 fft_block.reg_stage.w_cms_in[5]
.sym 86919 spi_out.addr_SB_DFFESR_Q_R[0]
.sym 86929 fft_block.reg_stage.w_cms_in[0]
.sym 86937 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 86944 spi_out.spi_master.master_ready
.sym 86949 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 86950 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 86954 spi_out.spi_master.r_SM_CS[1]
.sym 86955 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 86958 spi_out.spi_master.r_SM_CS[0]
.sym 86963 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 86965 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 86977 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 86981 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 86989 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 87000 spi_out.spi_master.r_SM_CS[0]
.sym 87002 spi_out.spi_master.r_SM_CS[1]
.sym 87011 spi_out.spi_master.master_ready
.sym 87012 spi_out.spi_master.r_SM_CS[0]
.sym 87013 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 87014 spi_out.spi_master.r_SM_CS[1]
.sym 87015 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 87016 CLK$SB_IO_IN_$glb_clk
.sym 87017 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 87030 fft_block.reg_stage.w_cms_in[3]
.sym 87034 fft_block.reg_stage.w_cms_in[2]
.sym 87036 fft_block.reg_stage.w_cms_in[1]
.sym 87038 fft_block.reg_stage.w_cms_in[0]
.sym 87052 spi_out.spi_master.master_ready
.sym 87089 fft_block.reg_stage.w_cms_in[0]
.sym 87124 fft_block.reg_stage.w_cms_in[0]
.sym 87138 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O_$glb_ce
.sym 87139 CLK$SB_IO_IN_$glb_clk
.sym 88631 PIN_21$SB_IO_OUT
.sym 89115 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 89132 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 89133 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 89137 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 89139 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 89155 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 89157 $PACKER_VCC_NET
.sym 89168 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 89180 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 89191 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 89192 $PACKER_VCC_NET
.sym 89194 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 89207 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 89208 CLK$SB_IO_IN_$glb_clk
.sym 89209 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 89219 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R
.sym 89220 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 89248 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 89254 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 89278 $PACKER_VCC_NET
.sym 89295 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 89303 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 89304 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 89305 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 89309 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 89313 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 89317 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 89319 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 89320 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 89323 $nextpnr_ICESTORM_LC_14$O
.sym 89325 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 89329 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 89331 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 89337 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 89339 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 89343 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 89344 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 89345 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 89351 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 89355 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 89356 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 89357 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 89360 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 89362 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 89366 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 89367 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 89368 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 89369 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 89370 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 89371 CLK$SB_IO_IN_$glb_clk
.sym 89372 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 89377 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 89379 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 89387 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 89405 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 89427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 89478 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 89494 CLK$SB_IO_IN_$glb_clk
.sym 89495 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 89496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 89497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 89498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 89500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 89503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 89508 spi_out.spi_master.master_ready
.sym 89515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 89522 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 89528 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 89546 fft_block.reg_stage.w_cps_in[2]
.sym 89547 fft_block.reg_stage.w_cps_in[1]
.sym 89549 fft_block.reg_stage.w_cps_in[0]
.sym 89564 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 89582 fft_block.reg_stage.w_cps_in[2]
.sym 89602 fft_block.reg_stage.w_cps_in[0]
.sym 89607 fft_block.reg_stage.w_cps_in[1]
.sym 89616 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 89617 CLK$SB_IO_IN_$glb_clk
.sym 89619 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 89620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 89621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 89622 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 89623 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 89624 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 89626 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 89630 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 89631 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 89633 fft_block.reg_stage.w_cps_reg[27]
.sym 89635 fft_block.reg_stage.w_cps_in[1]
.sym 89637 fft_block.reg_stage.w_cps_in[0]
.sym 89646 fft_block.reg_stage.w_cps_reg[9]
.sym 89668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 89673 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 89678 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 89681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 89683 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 89685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 89686 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 89688 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 89689 $PACKER_VCC_NET
.sym 89692 $nextpnr_ICESTORM_LC_48$O
.sym 89694 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 89698 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 89700 $PACKER_VCC_NET
.sym 89701 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 89705 $PACKER_VCC_NET
.sym 89706 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 89708 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 89711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 89712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 89713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 89735 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 89736 $PACKER_VCC_NET
.sym 89737 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 89739 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 89740 CLK$SB_IO_IN_$glb_clk
.sym 89741 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 89747 PIN_15$SB_IO_OUT
.sym 89761 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 89764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 89774 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 89775 $PACKER_VCC_NET
.sym 89787 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 89790 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 89798 fft_block.reg_stage.w_cps_in[2]
.sym 89801 fft_block.reg_stage.w_cps_in[3]
.sym 89802 fft_block.reg_stage.w_cps_in[0]
.sym 89805 fft_block.reg_stage.w_cps_in[5]
.sym 89806 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 89808 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 89809 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 89810 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 89816 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 89817 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 89818 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 89819 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 89828 fft_block.reg_stage.w_cps_in[5]
.sym 89840 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 89841 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 89842 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 89843 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 89847 fft_block.reg_stage.w_cps_in[3]
.sym 89852 fft_block.reg_stage.w_cps_in[2]
.sym 89858 fft_block.reg_stage.w_cps_in[0]
.sym 89862 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O_$glb_ce
.sym 89863 CLK$SB_IO_IN_$glb_clk
.sym 89865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 89866 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 89867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 89868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 89869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 89870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 89871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 89880 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 89890 fft_block.reg_stage.w_cps_reg[14]
.sym 89891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I1_O
.sym 89898 fft_block.reg_stage.w_cps_reg[11]
.sym 89899 fft_block.reg_stage.w_cps_reg[31]
.sym 89908 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 89909 fft_block.reg_stage.w_cps_in[8]
.sym 89912 fft_block.reg_stage.w_cps_in[4]
.sym 89918 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 89927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 89937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 89946 fft_block.reg_stage.w_cps_in[4]
.sym 89954 fft_block.reg_stage.w_cps_in[8]
.sym 89963 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 89964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 89966 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 89985 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 89986 CLK$SB_IO_IN_$glb_clk
.sym 89989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 89990 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 89991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 89992 $PACKER_VCC_NET
.sym 89994 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 89995 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90000 fft_block.reg_stage.w_we_c_map
.sym 90003 fft_block.reg_stage.w_cps_in[8]
.sym 90004 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 90013 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 90017 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 90023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 90033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 90039 fft_block.reg_stage.w_cps_reg[12]
.sym 90056 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 90058 fft_block.reg_stage.w_cps_reg[11]
.sym 90059 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 90081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 90082 fft_block.reg_stage.w_cps_reg[12]
.sym 90083 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 90086 fft_block.reg_stage.w_cps_reg[11]
.sym 90087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 90088 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 90109 CLK$SB_IO_IN_$glb_clk
.sym 90114 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90118 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 90124 fft_block.reg_stage.w_cps_in[5]
.sym 90126 fft_block.reg_stage.w_cps_in[0]
.sym 90128 fft_block.reg_stage.w_cps_in[4]
.sym 90130 fft_block.reg_stage.w_cps_in[3]
.sym 90134 fft_block.reg_stage.w_cps_in[1]
.sym 90141 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I1_O
.sym 90152 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 90153 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90157 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 90158 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 90162 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 90163 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I1_O
.sym 90179 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90185 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 90186 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90188 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 90191 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 90192 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 90194 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90197 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 90198 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 90221 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 90223 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90224 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 90231 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I1_O
.sym 90232 CLK$SB_IO_IN_$glb_clk
.sym 90233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 90234 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 90235 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 90236 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 90237 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90238 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 90239 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90241 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 90278 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 90280 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 90284 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 90304 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 90314 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 90321 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 90327 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 90340 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 90353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 90355 CLK$SB_IO_IN_$glb_clk
.sym 90356 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 90362 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 90400 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 90401 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90403 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 90404 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 90412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 90413 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 90419 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 90432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 90434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90438 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 90443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 90461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90462 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 90463 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 90469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 90478 CLK$SB_IO_IN_$glb_clk
.sym 90479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 90506 fft_block.reg_stage.w_cms_in[6]
.sym 90507 fft_block.reg_stage.w_cms_in[2]
.sym 90513 fft_block.reg_stage.w_cms_in[7]
.sym 90627 spi_out.addr[4]
.sym 90631 spi_out.addr_SB_DFFESR_Q_R[0]
.sym 90637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 90648 fft_block.reg_stage.w_cms_in[1]
.sym 90666 fft_block.reg_stage.w_cms_in[6]
.sym 90667 fft_block.reg_stage.w_cms_in[2]
.sym 90673 fft_block.reg_stage.w_cms_in[7]
.sym 90686 fft_block.reg_stage.w_cms_in[7]
.sym 90695 fft_block.reg_stage.w_cms_in[2]
.sym 90708 fft_block.reg_stage.w_cms_in[6]
.sym 90713 fft_block.reg_stage.w_cms_in[1]
.sym 90723 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O_$glb_ce
.sym 90724 CLK$SB_IO_IN_$glb_clk
.sym 90741 fft_block.reg_stage.w_cms_in[8]
.sym 90752 PIN_21$SB_IO_OUT
.sym 90769 spi_out.state_SB_DFFESR_Q_E
.sym 90770 PIN_21$SB_IO_OUT
.sym 90771 spi_out.state_SB_DFFESR_Q_R
.sym 90774 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[0]
.sym 90775 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 90778 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 90779 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 90780 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 90783 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 90784 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 90787 spi_out.addr[4]
.sym 90791 fft_block.fft_finish_SB_LUT4_I0_O[3]
.sym 90792 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 90794 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 90798 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_I1[1]
.sym 90800 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 90801 PIN_21$SB_IO_OUT
.sym 90802 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 90803 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 90809 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_I1[1]
.sym 90812 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 90813 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 90814 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 90815 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 90819 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 90820 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[0]
.sym 90821 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 90824 spi_out.addr[4]
.sym 90825 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 90826 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 90827 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 90830 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 90831 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 90832 fft_block.fft_finish_SB_LUT4_I0_O[3]
.sym 90833 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 90838 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 90839 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 90844 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 90845 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 90846 spi_out.state_SB_DFFESR_Q_E
.sym 90847 CLK$SB_IO_IN_$glb_clk
.sym 90848 spi_out.state_SB_DFFESR_Q_R
.sym 90854 spi_out.start_tx
.sym 90863 spi_out.state_SB_DFFESR_Q_E
.sym 90864 fft_block.reg_stage.w_cms_in[0]
.sym 90866 fft_block.reg_stage.w_cms_in[4]
.sym 90870 fft_block.reg_stage.w_cms_in[8]
.sym 90872 fft_block.reg_stage.w_cms_in[1]
.sym 90891 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 90892 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 90893 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 90894 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 90898 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 90902 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 90903 spi_out.addr_SB_DFFESR_Q_R[0]
.sym 90912 PIN_21$SB_IO_OUT
.sym 90923 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 90924 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 90925 PIN_21$SB_IO_OUT
.sym 90926 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 90936 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 90938 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 90943 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 90969 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 90970 CLK$SB_IO_IN_$glb_clk
.sym 90971 spi_out.addr_SB_DFFESR_Q_R[0]
.sym 90972 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 90975 PIN_16_SB_LUT4_O_I3
.sym 90991 fft_block.reg_stage.w_cms_in[1]
.sym 90992 spi_out.start_tx_SB_DFFE_Q_E
.sym 90994 fft_block.reg_stage.w_cms_in[5]
.sym 91014 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 91015 spi_out.spi_master.r_SM_CS[1]
.sym 91018 spi_out.start_tx
.sym 91024 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 91025 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 91027 spi_out.spi_master.r_SM_CS[0]
.sym 91028 spi_out.start_tx_SB_LUT4_I3_O[2]
.sym 91035 spi_out.spi_master.master_ready
.sym 91037 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 91042 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 91043 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 91046 spi_out.spi_master.r_SM_CS[1]
.sym 91047 spi_out.start_tx
.sym 91048 spi_out.spi_master.master_ready
.sym 91049 spi_out.spi_master.r_SM_CS[0]
.sym 91052 spi_out.spi_master.r_SM_CS[0]
.sym 91055 spi_out.spi_master.r_SM_CS[1]
.sym 91059 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 91064 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 91065 spi_out.start_tx_SB_LUT4_I3_O[2]
.sym 91066 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 91070 spi_out.spi_master.r_SM_CS[1]
.sym 91071 spi_out.spi_master.r_SM_CS[0]
.sym 91077 spi_out.spi_master.r_SM_CS[1]
.sym 91083 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 91088 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 91089 spi_out.spi_master.r_SM_CS[1]
.sym 91090 spi_out.spi_master.r_SM_CS[0]
.sym 91091 spi_out.spi_master.master_ready
.sym 91092 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 91093 CLK$SB_IO_IN_$glb_clk
.sym 91094 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 91103 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 93187 $PACKER_VCC_NET
.sym 93297 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 93346 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 93379 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 93381 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R
.sym 93396 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 93433 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 93437 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 93448 CLK$SB_IO_IN_$glb_clk
.sym 93449 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R
.sym 93454 spi_out.spi_master.master_ready
.sym 93463 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 93482 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 93491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 93503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 93509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 93517 fft_block.reg_stage.w_cps_reg[29]
.sym 93521 fft_block.reg_stage.w_cps_reg[28]
.sym 93548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 93550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 93551 fft_block.reg_stage.w_cps_reg[28]
.sym 93560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 93561 fft_block.reg_stage.w_cps_reg[29]
.sym 93563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 93571 CLK$SB_IO_IN_$glb_clk
.sym 93575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 93595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 93601 spi_out.spi_master.master_ready
.sym 93606 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 93616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 93618 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 93621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 93623 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 93626 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 93627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 93628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 93632 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 93640 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 93647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 93648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 93650 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 93654 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 93655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 93660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 93661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 93662 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 93671 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 93672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 93673 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 93674 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 93689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 93690 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 93691 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 93692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 93693 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 93694 CLK$SB_IO_IN_$glb_clk
.sym 93695 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 93696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 93697 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 93699 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 93700 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 93701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 93703 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 93737 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 93738 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 93739 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 93745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 93748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 93750 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 93753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 93754 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 93756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 93757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 93760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 93761 spi_out.spi_master.master_ready
.sym 93762 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 93764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 93766 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 93770 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 93771 spi_out.spi_master.master_ready
.sym 93777 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 93778 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 93779 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 93782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 93783 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 93784 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 93788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 93789 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 93790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 93795 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 93796 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 93801 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 93802 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 93803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 93812 spi_out.spi_master.master_ready
.sym 93814 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 93815 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 93816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 93817 CLK$SB_IO_IN_$glb_clk
.sym 93818 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 93821 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 93829 PIN_21$SB_IO_OUT
.sym 93837 fft_block.reg_stage.w_cps_reg[31]
.sym 93839 fft_block.reg_stage.w_cps_reg[32]
.sym 93844 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 93864 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 93868 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 93869 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 93871 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 93874 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 93923 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 93924 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 93925 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 93926 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 93939 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 93940 CLK$SB_IO_IN_$glb_clk
.sym 93943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 93956 PIN_15$SB_IO_OUT
.sym 93965 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 93977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 93983 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 93984 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 93985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 93986 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 93987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 93988 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 93989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 93993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 93997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 94002 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 94003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 94008 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 94009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 94013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 94016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 94017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 94018 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 94019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 94022 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 94023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 94028 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94029 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 94031 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 94034 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 94035 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 94036 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94041 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94042 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 94043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 94046 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 94048 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 94049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 94054 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94055 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 94062 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 94063 CLK$SB_IO_IN_$glb_clk
.sym 94064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 94066 fft_block.reg_stage.w_cps_reg[15]
.sym 94070 fft_block.reg_stage.w_cps_reg[13]
.sym 94071 fft_block.reg_stage.w_cps_reg[10]
.sym 94081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 94085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94087 fft_block.reg_stage.w_cps_reg[9]
.sym 94089 $PACKER_VCC_NET
.sym 94099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 94107 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 94109 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 94112 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 94114 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 94115 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 94119 fft_block.reg_stage.w_cps_reg[14]
.sym 94125 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 94128 fft_block.reg_stage.w_cps_reg[10]
.sym 94131 fft_block.reg_stage.w_cps_reg[15]
.sym 94132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 94133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 94135 fft_block.reg_stage.w_cps_reg[13]
.sym 94146 fft_block.reg_stage.w_cps_reg[15]
.sym 94147 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 94148 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 94151 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 94153 fft_block.reg_stage.w_cps_reg[13]
.sym 94154 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 94158 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 94159 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 94160 fft_block.reg_stage.w_cps_reg[14]
.sym 94175 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 94176 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 94177 fft_block.reg_stage.w_cps_reg[10]
.sym 94181 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 94182 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 94183 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 94184 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 94186 CLK$SB_IO_IN_$glb_clk
.sym 94191 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 94204 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 94211 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 94223 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94240 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I1_O
.sym 94244 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94246 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 94260 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 94281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94282 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 94283 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 94305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 94306 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 94307 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94308 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I1_O
.sym 94309 CLK$SB_IO_IN_$glb_clk
.sym 94310 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 94326 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I1_O
.sym 94340 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 94341 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 94354 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I1_O
.sym 94357 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94361 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 94362 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 94363 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 94364 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 94365 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 94367 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 94368 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94369 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 94376 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 94385 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94386 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 94388 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 94392 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 94393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94394 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 94397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 94398 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 94399 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 94400 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 94403 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 94404 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 94405 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 94406 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 94409 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 94410 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 94415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 94416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 94427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 94430 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 94431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I1_O
.sym 94432 CLK$SB_IO_IN_$glb_clk
.sym 94433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 94486 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 94541 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 94555 CLK$SB_IO_IN_$glb_clk
.sym 94559 $PACKER_VCC_NET
.sym 94572 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 94581 $PACKER_VCC_NET
.sym 94836 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 94938 fft_block.reg_stage.w_cms_in[3]
.sym 94940 fft_block.reg_stage.w_cms_in[6]
.sym 94942 fft_block.reg_stage.w_cms_in[2]
.sym 94948 fft_block.reg_stage.w_cms_in[7]
.sym 94961 PIN_16_SB_LUT4_O_I3
.sym 94978 spi_out.start_tx_SB_DFFE_Q_E
.sym 94987 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 95033 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 95046 spi_out.start_tx_SB_DFFE_Q_E
.sym 95047 CLK$SB_IO_IN_$glb_clk
.sym 95101 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 95103 spi_out.start_tx
.sym 95106 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 95109 PIN_16_SB_LUT4_O_I3
.sym 95125 spi_out.start_tx
.sym 95126 PIN_16_SB_LUT4_O_I3
.sym 95144 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 95169 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 95170 CLK$SB_IO_IN_$glb_clk
.sym 97463 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 97467 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 97516 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 97524 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 97525 CLK$SB_IO_IN_$glb_clk
.sym 97551 spi_out.spi_master.master_ready
.sym 97581 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 97599 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 97627 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 97648 CLK$SB_IO_IN_$glb_clk
.sym 97649 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 97678 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 97685 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 97704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 97709 fft_block.reg_stage.w_cps_reg[27]
.sym 97736 fft_block.reg_stage.w_cps_reg[27]
.sym 97771 CLK$SB_IO_IN_$glb_clk
.sym 97772 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 97792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 97817 fft_block.reg_stage.w_cps_reg[32]
.sym 97818 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 97819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 97823 fft_block.reg_stage.w_cps_reg[31]
.sym 97827 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 97829 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 97830 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 97835 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 97837 fft_block.reg_stage.w_cps_reg[30]
.sym 97838 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 97845 fft_block.reg_stage.w_cps_reg[33]
.sym 97848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 97849 fft_block.reg_stage.w_cps_reg[31]
.sym 97850 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 97855 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 97866 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 97871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 97873 fft_block.reg_stage.w_cps_reg[33]
.sym 97874 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 97877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 97878 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 97879 fft_block.reg_stage.w_cps_reg[30]
.sym 97889 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 97891 fft_block.reg_stage.w_cps_reg[32]
.sym 97892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 97894 CLK$SB_IO_IN_$glb_clk
.sym 97918 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 97927 $PACKER_VCC_NET
.sym 97929 fft_block.reg_stage.w_cps_in[3]
.sym 97931 fft_block.reg_stage.w_cps_in[2]
.sym 97946 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 97948 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 97950 spi_out.spi_master.master_ready
.sym 97955 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 97982 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 97984 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 98016 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 98017 CLK$SB_IO_IN_$glb_clk
.sym 98018 spi_out.spi_master.master_ready
.sym 98026 fft_block.reg_stage.w_cps_in[8]
.sym 98043 fft_block.reg_stage.w_cps_in[1]
.sym 98045 fft_block.reg_stage.w_cps_in[0]
.sym 98047 fft_block.reg_stage.w_cps_in[7]
.sym 98049 fft_block.reg_stage.w_cps_in[6]
.sym 98051 spi_out.spi_master.master_ready
.sym 98064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 98073 fft_block.reg_stage.w_cps_reg[9]
.sym 98102 fft_block.reg_stage.w_cps_reg[9]
.sym 98140 CLK$SB_IO_IN_$glb_clk
.sym 98141 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 98142 fft_block.reg_stage.w_cps_in[7]
.sym 98143 fft_block.reg_stage.w_cps_in[6]
.sym 98144 fft_block.reg_stage.w_cps_in[5]
.sym 98145 fft_block.reg_stage.w_cps_in[4]
.sym 98146 fft_block.reg_stage.w_cps_in[3]
.sym 98147 fft_block.reg_stage.w_cps_in[2]
.sym 98148 fft_block.reg_stage.w_cps_in[1]
.sym 98149 fft_block.reg_stage.w_cps_in[0]
.sym 98159 fft_block.reg_stage.w_cps_in[8]
.sym 98160 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 98169 fft_block.reg_stage.w_cps_in[2]
.sym 98175 fft_block.reg_stage.w_cps_in[7]
.sym 98177 fft_block.reg_stage.w_cps_in[6]
.sym 98200 fft_block.reg_stage.w_cps_in[6]
.sym 98205 fft_block.reg_stage.w_cps_in[1]
.sym 98210 fft_block.reg_stage.w_cps_in[4]
.sym 98222 fft_block.reg_stage.w_cps_in[6]
.sym 98249 fft_block.reg_stage.w_cps_in[4]
.sym 98252 fft_block.reg_stage.w_cps_in[1]
.sym 98262 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O_$glb_ce
.sym 98263 CLK$SB_IO_IN_$glb_clk
.sym 98308 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 98309 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 98324 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 98357 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 98360 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 98385 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 98386 CLK$SB_IO_IN_$glb_clk
.sym 98387 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 98413 $PACKER_VCC_NET
.sym 98683 $PACKER_VCC_NET
.sym 98721 $PACKER_VCC_NET
.sym 98764 fft_block.reg_stage.w_cms_in[8]
.sym 98783 fft_block.reg_stage.w_cms_in[0]
.sym 98789 fft_block.reg_stage.w_cms_in[5]
.sym 98880 fft_block.reg_stage.w_cms_in[7]
.sym 98881 fft_block.reg_stage.w_cms_in[6]
.sym 98882 fft_block.reg_stage.w_cms_in[5]
.sym 98883 fft_block.reg_stage.w_cms_in[4]
.sym 98884 fft_block.reg_stage.w_cms_in[3]
.sym 98885 fft_block.reg_stage.w_cms_in[2]
.sym 98886 fft_block.reg_stage.w_cms_in[1]
.sym 98887 fft_block.reg_stage.w_cms_in[0]
.sym 98892 fft_block.reg_stage.w_we_c_map
.sym 98897 fft_block.reg_stage.w_cms_in[8]
.sym 98905 fft_block.reg_stage.w_cms_in[3]
.sym 98907 fft_block.reg_stage.w_cms_in[2]
.sym 98909 fft_block.reg_stage.w_cms_in[1]
.sym 98911 fft_block.reg_stage.w_cms_in[0]
.sym 99024 $PACKER_VCC_NET
.sym 99027 fft_block.reg_stage.w_cms_in[5]
.sym 99029 fft_block.reg_stage.w_cms_in[4]
.sym 99386 PIN_16_SB_LUT4_O_I3
.sym 100997 PIN_21$SB_IO_OUT
.sym 101399 PIN_14$SB_IO_OUT
.sym 101434 fft_block.reg_stage.c_map.stage_data[0]
.sym 101574 PIN_14$SB_IO_OUT
.sym 102017 fft_block.reg_stage.c_map.stage_data[1]
.sym 102020 $PACKER_VCC_NET
.sym 102029 fft_block.reg_stage.c_map.stage_data[0]
.sym 102038 fft_block.reg_stage.w_we_c_map
.sym 102058 fft_block.reg_stage.c_map.stage_data[0]
.sym 102060 fft_block.reg_stage.c_map.stage_data[1]
.sym 102068 CLK$SB_IO_IN_$glb_clk
.sym 102069 $PACKER_VCC_NET
.sym 102070 fft_block.reg_stage.w_we_c_map
.sym 102122 $PACKER_VCC_NET
.sym 102171 $PACKER_VCC_NET
.sym 102190 $PACKER_VCC_NET
.sym 102506 fft_block.reg_stage.w_cms_in[8]
.sym 102606 fft_block.reg_stage.w_cms_in[1]
.sym 102614 fft_block.reg_stage.w_cms_in[5]
.sym 102633 fft_block.reg_stage.c_map.stage_data[1]
.sym 102634 fft_block.reg_stage.w_we_c_map
.sym 102637 fft_block.reg_stage.c_map.stage_data[0]
.sym 102639 $PACKER_VCC_NET
.sym 102670 fft_block.reg_stage.c_map.stage_data[0]
.sym 102672 fft_block.reg_stage.c_map.stage_data[1]
.sym 102680 CLK$SB_IO_IN_$glb_clk
.sym 102681 $PACKER_VCC_NET
.sym 102682 fft_block.reg_stage.w_we_c_map
.sym 102725 $PACKER_VCC_NET
.sym 102783 $PACKER_VCC_NET
.sym 102910 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 104669 PIN_21$SB_IO_OUT
.sym 104678 PIN_21$SB_IO_OUT
.sym 104954 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 104998 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 105006 CLK$SB_IO_IN_$glb_clk
.sym 106252 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 109590 PIN_15$SB_IO_OUT
.sym 115020 PIN_16_SB_LUT4_O_I3
.sym 117262 PIN_14$SB_IO_OUT
.sym 118850 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 118964 PIN_16$SB_IO_OUT
.sym 122559 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 123096 PIN_16_SB_LUT4_O_I3
.sym 123132 PIN_16_SB_LUT4_O_I3
.sym 123181 PIN_16$SB_IO_OUT
.sym 125903 PIN_15$SB_IO_OUT
.sym 134262 PIN_14$SB_IO_OUT
.sym 134275 PIN_14$SB_IO_OUT
.sym 134382 PIN_15$SB_IO_OUT
.sym 134400 PIN_15$SB_IO_OUT
.sym 134587 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 134679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 134681 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 134699 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 134711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 134712 PIN_16$SB_IO_OUT
.sym 134727 PIN_16$SB_IO_OUT
.sym 134731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 135175 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[0]
.sym 135180 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[1]
.sym 135184 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[2]
.sym 135188 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[3]
.sym 135191 $PACKER_VCC_NET
.sym 135192 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[4]
.sym 135197 $nextpnr_ICESTORM_LC_27$I3
.sym 135201 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 135205 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 135206 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[0]
.sym 135213 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 135221 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 135228 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 135229 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 135237 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 135238 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 135274 fft_block.w_fft_in[10]
.sym 135297 fft_block.reg_stage.w_input_regs[75]
.sym 135301 fft_block.reg_stage.w_input_regs[74]
.sym 135303 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 135308 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 135309 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 135312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 135313 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 135316 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 135317 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 135320 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 135321 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 135324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 135325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 135328 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 135329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 135330 fft_block.reg_stage.w_input_regs[79]
.sym 135333 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 135335 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135336 fft_block.reg_stage.w_input_regs[75]
.sym 135337 fft_block.reg_stage.w_input_regs[11]
.sym 135341 fft_block.reg_stage.w_input_regs[77]
.sym 135343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135344 fft_block.reg_stage.w_input_regs[74]
.sym 135345 fft_block.reg_stage.w_input_regs[10]
.sym 135347 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 135348 fft_block.reg_stage.w_input_regs[12]
.sym 135349 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 135353 fft_block.reg_stage.w_input_regs[73]
.sym 135355 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135356 fft_block.reg_stage.w_input_regs[13]
.sym 135357 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 135361 fft_block.reg_stage.w_input_regs[72]
.sym 135362 fft_block.reg_stage.w_input_regs[72]
.sym 135363 fft_block.reg_stage.w_input_regs[8]
.sym 135364 fft_block.reg_stage.w_input_regs[73]
.sym 135365 fft_block.reg_stage.w_input_regs[9]
.sym 135369 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 135371 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 135372 fft_block.reg_stage.w_input_regs[14]
.sym 135373 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 135377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 135379 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135380 fft_block.reg_stage.w_input_regs[74]
.sym 135381 fft_block.reg_stage.w_input_regs[10]
.sym 135383 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 135384 fft_block.reg_stage.w_input_regs[15]
.sym 135385 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 135387 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135388 fft_block.reg_stage.w_input_regs[75]
.sym 135389 fft_block.reg_stage.w_input_regs[11]
.sym 135391 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 135392 fft_block.reg_stage.w_input_regs[14]
.sym 135393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 135395 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 135396 fft_block.reg_stage.w_input_regs[15]
.sym 135397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 135419 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135420 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 135421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 135431 count[0]
.sym 135436 count[1]
.sym 135437 count[0]
.sym 135440 count[2]
.sym 135441 count_SB_CARRY_CI_CO[2]
.sym 135444 count[3]
.sym 135445 count_SB_CARRY_CI_CO[3]
.sym 135448 count[4]
.sym 135449 count_SB_CARRY_CI_CO[4]
.sym 135452 count[5]
.sym 135453 count_SB_CARRY_CI_CO[5]
.sym 135456 count[6]
.sym 135457 count_SB_CARRY_CI_CO[6]
.sym 135460 count[7]
.sym 135461 count_SB_CARRY_CI_CO[7]
.sym 135464 count[8]
.sym 135465 count_SB_CARRY_CI_CO[8]
.sym 135468 count[9]
.sym 135469 count_SB_CARRY_CI_CO[9]
.sym 135472 count[10]
.sym 135473 count_SB_CARRY_CI_CO[10]
.sym 135476 count[11]
.sym 135477 count_SB_CARRY_CI_CO[11]
.sym 135480 count[12]
.sym 135481 count_SB_CARRY_CI_CO[12]
.sym 135484 count[13]
.sym 135485 count_SB_CARRY_CI_CO[13]
.sym 135488 count[14]
.sym 135489 count_SB_CARRY_CI_CO[14]
.sym 135492 count[15]
.sym 135493 count_SB_CARRY_CI_CO[15]
.sym 135496 count[16]
.sym 135497 count_SB_CARRY_CI_CO[16]
.sym 135500 count[17]
.sym 135501 count_SB_CARRY_CI_CO[17]
.sym 135504 count[18]
.sym 135505 count_SB_CARRY_CI_CO[18]
.sym 135508 count[19]
.sym 135509 count_SB_CARRY_CI_CO[19]
.sym 135512 count[20]
.sym 135513 count_SB_CARRY_CI_CO[20]
.sym 135518 count[18]
.sym 135519 count[19]
.sym 135520 count[20]
.sym 135521 count[2]
.sym 135522 count[14]
.sym 135523 count[15]
.sym 135524 count[16]
.sym 135525 count[17]
.sym 135527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[0]
.sym 135532 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[1]
.sym 135536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[2]
.sym 135540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[3]
.sym 135543 $PACKER_VCC_NET
.sym 135544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[4]
.sym 135549 $nextpnr_ICESTORM_LC_22$I3
.sym 135550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[0]
.sym 135557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135559 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[0]
.sym 135564 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[1]
.sym 135568 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[2]
.sym 135572 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[3]
.sym 135575 $PACKER_VCC_NET
.sym 135576 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[4]
.sym 135581 $nextpnr_ICESTORM_LC_36$I3
.sym 135582 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[0]
.sym 135589 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 135597 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 135602 fft_block.reg_stage.c_data.cosinus[1][6]
.sym 135610 fft_block.reg_stage.c_data.cosinus[1][2]
.sym 135614 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[6]
.sym 135615 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[2]
.sym 135616 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135617 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 135622 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[0]
.sym 135623 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 135624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[2]
.sym 135625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 135627 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_3_O[0]
.sym 135628 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 135629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_3_O[2]
.sym 135630 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[5]
.sym 135631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 135632 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 135633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135634 fft_block.reg_stage.c_data.cosinus[1][5]
.sym 135638 fft_block.reg_stage.c_data.cosinus[1][7]
.sym 135642 fft_block.reg_stage.c_data.cosinus[1][3]
.sym 135649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 135650 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 135651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 135652 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 135653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135664 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 135665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[4]
.sym 135679 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 135680 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 135706 fft_block.reg_stage.c_data.cosinus[1][0]
.sym 135710 fft_block.reg_stage.c_data.cosinus[1][4]
.sym 136199 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 136204 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 136208 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 136209 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 136212 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 136213 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 136216 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 136217 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 136218 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0[0]
.sym 136219 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 136220 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 136221 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 136222 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 136223 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 136224 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 136225 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 136227 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_I1[0]
.sym 136228 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 136229 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 136230 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 136231 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 136232 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 136233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 136234 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 136235 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 136236 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 136237 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 136238 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 136239 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 136240 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 136241 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 136244 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 136245 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 136246 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 136247 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 136248 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 136249 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 136253 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 136255 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 136256 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 136257 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 136258 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 136259 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 136260 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 136261 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 136262 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 136266 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 136270 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 136274 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 136278 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 136282 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 136289 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 136290 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 136295 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136296 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 136297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 136299 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136300 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 136301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 136305 fft_block.reg_stage.w_input_regs[76]
.sym 136307 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136308 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 136309 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 136311 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 136313 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 136315 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136316 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 136317 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 136323 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 136325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 136327 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136328 fft_block.reg_stage.w_input_regs[11]
.sym 136329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 136330 fft_block.w_fft_in[12]
.sym 136334 fft_block.w_fft_in[2]
.sym 136338 fft_block.w_fft_in[8]
.sym 136342 fft_block.w_fft_in[11]
.sym 136346 fft_block.w_fft_in[13]
.sym 136351 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136352 fft_block.reg_stage.w_input_regs[11]
.sym 136353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 136354 fft_block.w_fft_in[9]
.sym 136359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136360 fft_block.reg_stage.w_input_regs[13]
.sym 136361 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 136364 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 136365 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 136367 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 136368 fft_block.reg_stage.w_input_regs[10]
.sym 136369 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 136370 fft_block.reg_stage.w_input_regs[72]
.sym 136371 fft_block.reg_stage.w_input_regs[8]
.sym 136372 fft_block.reg_stage.w_input_regs[9]
.sym 136373 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 136375 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 136376 fft_block.reg_stage.w_input_regs[12]
.sym 136377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 136378 fft_block.reg_stage.w_input_regs[9]
.sym 136379 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 136380 fft_block.reg_stage.w_input_regs[8]
.sym 136381 fft_block.reg_stage.w_input_regs[72]
.sym 136382 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 136383 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 136384 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 136385 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 136387 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 136388 fft_block.reg_stage.w_input_regs[10]
.sym 136389 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 136390 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 136394 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 136395 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 136396 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 136397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 136398 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 136402 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 136406 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 136407 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 136408 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 136409 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 136413 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 136417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 136421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 136422 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 136423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 136424 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 136425 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 136427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136428 fft_block.reg_stage.w_input_regs[69]
.sym 136429 fft_block.reg_stage.w_input_regs[5]
.sym 136431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136432 fft_block.reg_stage.w_input_regs[77]
.sym 136433 fft_block.reg_stage.w_input_regs[13]
.sym 136435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136436 fft_block.reg_stage.w_input_regs[76]
.sym 136437 fft_block.reg_stage.w_input_regs[12]
.sym 136438 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 136439 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 136440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 136441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 136443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136444 fft_block.reg_stage.w_input_regs[77]
.sym 136445 fft_block.reg_stage.w_input_regs[13]
.sym 136446 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 136447 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 136448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 136449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 136451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136452 fft_block.reg_stage.w_input_regs[76]
.sym 136453 fft_block.reg_stage.w_input_regs[12]
.sym 136457 count[0]
.sym 136474 addr_count_SB_DFFESR_Q_R[2]
.sym 136475 insert_data
.sym 136476 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 136477 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 136479 insert_data
.sym 136480 count[0]
.sym 136481 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 136482 count[1]
.sym 136483 count[3]
.sym 136484 count[4]
.sym 136485 count[5]
.sym 136488 fft_block.state[1]
.sym 136489 fft_block.state[0]
.sym 136492 fft_block.state[0]
.sym 136493 fft_block.state[1]
.sym 136496 fft_block.state[1]
.sym 136497 fft_block.state[0]
.sym 136498 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 136502 count[6]
.sym 136503 count[7]
.sym 136504 count[8]
.sym 136505 count[9]
.sym 136506 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 136507 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 136508 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 136509 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 136511 fft_block.stage[0]
.sym 136512 fft_block.stage[1]
.sym 136513 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 136514 count[10]
.sym 136515 count[11]
.sym 136516 count[12]
.sym 136517 count[13]
.sym 136519 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 136524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 136528 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 136529 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 136532 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 136533 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 136536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 136537 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 136540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 136541 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 136543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 136544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 136545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 136547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 136548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 136549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 136553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 136555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 136556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_1_I2[1]
.sym 136557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 136561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 136564 fft_block.reg_stage.w_c_map_addr[0]
.sym 136565 fft_block.reg_stage.w_c_map_addr[1]
.sym 136566 fft_block.reg_stage.c_map.count_data_SB_DFFSR_Q_D[0]
.sym 136573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 136577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 136578 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 136579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 136580 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 136581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 136583 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 136588 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 136592 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 136593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 136596 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 136597 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 136600 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 136601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 136609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 136613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 136614 fft_block.reg_stage.w_c_in[3]
.sym 136622 fft_block.reg_stage.w_c_in[2]
.sym 136634 fft_block.reg_stage.w_c_in[7]
.sym 136638 fft_block.reg_stage.w_c_in[6]
.sym 136646 fft_block.reg_stage.w_c_in[3]
.sym 136650 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_I0[0]
.sym 136651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 136652 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 136653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 136654 fft_block.reg_stage.w_c_in[6]
.sym 136662 fft_block.reg_stage.w_c_in[2]
.sym 136666 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 136667 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 136668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 136669 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 136670 fft_block.reg_stage.w_c_in[7]
.sym 136674 fft_block.reg_stage.w_c_in[5]
.sym 136686 fft_block.reg_stage.c_data.cosinus[2][2]
.sym 136690 fft_block.reg_stage.c_data.cosinus[2][7]
.sym 136698 fft_block.reg_stage.c_data.cosinus[2][6]
.sym 136702 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[2]
.sym 136703 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[6]
.sym 136704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 136705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 136706 fft_block.reg_stage.c_data.cosinus[2][3]
.sym 136730 fft_block.reg_stage.w_c_in[0]
.sym 136734 fft_block.reg_stage.w_c_in[4]
.sym 137223 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 137224 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137225 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 137227 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 137228 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[4]
.sym 137229 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 137231 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 137232 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[3]
.sym 137233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 137236 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 137237 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[3]
.sym 137240 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 137241 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[5]
.sym 137243 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 137244 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[5]
.sym 137245 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137246 fft_block.start_calc
.sym 137247 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 137248 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_O[2]
.sym 137249 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 137250 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 137251 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137252 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 137253 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 137255 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137260 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137261 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137264 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 137265 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 137268 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 137269 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 137272 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 137273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 137276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 137277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 137280 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 137281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 137284 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 137285 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 137286 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 137287 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137288 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 137289 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 137292 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 137293 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[1]
.sym 137296 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 137297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 137298 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 137299 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 137300 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 137301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 137302 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 137303 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 137304 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 137305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 137308 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 137309 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 137312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 137313 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[4]
.sym 137315 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137316 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 137317 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 137319 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137320 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 137321 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 137323 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 137324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 137325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 137327 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 137328 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 137329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 137330 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 137331 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 137332 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 137333 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 137334 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 137335 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 137336 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 137337 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 137339 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 137340 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 137341 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 137342 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 137343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 137344 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 137345 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 137346 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 137347 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 137348 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137349 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 137353 fft_block.reg_stage.w_input_regs[78]
.sym 137361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 137365 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 137367 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137368 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 137369 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 137371 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 137373 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 137375 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137376 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 137377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 137379 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137380 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 137381 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 137382 fft_block.w_fft_in[11]
.sym 137386 fft_block.reg_stage.w_input_regs[73]
.sym 137387 fft_block.reg_stage.w_input_regs[9]
.sym 137388 fft_block.reg_stage.w_input_regs[72]
.sym 137389 fft_block.reg_stage.w_input_regs[8]
.sym 137391 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137392 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 137393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 137394 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 137395 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 137396 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 137397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 137398 fft_block.w_fft_in[8]
.sym 137402 fft_block.w_fft_in[13]
.sym 137406 fft_block.w_fft_in[9]
.sym 137410 fft_block.w_fft_in[12]
.sym 137414 fft_block.w_fft_in[10]
.sym 137426 fft_block.w_fft_in[4]
.sym 137435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 137437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 137438 fft_block.w_fft_in[5]
.sym 137442 fft_block.w_fft_in[6]
.sym 137449 $PACKER_VCC_NET
.sym 137462 fft_block.w_fft_in[7]
.sym 137466 fft_block.w_fft_in[4]
.sym 137470 fft_block.w_fft_in[6]
.sym 137474 fft_block.w_fft_in[5]
.sym 137479 insert_data
.sym 137484 insert_data
.sym 137487 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 137488 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 137489 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 137493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFESR_Q_E
.sym 137498 $PACKER_VCC_NET
.sym 137502 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[0]
.sym 137503 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[1]
.sym 137504 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 137505 fft_block.stage[1]
.sym 137508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 137509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 137511 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 137516 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 137519 $PACKER_VCC_NET
.sym 137521 $nextpnr_ICESTORM_LC_33$I3
.sym 137522 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 137523 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 137524 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[2]
.sym 137525 $nextpnr_ICESTORM_LC_33$COUT
.sym 137526 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 137531 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[0]
.sym 137532 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 137533 fft_block.stage[0]
.sym 137534 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 137540 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[3]
.sym 137541 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[0]
.sym 137543 fft_block.state[1]
.sym 137544 fft_block.state[0]
.sym 137545 insert_data
.sym 137546 fft_block.reg_stage.c_map.o_busy
.sym 137550 fft_block.reg_stage.w_c_map_addr[0]
.sym 137551 fft_block.reg_stage.w_c_map_addr[1]
.sym 137552 fft_block.fill_regs
.sym 137553 fft_block.reg_stage.c_map.o_busy
.sym 137557 fft_block.state[0]
.sym 137558 fft_block.stage[0]
.sym 137559 fft_block.stage[1]
.sym 137560 fft_block.state[1]
.sym 137561 fft_block.state_SB_DFFESR_Q_R[1]
.sym 137562 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 137563 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 137564 fft_block.start_calc
.sym 137565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 137568 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 137569 fft_block.w_calc_finish
.sym 137570 fft_block.state[1]
.sym 137571 fft_block.state_SB_DFFESR_Q_R[1]
.sym 137572 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 137573 fft_block.state_SB_DFFESR_Q_R[0]
.sym 137577 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 137581 fft_block.stage[0]
.sym 137584 fft_block.stage[1]
.sym 137585 fft_block.reg_stage.c_map.o_busy
.sym 137586 fft_block.stage[0]
.sym 137587 fft_block.stage[1]
.sym 137588 fft_block.state_SB_DFFESR_Q_R[1]
.sym 137589 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 137597 fft_block.reg_stage.c_map.o_busy
.sym 137599 fft_block.state_SB_DFFESR_Q_R[0]
.sym 137600 fft_block.state_SB_DFFESR_Q_R[1]
.sym 137601 fft_block.state_SB_DFFESR_Q_R[2]
.sym 137602 fft_block.stage_SB_DFFESR_Q_R
.sym 137613 fft_block.reg_stage.w_c_map_addr[0]
.sym 137620 fft_block.reg_stage.c_map.stage_data_SB_DFFSR_Q_1_R[0]
.sym 137621 fft_block.stage[0]
.sym 137630 fft_block.reg_stage.c_map.count_data_SB_DFFSR_Q_D[0]
.sym 137635 fft_block.reg_stage.w_c_map_addr[1]
.sym 137636 fft_block.reg_stage.w_c_map_addr[0]
.sym 137637 fft_block.reg_stage.w_we_c_map
.sym 137646 fft_block.reg_stage.w_c_in[1]
.sym 137657 fft_block.reg_stage.c_map.stage_data_SB_DFFSR_Q_R
.sym 137685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 137686 fft_block.reg_stage.c_data.cosinus[1][1]
.sym 137695 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 137696 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 137697 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 137699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I2_1_I1[0]
.sym 137700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 137701 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 137702 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 137703 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[4]
.sym 137704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 137705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 137706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 137707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 137708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 137709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 137710 fft_block.reg_stage.c_data.cosinus[2][4]
.sym 137714 fft_block.reg_stage.c_data.cosinus[2][5]
.sym 137718 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 137719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 137720 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 137721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 137722 fft_block.reg_stage.c_data.cosinus[2][0]
.sym 137726 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 137727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[5]
.sym 137728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 137729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 137730 fft_block.reg_stage.c_data.cosinus[2][1]
.sym 137738 fft_block.reg_stage.w_c_in[1]
.sym 137750 fft_block.reg_stage.w_c_in[0]
.sym 137754 fft_block.reg_stage.w_c_in[4]
.sym 137758 fft_block.reg_stage.w_c_in[5]
.sym 138247 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 138248 fft_block.reg_stage.w_input_regs[6]
.sym 138249 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 138253 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 138255 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 138256 fft_block.reg_stage.w_input_regs[4]
.sym 138257 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 138259 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 138260 fft_block.reg_stage.w_input_regs[6]
.sym 138261 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 138263 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 138264 fft_block.reg_stage.w_input_regs[5]
.sym 138265 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 138271 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 138272 fft_block.reg_stage.w_input_regs[5]
.sym 138273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 138275 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 138276 fft_block.reg_stage.w_input_regs[4]
.sym 138277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 138279 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 138280 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[6]
.sym 138281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 138283 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 138284 fft_block.reg_stage.w_input_regs[7]
.sym 138285 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 138287 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 138288 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138289 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[2]
.sym 138291 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 138292 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 138293 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[6]
.sym 138295 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 138296 fft_block.reg_stage.w_input_regs[1]
.sym 138297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 138299 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 138300 fft_block.reg_stage.w_input_regs[7]
.sym 138301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 138303 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 138304 fft_block.reg_stage.w_input_regs[1]
.sym 138305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 138309 fft_block.reg_stage.w_input_regs[66]
.sym 138311 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 138312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 138313 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[7]
.sym 138315 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 138316 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 138317 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[1]
.sym 138318 fft_block.w_fft_in[0]
.sym 138328 fft_block.reg_stage.w_input_regs[64]
.sym 138329 fft_block.reg_stage.w_input_regs[0]
.sym 138331 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 138332 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 138333 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[7]
.sym 138336 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 138337 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[2]
.sym 138338 fft_block.w_fft_in[1]
.sym 138343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 138344 fft_block.reg_stage.w_input_regs[65]
.sym 138345 fft_block.reg_stage.w_input_regs[1]
.sym 138346 fft_block.w_fft_in[2]
.sym 138350 fft_block.w_fft_in[8]
.sym 138354 fft_block.w_fft_in[0]
.sym 138358 fft_block.w_fft_in[9]
.sym 138363 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138364 fft_block.reg_stage.w_input_regs[66]
.sym 138365 fft_block.reg_stage.w_input_regs[2]
.sym 138368 fft_block.reg_stage.w_input_regs[96]
.sym 138369 fft_block.reg_stage.w_input_regs[32]
.sym 138371 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138372 fft_block.reg_stage.w_input_regs[67]
.sym 138373 fft_block.reg_stage.w_input_regs[3]
.sym 138377 fft_block.reg_stage.w_input_regs[96]
.sym 138379 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138380 fft_block.reg_stage.w_input_regs[66]
.sym 138381 fft_block.reg_stage.w_input_regs[2]
.sym 138382 fft_block.reg_stage.w_input_regs[105]
.sym 138383 fft_block.reg_stage.w_input_regs[41]
.sym 138384 fft_block.reg_stage.w_input_regs[104]
.sym 138385 fft_block.reg_stage.w_input_regs[40]
.sym 138387 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138388 fft_block.reg_stage.w_input_regs[71]
.sym 138389 fft_block.reg_stage.w_input_regs[7]
.sym 138391 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138392 fft_block.reg_stage.w_input_regs[78]
.sym 138393 fft_block.reg_stage.w_input_regs[14]
.sym 138395 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138396 fft_block.reg_stage.w_input_regs[67]
.sym 138397 fft_block.reg_stage.w_input_regs[3]
.sym 138398 fft_block.reg_stage.w_input_regs[104]
.sym 138399 fft_block.reg_stage.w_input_regs[40]
.sym 138400 fft_block.reg_stage.w_input_regs[105]
.sym 138401 fft_block.reg_stage.w_input_regs[41]
.sym 138403 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 138404 fft_block.reg_stage.w_input_regs[65]
.sym 138405 fft_block.reg_stage.w_input_regs[1]
.sym 138407 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 138408 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 138409 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 138410 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 138411 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 138412 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138413 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 138415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 138416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 138417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 138419 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 138420 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 138422 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 138423 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 138424 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138425 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 138426 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 138427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 138428 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 138429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 138431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 138433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 138434 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 138435 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138436 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 138437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 138445 fft_block.reg_stage.w_input_regs[70]
.sym 138447 fft_block.reg_stage.w_index_out[0]
.sym 138448 fft_block.reg_stage.w_index_out[2]
.sym 138449 fft_block.reg_stage.w_index_out[1]
.sym 138451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 138453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 138455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138456 fft_block.reg_stage.w_input_regs[78]
.sym 138457 fft_block.reg_stage.w_input_regs[14]
.sym 138461 fft_block.reg_stage.w_input_regs[69]
.sym 138469 fft_block.reg_stage.w_input_regs[68]
.sym 138471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 138472 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 138473 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 138476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 138477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 138479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138480 fft_block.reg_stage.w_input_regs[70]
.sym 138481 fft_block.reg_stage.w_input_regs[6]
.sym 138483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138484 fft_block.reg_stage.w_input_regs[68]
.sym 138485 fft_block.reg_stage.w_input_regs[4]
.sym 138487 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138488 fft_block.reg_stage.w_input_regs[69]
.sym 138489 fft_block.reg_stage.w_input_regs[5]
.sym 138491 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 138492 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 138493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 138495 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 138496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 138497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 138499 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 138501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 138503 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138504 fft_block.reg_stage.w_input_regs[68]
.sym 138505 fft_block.reg_stage.w_input_regs[4]
.sym 138507 addr_count[1]
.sym 138508 addr_count[2]
.sym 138509 insert_data
.sym 138515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138516 fft_block.reg_stage.w_input_regs[70]
.sym 138517 fft_block.reg_stage.w_input_regs[6]
.sym 138519 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138520 fft_block.reg_stage.w_input_regs[79]
.sym 138521 fft_block.reg_stage.w_input_regs[15]
.sym 138523 fft_block.counter_N[2]
.sym 138524 addr_count[2]
.sym 138525 insert_data
.sym 138527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138528 fft_block.reg_stage.w_input_regs[79]
.sym 138529 fft_block.reg_stage.w_input_regs[15]
.sym 138530 fft_block.counter_N[1]
.sym 138531 fft_block.counter_N[0]
.sym 138533 insert_data
.sym 138535 addr_count[0]
.sym 138540 addr_count[1]
.sym 138544 addr_count[2]
.sym 138545 addr_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 138548 addr_count[1]
.sym 138549 addr_count[0]
.sym 138551 fft_block.counter_N[0]
.sym 138552 addr_count[0]
.sym 138553 insert_data
.sym 138557 addr_count[0]
.sym 138559 $PACKER_VCC_NET
.sym 138560 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I2[2]
.sym 138561 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 138562 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 138563 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 138564 fft_block.stage[1]
.sym 138565 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 138569 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 138572 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 138573 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 138575 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 138576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 138577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 138578 fft_block.fill_regs_SB_DFFE_Q_D
.sym 138584 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I2[2]
.sym 138585 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 138588 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 138589 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 138590 fft_block.stage[0]
.sym 138591 fft_block.stage[1]
.sym 138592 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[10]
.sym 138593 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 138595 insert_data
.sym 138596 fft_block.state_SB_DFFESR_Q_R[0]
.sym 138597 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 138599 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 138603 $PACKER_VCC_NET
.sym 138604 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 138609 $nextpnr_ICESTORM_LC_69$I3
.sym 138613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 138614 fft_block.stage[0]
.sym 138615 fft_block.stage[1]
.sym 138616 fft_block.state_SB_DFFESR_Q_R[1]
.sym 138617 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 138621 $PACKER_VCC_NET
.sym 138622 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[0]
.sym 138628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 138629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 138634 fft_block.reg_stage.c_data.cosinus[3][7]
.sym 138641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 138646 fft_block.reg_stage.c_data.cosinus[3][2]
.sym 138650 fft_block.reg_stage.c_data.cosinus[3][1]
.sym 138654 fft_block.reg_stage.c_data.cosinus[3][3]
.sym 138658 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 138659 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 138660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 138661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 138662 fft_block.reg_stage.w_c_in[1]
.sym 138666 fft_block.reg_stage.w_c_in[3]
.sym 138670 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[5]
.sym 138671 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 138672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 138673 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 138674 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[4]
.sym 138675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[6]
.sym 138676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 138677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 138678 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 138679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 138680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 138681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 138682 fft_block.reg_stage.w_c_in[7]
.sym 138686 fft_block.reg_stage.w_c_in[2]
.sym 138690 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 138691 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[2]
.sym 138692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 138693 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 138695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[0]
.sym 138700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[1]
.sym 138704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[2]
.sym 138708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[3]
.sym 138711 $PACKER_VCC_NET
.sym 138712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[4]
.sym 138717 $nextpnr_ICESTORM_LC_47$I3
.sym 138718 fft_block.reg_stage.c_data.cosinus[3][6]
.sym 138722 fft_block.reg_stage.c_data.cosinus[3][0]
.sym 138727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 138732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 138736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 138737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 138740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 138741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 138744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 138745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 138746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0[0]
.sym 138747 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 138748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 138749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 138752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 138753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 138754 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[0]
.sym 138762 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 139271 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139280 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 139281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 139284 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 139285 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 139288 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 139289 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 139292 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 139293 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 139296 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 139297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 139298 fft_block.reg_stage.w_input_regs[71]
.sym 139301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 139303 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139304 fft_block.reg_stage.w_input_regs[3]
.sym 139305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 139306 fft_block.w_fft_in[0]
.sym 139310 fft_block.w_fft_in[1]
.sym 139317 fft_block.reg_stage.w_input_regs[65]
.sym 139318 fft_block.w_fft_in[3]
.sym 139323 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139324 fft_block.reg_stage.w_input_regs[3]
.sym 139325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 139327 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139328 fft_block.reg_stage.w_input_regs[2]
.sym 139329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 139331 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139332 fft_block.reg_stage.w_input_regs[2]
.sym 139333 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 139336 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 139337 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[2]
.sym 139338 fft_block.w_fft_in[8]
.sym 139342 fft_block.reg_stage.w_input_regs[41]
.sym 139343 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 139344 fft_block.reg_stage.w_input_regs[40]
.sym 139345 fft_block.reg_stage.w_input_regs[104]
.sym 139348 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 139349 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[1]
.sym 139352 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 139353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[3]
.sym 139358 fft_block.reg_stage.w_input_regs[104]
.sym 139359 fft_block.reg_stage.w_input_regs[40]
.sym 139360 fft_block.reg_stage.w_input_regs[41]
.sym 139361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 139363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 139364 fft_block.reg_stage.w_input_regs[42]
.sym 139365 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 139369 fft_block.reg_stage.w_input_regs[104]
.sym 139371 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139372 fft_block.reg_stage.w_input_regs[35]
.sym 139373 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 139375 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139376 fft_block.reg_stage.w_input_regs[34]
.sym 139377 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 139378 fft_block.w_fft_in[10]
.sym 139382 fft_block.w_fft_in[11]
.sym 139388 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 139389 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 139390 fft_block.w_fft_in[3]
.sym 139394 fft_block.w_fft_in[1]
.sym 139399 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 139400 fft_block.reg_stage.w_input_regs[33]
.sym 139401 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 139403 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139404 fft_block.reg_stage.w_input_regs[34]
.sym 139405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 139407 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139408 fft_block.reg_stage.w_input_regs[35]
.sym 139409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 139410 fft_block.w_fft_in[0]
.sym 139414 fft_block.w_fft_in[1]
.sym 139419 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 139420 fft_block.reg_stage.w_input_regs[33]
.sym 139421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 139423 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139424 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 139425 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 139426 fft_block.w_fft_in[9]
.sym 139431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139436 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139440 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 139441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 139444 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 139445 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 139448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 139449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 139452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 139453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 139456 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 139457 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 139458 fft_block.reg_stage.w_input_regs[103]
.sym 139461 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 139463 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 139465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 139469 fft_block.reg_stage.w_input_regs[99]
.sym 139470 fft_block.w_fft_in[2]
.sym 139474 fft_block.w_fft_in[15]
.sym 139481 fft_block.reg_stage.w_input_regs[98]
.sym 139482 fft_block.w_fft_in[14]
.sym 139486 fft_block.w_fft_in[3]
.sym 139490 fft_block.w_fft_in[7]
.sym 139494 fft_block.w_fft_in[4]
.sym 139498 fft_block.w_fft_in[6]
.sym 139505 fft_block.reg_stage.w_input_regs[102]
.sym 139506 fft_block.w_fft_in[5]
.sym 139510 fft_block.w_fft_in[2]
.sym 139514 fft_block.w_fft_in[3]
.sym 139521 fft_block.reg_stage.w_input_regs[101]
.sym 139525 fft_block.reg_stage.w_input_regs[100]
.sym 139527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139528 fft_block.reg_stage.w_input_regs[99]
.sym 139529 fft_block.reg_stage.w_input_regs[35]
.sym 139531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139532 fft_block.reg_stage.w_input_regs[102]
.sym 139533 fft_block.reg_stage.w_input_regs[38]
.sym 139535 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139536 fft_block.reg_stage.w_input_regs[99]
.sym 139537 fft_block.reg_stage.w_input_regs[35]
.sym 139539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139540 fft_block.reg_stage.w_input_regs[71]
.sym 139541 fft_block.reg_stage.w_input_regs[7]
.sym 139543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139544 fft_block.reg_stage.w_input_regs[98]
.sym 139545 fft_block.reg_stage.w_input_regs[34]
.sym 139547 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139548 fft_block.reg_stage.w_input_regs[98]
.sym 139549 fft_block.reg_stage.w_input_regs[34]
.sym 139551 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139552 fft_block.reg_stage.w_input_regs[100]
.sym 139553 fft_block.reg_stage.w_input_regs[36]
.sym 139555 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139556 fft_block.reg_stage.w_input_regs[100]
.sym 139557 fft_block.reg_stage.w_input_regs[36]
.sym 139559 fft_block.counter_N[0]
.sym 139564 fft_block.counter_N[1]
.sym 139568 fft_block.counter_N[2]
.sym 139569 fft_block.counter_N_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 139570 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 139571 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 139572 fft_block.stage[1]
.sym 139573 fft_block.stage[0]
.sym 139575 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[0]
.sym 139576 fft_block.stage[1]
.sym 139577 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[2]
.sym 139581 fft_block.counter_N[0]
.sym 139584 fft_block.counter_N[1]
.sym 139585 fft_block.counter_N[0]
.sym 139587 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 139588 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[0]
.sym 139589 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I2[2]
.sym 139591 $PACKER_VCC_NET
.sym 139592 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 139593 fft_block.stage[0]
.sym 139596 fft_block.stage[1]
.sym 139597 fft_block.stage[0]
.sym 139603 fft_block.reg_stage.w_c_map_addr[0]
.sym 139604 fft_block.reg_stage.w_c_map_addr[1]
.sym 139605 fft_block.reg_stage.w_we_c_map
.sym 139607 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139608 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 139609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 139611 addr_count[2]
.sym 139612 addr_count[1]
.sym 139613 addr_count[0]
.sym 139614 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_I1_SB_LUT4_O_I0[0]
.sym 139615 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 139616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 139617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 139619 fft_block.counter_N[2]
.sym 139620 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 139621 addr_count_SB_DFFESR_Q_R[2]
.sym 139623 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 139628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 139632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 139633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 139636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 139637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 139640 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 139641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 139643 fft_block.reg_stage.w_c_map_addr[0]
.sym 139644 fft_block.reg_stage.w_c_map_addr[1]
.sym 139645 fft_block.reg_stage.w_we_c_map
.sym 139653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 139655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[0]
.sym 139660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[1]
.sym 139664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[2]
.sym 139668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[3]
.sym 139671 $PACKER_VCC_NET
.sym 139672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_4_D[4]
.sym 139677 $nextpnr_ICESTORM_LC_25$I3
.sym 139679 fft_block.stage[0]
.sym 139680 fft_block.reg_stage.w_c_map_addr[1]
.sym 139681 fft_block.reg_stage.w_c_map_addr[0]
.sym 139685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 139687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 139692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 139696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 139697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 139700 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 139701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 139704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 139705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 139706 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I0[0]
.sym 139707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 139708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 139709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 139713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 139714 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 139715 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 139716 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 139717 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 139718 fft_block.reg_stage.w_c_in[4]
.sym 139723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 139724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 139725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 139729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 139733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 139734 fft_block.reg_stage.w_c_in[6]
.sym 139738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 139739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 139740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[2]
.sym 139741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 139742 fft_block.reg_stage.w_c_in[0]
.sym 139746 fft_block.reg_stage.w_c_in[5]
.sym 139757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 139761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 139762 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 139778 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 139779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 139780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 139781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 139784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 139785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 139802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 139803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 139804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 139805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 140301 fft_block.reg_stage.w_input_regs[67]
.sym 140303 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_I1[0]
.sym 140304 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 140305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_O[2]
.sym 140309 fft_block.reg_stage.w_input_regs[64]
.sym 140312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 140313 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[5]
.sym 140327 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 140328 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 140329 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[7]
.sym 140331 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 140332 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[6]
.sym 140333 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 140335 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 140336 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 140337 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[7]
.sym 140338 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 140339 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 140340 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 140341 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 140343 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 140344 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 140345 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 140347 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 140348 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 140349 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[6]
.sym 140353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 140357 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 140359 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 140360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[3]
.sym 140363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140364 fft_block.reg_stage.w_input_regs[43]
.sym 140365 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 140367 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 140368 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[5]
.sym 140369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 140371 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 140372 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 140373 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[1]
.sym 140375 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 140376 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140377 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[4]
.sym 140379 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 140380 fft_block.reg_stage.w_input_regs[42]
.sym 140381 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 140383 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 140384 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140385 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[2]
.sym 140387 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140388 fft_block.reg_stage.w_input_regs[43]
.sym 140389 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 140391 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140396 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140400 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 140401 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 140404 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 140405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 140408 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 140409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 140412 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 140413 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 140416 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 140417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 140418 fft_block.reg_stage.w_input_regs[111]
.sym 140421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 140423 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 140424 fft_block.reg_stage.w_input_regs[97]
.sym 140425 fft_block.reg_stage.w_input_regs[33]
.sym 140427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140428 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 140429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 140431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 140432 fft_block.reg_stage.w_input_regs[37]
.sym 140433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 140435 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 140436 fft_block.reg_stage.w_input_regs[36]
.sym 140437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 140440 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 140441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 140445 fft_block.reg_stage.w_input_regs[105]
.sym 140447 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 140448 fft_block.reg_stage.w_input_regs[37]
.sym 140449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 140451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 140452 fft_block.reg_stage.w_input_regs[36]
.sym 140453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 140456 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 140457 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[14]
.sym 140459 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140460 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 140461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 140463 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 140465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 140469 fft_block.reg_stage.w_input_regs[97]
.sym 140471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140472 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 140473 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 140475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 140477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 140478 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 140479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 140480 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 140481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 140483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 140484 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 140485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 140487 fft_block.reg_stage.w_index_out[0]
.sym 140488 fft_block.reg_stage.w_index_out[1]
.sym 140489 fft_block.reg_stage.w_index_out[2]
.sym 140491 fft_block.reg_stage.w_index_out[0]
.sym 140492 fft_block.reg_stage.w_index_out[2]
.sym 140493 fft_block.reg_stage.w_index_out[1]
.sym 140494 fft_block.w_fft_in[15]
.sym 140498 fft_block.w_fft_in[6]
.sym 140503 fft_block.reg_stage.w_index_out[0]
.sym 140504 fft_block.reg_stage.w_index_out[2]
.sym 140505 fft_block.reg_stage.w_index_out[1]
.sym 140506 fft_block.reg_stage.input_regs.data_SB_LUT4_O_I0[0]
.sym 140507 fft_block.counter_N[2]
.sym 140508 fft_block.reg_stage.input_regs.data_SB_LUT4_O_I0[2]
.sym 140509 fft_block.sel_in
.sym 140510 fft_block.w_fft_in[5]
.sym 140514 fft_block.w_fft_in[4]
.sym 140522 fft_block.w_fft_in[15]
.sym 140529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 140538 fft_block.w_fft_in[4]
.sym 140551 fft_block.reg_stage.w_index_out[1]
.sym 140552 fft_block.reg_stage.w_index_out[2]
.sym 140553 fft_block.reg_stage.w_index_out[0]
.sym 140554 fft_block.w_fft_in[3]
.sym 140563 fft_block.reg_stage.w_index_out[2]
.sym 140564 fft_block.reg_stage.w_index_out[1]
.sym 140565 fft_block.reg_stage.w_index_out[0]
.sym 140571 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140572 fft_block.reg_stage.w_input_regs[101]
.sym 140573 fft_block.reg_stage.w_input_regs[37]
.sym 140574 fft_block.w_fft_in[4]
.sym 140579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140580 fft_block.reg_stage.w_input_regs[102]
.sym 140581 fft_block.reg_stage.w_input_regs[38]
.sym 140583 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140584 fft_block.reg_stage.w_input_regs[84]
.sym 140585 fft_block.reg_stage.w_input_regs[20]
.sym 140587 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140588 fft_block.reg_stage.w_input_regs[84]
.sym 140589 fft_block.reg_stage.w_input_regs[20]
.sym 140591 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140592 fft_block.reg_stage.w_input_regs[82]
.sym 140593 fft_block.reg_stage.w_input_regs[18]
.sym 140597 fft_block.reg_stage.w_input_regs[84]
.sym 140599 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140600 fft_block.reg_stage.w_input_regs[83]
.sym 140601 fft_block.reg_stage.w_input_regs[19]
.sym 140603 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140604 fft_block.reg_stage.w_input_regs[85]
.sym 140605 fft_block.reg_stage.w_input_regs[21]
.sym 140607 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140608 fft_block.reg_stage.w_input_regs[82]
.sym 140609 fft_block.reg_stage.w_input_regs[18]
.sym 140611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140612 fft_block.reg_stage.w_input_regs[83]
.sym 140613 fft_block.reg_stage.w_input_regs[19]
.sym 140614 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_I1[0]
.sym 140615 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 140616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_I1[2]
.sym 140617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 140618 fft_block.w_fft_in[0]
.sym 140622 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 140623 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 140624 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 140625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 140628 fft_block.counter_N[0]
.sym 140629 fft_block.counter_N[1]
.sym 140649 fft_block.reg_stage.w_input_regs[83]
.sym 140653 fft_block.reg_stage.w_input_regs[82]
.sym 140656 fft_block.reg_stage.w_input_regs[80]
.sym 140657 fft_block.reg_stage.w_input_regs[16]
.sym 140658 fft_block.w_fft_in[0]
.sym 140665 fft_block.reg_stage.w_input_regs[80]
.sym 140669 fft_block.reg_stage.w_input_regs[85]
.sym 140670 fft_block.w_fft_in[2]
.sym 140677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 140679 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140688 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 140689 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 140692 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 140693 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 140696 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 140697 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 140700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 140701 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 140704 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 140705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 140706 fft_block.reg_stage.w_input_regs[87]
.sym 140709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 140713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 140717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 140720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 140721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 140725 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 140727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 140728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 140729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 140730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 140731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 140732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[2]
.sym 140733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 140737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 140738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[0]
.sym 140742 fft_block.start_calc
.sym 140743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 140744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 140745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 140746 fft_block.start_calc
.sym 140747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 140748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 140749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 140757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 140761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 140782 fft_block.reg_stage.c_data.cosinus[3][5]
.sym 140790 fft_block.reg_stage.c_data.cosinus[3][4]
.sym 140810 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 140811 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 140812 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 140813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 140820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 140821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 141318 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 141322 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 141346 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 141351 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 141357 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 141361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 141364 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 141365 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 141368 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 141369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 141372 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 141373 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 141376 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 141377 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 141380 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 141381 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 141382 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 141383 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 141384 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 141385 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 141386 fft_block.w_fft_in[10]
.sym 141393 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 141395 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 141396 fft_block.reg_stage.w_input_regs[39]
.sym 141397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 141399 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 141400 fft_block.reg_stage.w_input_regs[47]
.sym 141401 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 141403 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141404 fft_block.reg_stage.w_input_regs[44]
.sym 141405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 141407 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 141408 fft_block.reg_stage.w_input_regs[39]
.sym 141409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 141413 fft_block.reg_stage.w_input_regs[106]
.sym 141415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141416 fft_block.reg_stage.w_input_regs[44]
.sym 141417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 141419 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141420 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 141421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 141423 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141424 fft_block.reg_stage.w_input_regs[45]
.sym 141425 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 141429 fft_block.reg_stage.w_input_regs[110]
.sym 141431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 141433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 141435 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 141436 fft_block.reg_stage.w_input_regs[38]
.sym 141437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 141439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141440 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 141441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 141443 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 141444 fft_block.reg_stage.w_input_regs[38]
.sym 141445 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 141446 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 141452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 141453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[4]
.sym 141454 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 141473 fft_block.reg_stage.w_input_regs[109]
.sym 141475 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 141477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 141482 fft_block.w_fft_in[14]
.sym 141493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 141498 fft_block.w_fft_in[15]
.sym 141511 fft_block.reg_stage.w_index_out[0]
.sym 141512 fft_block.reg_stage.w_index_out[2]
.sym 141513 fft_block.reg_stage.w_index_out[1]
.sym 141514 fft_block.w_fft_in[13]
.sym 141518 fft_block.w_fft_in[7]
.sym 141526 fft_block.w_fft_in[15]
.sym 141531 fft_block.reg_stage.w_index_out[2]
.sym 141532 fft_block.reg_stage.w_index_out[0]
.sym 141533 fft_block.reg_stage.w_index_out[1]
.sym 141554 w_fft_out[20]
.sym 141555 w_fft_out[4]
.sym 141556 fft_block.counter_N[1]
.sym 141557 fft_block.counter_N[0]
.sym 141558 fft_block.w_fft_in[15]
.sym 141574 fft_block.w_fft_in[7]
.sym 141582 w_fft_out[17]
.sym 141583 w_fft_out[49]
.sym 141584 fft_block.counter_N[0]
.sym 141585 fft_block.counter_N[1]
.sym 141587 fft_block.reg_stage.input_regs.data_SB_LUT4_O_7_I1_SB_LUT4_O_I1[0]
.sym 141588 fft_block.reg_stage.input_regs.data_SB_LUT4_O_7_I1_SB_LUT4_O_I1[1]
.sym 141589 fft_block.counter_N[2]
.sym 141590 fft_block.w_fft_in[6]
.sym 141599 fft_block.reg_stage.input_regs.data_SB_LUT4_O_7_I1[0]
.sym 141600 fft_block.reg_stage.input_regs.data_SB_LUT4_O_7_I1[1]
.sym 141601 fft_block.sel_in
.sym 141602 w_fft_out[1]
.sym 141603 w_fft_out[33]
.sym 141604 fft_block.counter_N[0]
.sym 141605 fft_block.reg_stage.input_regs.data_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 141606 fft_block.w_fft_in[5]
.sym 141611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141612 fft_block.reg_stage.w_input_regs[85]
.sym 141613 fft_block.reg_stage.w_input_regs[21]
.sym 141614 fft_block.w_fft_in[6]
.sym 141619 addr_count[1]
.sym 141620 addr_count[2]
.sym 141621 addr_count[0]
.sym 141625 fft_block.reg_stage.w_input_regs[86]
.sym 141626 fft_block.w_fft_in[11]
.sym 141630 fft_block.w_fft_in[12]
.sym 141638 fft_block.w_fft_in[10]
.sym 141646 fft_block.w_fft_in[1]
.sym 141650 fft_block.w_fft_in[8]
.sym 141654 fft_block.w_fft_in[3]
.sym 141658 fft_block.w_fft_in[2]
.sym 141662 fft_block.w_fft_in[9]
.sym 141667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_I1[0]
.sym 141668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 141669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 141674 fft_block.w_fft_in[8]
.sym 141678 fft_block.w_fft_in[5]
.sym 141685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 141689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 141691 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 141692 fft_block.reg_stage.w_input_regs[17]
.sym 141693 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 141694 fft_block.w_fft_in[1]
.sym 141699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 141700 fft_block.reg_stage.w_input_regs[81]
.sym 141701 fft_block.reg_stage.w_input_regs[17]
.sym 141703 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 141704 fft_block.reg_stage.w_input_regs[17]
.sym 141705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 141707 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 141708 fft_block.reg_stage.w_input_regs[81]
.sym 141709 fft_block.reg_stage.w_input_regs[17]
.sym 141711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 141712 fft_block.reg_stage.w_input_regs[18]
.sym 141713 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 141715 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 141716 fft_block.reg_stage.w_input_regs[18]
.sym 141717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 141719 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 141720 fft_block.reg_stage.w_input_regs[20]
.sym 141721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 141725 fft_block.reg_stage.w_input_regs[81]
.sym 141727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 141728 fft_block.reg_stage.w_input_regs[19]
.sym 141729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 141731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 141732 fft_block.reg_stage.w_input_regs[19]
.sym 141733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 141735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[0]
.sym 141740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[1]
.sym 141744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[2]
.sym 141748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[3]
.sym 141751 $PACKER_VCC_NET
.sym 141752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[4]
.sym 141757 $nextpnr_ICESTORM_LC_9$I3
.sym 141758 fft_block.start_calc
.sym 141759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 141760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I2_O[2]
.sym 141761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 141762 fft_block.start_calc
.sym 141763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 141764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 141765 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 141766 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 141767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 141768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 141769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 141772 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 141773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[2]
.sym 141774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 141775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 141776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 141777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 141782 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 141783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 141784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 141785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 141790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 141791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 141792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 141793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 141796 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 141797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[1]
.sym 141806 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 141807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 141808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 141809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 141811 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141812 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 141813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 141827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 141829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 141831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 141833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 141835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 141837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 141839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 141841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 141843 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 141845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 141847 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 141849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 141851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 141853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 141855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 141857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 141859 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 141861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 142346 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 142347 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 142348 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 142349 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 142354 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 142355 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 142356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 142357 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[3]
.sym 142358 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 142359 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_2_O[1]
.sym 142360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_2_O[2]
.sym 142361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 142362 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 142363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 142364 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 142365 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 142366 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 142367 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 142368 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 142369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 142379 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 142380 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 142381 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 142382 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 142386 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 142390 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 142394 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 142409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 142413 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 142421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 142425 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 142426 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 142433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 142435 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 142436 fft_block.reg_stage.w_input_regs[47]
.sym 142437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 142438 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 142439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 142440 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 142441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 142443 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142444 fft_block.reg_stage.w_input_regs[45]
.sym 142445 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 142446 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 142447 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 142448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 142449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 142453 fft_block.reg_stage.w_input_regs[108]
.sym 142457 fft_block.reg_stage.w_input_regs[107]
.sym 142458 fft_block.w_fft_in[11]
.sym 142463 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 142464 fft_block.reg_stage.w_input_regs[46]
.sym 142465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 142467 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 142468 fft_block.reg_stage.w_input_regs[46]
.sym 142469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 142471 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142472 fft_block.reg_stage.w_input_regs[106]
.sym 142473 fft_block.reg_stage.w_input_regs[42]
.sym 142475 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142476 fft_block.reg_stage.w_input_regs[108]
.sym 142477 fft_block.reg_stage.w_input_regs[44]
.sym 142478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 142479 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 142480 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 142481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 142487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 142488 fft_block.reg_stage.w_input_regs[97]
.sym 142489 fft_block.reg_stage.w_input_regs[33]
.sym 142491 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142492 fft_block.reg_stage.w_input_regs[107]
.sym 142493 fft_block.reg_stage.w_input_regs[43]
.sym 142495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142496 fft_block.reg_stage.w_input_regs[106]
.sym 142497 fft_block.reg_stage.w_input_regs[42]
.sym 142499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142500 fft_block.reg_stage.w_input_regs[107]
.sym 142501 fft_block.reg_stage.w_input_regs[43]
.sym 142502 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 142503 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 142504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 142505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 142506 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 142507 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 142508 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 142509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 142510 fft_block.w_fft_in[15]
.sym 142514 fft_block.w_fft_in[7]
.sym 142518 w_fft_out[9]
.sym 142519 w_fft_out[25]
.sym 142520 fft_block.counter_N[1]
.sym 142521 fft_block.counter_N[0]
.sym 142522 fft_block.reg_stage.input_regs.data_SB_LUT4_O_4_I0[0]
.sym 142523 fft_block.counter_N[2]
.sym 142524 fft_block.reg_stage.input_regs.data_SB_LUT4_O_4_I0[2]
.sym 142525 fft_block.sel_in
.sym 142530 fft_block.w_fft_in[5]
.sym 142534 w_fft_out[41]
.sym 142535 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 142536 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[2]
.sym 142537 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[3]
.sym 142546 w_fft_out[1]
.sym 142547 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 142548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 142549 w_fft_out[9]
.sym 142554 fft_block.w_fft_in[7]
.sym 142566 w_fft_out[43]
.sym 142567 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 142568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 142569 w_fft_out[11]
.sym 142570 w_fft_out[27]
.sym 142571 w_fft_out[59]
.sym 142572 fft_block.counter_N[0]
.sym 142573 fft_block.counter_N[1]
.sym 142575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 142576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 142577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 142578 w_fft_out[52]
.sym 142579 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 142580 fft_block.counter_N[2]
.sym 142581 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 142583 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 142584 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 142585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 142586 w_fft_out[17]
.sym 142587 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 142588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 142589 w_fft_out[25]
.sym 142590 w_fft_out[11]
.sym 142591 w_fft_out[43]
.sym 142592 fft_block.counter_N[0]
.sym 142593 fft_block.reg_stage.input_regs.data_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 142598 w_fft_out[19]
.sym 142599 w_fft_out[3]
.sym 142600 fft_block.counter_N[1]
.sym 142601 fft_block.counter_N[0]
.sym 142604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 142605 w_fft_out[3]
.sym 142606 w_fft_out[35]
.sym 142607 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 142608 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 142609 w_fft_out[27]
.sym 142610 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 142611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 142612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 142613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 142615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 142617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 142619 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 142621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 142623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 142625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 142626 w_fft_out[59]
.sym 142627 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 142628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 142629 w_fft_out[19]
.sym 142631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142632 fft_block.reg_stage.w_input_regs[86]
.sym 142633 fft_block.reg_stage.w_input_regs[22]
.sym 142635 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142636 fft_block.reg_stage.w_input_regs[92]
.sym 142637 fft_block.reg_stage.w_input_regs[28]
.sym 142639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142640 fft_block.reg_stage.w_input_regs[103]
.sym 142641 fft_block.reg_stage.w_input_regs[39]
.sym 142643 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142644 fft_block.reg_stage.w_input_regs[86]
.sym 142645 fft_block.reg_stage.w_input_regs[22]
.sym 142647 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 142649 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 142651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142652 fft_block.reg_stage.w_input_regs[87]
.sym 142653 fft_block.reg_stage.w_input_regs[23]
.sym 142655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142656 fft_block.reg_stage.w_input_regs[103]
.sym 142657 fft_block.reg_stage.w_input_regs[39]
.sym 142659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142660 fft_block.reg_stage.w_input_regs[87]
.sym 142661 fft_block.reg_stage.w_input_regs[23]
.sym 142663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 142664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 142665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 142667 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 142668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 142669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 142675 addr_count[2]
.sym 142676 addr_count[1]
.sym 142677 addr_count[0]
.sym 142683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 142684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 142685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 142687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 142688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 142689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 142691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 142692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 142693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 142696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 142697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[14]
.sym 142703 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 142705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 142707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 142709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 142711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 142713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 142715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 142717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 142719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 142720 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 142721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 142722 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 142723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 142724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 142725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 142727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 142728 fft_block.reg_stage.w_input_regs[22]
.sym 142729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 142730 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 142739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 142740 fft_block.reg_stage.w_input_regs[21]
.sym 142741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 142744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 142745 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 142747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 142748 fft_block.reg_stage.w_input_regs[20]
.sym 142749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 142751 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 142752 fft_block.reg_stage.w_input_regs[21]
.sym 142753 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 142755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 142756 fft_block.reg_stage.w_input_regs[22]
.sym 142757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 142759 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 142760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[5]
.sym 142761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 142765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 142768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 142769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[4]
.sym 142772 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 142773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[5]
.sym 142775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 142776 fft_block.reg_stage.w_input_regs[23]
.sym 142777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 142779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 142780 fft_block.reg_stage.w_input_regs[23]
.sym 142781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 142783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 142784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[4]
.sym 142785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 142787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 142788 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 142789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[1]
.sym 142791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 142792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[6]
.sym 142793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 142795 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 142796 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 142797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[7]
.sym 142799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 142800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 142801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[6]
.sym 142803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 142804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[3]
.sym 142805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 142807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 142808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[2]
.sym 142809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 142811 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 142812 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 142813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 142816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 142817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[3]
.sym 142819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 142820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 142821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 142823 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 142824 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 142825 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 142831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 142832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 142833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 142835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 142836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 142837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 142839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 142840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 142841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 142843 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 142844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 142845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 142847 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 142848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 142849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 142851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 142852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 142853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 143367 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 143372 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 143373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 143376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 143377 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 143380 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 143381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 143384 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 143385 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 143388 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 143389 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 143392 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 143393 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 143394 fft_block.reg_stage.w_input_regs[119]
.sym 143397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 143401 fft_block.reg_stage.w_input_regs[112]
.sym 143402 fft_block.w_fft_in[3]
.sym 143406 fft_block.w_fft_in[0]
.sym 143410 fft_block.w_fft_in[1]
.sym 143417 fft_block.reg_stage.w_input_regs[113]
.sym 143421 fft_block.reg_stage.w_input_regs[115]
.sym 143422 fft_block.w_fft_in[2]
.sym 143428 fft_block.reg_stage.w_input_regs[112]
.sym 143429 fft_block.reg_stage.w_input_regs[48]
.sym 143430 fft_block.w_fft_in[1]
.sym 143434 fft_block.w_fft_in[0]
.sym 143446 fft_block.w_fft_in[10]
.sym 143450 fft_block.w_fft_in[3]
.sym 143457 fft_block.reg_stage.w_input_regs[122]
.sym 143469 fft_block.reg_stage.w_input_regs[116]
.sym 143470 fft_block.w_fft_in[14]
.sym 143478 fft_block.w_fft_in[12]
.sym 143485 fft_block.reg_stage.w_input_regs[118]
.sym 143495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143496 fft_block.reg_stage.w_input_regs[108]
.sym 143497 fft_block.reg_stage.w_input_regs[44]
.sym 143501 fft_block.reg_stage.w_input_regs[117]
.sym 143502 w_fft_out[41]
.sym 143503 w_fft_out[57]
.sym 143504 fft_block.counter_N[0]
.sym 143505 fft_block.counter_N[1]
.sym 143506 fft_block.w_fft_in[12]
.sym 143510 fft_block.w_fft_in[13]
.sym 143514 fft_block.reg_stage.input_regs.data_SB_LUT4_O_15_I1_SB_LUT4_O_I0[0]
.sym 143515 fft_block.reg_stage.input_regs.data_SB_LUT4_O_15_I1_SB_LUT4_O_I0[1]
.sym 143516 fft_block.counter_N[2]
.sym 143517 fft_block.sel_in
.sym 143518 fft_block.w_fft_in[14]
.sym 143530 fft_block.w_fft_in[4]
.sym 143538 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0[0]
.sym 143539 fft_block.counter_N[2]
.sym 143540 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0[2]
.sym 143541 fft_block.sel_in
.sym 143543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143544 fft_block.reg_stage.w_input_regs[109]
.sym 143545 fft_block.reg_stage.w_input_regs[45]
.sym 143550 fft_block.w_fft_in[15]
.sym 143554 fft_block.w_fft_in[5]
.sym 143559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143560 fft_block.reg_stage.w_input_regs[116]
.sym 143561 fft_block.reg_stage.w_input_regs[52]
.sym 143562 w_fft_out[2]
.sym 143563 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 143564 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 143565 w_fft_out[10]
.sym 143567 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143568 fft_block.reg_stage.w_input_regs[109]
.sym 143569 fft_block.reg_stage.w_input_regs[45]
.sym 143571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143572 fft_block.reg_stage.w_input_regs[117]
.sym 143573 fft_block.reg_stage.w_input_regs[53]
.sym 143575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143576 fft_block.reg_stage.w_input_regs[116]
.sym 143577 fft_block.reg_stage.w_input_regs[52]
.sym 143579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143580 fft_block.reg_stage.w_input_regs[115]
.sym 143581 fft_block.reg_stage.w_input_regs[51]
.sym 143583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143584 fft_block.reg_stage.w_input_regs[115]
.sym 143585 fft_block.reg_stage.w_input_regs[51]
.sym 143587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143588 fft_block.reg_stage.w_input_regs[117]
.sym 143589 fft_block.reg_stage.w_input_regs[53]
.sym 143590 w_fft_out[12]
.sym 143591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 143592 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2]
.sym 143593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[3]
.sym 143594 w_fft_out[34]
.sym 143595 w_fft_out[18]
.sym 143596 fft_block.counter_N[0]
.sym 143597 fft_block.counter_N[1]
.sym 143598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 143599 w_fft_out[60]
.sym 143600 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 143601 w_fft_out[4]
.sym 143602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 143603 w_fft_out[20]
.sym 143604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 143605 w_fft_out[28]
.sym 143606 w_fft_out[28]
.sym 143607 w_fft_out[60]
.sym 143608 fft_block.counter_N[0]
.sym 143609 fft_block.counter_N[1]
.sym 143610 w_fft_out[36]
.sym 143611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 143612 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 143613 w_fft_out[44]
.sym 143614 w_fft_out[12]
.sym 143615 w_fft_out[44]
.sym 143616 fft_block.counter_N[0]
.sym 143617 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 143618 w_fft_out[52]
.sym 143619 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 143620 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2]
.sym 143621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[3]
.sym 143623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143624 fft_block.reg_stage.w_input_regs[101]
.sym 143625 fft_block.reg_stage.w_input_regs[37]
.sym 143627 w_fft_out[36]
.sym 143628 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 143629 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3[2]
.sym 143630 w_fft_out[35]
.sym 143631 w_fft_out[51]
.sym 143632 fft_block.counter_N[0]
.sym 143633 fft_block.counter_N[1]
.sym 143634 w_fft_out[21]
.sym 143635 w_fft_out[5]
.sym 143636 fft_block.counter_N[1]
.sym 143637 fft_block.counter_N[0]
.sym 143638 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0[0]
.sym 143639 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0[1]
.sym 143640 addr_count[1]
.sym 143641 fft_block.sel_in
.sym 143642 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 143643 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 143644 fft_block.counter_N[2]
.sym 143645 fft_block.sel_in
.sym 143647 w_fft_out[51]
.sym 143648 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 143649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I3[2]
.sym 143650 w_fft_out[37]
.sym 143651 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 143652 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[2]
.sym 143653 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[3]
.sym 143654 fft_block.w_fft_in[14]
.sym 143658 fft_block.w_fft_in[11]
.sym 143662 fft_block.w_fft_in[13]
.sym 143666 fft_block.w_fft_in[12]
.sym 143670 fft_block.w_fft_in[10]
.sym 143675 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143676 fft_block.reg_stage.w_input_regs[91]
.sym 143677 fft_block.reg_stage.w_input_regs[27]
.sym 143679 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143680 fft_block.reg_stage.w_input_regs[92]
.sym 143681 fft_block.reg_stage.w_input_regs[28]
.sym 143682 fft_block.w_fft_in[9]
.sym 143687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 143689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 143693 fft_block.reg_stage.w_input_regs[92]
.sym 143695 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143696 fft_block.reg_stage.w_input_regs[90]
.sym 143697 fft_block.reg_stage.w_input_regs[26]
.sym 143699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143700 fft_block.reg_stage.w_input_regs[90]
.sym 143701 fft_block.reg_stage.w_input_regs[26]
.sym 143702 fft_block.reg_stage.w_input_regs[89]
.sym 143703 fft_block.reg_stage.w_input_regs[25]
.sym 143704 fft_block.reg_stage.w_input_regs[88]
.sym 143705 fft_block.reg_stage.w_input_regs[24]
.sym 143709 fft_block.reg_stage.w_input_regs[90]
.sym 143710 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0[0]
.sym 143711 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0[1]
.sym 143712 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0[2]
.sym 143713 fft_block.sel_in
.sym 143714 fft_block.reg_stage.w_input_regs[88]
.sym 143715 fft_block.reg_stage.w_input_regs[24]
.sym 143716 fft_block.reg_stage.w_input_regs[89]
.sym 143717 fft_block.reg_stage.w_input_regs[25]
.sym 143723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 143725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 143727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 143729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 143731 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 143733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 143739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 143741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 143743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 143745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 143749 fft_block.reg_stage.w_input_regs[88]
.sym 143750 fft_block.reg_stage.w_input_regs[25]
.sym 143751 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 143752 fft_block.reg_stage.w_input_regs[24]
.sym 143753 fft_block.reg_stage.w_input_regs[88]
.sym 143754 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 143758 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 143763 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 143764 fft_block.reg_stage.w_input_regs[26]
.sym 143765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 143767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 143768 fft_block.reg_stage.w_input_regs[26]
.sym 143769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 143770 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 143774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 143778 fft_block.reg_stage.w_input_regs[88]
.sym 143779 fft_block.reg_stage.w_input_regs[24]
.sym 143780 fft_block.reg_stage.w_input_regs[25]
.sym 143781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 143783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 143788 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 143789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 143792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 143793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 143796 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 143797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 143800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 143801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 143804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 143805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 143808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 143809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 143812 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 143813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 143814 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 143815 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 143816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 143817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 143819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 143821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 143823 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143824 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 143825 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 143827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 143829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 143831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 143832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 143833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[7]
.sym 143835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 143837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 143839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 143841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 143843 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 143845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 143847 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 143849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 143851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 143853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 143856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 143857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[14]
.sym 143863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 143864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 143865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 143867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 143869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 143870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 143871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 143872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 143873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 143875 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143876 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 143877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 143887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 143889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 143895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 143897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 144391 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 144392 fft_block.reg_stage.w_input_regs[50]
.sym 144393 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 144395 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 144396 fft_block.reg_stage.w_input_regs[51]
.sym 144397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 144399 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 144400 fft_block.reg_stage.w_input_regs[50]
.sym 144401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 144403 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 144404 fft_block.reg_stage.w_input_regs[51]
.sym 144405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 144407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144408 fft_block.reg_stage.w_input_regs[114]
.sym 144409 fft_block.reg_stage.w_input_regs[50]
.sym 144411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 144412 fft_block.reg_stage.w_input_regs[49]
.sym 144413 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 144415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 144416 fft_block.reg_stage.w_input_regs[49]
.sym 144417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 144419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 144420 fft_block.reg_stage.w_input_regs[52]
.sym 144421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 144422 fft_block.w_fft_in[9]
.sym 144426 fft_block.w_fft_in[2]
.sym 144433 fft_block.reg_stage.w_input_regs[121]
.sym 144435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144436 fft_block.reg_stage.w_input_regs[114]
.sym 144437 fft_block.reg_stage.w_input_regs[50]
.sym 144439 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 144440 fft_block.reg_stage.w_input_regs[113]
.sym 144441 fft_block.reg_stage.w_input_regs[49]
.sym 144453 fft_block.reg_stage.w_input_regs[114]
.sym 144455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 144460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 144461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 144464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 144465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 144468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 144469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 144472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 144473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 144476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 144477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 144480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 144481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 144482 fft_block.reg_stage.w_input_regs[127]
.sym 144485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 144489 fft_block.reg_stage.w_input_regs[126]
.sym 144493 fft_block.reg_stage.w_input_regs[125]
.sym 144497 fft_block.reg_stage.w_input_regs[124]
.sym 144498 fft_block.w_fft_in[8]
.sym 144502 fft_block.w_fft_in[11]
.sym 144513 fft_block.reg_stage.w_input_regs[120]
.sym 144517 fft_block.reg_stage.w_input_regs[123]
.sym 144518 fft_block.w_fft_in[6]
.sym 144522 fft_block.w_fft_in[12]
.sym 144529 fft_block.w_fft_in[14]
.sym 144531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144532 fft_block.reg_stage.w_input_regs[124]
.sym 144533 fft_block.reg_stage.w_input_regs[60]
.sym 144534 fft_block.w_fft_in[4]
.sym 144538 fft_block.w_fft_in[14]
.sym 144542 fft_block.w_fft_in[13]
.sym 144546 fft_block.reg_stage.input_regs.data_SB_LUT4_O_5_I0[0]
.sym 144547 fft_block.reg_stage.input_regs.data_SB_LUT4_O_5_I0[1]
.sym 144548 fft_block.counter_N[2]
.sym 144549 fft_block.sel_in
.sym 144550 w_fft_out[45]
.sym 144551 w_fft_out[61]
.sym 144552 fft_block.counter_N[2]
.sym 144553 fft_block.counter_N[0]
.sym 144554 w_fft_out[26]
.sym 144555 w_fft_out[58]
.sym 144556 fft_block.counter_N[0]
.sym 144557 fft_block.counter_N[1]
.sym 144558 w_fft_out[10]
.sym 144559 w_fft_out[42]
.sym 144560 fft_block.counter_N[0]
.sym 144561 fft_block.reg_stage.input_regs.data_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 144562 fft_block.w_fft_in[12]
.sym 144567 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 144568 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 144569 fft_block.counter_N[2]
.sym 144570 w_fft_out[29]
.sym 144571 w_fft_out[13]
.sym 144572 fft_block.counter_N[1]
.sym 144573 fft_block.counter_N[0]
.sym 144574 fft_block.w_fft_in[7]
.sym 144578 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 144579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 144580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 144581 fft_block.sel_in
.sym 144583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144584 fft_block.reg_stage.w_input_regs[124]
.sym 144585 fft_block.reg_stage.w_input_regs[60]
.sym 144586 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 144587 w_fft_out[42]
.sym 144588 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 144589 w_fft_out[50]
.sym 144590 w_fft_out[34]
.sym 144591 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 144592 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[2]
.sym 144593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[3]
.sym 144596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 144597 w_fft_out[58]
.sym 144598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 144599 w_fft_out[57]
.sym 144600 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 144601 w_fft_out[49]
.sym 144603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144604 fft_block.reg_stage.w_input_regs[118]
.sym 144605 fft_block.reg_stage.w_input_regs[54]
.sym 144607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144608 fft_block.reg_stage.w_input_regs[118]
.sym 144609 fft_block.reg_stage.w_input_regs[54]
.sym 144610 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 144611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 144612 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 144613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 144615 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 144620 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 144624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 144625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 144628 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 144629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 144632 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 144633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 144634 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 144635 w_fft_out[18]
.sym 144636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 144637 w_fft_out[26]
.sym 144638 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 144639 w_fft_out[2]
.sym 144640 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[2]
.sym 144641 fft_block.sel_in
.sym 144642 w_fft_out[50]
.sym 144643 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 144644 fft_block.counter_N[2]
.sym 144645 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 144647 w_fft_out[53]
.sym 144648 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 144649 fft_block.counter_N[2]
.sym 144650 w_fft_out[22]
.sym 144651 w_fft_out[6]
.sym 144652 fft_block.counter_N[1]
.sym 144653 fft_block.counter_N[0]
.sym 144654 w_fft_out[21]
.sym 144655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 144656 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 144657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 144658 w_fft_out[37]
.sym 144659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 144660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 144661 w_fft_out[61]
.sym 144663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144664 fft_block.reg_stage.w_input_regs[95]
.sym 144665 fft_block.reg_stage.w_input_regs[31]
.sym 144668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 144669 w_fft_out[53]
.sym 144671 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144672 fft_block.reg_stage.w_input_regs[95]
.sym 144673 fft_block.reg_stage.w_input_regs[31]
.sym 144674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 144675 w_fft_out[22]
.sym 144676 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 144677 w_fft_out[6]
.sym 144679 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144680 fft_block.reg_stage.w_input_regs[91]
.sym 144681 fft_block.reg_stage.w_input_regs[27]
.sym 144682 addr_count[1]
.sym 144683 addr_count[2]
.sym 144684 fft_block.sel_in
.sym 144685 addr_count[0]
.sym 144687 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144688 fft_block.reg_stage.w_input_regs[93]
.sym 144689 fft_block.reg_stage.w_input_regs[29]
.sym 144691 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144692 fft_block.reg_stage.w_input_regs[94]
.sym 144693 fft_block.reg_stage.w_input_regs[30]
.sym 144695 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144696 fft_block.reg_stage.w_input_regs[94]
.sym 144697 fft_block.reg_stage.w_input_regs[30]
.sym 144698 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0[0]
.sym 144699 fft_block.counter_N[2]
.sym 144700 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0[2]
.sym 144701 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0[3]
.sym 144703 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144704 fft_block.reg_stage.w_input_regs[93]
.sym 144705 fft_block.reg_stage.w_input_regs[29]
.sym 144707 addr_count[2]
.sym 144708 addr_count[0]
.sym 144709 addr_count[1]
.sym 144711 addr_count[0]
.sym 144712 addr_count[1]
.sym 144713 addr_count[2]
.sym 144714 fft_block.sel_in
.sym 144715 addr_count[1]
.sym 144716 addr_count[2]
.sym 144717 addr_count[0]
.sym 144721 fft_block.reg_stage.w_input_regs[89]
.sym 144725 fft_block.reg_stage.w_input_regs[94]
.sym 144726 fft_block.w_fft_in[7]
.sym 144730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 144731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 144732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 144733 fft_block.sel_in
.sym 144737 fft_block.reg_stage.w_input_regs[91]
.sym 144741 fft_block.reg_stage.w_input_regs[93]
.sym 144743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 144748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 144749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 144752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 144753 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 144756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 144757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 144760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 144761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 144764 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 144765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 144768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 144769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 144770 fft_block.reg_stage.w_input_regs[95]
.sym 144773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 144775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144776 fft_block.reg_stage.w_input_regs[27]
.sym 144777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 144779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144780 fft_block.reg_stage.w_input_regs[29]
.sym 144781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 144782 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 144787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 144788 fft_block.reg_stage.w_input_regs[28]
.sym 144789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 144791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 144792 fft_block.reg_stage.w_input_regs[28]
.sym 144793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 144795 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144796 fft_block.reg_stage.w_input_regs[27]
.sym 144797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 144799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144800 fft_block.reg_stage.w_input_regs[29]
.sym 144801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 144802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 144803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 144804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 144805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 144807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 144808 fft_block.reg_stage.w_input_regs[30]
.sym 144809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 144813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 144815 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 144816 fft_block.reg_stage.w_input_regs[30]
.sym 144817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 144818 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 144825 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 144827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 144828 fft_block.reg_stage.w_input_regs[31]
.sym 144829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 144835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 144836 fft_block.reg_stage.w_input_regs[31]
.sym 144837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 144841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 144845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 144849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 144850 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 144851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 144852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 144853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 144857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 144861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 144862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 144866 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 144867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 144868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 144869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 144870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 144871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 144872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 144873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 144874 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 144875 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 144876 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 144877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 144886 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 144894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 144898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 144899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 144900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 144901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 145415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 145416 fft_block.reg_stage.w_input_regs[52]
.sym 145417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 145419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 145420 fft_block.reg_stage.w_input_regs[53]
.sym 145421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 145426 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[0]
.sym 145432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 145433 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 145443 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 145444 fft_block.reg_stage.w_input_regs[53]
.sym 145445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 145447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 145448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 145449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[1]
.sym 145450 fft_block.reg_stage.w_input_regs[121]
.sym 145451 fft_block.reg_stage.w_input_regs[57]
.sym 145452 fft_block.reg_stage.w_input_regs[120]
.sym 145453 fft_block.reg_stage.w_input_regs[56]
.sym 145455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 145456 fft_block.reg_stage.w_input_regs[58]
.sym 145457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 145458 fft_block.reg_stage.w_input_regs[120]
.sym 145459 fft_block.reg_stage.w_input_regs[56]
.sym 145460 fft_block.reg_stage.w_input_regs[121]
.sym 145461 fft_block.reg_stage.w_input_regs[57]
.sym 145463 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 145464 fft_block.reg_stage.w_input_regs[113]
.sym 145465 fft_block.reg_stage.w_input_regs[49]
.sym 145469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 145472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 145473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 145475 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 145476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 145477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[2]
.sym 145479 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145480 fft_block.reg_stage.w_input_regs[122]
.sym 145481 fft_block.reg_stage.w_input_regs[58]
.sym 145482 fft_block.reg_stage.w_input_regs[120]
.sym 145483 fft_block.reg_stage.w_input_regs[56]
.sym 145484 fft_block.reg_stage.w_input_regs[57]
.sym 145485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 145487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145488 fft_block.reg_stage.w_input_regs[123]
.sym 145489 fft_block.reg_stage.w_input_regs[59]
.sym 145491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145492 fft_block.reg_stage.w_input_regs[122]
.sym 145493 fft_block.reg_stage.w_input_regs[58]
.sym 145495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145496 fft_block.reg_stage.w_input_regs[59]
.sym 145497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 145499 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145500 fft_block.reg_stage.w_input_regs[59]
.sym 145501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 145502 fft_block.reg_stage.w_input_regs[57]
.sym 145503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 145504 fft_block.reg_stage.w_input_regs[56]
.sym 145505 fft_block.reg_stage.w_input_regs[120]
.sym 145507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 145508 fft_block.reg_stage.w_input_regs[60]
.sym 145509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 145510 fft_block.w_fft_in[9]
.sym 145515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145516 fft_block.reg_stage.w_input_regs[61]
.sym 145517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 145519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 145520 fft_block.reg_stage.w_input_regs[58]
.sym 145521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 145523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145524 fft_block.reg_stage.w_input_regs[123]
.sym 145525 fft_block.reg_stage.w_input_regs[59]
.sym 145526 fft_block.w_fft_in[11]
.sym 145531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145532 fft_block.reg_stage.w_input_regs[61]
.sym 145533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 145535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 145536 fft_block.reg_stage.w_input_regs[60]
.sym 145537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 145538 fft_block.w_fft_in[8]
.sym 145542 fft_block.w_fft_in[10]
.sym 145546 w_fft_out[24]
.sym 145547 w_fft_out[56]
.sym 145548 fft_block.counter_N[1]
.sym 145549 fft_block.counter_N[0]
.sym 145550 fft_block.w_fft_in[13]
.sym 145554 fft_block.w_fft_in[14]
.sym 145558 w_fft_out[40]
.sym 145559 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 145560 fft_block.counter_N[2]
.sym 145561 fft_block.reg_stage.input_regs.data_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 145562 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 145563 w_fft_out[40]
.sym 145564 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 145565 w_fft_out[0]
.sym 145566 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 145567 w_fft_out[8]
.sym 145568 fft_block.reg_stage.input_regs.data_SB_LUT4_O_8_I0_SB_LUT4_O_I2[2]
.sym 145569 fft_block.sel_in
.sym 145571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145572 fft_block.reg_stage.w_input_regs[125]
.sym 145573 fft_block.reg_stage.w_input_regs[61]
.sym 145575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145576 fft_block.reg_stage.w_input_regs[125]
.sym 145577 fft_block.reg_stage.w_input_regs[61]
.sym 145579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145580 fft_block.reg_stage.w_input_regs[110]
.sym 145581 fft_block.reg_stage.w_input_regs[46]
.sym 145582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 145583 w_fft_out[56]
.sym 145584 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 145585 w_fft_out[48]
.sym 145586 w_fft_out[0]
.sym 145587 w_fft_out[32]
.sym 145588 fft_block.counter_N[0]
.sym 145589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 145590 w_fft_out[16]
.sym 145591 w_fft_out[48]
.sym 145592 fft_block.counter_N[0]
.sym 145593 fft_block.counter_N[1]
.sym 145594 w_fft_out[32]
.sym 145595 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 145596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 145597 w_fft_out[16]
.sym 145599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145600 fft_block.reg_stage.w_input_regs[110]
.sym 145601 fft_block.reg_stage.w_input_regs[46]
.sym 145602 fft_block.reg_stage.input_regs.data_SB_LUT4_O_1_I0[0]
.sym 145603 fft_block.reg_stage.input_regs.data_SB_LUT4_O_1_I0[1]
.sym 145604 fft_block.counter_N[2]
.sym 145605 fft_block.sel_in
.sym 145606 w_fft_out[31]
.sym 145607 w_fft_out[63]
.sym 145608 fft_block.counter_N[0]
.sym 145609 fft_block.counter_N[1]
.sym 145611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145612 fft_block.reg_stage.w_input_regs[119]
.sym 145613 fft_block.reg_stage.w_input_regs[55]
.sym 145615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145616 fft_block.reg_stage.w_input_regs[119]
.sym 145617 fft_block.reg_stage.w_input_regs[55]
.sym 145619 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145620 fft_block.reg_stage.w_input_regs[111]
.sym 145621 fft_block.reg_stage.w_input_regs[47]
.sym 145622 w_fft_out[15]
.sym 145623 w_fft_out[47]
.sym 145624 fft_block.counter_N[0]
.sym 145625 fft_block.reg_stage.input_regs.data_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 145626 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 145627 w_fft_out[47]
.sym 145628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 145629 w_fft_out[15]
.sym 145631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145632 fft_block.reg_stage.w_input_regs[111]
.sym 145633 fft_block.reg_stage.w_input_regs[47]
.sym 145634 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 145635 w_fft_out[45]
.sym 145636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 145637 w_fft_out[13]
.sym 145638 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 145639 w_fft_out[63]
.sym 145640 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 145641 w_fft_out[7]
.sym 145643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 145644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 145645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 145646 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 145647 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145648 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 145649 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 145652 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 145653 w_fft_out[54]
.sym 145654 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_I0[0]
.sym 145655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 145656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 145657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 145658 w_fft_out[14]
.sym 145659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 145660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 145661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 145664 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[0]
.sym 145665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 145666 fft_block.w_fft_in[6]
.sym 145670 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 145671 w_fft_out[23]
.sym 145672 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 145673 w_fft_out[55]
.sym 145674 w_fft_out[14]
.sym 145675 w_fft_out[46]
.sym 145676 fft_block.counter_N[0]
.sym 145677 fft_block.reg_stage.input_regs.data_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 145678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 145679 w_fft_out[39]
.sym 145680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145681 w_fft_out[31]
.sym 145682 w_fft_out[54]
.sym 145683 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 145684 fft_block.counter_N[2]
.sym 145685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 145686 w_fft_out[30]
.sym 145687 w_fft_out[62]
.sym 145688 fft_block.counter_N[0]
.sym 145689 fft_block.counter_N[1]
.sym 145690 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 145691 w_fft_out[38]
.sym 145692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145693 w_fft_out[30]
.sym 145694 spi_out.addr[2]
.sym 145695 spi_out.addr[3]
.sym 145696 spi_out.addr[0]
.sym 145697 spi_out.addr[1]
.sym 145698 w_fft_out[5]
.sym 145699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 145700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145701 w_fft_out[29]
.sym 145703 w_fft_out[38]
.sym 145704 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 145705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 145706 spi_out.addr[2]
.sym 145707 spi_out.addr[3]
.sym 145708 spi_out.addr[0]
.sym 145709 spi_out.addr[1]
.sym 145710 fft_block.w_fft_in[13]
.sym 145714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 145715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 145716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 145717 fft_block.sel_in
.sym 145718 fft_block.w_fft_in[14]
.sym 145722 spi_out.addr[3]
.sym 145723 spi_out.addr[0]
.sym 145724 spi_out.addr[2]
.sym 145725 spi_out.addr[1]
.sym 145727 fft_block.reg_stage.input_regs.data_SB_LUT4_O_14_I1[0]
.sym 145728 fft_block.sel_in
.sym 145729 fft_block.reg_stage.input_regs.data_SB_LUT4_O_14_I1[2]
.sym 145730 w_fft_out[23]
.sym 145731 w_fft_out[7]
.sym 145732 fft_block.counter_N[1]
.sym 145733 fft_block.counter_N[0]
.sym 145735 w_fft_out[55]
.sym 145736 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 145737 fft_block.counter_N[2]
.sym 145745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 145756 fft_block.reg_stage.input_regs.data_SB_LUT4_O_6_I2[0]
.sym 145757 fft_block.reg_stage.input_regs.data_SB_LUT4_O_14_I1[2]
.sym 145762 w_fft_out[39]
.sym 145763 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 145764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 145765 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 145767 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 145772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 145776 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 145777 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 145780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 145781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 145784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 145785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 145786 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 145787 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 145788 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 145789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 145790 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 145791 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 145792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 145793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 145798 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 145799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 145800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 145801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 145802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 145803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 145804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 145805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 145806 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 145807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 145808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[2]
.sym 145809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 145810 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 145811 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 145812 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 145813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 145814 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 145818 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 145825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 145827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[0]
.sym 145828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 145829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[2]
.sym 145833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 145838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[0]
.sym 145844 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 145845 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 145849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 145853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 145861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 145863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[0]
.sym 145868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[1]
.sym 145872 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[2]
.sym 145876 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[3]
.sym 145879 $PACKER_VCC_NET
.sym 145880 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[4]
.sym 145885 $nextpnr_ICESTORM_LC_16$I3
.sym 145886 fft_block.start_calc
.sym 145887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 145888 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 145889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 145895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 145896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 145897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 145898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 145899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 145900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 145901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 145913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 145914 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 145915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 145916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 145917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 145918 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 145919 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 145920 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 145921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 145924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 145925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 145927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 145932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 145936 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 145937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 145940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 145941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 145944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 145945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 146441 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 146444 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 146445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[3]
.sym 146447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 146448 fft_block.reg_stage.w_input_regs[54]
.sym 146449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 146453 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 146455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 146456 fft_block.reg_stage.w_input_regs[54]
.sym 146457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 146461 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 146463 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 146464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[3]
.sym 146465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 146467 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 146468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[4]
.sym 146469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 146471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 146476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 146477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 146480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 146481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 146484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 146485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 146488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 146489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 146492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 146493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 146496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 146497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 146500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 146501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 146502 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 146503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 146504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 146505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 146509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 146517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 146519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 146520 fft_block.reg_stage.w_input_regs[62]
.sym 146521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 146524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 146525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 146531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 146532 fft_block.reg_stage.w_input_regs[62]
.sym 146533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 146535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 146537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 146541 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 146543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146544 fft_block.reg_stage.w_input_regs[127]
.sym 146545 fft_block.reg_stage.w_input_regs[63]
.sym 146547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146548 fft_block.reg_stage.w_input_regs[126]
.sym 146549 fft_block.reg_stage.w_input_regs[62]
.sym 146553 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 146555 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146556 fft_block.reg_stage.w_input_regs[127]
.sym 146557 fft_block.reg_stage.w_input_regs[63]
.sym 146559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146560 fft_block.reg_stage.w_input_regs[126]
.sym 146561 fft_block.reg_stage.w_input_regs[62]
.sym 146566 fft_block.counter_N[2]
.sym 146567 fft_block.reg_stage.input_regs.data_SB_LUT4_O_15_I1[1]
.sym 146568 fft_block.reg_stage.input_regs.data_SB_LUT4_O_15_I1[2]
.sym 146569 fft_block.reg_stage.input_regs.data_SB_LUT4_O_15_I1[3]
.sym 146570 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 146572 fft_block.counter_N[1]
.sym 146573 fft_block.counter_N[0]
.sym 146574 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 146575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 146576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 146577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 146579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 146580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 146581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 146583 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 146584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 146585 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 146586 fft_block.reg_stage.input_regs.data_SB_LUT4_O_8_I0[0]
.sym 146587 fft_block.reg_stage.input_regs.data_SB_LUT4_O_8_I0[1]
.sym 146588 fft_block.counter_N[2]
.sym 146589 fft_block.reg_stage.input_regs.data_SB_LUT4_O_8_I0[3]
.sym 146593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 146594 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_I0[0]
.sym 146595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 146596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 146597 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_I0[3]
.sym 146599 w_fft_out[24]
.sym 146600 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 146601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 146602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 146606 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 146607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 146608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 146609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 146610 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 146611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 146612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 146613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 146614 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 146619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 146620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 146621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 146622 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 146626 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 146627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 146628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 146629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 146631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_I1[0]
.sym 146632 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 146633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 146638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 146639 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 146640 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 146641 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 146643 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 146644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 146645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 146647 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 146648 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 146649 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 146650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_I0[0]
.sym 146653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 146654 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 146655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 146656 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 146657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 146658 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 146659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 146660 fft_block.counter_N[1]
.sym 146661 fft_block.counter_N[0]
.sym 146663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 146664 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 146665 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[3]
.sym 146666 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146667 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 146668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 146669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 146670 spi_out.addr[2]
.sym 146671 spi_out.addr[3]
.sym 146672 spi_out.addr[1]
.sym 146673 spi_out.addr[0]
.sym 146674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 146678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 146679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_I0[0]
.sym 146680 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 146681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146682 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 146683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]
.sym 146684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 146685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]
.sym 146687 w_fft_out[8]
.sym 146688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 146689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[2]
.sym 146694 w_fft_out[46]
.sym 146695 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 146696 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 146697 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 146698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 146699 w_fft_out[62]
.sym 146700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 146701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 146702 spi_out.addr[2]
.sym 146703 spi_out.addr[3]
.sym 146704 spi_out.addr[0]
.sym 146705 spi_out.addr[1]
.sym 146706 spi_out.addr[3]
.sym 146707 spi_out.addr[2]
.sym 146708 spi_out.addr[0]
.sym 146709 spi_out.addr[1]
.sym 146710 spi_out.addr[3]
.sym 146711 spi_out.addr[1]
.sym 146712 spi_out.addr[0]
.sym 146713 spi_out.addr[2]
.sym 146715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 146716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 146717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 146719 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 146720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 146721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[3]
.sym 146723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 146724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 146725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 146726 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 146727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 146728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 146729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_I3_SB_LUT4_O_I3[3]
.sym 146730 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146731 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 146732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 146733 fft_block.counter_N[2]
.sym 146735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 146736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 146737 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 146738 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 146739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 146740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 146741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_I3[3]
.sym 146743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 146744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 146745 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[3]
.sym 146747 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 146748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 146749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_I3[2]
.sym 146750 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 146755 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 146756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 146757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 146758 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146759 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 146760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 146761 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[3]
.sym 146762 spi_out.addr[2]
.sym 146763 spi_out.addr[0]
.sym 146764 spi_out.addr[1]
.sym 146765 spi_out.addr[3]
.sym 146767 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 146768 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 146769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 146771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 146772 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 146773 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 146775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 146776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 146777 fft_block.counter_N[2]
.sym 146778 spi_out.addr[0]
.sym 146779 spi_out.addr[1]
.sym 146780 spi_out.addr[2]
.sym 146781 spi_out.addr[3]
.sym 146782 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 146784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 146785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[3]
.sym 146786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 146788 fft_block.counter_N[2]
.sym 146789 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 146790 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 146791 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 146792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 146793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 146798 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 146802 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 146803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 146804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[2]
.sym 146805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[3]
.sym 146812 fft_block.counter_N[1]
.sym 146813 fft_block.counter_N[0]
.sym 146815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 146816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 146817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 146818 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 146823 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146824 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 146825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 146827 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 146829 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 146830 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 146831 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 146832 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 146833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 146835 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 146837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 146843 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146844 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 146845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 146847 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 146849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 146850 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 146851 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 146852 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 146853 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 146875 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 146877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 146882 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 146891 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 146893 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 146901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 146903 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 146905 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 146907 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146908 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 146909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 146911 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146912 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 146913 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 146919 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 146920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 146921 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 146923 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 146924 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 146925 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 146927 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 146928 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 146929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 146933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 146934 fft_block.start_calc
.sym 146935 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 146936 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 146937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 146941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 146943 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 146944 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 146945 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 146947 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 146948 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 146949 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 146969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 146978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[0]
.sym 147463 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[0]
.sym 147468 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[1]
.sym 147472 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[2]
.sym 147476 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[3]
.sym 147479 $PACKER_VCC_NET
.sym 147480 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[4]
.sym 147485 $nextpnr_ICESTORM_LC_6$I3
.sym 147487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 147488 fft_block.reg_stage.w_input_regs[55]
.sym 147489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 147491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 147492 fft_block.reg_stage.w_input_regs[55]
.sym 147493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 147495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 147496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 147497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[6]
.sym 147499 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 147500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 147501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[7]
.sym 147504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 147505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[2]
.sym 147508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 147509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[5]
.sym 147511 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 147512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[5]
.sym 147513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 147516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 147517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[1]
.sym 147519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 147520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 147521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[7]
.sym 147523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 147524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[6]
.sym 147525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 147528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 147529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[4]
.sym 147531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 147532 fft_block.reg_stage.w_input_regs[63]
.sym 147533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 147539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 147541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 147544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 147545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 147547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 147549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 147550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 147551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 147552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 147553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 147555 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 147556 fft_block.reg_stage.w_input_regs[63]
.sym 147557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 147559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 147561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 147563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 147565 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 147567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147568 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 147569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 147570 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 147571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 147572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 147573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 147575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 147577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 147579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 147581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 147583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 147585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 147587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 147589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 147591 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_I0_SB_LUT4_O_I1[0]
.sym 147592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 147593 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[6]
.sym 147594 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 147595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 147596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 147597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 147599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 147600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 147601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 147602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 147603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 147604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 147605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 147606 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 147607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 147608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 147609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 147610 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 147612 fft_block.counter_N[0]
.sym 147613 fft_block.counter_N[1]
.sym 147614 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_I0_SB_LUT4_O_I1[0]
.sym 147615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 147616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[6]
.sym 147617 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 147618 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 147619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 147620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 147621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 147625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 147626 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 147627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 147628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 147629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 147630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 147637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 147638 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 147639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 147640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[7]
.sym 147641 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 147645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 147646 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 147647 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 147648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[7]
.sym 147649 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 147651 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 147652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 147653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 147654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 147655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 147656 fft_block.counter_N[1]
.sym 147657 fft_block.counter_N[0]
.sym 147658 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 147659 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I0_O[1]
.sym 147660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I0_O[2]
.sym 147661 fft_block.counter_N[2]
.sym 147663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 147665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[6]
.sym 147669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 147670 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 147671 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I0_O[1]
.sym 147672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I0_O[2]
.sym 147673 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 147674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_I0_SB_LUT4_O_I1[0]
.sym 147675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 147676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[6]
.sym 147677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 147678 fft_block.start_calc
.sym 147679 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 147680 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 147681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 147682 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 147684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[6]
.sym 147685 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 147686 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_I0[0]
.sym 147687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 147688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 147689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 147691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 147693 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 147694 spi_out.addr[2]
.sym 147695 spi_out.addr[3]
.sym 147696 spi_out.addr[0]
.sym 147697 spi_out.addr[1]
.sym 147698 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 147699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 147700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 147701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 147702 spi_out.addr[2]
.sym 147703 spi_out.addr[1]
.sym 147704 spi_out.addr[0]
.sym 147705 spi_out.addr[3]
.sym 147706 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 147708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[6]
.sym 147709 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 147712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 147713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 147716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 147717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 147718 spi_out.addr[1]
.sym 147719 spi_out.addr[3]
.sym 147720 spi_out.addr[0]
.sym 147721 spi_out.addr[2]
.sym 147726 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 147728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 147729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 147730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[3]
.sym 147731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 147732 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 147733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147734 spi_out.addr[3]
.sym 147735 spi_out.addr[0]
.sym 147736 spi_out.addr[1]
.sym 147737 spi_out.addr[2]
.sym 147738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 147739 w_fft_out[33]
.sym 147740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 147741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 147744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 147745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 147746 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 147747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 147748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 147749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147750 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I2[0]
.sym 147751 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I2[1]
.sym 147752 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I2[2]
.sym 147753 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 147754 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 147756 fft_block.counter_N[1]
.sym 147757 fft_block.counter_N[0]
.sym 147758 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147759 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 147760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 147761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 147762 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 147768 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 147769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 147771 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 147773 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 147777 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I2[1]
.sym 147778 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I2[0]
.sym 147779 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I2[1]
.sym 147780 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I2[2]
.sym 147781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_I3[2]
.sym 147784 fft_block.counter_N[0]
.sym 147785 fft_block.counter_N[1]
.sym 147788 fft_block.counter_N[0]
.sym 147789 fft_block.counter_N[1]
.sym 147790 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 147791 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 147792 fft_block.counter_N[0]
.sym 147793 fft_block.counter_N[1]
.sym 147794 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 147798 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 147802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 147803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 147804 fft_block.counter_N[1]
.sym 147805 fft_block.counter_N[0]
.sym 147806 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 147811 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 147812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 147813 fft_block.counter_N[2]
.sym 147815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[0]
.sym 147816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 147817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 147818 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_I3[2]
.sym 147819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 147820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 147821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 147822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 147829 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 147830 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[0]
.sym 147831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 147832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 147833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_I3[2]
.sym 147834 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 147838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[0]
.sym 147839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 147840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 147841 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 147843 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 147844 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 147845 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 147847 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 147848 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 147849 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 147850 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 147851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 147852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 147853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 147855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 147857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 147859 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 147861 fft_block.counter_N[2]
.sym 147862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 147863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 147864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[14]
.sym 147865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[3]
.sym 147866 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 147867 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 147868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 147869 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 147870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 147871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 147872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[14]
.sym 147873 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[3]
.sym 147874 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 147875 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 147876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 147877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 147878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 147879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 147880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 147881 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[3]
.sym 147883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 147885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 147886 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 147890 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 147894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 147895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 147896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 147897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[3]
.sym 147898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 147902 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 147906 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 147911 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147912 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 147913 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 147915 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 147917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 147920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 147921 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[14]
.sym 147926 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 147927 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 147928 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 147929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 147931 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 147932 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 147933 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 147938 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 147939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 147940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 147941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 147943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[0]
.sym 147948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[1]
.sym 147952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[2]
.sym 147956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[3]
.sym 147959 $PACKER_VCC_NET
.sym 147960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[4]
.sym 147965 $nextpnr_ICESTORM_LC_1$I3
.sym 147966 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 147973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 148486 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 148490 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 148494 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 148498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 148502 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 148506 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 148510 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 148514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 148525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 148541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 148549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 148553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 148554 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 148555 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 148556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 148557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 148558 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 148559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 148560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 148561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 148562 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 148566 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 148567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 148568 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 148569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 148573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 148574 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 148578 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 148582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 148586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 148590 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 148591 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 148592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[5]
.sym 148593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 148594 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 148595 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 148596 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[5]
.sym 148597 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 148598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 148603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 148604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 148605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[5]
.sym 148610 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 148615 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I1[0]
.sym 148616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 148617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[3]
.sym 148618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 148619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 148620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 148621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[1]
.sym 148622 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I1[0]
.sym 148623 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 148624 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[3]
.sym 148625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_I0[0]
.sym 148626 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 148627 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[1]
.sym 148628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 148629 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 148630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I1[0]
.sym 148631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 148632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[3]
.sym 148633 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 148635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 148636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 148637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[4]
.sym 148638 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 148639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 148640 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 148641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 148643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 148644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 148645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[4]
.sym 148647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 148652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 148653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 148656 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 148657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 148660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 148661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 148664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 148665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 148668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 148669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 148672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 148673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 148674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 148675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 148676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 148677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 148681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 148682 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 148683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 148684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 148685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 148686 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 148693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 148694 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 148698 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[3]
.sym 148699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 148700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 148701 fft_block.counter_N[2]
.sym 148702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_I0[0]
.sym 148703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 148704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 148705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 148709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 148711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 148712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 148713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[5]
.sym 148714 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 148715 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 148716 fft_block.counter_N[2]
.sym 148717 fft_block.counter_N[1]
.sym 148721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 148722 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 148727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 148728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 148729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[5]
.sym 148730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 148731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 148732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 148733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_I0[0]
.sym 148734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 148735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 148736 spi_out.addr[0]
.sym 148737 spi_out.addr[2]
.sym 148738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 148739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 148740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 148741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 148743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 148748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 148749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 148752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 148753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 148756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 148757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 148760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 148761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 148764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 148765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 148768 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 148769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 148770 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 148773 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 148774 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 148775 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 148776 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 148777 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 148778 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 148779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 148780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 148781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_I3[2]
.sym 148783 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 148784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 148785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 148786 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_I3[2]
.sym 148787 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 148788 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I2[2]
.sym 148789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I2[3]
.sym 148793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 148795 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I2[0]
.sym 148796 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I2[1]
.sym 148797 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I2[2]
.sym 148801 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 148805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 148806 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 148810 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[0]
.sym 148811 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 148812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 148813 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_I3[2]
.sym 148814 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 148815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 148816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 148817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 148819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[0]
.sym 148820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 148821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 148822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[0]
.sym 148823 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 148824 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 148825 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 148827 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 148828 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 148829 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 148831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 148832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 148833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 148837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 148838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 148839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 148840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 148841 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 148843 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 148844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 148845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 148847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 148848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 148849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 148850 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 148851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 148852 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[14]
.sym 148853 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 148857 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 148858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 148859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 148860 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[14]
.sym 148861 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 148862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 148863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 148864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 148865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 148866 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 148867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 148868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 148869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_I3[2]
.sym 148870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 148871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 148872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 148873 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 148874 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 148882 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 148886 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 148893 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 148895 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 148896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 148897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 148900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 148901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[14]
.sym 148902 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[0]
.sym 148903 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[1]
.sym 148904 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[2]
.sym 148905 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[3]
.sym 148907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 148908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 148909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 148913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 148917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 148921 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[1]
.sym 148925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 148926 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[0]
.sym 148927 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[1]
.sym 148928 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[2]
.sym 148929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[3]
.sym 148933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 148934 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 148935 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 148936 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 148937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 148939 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[0]
.sym 148940 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[1]
.sym 148941 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[2]
.sym 148942 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 148947 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 148948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 148949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 148953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 148955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 148956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 148957 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 148958 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 148963 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 148964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 148965 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 148966 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 148970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 148974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 148978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 148982 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 148986 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 148990 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 148994 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 149511 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 149516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 149520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 149521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 149524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 149525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 149528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 149529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 149530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 149531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 149532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 149533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 149534 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 149535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 149536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 149537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 149538 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_I0[0]
.sym 149539 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 149540 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 149541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 149542 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 149543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 149544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 149545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 149550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 149551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 149552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[2]
.sym 149553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 149557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 149562 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 149567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[0]
.sym 149568 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 149569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[2]
.sym 149570 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 149571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 149572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 149573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 149574 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 149578 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 149579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 149580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 149581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 149582 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 149583 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 149584 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 149585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[1]
.sym 149586 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 149590 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 149594 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 149595 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[1]
.sym 149596 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 149597 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 149602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 149603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 149604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 149605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 149606 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 149611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 149612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 149613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[2]
.sym 149614 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 149619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 149620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 149621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[4]
.sym 149622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 149623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 149624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[2]
.sym 149625 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 149626 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 149630 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 149631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 149632 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[2]
.sym 149633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 149634 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 149638 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[0]
.sym 149642 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 149643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 149644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[2]
.sym 149645 fft_block.reg_stage.input_regs.data_SB_LUT4_O_13_I0_SB_LUT4_O_1_I2[0]
.sym 149647 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 149648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 149649 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[3]
.sym 149651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 149652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 149653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[2]
.sym 149654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 149655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 149656 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[2]
.sym 149657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_I0[0]
.sym 149660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 149661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 149662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 149663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 149664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[3]
.sym 149665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 149666 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 149667 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 149668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[3]
.sym 149669 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 149671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 149672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 149673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[5]
.sym 149674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 149675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 149676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[4]
.sym 149677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 149682 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 149683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 149684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 149685 fft_block.counter_N[2]
.sym 149686 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 149687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 149688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[4]
.sym 149689 fft_block.reg_stage.input_regs.data_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[1]
.sym 149692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 149693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[5]
.sym 149695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 149696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 149697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[6]
.sym 149699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 149700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 149701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[6]
.sym 149702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 149703 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 149704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 149705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 149706 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 149707 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 149708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 149709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 149710 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 149711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 149712 fft_block.counter_N[1]
.sym 149713 fft_block.counter_N[0]
.sym 149714 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 149715 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 149716 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[4]
.sym 149717 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 149718 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 149719 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 149720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 149721 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 149723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 149724 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 149725 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[3]
.sym 149727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 149728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 149729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[3]
.sym 149732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 149733 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 149734 spi_out.addr[3]
.sym 149735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 149736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 149737 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3]
.sym 149739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 149740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 149741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[4]
.sym 149742 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 149743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 149744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 149745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 149747 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 149748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 149749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[4]
.sym 149750 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 149751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[1]
.sym 149752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]
.sym 149753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[3]
.sym 149755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 149756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 149757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[4]
.sym 149758 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 149759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 149760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[4]
.sym 149761 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 149762 spi_out.addr[0]
.sym 149763 spi_out.addr[3]
.sym 149764 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 149765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 149767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 149768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 149769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[5]
.sym 149771 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 149772 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 149773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[5]
.sym 149774 spi_out.addr[2]
.sym 149775 spi_out.addr[0]
.sym 149776 spi_out.addr[3]
.sym 149777 spi_out.addr[1]
.sym 149779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 149780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 149781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[6]
.sym 149783 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[0]
.sym 149784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 149785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[2]
.sym 149786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 149787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 149788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 149789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 149790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 149791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 149792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 149793 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 149794 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I1[3]
.sym 149795 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 149796 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[2]
.sym 149797 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[3]
.sym 149800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 149801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 149802 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 149807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 149808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 149809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[6]
.sym 149812 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 149813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 149817 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 149818 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 149819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 149820 fft_block.counter_N[0]
.sym 149821 fft_block.counter_N[1]
.sym 149822 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 149823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 149824 spi_out.addr[1]
.sym 149825 spi_out.addr[2]
.sym 149826 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 149830 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 149834 spi_out.addr[0]
.sym 149835 spi_out.addr[3]
.sym 149836 spi_out.addr[2]
.sym 149837 spi_out.addr[1]
.sym 149838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 149842 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 149846 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 149850 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 149854 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 149858 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 149862 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 149863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 149864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 149865 fft_block.counter_N[2]
.sym 149867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 149868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 149869 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 149870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 149871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 149872 fft_block.counter_N[1]
.sym 149873 fft_block.counter_N[0]
.sym 149874 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 149879 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 149880 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 149881 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 149882 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 149883 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 149884 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 149885 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 149886 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 149887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 149888 spi_out.addr[0]
.sym 149889 spi_out.addr[1]
.sym 149890 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 149891 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 149892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 149893 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 149894 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 149895 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 149896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 149897 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 149899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 149900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 149901 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 149902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 149906 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 149910 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 149915 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 149916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 149917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 149919 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149920 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 149921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 149923 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 149924 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 149925 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 149927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 149932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 149933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 149936 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 149937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 149940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 149941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 149944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 149945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 149948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 149949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 149952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 149953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 149954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 149955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[14]
.sym 149956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 149957 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 149960 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 149961 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 149962 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 149963 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 149964 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 149965 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 149967 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149968 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 149969 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 149971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149972 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 149973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 149977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 149979 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149980 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 149981 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 149983 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149984 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 149985 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 149986 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 149987 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 149988 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 149989 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 149994 fft_block.reg_stage.w_cms_reg[27]
.sym 150003 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150004 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 150005 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 150535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 150540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 150544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 150545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 150548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 150549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 150552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 150553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 150558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 150559 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 150560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 150561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 150569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 150573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 150575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_I1[0]
.sym 150576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 150577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 150579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 150580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 150581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 150582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 150583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 150584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 150585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 150587 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 150589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 150593 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 150594 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_I0[0]
.sym 150595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 150596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 150597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 150598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 150602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 150608 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 150609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[14]
.sym 150610 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 150614 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 150619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 150621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 150623 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150624 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 150625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 150626 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 150631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 150633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 150635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 150637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 150639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150640 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 150641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 150643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 150645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 150647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 150649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 150650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 150651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 150652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 150653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 150655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150656 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 150657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 150659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 150661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 150662 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 150675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 150676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 150677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 150689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 150694 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 150695 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[1]
.sym 150696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 150697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 150698 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 150702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 150703 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 150704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[2]
.sym 150705 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 150707 fft_block.reg_stage.input_regs.data_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[3]
.sym 150708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 150709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 150710 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 150714 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 150715 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 150716 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[2]
.sym 150717 fft_block.reg_stage.input_regs.data_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 150719 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 150720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 150721 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[2]
.sym 150722 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 150723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 150724 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 150725 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[1]
.sym 150727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 150728 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 150729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[2]
.sym 150730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 150735 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150736 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 150737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 150738 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 150743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 150744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 150745 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[2]
.sym 150746 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 150750 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 150754 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 150758 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 150762 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 150766 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 150771 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 150772 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 150773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[3]
.sym 150774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 150778 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 150779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 150780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[8]
.sym 150781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[1]
.sym 150783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 150784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 150785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[3]
.sym 150786 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[8]
.sym 150787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[1]
.sym 150788 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 150789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 150791 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 150796 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 150797 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 150800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 150801 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 150804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 150805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 150808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 150809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 150812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 150813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 150816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 150817 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 150818 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 150819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 150821 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 150823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 150824 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 150825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 150829 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 150833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 150837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 150839 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 150840 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 150841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 150844 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 150845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 150849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 150855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 150856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 150857 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 150859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 150860 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 150861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 150863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150864 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 150865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 150867 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 150869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 150871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 150873 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 150875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 150876 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 150877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 150879 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150880 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 150881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 150883 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 150884 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 150885 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 150887 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150888 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 150889 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 150891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 150892 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 150893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 150894 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150895 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 150896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 150897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 150899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 150901 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 150903 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 150904 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 150905 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 150909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 150911 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150912 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 150913 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 150915 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 150917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 150919 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 150921 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 150923 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 150925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 150927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 150929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 150931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 150933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 150935 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150936 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 150937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 150939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 150941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 150943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 150945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 150947 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 150949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 150950 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 150951 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 150952 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 150953 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 150959 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 150960 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 150961 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 150962 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 150967 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150968 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 150969 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 150971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 150972 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 150973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 150974 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 150975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 150976 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 150977 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 150981 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 150982 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 150986 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 150990 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 150994 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 150998 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 151002 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 151006 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 151010 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 151015 fft_block.reg_stage.w_cms_reg[28]
.sym 151016 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 151017 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 151023 fft_block.reg_stage.w_cms_reg[30]
.sym 151024 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 151025 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 151043 fft_block.reg_stage.w_cms_reg[29]
.sym 151044 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 151045 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 151561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 151568 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 151569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 151581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 151582 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[0]
.sym 151591 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[0]
.sym 151596 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[1]
.sym 151600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[2]
.sym 151604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[3]
.sym 151607 $PACKER_VCC_NET
.sym 151608 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[4]
.sym 151613 $nextpnr_ICESTORM_LC_45$I3
.sym 151614 fft_block.start_calc
.sym 151615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 151616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 151617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 151618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 151623 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151624 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 151625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 151626 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 151630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 151635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 151637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 151638 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 151645 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 151649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 151651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I2_1_I1[0]
.sym 151652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 151653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 151655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151656 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 151657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 151660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 151661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[14]
.sym 151663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 151665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 151666 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 151667 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 151668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 151669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 151671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 151673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 151675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 151677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 151679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 151680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 151681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 151683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 151685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 151687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 151689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 151690 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 151695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 151697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 151699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 151701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 151702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 151706 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 151710 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 151715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 151717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 151719 fft_block.reg_stage.w_cps_reg[26]
.sym 151720 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 151721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 151723 fft_block.reg_stage.w_cps_reg[17]
.sym 151724 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 151725 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 151727 fft_block.reg_stage.w_cps_reg[26]
.sym 151728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 151729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 151731 fft_block.reg_stage.w_cps_reg[17]
.sym 151732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 151733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 151735 fft_block.reg_stage.w_cps_reg[17]
.sym 151736 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 151737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 151739 fft_block.reg_stage.w_cps_reg[17]
.sym 151740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 151741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 151743 fft_block.reg_stage.w_cps_reg[17]
.sym 151744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 151745 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 151747 fft_block.reg_stage.w_cps_reg[26]
.sym 151748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 151749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 151750 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 151751 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 151752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 151753 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 151755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 151757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 151759 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 151760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 151761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 151763 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151764 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 151765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 151767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 151769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 151771 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151772 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 151773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 151775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 151777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 151779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 151781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 151784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 151785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[14]
.sym 151786 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 151798 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 151803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 151804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 151805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 151806 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 151810 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 151815 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 151820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 151824 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 151825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 151828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 151829 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 151832 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 151833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 151834 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 151835 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 151836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 151837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 151838 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[0]
.sym 151845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 151847 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 151849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 151850 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 151851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 151852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 151853 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 151855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151856 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 151857 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 151859 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 151861 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 151863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151864 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 151865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 151867 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 151869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 151871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 151872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 151873 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 151874 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 151875 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 151876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 151877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 151879 fft_block.reg_stage.w_cms_reg[35]
.sym 151880 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 151881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 151883 fft_block.reg_stage.w_cms_reg[35]
.sym 151884 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 151885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 151887 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151888 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 151889 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 151891 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 151893 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 151895 fft_block.reg_stage.w_cms_reg[35]
.sym 151896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 151897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 151899 fft_block.reg_stage.w_cms_reg[35]
.sym 151900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 151901 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 151903 fft_block.reg_stage.w_cms_reg[35]
.sym 151904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 151905 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 151907 fft_block.reg_stage.w_cms_reg[35]
.sym 151908 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 151909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 151914 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 151919 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 151921 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 151922 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 151926 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 151934 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 151942 fft_block.reg_stage.w_cms_in[4]
.sym 151946 fft_block.reg_stage.w_cms_in[7]
.sym 151954 fft_block.reg_stage.w_cms_in[8]
.sym 151964 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 151965 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[14]
.sym 151966 fft_block.reg_stage.w_cms_in[6]
.sym 151975 fft_block.reg_stage.w_cms_reg[17]
.sym 151976 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 151977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 151979 fft_block.reg_stage.w_cms_reg[17]
.sym 151980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 151981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 151983 fft_block.reg_stage.w_cms_reg[32]
.sym 151984 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 151985 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 151987 fft_block.reg_stage.w_cms_reg[17]
.sym 151988 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 151989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 151991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 151993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 151995 fft_block.reg_stage.w_cms_reg[16]
.sym 151996 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 151997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 151999 fft_block.reg_stage.w_cms_reg[31]
.sym 152000 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 152001 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 152003 fft_block.reg_stage.w_cms_reg[15]
.sym 152004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 152005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 152007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152008 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 152009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 152011 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152012 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 152013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 152015 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 152017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 152031 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 152033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 152035 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152036 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 152037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 152046 fft_block.reg_stage.w_cms_in[1]
.sym 152050 fft_block.reg_stage.w_cms_in[3]
.sym 152058 fft_block.reg_stage.w_cms_in[0]
.sym 152066 fft_block.reg_stage.w_cms_in[2]
.sym 152074 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 152075 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 152076 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 152077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 152083 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152084 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 152085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 152096 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 152097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 152582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 152586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 152587 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 152588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 152589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 152602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 152610 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 152615 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 152617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 152621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 152622 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 152629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 152630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 152637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 152639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152640 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 152641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 152643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 152645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 152647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[0]
.sym 152652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[1]
.sym 152656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[2]
.sym 152660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[3]
.sym 152663 $PACKER_VCC_NET
.sym 152664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_4_D[4]
.sym 152669 $nextpnr_ICESTORM_LC_20$I3
.sym 152671 fft_block.reg_stage.w_cps_reg[20]
.sym 152672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 152673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 152675 fft_block.reg_stage.w_cps_reg[19]
.sym 152676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 152677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 152679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 152681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 152683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 152684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 152685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 152689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 152691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 152692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 152693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 152695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 152697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 152699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 152701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 152703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 152705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 152707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 152709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 152711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 152713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 152715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 152717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 152719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152720 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 152721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 152723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 152725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 152727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 152729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 152731 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 152733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 152735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 152737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 152739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 152741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 152742 fft_block.start_calc
.sym 152743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 152744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 152745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 152747 fft_block.reg_stage.w_cps_reg[16]
.sym 152748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 152749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 152751 fft_block.reg_stage.w_cps_reg[26]
.sym 152752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 152753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 152755 fft_block.reg_stage.w_cps_reg[17]
.sym 152756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 152757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 152759 fft_block.reg_stage.w_cps_reg[26]
.sym 152760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 152761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 152763 fft_block.reg_stage.w_cps_reg[26]
.sym 152764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 152765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 152767 fft_block.reg_stage.w_cps_reg[26]
.sym 152768 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 152769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 152771 fft_block.reg_stage.w_cps_reg[17]
.sym 152772 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 152773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 152775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 152777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 152779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 152781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 152783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 152785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 152787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152788 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 152789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 152791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 152793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 152795 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152796 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 152797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 152799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 152801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 152803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 152805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 152806 spi_out.send_data[3]
.sym 152810 spi_out.send_data[1]
.sym 152814 spi_out.send_data[2]
.sym 152823 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 152824 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 152825 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 152827 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 152828 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 152829 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 152830 spi_out.send_data[6]
.sym 152834 spi_out.send_data[5]
.sym 152839 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[0]
.sym 152844 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[1]
.sym 152848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[2]
.sym 152852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[3]
.sym 152855 $PACKER_VCC_NET
.sym 152856 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_4_D[4]
.sym 152861 $nextpnr_ICESTORM_LC_4$I3
.sym 152865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 152869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 152871 fft_block.reg_stage.w_cms_reg[26]
.sym 152872 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 152873 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 152874 spi_out.addr[2]
.sym 152875 spi_out.addr[3]
.sym 152876 spi_out.addr[0]
.sym 152877 spi_out.addr[1]
.sym 152881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 152883 fft_block.reg_stage.w_cms_reg[26]
.sym 152884 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 152885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 152886 fft_block.start_calc
.sym 152887 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 152888 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 152889 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 152891 fft_block.reg_stage.w_cms_reg[26]
.sym 152892 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 152893 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 152897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 152899 fft_block.reg_stage.w_cms_reg[26]
.sym 152900 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 152901 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 152903 spi_out.addr[0]
.sym 152908 spi_out.addr[1]
.sym 152912 spi_out.addr[2]
.sym 152913 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 152916 spi_out.addr[3]
.sym 152917 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 152920 spi_out.addr[4]
.sym 152921 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 152924 spi_out.addr[1]
.sym 152925 spi_out.addr[0]
.sym 152929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 152933 spi_out.addr[0]
.sym 152935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 152937 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 152939 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152940 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 152941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 152947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152948 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 152949 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 152951 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152952 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 152953 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 152955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 152957 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 152959 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 152961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 152963 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152964 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 152965 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 152967 fft_block.reg_stage.w_cms_reg[34]
.sym 152968 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 152969 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 152971 fft_block.reg_stage.w_cms_reg[17]
.sym 152972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 152973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 152975 fft_block.reg_stage.w_cms_reg[33]
.sym 152976 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 152977 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 152979 fft_block.reg_stage.w_cms_reg[17]
.sym 152980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 152981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 152983 fft_block.reg_stage.w_cms_reg[17]
.sym 152984 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 152985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 152987 fft_block.reg_stage.w_cms_reg[35]
.sym 152988 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 152989 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 152991 fft_block.reg_stage.w_cms_reg[17]
.sym 152992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 152993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 153002 fft_block.reg_stage.w_cms_in[8]
.sym 153006 fft_block.reg_stage.w_cms_in[6]
.sym 153010 fft_block.reg_stage.w_cms_in[4]
.sym 153026 fft_block.reg_stage.w_cms_in[7]
.sym 153030 fft_block.reg_stage.w_cms_in[3]
.sym 153034 fft_block.reg_stage.w_cms_in[1]
.sym 153042 fft_block.reg_stage.w_cms_in[2]
.sym 153058 fft_block.reg_stage.w_cms_in[5]
.sym 153067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 153069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 153075 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153076 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 153077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 153079 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 153081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 153083 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153084 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 153085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 153087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153088 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 153089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 153091 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153092 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 153093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 153095 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153096 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 153097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 153099 fft_block.reg_stage.w_cms_reg[11]
.sym 153100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 153101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 153103 fft_block.reg_stage.w_cms_reg[12]
.sym 153104 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 153105 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 153107 fft_block.reg_stage.w_cms_reg[14]
.sym 153108 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 153109 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 153110 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 153111 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 153112 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 153113 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 153119 fft_block.reg_stage.w_cms_reg[10]
.sym 153120 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 153121 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 153123 fft_block.reg_stage.w_cms_reg[13]
.sym 153124 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 153125 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 153612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 153613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 153630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 153631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 153632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 153633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 153635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 153637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 153640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 153641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 153646 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 153647 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 153648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 153649 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 153654 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 153655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 153656 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 153657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 153663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 153665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 153667 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 153669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 153675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 153677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 153679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 153681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 153695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 153697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 153703 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 153705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 153711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 153713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 153715 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153716 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 153717 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 153719 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 153721 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 153723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153724 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 153725 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 153731 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 153733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 153735 fft_block.reg_stage.w_cps_reg[21]
.sym 153736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 153737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 153739 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153740 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 153741 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 153747 fft_block.reg_stage.w_cps_reg[25]
.sym 153748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 153749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 153751 fft_block.reg_stage.w_cps_reg[22]
.sym 153752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 153753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 153755 fft_block.reg_stage.w_cps_reg[23]
.sym 153756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 153757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 153759 fft_block.reg_stage.w_cps_reg[34]
.sym 153760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 153761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 153763 fft_block.reg_stage.w_cps_reg[24]
.sym 153764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 153765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 153774 fft_block.reg_stage.w_cps_in[7]
.sym 153791 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 153793 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 153794 fft_block.reg_stage.w_cps_in[8]
.sym 153799 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 153801 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 153803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 153805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 153807 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 153809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 153811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 153813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 153814 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 153815 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 153816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 153817 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 153819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 153820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 153821 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 153823 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153824 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 153825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 153827 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 153829 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 153834 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 153835 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 153836 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 153837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 153840 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 153841 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[14]
.sym 153855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 153856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 153857 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 153860 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 153861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[14]
.sym 153863 fft_block.reg_stage.w_cms_reg[26]
.sym 153864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 153865 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 153867 fft_block.reg_stage.w_cms_reg[26]
.sym 153868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 153869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 153871 fft_block.reg_stage.w_cps_reg[35]
.sym 153872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 153873 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 153875 fft_block.reg_stage.w_cps_reg[35]
.sym 153876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 153877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 153879 fft_block.reg_stage.w_cms_reg[26]
.sym 153880 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 153881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 153887 fft_block.reg_stage.w_cps_reg[35]
.sym 153888 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 153889 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 153891 fft_block.reg_stage.w_cps_reg[35]
.sym 153892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 153893 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 153895 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153896 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 153897 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 153899 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153900 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 153901 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 153904 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 153905 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[14]
.sym 153907 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 153908 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 153909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 153911 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153912 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 153913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 153915 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 153917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 153922 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 153923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 153924 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 153925 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 153927 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153928 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 153929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 153931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 153933 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 153935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 153937 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 153939 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153940 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 153941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 153943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153944 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 153945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 153947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153948 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 153949 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 153951 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153952 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 153953 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 153955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 153957 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 153959 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 153961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 153962 fft_block.reg_stage.w_cms_in[3]
.sym 153966 fft_block.reg_stage.w_cms_in[8]
.sym 153978 fft_block.reg_stage.w_cms_in[5]
.sym 153986 fft_block.reg_stage.w_cms_in[4]
.sym 153991 fft_block.reg_stage.w_cms_reg[24]
.sym 153992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 153993 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 153995 fft_block.reg_stage.w_cms_reg[25]
.sym 153996 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 153997 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 153999 fft_block.reg_stage.w_cms_reg[22]
.sym 154000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 154001 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 154007 fft_block.reg_stage.w_cms_reg[21]
.sym 154008 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 154009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 154011 fft_block.reg_stage.w_cms_reg[20]
.sym 154012 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 154013 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 154015 fft_block.reg_stage.w_cms_reg[23]
.sym 154016 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 154017 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 154019 fft_block.reg_stage.w_cms_reg[19]
.sym 154020 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 154021 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 154038 fft_block.reg_stage.w_cms_reg[18]
.sym 154061 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 154069 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 154073 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 154077 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 154078 fft_block.reg_stage.w_cms_in[5]
.sym 154087 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 154091 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 154092 $PACKER_VCC_NET
.sym 154093 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 154095 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 154096 $PACKER_VCC_NET
.sym 154097 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[2]
.sym 154099 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 154100 $PACKER_VCC_NET
.sym 154101 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[3]
.sym 154103 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 154104 $PACKER_VCC_NET
.sym 154105 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[4]
.sym 154107 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 154108 $PACKER_VCC_NET
.sym 154109 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[5]
.sym 154113 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 154142 fft_block.reg_stage.w_cms_reg[9]
.sym 154631 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 154635 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 154636 $PACKER_VCC_NET
.sym 154639 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 154640 $PACKER_VCC_NET
.sym 154641 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 154643 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 154644 $PACKER_VCC_NET
.sym 154645 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 154647 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 154648 $PACKER_VCC_NET
.sym 154649 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 154653 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 154657 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 154661 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 154663 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 154668 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 154672 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 154676 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 154680 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 154683 $PACKER_VCC_NET
.sym 154685 $nextpnr_ICESTORM_LC_29$I3
.sym 154688 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 154689 $nextpnr_ICESTORM_LC_29$COUT
.sym 154693 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 154706 fft_block.reg_stage.w_cps_reg[18]
.sym 154730 fft_block.reg_stage.w_cps_in[1]
.sym 154734 fft_block.reg_stage.w_cps_in[2]
.sym 154742 fft_block.reg_stage.w_cps_in[0]
.sym 154746 fft_block.reg_stage.w_cps_in[3]
.sym 154759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 154761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 154762 fft_block.reg_stage.w_cps_in[6]
.sym 154770 fft_block.reg_stage.w_cps_in[7]
.sym 154778 fft_block.reg_stage.w_cps_in[3]
.sym 154786 fft_block.reg_stage.w_cps_in[5]
.sym 154790 fft_block.reg_stage.w_cps_in[6]
.sym 154798 fft_block.reg_stage.w_cps_in[4]
.sym 154802 fft_block.reg_stage.w_cps_in[7]
.sym 154814 fft_block.reg_stage.w_cps_in[5]
.sym 154818 fft_block.reg_stage.w_cps_in[8]
.sym 154827 fft_block.reg_stage.w_cps_reg[35]
.sym 154828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 154829 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 154831 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 154832 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 154833 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 154839 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154840 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 154841 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 154843 fft_block.reg_stage.w_cps_reg[35]
.sym 154844 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 154845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 154847 fft_block.reg_stage.w_cps_reg[35]
.sym 154848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 154849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 154858 spi_out.send_data[7]
.sym 154869 fft_block.reg_stage.w_cps_reg[35]
.sym 154870 spi_out.send_data[4]
.sym 154874 spi_out.send_data[0]
.sym 154883 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 154884 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 154885 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 154887 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 154889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 154894 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 154898 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 154902 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 154906 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 154910 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 154914 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 154919 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154920 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 154921 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 154923 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 154925 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 154927 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154928 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 154929 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 154931 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154932 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 154933 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 154935 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 154937 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 154943 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154944 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 154945 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 154947 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154948 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 154949 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 154971 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154972 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 154973 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 154975 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154976 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 154977 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 155019 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 155020 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 155021 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 155022 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 155023 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 155024 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 155025 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 155027 spi_out.addr_SB_DFFESR_Q_R[0]
.sym 155028 spi_out.addr[4]
.sym 155029 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 155032 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 155033 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 155034 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 155035 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 155036 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 155037 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 155039 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 155040 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 155041 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 155043 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_I1[0]
.sym 155044 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_I1[1]
.sym 155045 fft_block.fft_finish_SB_LUT4_I0_O[3]
.sym 155047 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 155052 spi_out.count_spi[1]
.sym 155056 spi_out.count_spi[2]
.sym 155057 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 155060 spi_out.count_spi[3]
.sym 155061 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 155064 spi_out.count_spi[4]
.sym 155065 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 155068 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 155069 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 155072 spi_out.count_spi[1]
.sym 155073 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 155074 spi_out.count_spi[1]
.sym 155075 spi_out.count_spi[2]
.sym 155076 spi_out.count_spi[3]
.sym 155077 spi_out.count_spi[4]
.sym 155079 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 155084 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 155088 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 155092 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 155096 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 155100 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 155105 $nextpnr_ICESTORM_LC_11$I3
.sym 155106 fft_block.reg_stage.w_cms_in[0]
.sym 155114 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 155121 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 155125 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 155132 spi_out.spi_master.r_SM_CS[1]
.sym 155133 spi_out.spi_master.r_SM_CS[0]
.sym 155138 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 155139 spi_out.spi_master.master_ready
.sym 155140 spi_out.spi_master.r_SM_CS[0]
.sym 155141 spi_out.spi_master.r_SM_CS[1]
.sym 155162 fft_block.reg_stage.w_cms_in[0]
.sym 155658 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 155669 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 155675 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 155676 $PACKER_VCC_NET
.sym 155677 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 155687 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 155692 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 155696 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 155697 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 155699 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 155700 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 155701 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 155705 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 155707 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 155708 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 155709 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 155712 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 155713 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 155714 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 155715 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 155716 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 155717 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 155738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 155758 fft_block.reg_stage.w_cps_in[2]
.sym 155770 fft_block.reg_stage.w_cps_in[0]
.sym 155774 fft_block.reg_stage.w_cps_in[1]
.sym 155783 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 155787 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 155788 $PACKER_VCC_NET
.sym 155791 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 155792 $PACKER_VCC_NET
.sym 155793 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 155795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 155796 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 155797 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 155811 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 155812 $PACKER_VCC_NET
.sym 155813 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 155814 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 155815 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 155816 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 155817 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 155822 fft_block.reg_stage.w_cps_in[5]
.sym 155830 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 155831 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 155832 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 155833 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 155834 fft_block.reg_stage.w_cps_in[3]
.sym 155838 fft_block.reg_stage.w_cps_in[2]
.sym 155842 fft_block.reg_stage.w_cps_in[0]
.sym 155850 fft_block.reg_stage.w_cps_in[4]
.sym 155854 fft_block.reg_stage.w_cps_in[8]
.sym 155863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 155864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 155865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 155891 fft_block.reg_stage.w_cps_reg[12]
.sym 155892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 155893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 155895 fft_block.reg_stage.w_cps_reg[11]
.sym 155896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 155897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 155911 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 155912 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 155913 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 155915 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 155916 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 155917 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 155919 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 155920 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 155921 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 155935 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 155936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 155937 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 155946 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 155950 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 155954 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 155962 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 155970 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 155975 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 155976 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 155977 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 155978 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 155982 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 155995 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 155996 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 155997 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 155998 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 156042 fft_block.reg_stage.w_cms_in[7]
.sym 156050 fft_block.reg_stage.w_cms_in[2]
.sym 156058 fft_block.reg_stage.w_cms_in[6]
.sym 156062 fft_block.reg_stage.w_cms_in[1]
.sym 156070 PIN_21$SB_IO_OUT
.sym 156071 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 156072 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 156073 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 156074 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_I1[1]
.sym 156078 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 156079 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 156080 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 156081 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 156083 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[0]
.sym 156084 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 156085 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 156086 spi_out.addr[4]
.sym 156087 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 156088 spi_out.addr_SB_DFFESR_Q_R[2]
.sym 156089 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 156090 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 156091 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 156092 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 156093 fft_block.fft_finish_SB_LUT4_I0_O[3]
.sym 156096 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 156097 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 156100 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 156101 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 156102 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 156103 PIN_21$SB_IO_OUT
.sym 156104 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 156105 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 156112 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 156113 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 156117 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 156134 spi_out.spi_master.r_SM_CS[1]
.sym 156135 spi_out.spi_master.master_ready
.sym 156136 spi_out.spi_master.r_SM_CS[0]
.sym 156137 spi_out.start_tx
.sym 156140 spi_out.spi_master.r_SM_CS[0]
.sym 156141 spi_out.spi_master.r_SM_CS[1]
.sym 156142 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 156147 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 156148 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 156149 spi_out.start_tx_SB_LUT4_I3_O[2]
.sym 156152 spi_out.spi_master.r_SM_CS[1]
.sym 156153 spi_out.spi_master.r_SM_CS[0]
.sym 156157 spi_out.spi_master.r_SM_CS[1]
.sym 156158 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 156162 spi_out.spi_master.master_ready
.sym 156163 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 156164 spi_out.spi_master.r_SM_CS[1]
.sym 156165 spi_out.spi_master.r_SM_CS[0]
.sym 156733 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 156734 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 156759 fft_block.reg_stage.w_cps_reg[28]
.sym 156760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 156761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 156767 fft_block.reg_stage.w_cps_reg[29]
.sym 156768 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 156769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 156775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 156777 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 156780 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 156781 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 156783 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156784 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 156785 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 156790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 156791 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 156792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 156793 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 156802 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 156803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 156804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 156805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 156808 spi_out.spi_master.master_ready
.sym 156809 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 156811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 156813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 156815 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 156817 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 156819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 156821 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 156824 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 156825 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 156827 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 156829 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 156835 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 156836 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 156837 spi_out.spi_master.master_ready
.sym 156858 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 156859 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 156860 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 156861 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 156870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 156871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 156872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 156873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 156875 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156876 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 156877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 156879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 156881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 156883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 156885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 156887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 156889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 156891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 156893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 156895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 156897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 156907 fft_block.reg_stage.w_cps_reg[15]
.sym 156908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 156909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 156911 fft_block.reg_stage.w_cps_reg[13]
.sym 156912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 156913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 156915 fft_block.reg_stage.w_cps_reg[14]
.sym 156916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 156917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 156927 fft_block.reg_stage.w_cps_reg[10]
.sym 156928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 156929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 156930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 156931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 156932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 156933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 156947 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156948 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 156949 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 156963 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156964 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 156965 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 156967 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156968 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 156969 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 156971 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156972 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 156973 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 156974 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 156975 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 156976 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 156977 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 156978 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 156979 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 156980 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 156981 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 156984 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 156985 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 156987 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156988 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 156989 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 156995 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156996 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 156997 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 157018 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 157146 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 157160 PIN_16_SB_LUT4_O_I3
.sym 157161 spi_out.start_tx
.sym 157170 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 157761 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 157782 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 157806 fft_block.reg_stage.w_cps_reg[27]
.sym 157831 fft_block.reg_stage.w_cps_reg[31]
.sym 157832 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 157833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 157834 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 157845 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 157847 fft_block.reg_stage.w_cps_reg[33]
.sym 157848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 157849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 157851 fft_block.reg_stage.w_cps_reg[30]
.sym 157852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 157853 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 157859 fft_block.reg_stage.w_cps_reg[32]
.sym 157860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 157861 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 157872 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 157873 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 157898 fft_block.reg_stage.w_cps_reg[9]
.sym 157930 fft_block.reg_stage.w_cps_in[6]
.sym 157946 fft_block.reg_stage.w_cps_in[4]
.sym 157950 fft_block.reg_stage.w_cps_in[1]
.sym 157972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 157973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 158065 $PACKER_VCC_NET
.sym 158782 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 163349 PIN_16_SB_LUT4_O_I3
