{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669462045544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669462045544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 26 08:27:25 2022 " "Processing started: Sat Nov 26 08:27:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669462045544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669462045544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tp2 -c tp2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tp2 -c tp2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669462045544 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669462046143 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669462046143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tp2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tp2-hardware " "Found design unit 1: tp2-hardware" {  } { { "tp2.vhd" "" { Text "C:/root/Lab-SD/VHDL/tp2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669462059057 ""} { "Info" "ISGN_ENTITY_NAME" "1 tp2 " "Found entity 1: tp2" {  } { { "tp2.vhd" "" { Text "C:/root/Lab-SD/VHDL/tp2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669462059057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669462059057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_clock-Behavioral " "Found design unit 1: divisor_clock-Behavioral" {  } { { "divisor_clock.vhd" "" { Text "C:/root/Lab-SD/VHDL/divisor_clock.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669462059072 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "divisor_clock.vhd" "" { Text "C:/root/Lab-SD/VHDL/divisor_clock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669462059072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669462059072 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tp2 " "Elaborating entity \"tp2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669462059201 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PS tp2.vhd(36) " "VHDL Process Statement warning at tp2.vhd(36): signal \"PS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tp2.vhd" "" { Text "C:/root/Lab-SD/VHDL/tp2.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669462059232 "|tp2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX1 tp2.vhd(34) " "VHDL Process Statement warning at tp2.vhd(34): inferring latch(es) for signal or variable \"HEX1\", which holds its previous value in one or more paths through the process" {  } { { "tp2.vhd" "" { Text "C:/root/Lab-SD/VHDL/tp2.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669462059232 "|tp2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX2 tp2.vhd(34) " "VHDL Process Statement warning at tp2.vhd(34): inferring latch(es) for signal or variable \"HEX2\", which holds its previous value in one or more paths through the process" {  } { { "tp2.vhd" "" { Text "C:/root/Lab-SD/VHDL/tp2.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669462059232 "|tp2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX3 tp2.vhd(34) " "VHDL Process Statement warning at tp2.vhd(34): inferring latch(es) for signal or variable \"HEX3\", which holds its previous value in one or more paths through the process" {  } { { "tp2.vhd" "" { Text "C:/root/Lab-SD/VHDL/tp2.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669462059232 "|tp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] tp2.vhd(34) " "Inferred latch for \"HEX3\[0\]\" at tp2.vhd(34)" {  } { { "tp2.vhd" "" { Text "C:/root/Lab-SD/VHDL/tp2.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669462059248 "|tp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] tp2.vhd(34) " "Inferred latch for \"HEX3\[1\]\" at tp2.vhd(34)" {  } { { "tp2.vhd" "" { Text "C:/root/Lab-SD/VHDL/tp2.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669462059248 "|tp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] tp2.vhd(34) " "Inferred latch for \"HEX3\[2\]\" at tp2.vhd(34)" {  } { { "tp2.vhd" "" { Text "C:/root/Lab-SD/VHDL/tp2.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669462059248 "|tp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] tp2.vhd(34) " "Inferred latch for \"HEX3\[3\]\" at tp2.vhd(34)" {  } { { "tp2.vhd" "" { Text "C:/root/Lab-SD/VHDL/tp2.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669462059248 "|tp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] tp2.vhd(34) " "Inferred latch for \"HEX3\[4\]\" at tp2.vhd(34)" {  } { { "tp2.vhd" "" { Text "C:/root/Lab-SD/VHDL/tp2.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669462059248 "|tp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] tp2.vhd(34) " "Inferred latch for \"HEX3\[5\]\" at tp2.vhd(34)" {  } { { "tp2.vhd" "" { Text "C:/root/Lab-SD/VHDL/tp2.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669462059248 "|tp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] tp2.vhd(34) " "Inferred latch for \"HEX3\[6\]\" at tp2.vhd(34)" {  } { { "tp2.vhd" "" { Text "C:/root/Lab-SD/VHDL/tp2.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669462059248 "|tp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[7\] tp2.vhd(34) " "Inferred latch for \"HEX3\[7\]\" at tp2.vhd(34)" {  } { { "tp2.vhd" "" { Text "C:/root/Lab-SD/VHDL/tp2.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669462059248 "|tp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] tp2.vhd(34) " "Inferred latch for \"HEX2\[0\]\" at tp2.vhd(34)" {  } { { "tp2.vhd" "" { Text "C:/root/Lab-SD/VHDL/tp2.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669462059248 "|tp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] tp2.vhd(34) " "Inferred latch for \"HEX2\[1\]\" at tp2.vhd(34)" {  } { { "tp2.vhd" "" { Text "C:/root/Lab-SD/VHDL/tp2.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669462059248 "|tp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] tp2.vhd(34) " "Inferred latch for \"HEX2\[2\]\" at tp2.vhd(34)" {  } { { "tp2.vhd" "" { Text "C:/root/Lab-SD/VHDL/tp2.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669462059248 "|tp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] tp2.vhd(34) " "Inferred latch for \"HEX2\[3\]\" at tp2.vhd(34)" {  } { { "tp2.vhd" "" { Text "C:/root/Lab-SD/VHDL/tp2.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669462059248 "|tp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] tp2.vhd(34) " "Inferred latch for \"HEX2\[4\]\" at tp2.vhd(34)" {  } { { "tp2.vhd" "" { Text "C:/root/Lab-SD/VHDL/tp2.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669462059248 "|tp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] tp2.vhd(34) " "Inferred latch for \"HEX2\[5\]\" at tp2.vhd(34)" {  } { { "tp2.vhd" "" { Text "C:/root/Lab-SD/VHDL/tp2.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669462059248 "|tp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] tp2.vhd(34) " "Inferred latch for \"HEX2\[6\]\" at tp2.vhd(34)" {  } { { "tp2.vhd" "" { Text "C:/root/Lab-SD/VHDL/tp2.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669462059248 "|tp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[7\] tp2.vhd(34) " "Inferred latch for \"HEX2\[7\]\" at tp2.vhd(34)" {  } { { "tp2.vhd" "" { Text "C:/root/Lab-SD/VHDL/tp2.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669462059248 "|tp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] tp2.vhd(34) " "Inferred latch for \"HEX1\[0\]\" at tp2.vhd(34)" {  } { { "tp2.vhd" "" { Text "C:/root/Lab-SD/VHDL/tp2.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669462059248 "|tp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] tp2.vhd(34) " "Inferred latch for \"HEX1\[1\]\" at tp2.vhd(34)" {  } { { "tp2.vhd" "" { Text "C:/root/Lab-SD/VHDL/tp2.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669462059248 "|tp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] tp2.vhd(34) " "Inferred latch for \"HEX1\[2\]\" at tp2.vhd(34)" {  } { { "tp2.vhd" "" { Text "C:/root/Lab-SD/VHDL/tp2.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669462059248 "|tp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] tp2.vhd(34) " "Inferred latch for \"HEX1\[3\]\" at tp2.vhd(34)" {  } { { "tp2.vhd" "" { Text "C:/root/Lab-SD/VHDL/tp2.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669462059248 "|tp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] tp2.vhd(34) " "Inferred latch for \"HEX1\[4\]\" at tp2.vhd(34)" {  } { { "tp2.vhd" "" { Text "C:/root/Lab-SD/VHDL/tp2.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669462059248 "|tp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] tp2.vhd(34) " "Inferred latch for \"HEX1\[5\]\" at tp2.vhd(34)" {  } { { "tp2.vhd" "" { Text "C:/root/Lab-SD/VHDL/tp2.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669462059248 "|tp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] tp2.vhd(34) " "Inferred latch for \"HEX1\[6\]\" at tp2.vhd(34)" {  } { { "tp2.vhd" "" { Text "C:/root/Lab-SD/VHDL/tp2.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669462059248 "|tp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[7\] tp2.vhd(34) " "Inferred latch for \"HEX1\[7\]\" at tp2.vhd(34)" {  } { { "tp2.vhd" "" { Text "C:/root/Lab-SD/VHDL/tp2.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669462059248 "|tp2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clock divisor_clock:x1 " "Elaborating entity \"divisor_clock\" for hierarchy \"divisor_clock:x1\"" {  } { { "tp2.vhd" "x1" { Text "C:/root/Lab-SD/VHDL/tp2.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669462059404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[7\]\$latch " "Latch HEX1\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS.B " "Ports D and ENA on the latch are fed by the same signal PS.B" {  } { { "tp2.vhd" "" { Text "C:/root/Lab-SD/VHDL/tp2.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669462060732 ""}  } { { "tp2.vhd" "" { Text "C:/root/Lab-SD/VHDL/tp2.vhd" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669462060732 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669462060889 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669462062603 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669462062603 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "191 " "Implemented 191 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669462063728 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669462063728 ""} { "Info" "ICUT_CUT_TM_LCELLS" "157 " "Implemented 157 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669462063728 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669462063728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669462063744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 26 08:27:43 2022 " "Processing ended: Sat Nov 26 08:27:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669462063744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669462063744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669462063744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669462063744 ""}
