{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1655091344910 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1655091344911 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 13 06:35:44 2022 " "Processing started: Mon Jun 13 06:35:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1655091344911 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1655091344911 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIBO_CALCULATOR -c FIBO_CALCULATOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIBO_CALCULATOR -c FIBO_CALCULATOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1655091344911 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1655091345325 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux C:/Users/somaa/Downloads/MM_lab6/MM_lab6/modelsim/mux/mux.v " "Entity \"mux\" obtained from \"C:/Users/somaa/Downloads/MM_lab6/MM_lab6/modelsim/mux/mux.v\" instead of from Quartus II megafunction library" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/modelsim/mux/mux.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/modelsim/mux/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1655091345378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/somaa/downloads/mm_lab6/mm_lab6/modelsim/mux/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/somaa/downloads/mm_lab6/mm_lab6/modelsim/mux/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/modelsim/mux/mux.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/modelsim/mux/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655091345378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655091345378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/somaa/downloads/mm_lab6/mm_lab6/decoder/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/somaa/downloads/mm_lab6/mm_lab6/decoder/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/Decoder/decoder.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/Decoder/decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655091345427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655091345427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/somaa/downloads/mm_lab6/mm_lab6/datapath/fibo_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/somaa/downloads/mm_lab6/mm_lab6/datapath/fibo_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIBO_DATAPATH " "Found entity 1: FIBO_DATAPATH" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/Datapath/FIBO_DATAPATH.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/Datapath/FIBO_DATAPATH.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655091345432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655091345432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/somaa/downloads/mm_lab6/mm_lab6/d flipflop/dflip.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/somaa/downloads/mm_lab6/mm_lab6/d flipflop/dflip.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dflip " "Found entity 1: Dflip" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/D flipflop/Dflip.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/D flipflop/Dflip.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655091345438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655091345438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/somaa/downloads/mm_lab6/mm_lab6/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/somaa/downloads/mm_lab6/mm_lab6/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655091345461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655091345461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/somaa/downloads/mm_lab6/mm_lab6/4 to 1 mux/mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/somaa/downloads/mm_lab6/mm_lab6/4 to 1 mux/mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/4 to 1 mux/mux4to1.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/4 to 1 mux/mux4to1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655091345467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655091345467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/logic labs/lab 7/verilog/fsm_deco/fsm_deco.v 1 1 " "Found 1 design units, including 1 entities, in source file /logic labs/lab 7/verilog/fsm_deco/fsm_deco.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_DECO " "Found entity 1: FSM_DECO" {  } { { "../FSM_DECO/FSM_DECO.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FSM_DECO/FSM_DECO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655091345473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655091345473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/logic labs/lab 7/verilog/fsm/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /logic labs/lab 7/verilog/fsm/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../FSM/FSM.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FSM/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655091345479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655091345479 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk FIBO_FSM.v(5) " "Verilog HDL Declaration information at FIBO_FSM.v(5): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "../FIBO_FSM/FIBO_FSM.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_FSM/FIBO_FSM.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1655091345486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/logic labs/lab 7/verilog/fibo_fsm/fibo_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /logic labs/lab 7/verilog/fibo_fsm/fibo_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIBO_FSM " "Found entity 1: FIBO_FSM" {  } { { "../FIBO_FSM/FIBO_FSM.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_FSM/FIBO_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655091345487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655091345487 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk FIBO_CALCULATOR.v(6) " "Verilog HDL Declaration information at FIBO_CALCULATOR.v(6): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "FIBO_CALCULATOR.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/FIBO_CALCULATOR.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1655091345550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fibo_calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file fibo_calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIBO_CALCULATOR " "Found entity 1: FIBO_CALCULATOR" {  } { { "FIBO_CALCULATOR.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/FIBO_CALCULATOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655091345551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655091345551 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_addr1 FIBO_DATAPATH.v(31) " "Verilog HDL Implicit Net warning at FIBO_DATAPATH.v(31): created implicit net for \"r_addr1\"" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/Datapath/FIBO_DATAPATH.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/Datapath/FIBO_DATAPATH.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655091345551 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_addr2 FIBO_DATAPATH.v(32) " "Verilog HDL Implicit Net warning at FIBO_DATAPATH.v(32): created implicit net for \"r_addr2\"" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/Datapath/FIBO_DATAPATH.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/Datapath/FIBO_DATAPATH.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655091345551 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIBO_CALCULATOR " "Elaborating entity \"FIBO_CALCULATOR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1655091345617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIBO_FSM FIBO_FSM:F1 " "Elaborating entity \"FIBO_FSM\" for hierarchy \"FIBO_FSM:F1\"" {  } { { "FIBO_CALCULATOR.v" "F1" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/FIBO_CALCULATOR.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655091345620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FIBO_FSM:F1\|FSM:F1 " "Elaborating entity \"FSM\" for hierarchy \"FIBO_FSM:F1\|FSM:F1\"" {  } { { "../FIBO_FSM/FIBO_FSM.v" "F1" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_FSM/FIBO_FSM.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655091345622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_DECO FIBO_FSM:F1\|FSM_DECO:F2 " "Elaborating entity \"FSM_DECO\" for hierarchy \"FIBO_FSM:F1\|FSM_DECO:F2\"" {  } { { "../FIBO_FSM/FIBO_FSM.v" "F2" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_FSM/FIBO_FSM.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655091345624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIBO_DATAPATH FIBO_DATAPATH:D1 " "Elaborating entity \"FIBO_DATAPATH\" for hierarchy \"FIBO_DATAPATH:D1\"" {  } { { "FIBO_CALCULATOR.v" "D1" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/FIBO_CALCULATOR.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655091345626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder FIBO_DATAPATH:D1\|decoder:F1 " "Elaborating entity \"decoder\" for hierarchy \"FIBO_DATAPATH:D1\|decoder:F1\"" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/Datapath/FIBO_DATAPATH.v" "F1" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/Datapath/FIBO_DATAPATH.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655091345741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux FIBO_DATAPATH:D1\|mux:F2 " "Elaborating entity \"mux\" for hierarchy \"FIBO_DATAPATH:D1\|mux:F2\"" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/Datapath/FIBO_DATAPATH.v" "F2" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/Datapath/FIBO_DATAPATH.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655091345781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dflip FIBO_DATAPATH:D1\|Dflip:F7 " "Elaborating entity \"Dflip\" for hierarchy \"FIBO_DATAPATH:D1\|Dflip:F7\"" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/Datapath/FIBO_DATAPATH.v" "F7" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/Datapath/FIBO_DATAPATH.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655091345807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 FIBO_DATAPATH:D1\|mux4to1:F11 " "Elaborating entity \"mux4to1\" for hierarchy \"FIBO_DATAPATH:D1\|mux4to1:F11\"" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/Datapath/FIBO_DATAPATH.v" "F11" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/Datapath/FIBO_DATAPATH.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655091345833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU FIBO_DATAPATH:D1\|ALU:F13 " "Elaborating entity \"ALU\" for hierarchy \"FIBO_DATAPATH:D1\|ALU:F13\"" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/Datapath/FIBO_DATAPATH.v" "F13" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/Datapath/FIBO_DATAPATH.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655091345860 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ALU.v(14) " "Verilog HDL assignment warning at ALU.v(14): truncated value with size 32 to match size of target (4)" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1655091345861 "|FIBO_CALCULATOR|FIBO_DATAPATH:D1|ALU:F13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ALU.v(16) " "Verilog HDL assignment warning at ALU.v(16): truncated value with size 32 to match size of target (4)" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1655091345861 "|FIBO_CALCULATOR|FIBO_DATAPATH:D1|ALU:F13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D ALU.v(10) " "Verilog HDL Always Construct warning at ALU.v(10): inferring latch(es) for variable \"D\", which holds its previous value in one or more paths through the always construct" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1655091345861 "|FIBO_CALCULATOR|FIBO_DATAPATH:D1|ALU:F13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[0\] ALU.v(13) " "Inferred latch for \"D\[0\]\" at ALU.v(13)" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655091345862 "|FIBO_CALCULATOR|FIBO_DATAPATH:D1|ALU:F13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[1\] ALU.v(13) " "Inferred latch for \"D\[1\]\" at ALU.v(13)" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655091345862 "|FIBO_CALCULATOR|FIBO_DATAPATH:D1|ALU:F13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[2\] ALU.v(13) " "Inferred latch for \"D\[2\]\" at ALU.v(13)" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655091345862 "|FIBO_CALCULATOR|FIBO_DATAPATH:D1|ALU:F13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[3\] ALU.v(13) " "Inferred latch for \"D\[3\]\" at ALU.v(13)" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655091345862 "|FIBO_CALCULATOR|FIBO_DATAPATH:D1|ALU:F13"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zero_flag " "Net \"zero_flag\" is missing source, defaulting to GND" {  } { { "FIBO_CALCULATOR.v" "zero_flag" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/FIBO_CALCULATOR.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1655091346088 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1655091346088 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1655091346780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIBO_DATAPATH:D1\|ALU:F13\|D\[0\] " "Latch FIBO_DATAPATH:D1\|ALU:F13\|D\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIBO_FSM:F1\|FSM:F1\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal FIBO_FSM:F1\|FSM:F1\|WideOr1" {  } { { "../FSM/FSM.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FSM/FSM.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655091346798 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE FIBO_FSM:F1\|FSM:F1\|WideOr1 " "Ports ENA and PRE on the latch are fed by the same signal FIBO_FSM:F1\|FSM:F1\|WideOr1" {  } { { "../FSM/FSM.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FSM/FSM.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655091346798 ""}  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655091346798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIBO_DATAPATH:D1\|ALU:F13\|D\[1\] " "Latch FIBO_DATAPATH:D1\|ALU:F13\|D\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIBO_FSM:F1\|FSM:F1\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal FIBO_FSM:F1\|FSM:F1\|WideOr0" {  } { { "../FSM/FSM.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FSM/FSM.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655091346798 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FIBO_FSM:F1\|FSM:F1\|WideOr1 " "Ports ENA and CLR on the latch are fed by the same signal FIBO_FSM:F1\|FSM:F1\|WideOr1" {  } { { "../FSM/FSM.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FSM/FSM.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655091346798 ""}  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655091346798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIBO_DATAPATH:D1\|ALU:F13\|D\[2\] " "Latch FIBO_DATAPATH:D1\|ALU:F13\|D\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIBO_FSM:F1\|FSM:F1\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal FIBO_FSM:F1\|FSM:F1\|WideOr0" {  } { { "../FSM/FSM.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FSM/FSM.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655091346798 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FIBO_FSM:F1\|FSM:F1\|WideOr1 " "Ports ENA and CLR on the latch are fed by the same signal FIBO_FSM:F1\|FSM:F1\|WideOr1" {  } { { "../FSM/FSM.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FSM/FSM.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655091346798 ""}  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655091346798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIBO_DATAPATH:D1\|ALU:F13\|D\[3\] " "Latch FIBO_DATAPATH:D1\|ALU:F13\|D\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIBO_FSM:F1\|FSM:F1\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal FIBO_FSM:F1\|FSM:F1\|WideOr2" {  } { { "../FSM/FSM.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FSM/FSM.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655091346799 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FIBO_FSM:F1\|FSM:F1\|WideOr1 " "Ports ENA and CLR on the latch are fed by the same signal FIBO_FSM:F1\|FSM:F1\|WideOr1" {  } { { "../FSM/FSM.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FSM/FSM.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655091346799 ""}  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655091346799 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DONE GND " "Pin \"DONE\" is stuck at GND" {  } { { "FIBO_CALCULATOR.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/FIBO_CALCULATOR.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655091346816 "|FIBO_CALCULATOR|DONE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1655091346816 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1655091346908 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1655091347040 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/output_files/FIBO_CALCULATOR.map.smsg " "Generated suppressed messages file E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/output_files/FIBO_CALCULATOR.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1655091347123 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1655091347492 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655091347492 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "COUNT\[0\] " "No output dependent on input pin \"COUNT\[0\]\"" {  } { { "FIBO_CALCULATOR.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/FIBO_CALCULATOR.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655091347851 "|FIBO_CALCULATOR|COUNT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "COUNT\[1\] " "No output dependent on input pin \"COUNT\[1\]\"" {  } { { "FIBO_CALCULATOR.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/FIBO_CALCULATOR.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655091347851 "|FIBO_CALCULATOR|COUNT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "COUNT\[2\] " "No output dependent on input pin \"COUNT\[2\]\"" {  } { { "FIBO_CALCULATOR.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/FIBO_CALCULATOR.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655091347851 "|FIBO_CALCULATOR|COUNT[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "COUNT\[3\] " "No output dependent on input pin \"COUNT\[3\]\"" {  } { { "FIBO_CALCULATOR.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/FIBO_CALCULATOR.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655091347851 "|FIBO_CALCULATOR|COUNT[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1655091347851 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1655091347852 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1655091347852 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1655091347852 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1655091347852 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1655091348025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 13 06:35:48 2022 " "Processing ended: Mon Jun 13 06:35:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1655091348025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1655091348025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1655091348025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1655091348025 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1655091349232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1655091349233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 13 06:35:48 2022 " "Processing started: Mon Jun 13 06:35:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1655091349233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1655091349233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FIBO_CALCULATOR -c FIBO_CALCULATOR " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FIBO_CALCULATOR -c FIBO_CALCULATOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1655091349233 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1655091349326 ""}
{ "Info" "0" "" "Project  = FIBO_CALCULATOR" {  } {  } 0 0 "Project  = FIBO_CALCULATOR" 0 0 "Fitter" 0 0 1655091349327 ""}
{ "Info" "0" "" "Revision = FIBO_CALCULATOR" {  } {  } 0 0 "Revision = FIBO_CALCULATOR" 0 0 "Fitter" 0 0 1655091349327 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1655091349466 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "FIBO_CALCULATOR EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design FIBO_CALCULATOR" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1655091349584 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1655091349621 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1655091349621 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1655091349701 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1655091349710 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1655091349896 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1655091349896 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1655091349896 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1655091349898 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1655091349898 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1655091349898 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1655091349898 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1655091349898 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1655091349898 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1655091349899 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 12 " "No exact pin location assignment(s) for 12 pins of 12 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT\[0\] " "Pin COUNT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { COUNT[0] } } } { "FIBO_CALCULATOR.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/FIBO_CALCULATOR.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655091350142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT\[1\] " "Pin COUNT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { COUNT[1] } } } { "FIBO_CALCULATOR.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/FIBO_CALCULATOR.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655091350142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT\[2\] " "Pin COUNT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { COUNT[2] } } } { "FIBO_CALCULATOR.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/FIBO_CALCULATOR.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655091350142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT\[3\] " "Pin COUNT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { COUNT[3] } } } { "FIBO_CALCULATOR.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/FIBO_CALCULATOR.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655091350142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DONE " "Pin DONE not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DONE } } } { "FIBO_CALCULATOR.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/FIBO_CALCULATOR.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655091350142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[0\] " "Pin DATA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA[0] } } } { "FIBO_CALCULATOR.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/FIBO_CALCULATOR.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655091350142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[1\] " "Pin DATA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA[1] } } } { "FIBO_CALCULATOR.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/FIBO_CALCULATOR.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655091350142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[2\] " "Pin DATA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA[2] } } } { "FIBO_CALCULATOR.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/FIBO_CALCULATOR.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655091350142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[3\] " "Pin DATA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA[3] } } } { "FIBO_CALCULATOR.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/FIBO_CALCULATOR.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655091350142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "FIBO_CALCULATOR.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/FIBO_CALCULATOR.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655091350142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RST " "Pin RST not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RST } } } { "FIBO_CALCULATOR.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/FIBO_CALCULATOR.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655091350142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "START " "Pin START not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { START } } } { "FIBO_CALCULATOR.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/FIBO_CALCULATOR.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655091350142 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1655091350142 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1655091350315 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FIBO_CALCULATOR.sdc " "Synopsys Design Constraints File file not found: 'FIBO_CALCULATOR.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1655091350315 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1655091350316 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1655091350318 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1655091350318 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1655091350318 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1655091350318 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1655091350319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1655091350319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          CLK " "   1.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1655091350319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 FIBO_FSM:F1\|FSM:F1\|state.S0 " "   1.000 FIBO_FSM:F1\|FSM:F1\|state.S0" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1655091350319 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1655091350319 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node CLK~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1655091350328 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIBO_FSM:F1\|FSM:F1\|state.S8 " "Destination node FIBO_FSM:F1\|FSM:F1\|state.S8" {  } { { "../FSM/FSM.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FSM/FSM.v" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIBO_FSM:F1|FSM:F1|state.S8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1655091350328 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIBO_FSM:F1\|FSM:F1\|state.S2 " "Destination node FIBO_FSM:F1\|FSM:F1\|state.S2" {  } { { "../FSM/FSM.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FSM/FSM.v" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIBO_FSM:F1|FSM:F1|state.S2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1655091350328 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIBO_FSM:F1\|FSM:F1\|state.S3 " "Destination node FIBO_FSM:F1\|FSM:F1\|state.S3" {  } { { "../FSM/FSM.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FSM/FSM.v" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIBO_FSM:F1|FSM:F1|state.S3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1655091350328 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIBO_FSM:F1\|FSM:F1\|state.S6 " "Destination node FIBO_FSM:F1\|FSM:F1\|state.S6" {  } { { "../FSM/FSM.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FSM/FSM.v" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIBO_FSM:F1|FSM:F1|state.S6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1655091350328 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIBO_FSM:F1\|FSM:F1\|state.S5 " "Destination node FIBO_FSM:F1\|FSM:F1\|state.S5" {  } { { "../FSM/FSM.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FSM/FSM.v" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIBO_FSM:F1|FSM:F1|state.S5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1655091350328 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIBO_FSM:F1\|FSM:F1\|state.S7 " "Destination node FIBO_FSM:F1\|FSM:F1\|state.S7" {  } { { "../FSM/FSM.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FSM/FSM.v" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIBO_FSM:F1|FSM:F1|state.S7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1655091350328 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1655091350328 ""}  } { { "FIBO_CALCULATOR.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/FIBO_CALCULATOR.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655091350328 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FIBO_DATAPATH:D1\|ALU:F13\|D\[3\]~1  " "Automatically promoted node FIBO_DATAPATH:D1\|ALU:F13\|D\[3\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1655091350352 ""}  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" 13 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIBO_DATAPATH:D1|ALU:F13|D[3]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655091350352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p)) " "Automatically promoted node RST~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1655091350352 ""}  } { { "FIBO_CALCULATOR.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/FIBO_CALCULATOR.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655091350352 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1655091350666 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1655091350666 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1655091350666 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1655091350667 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1655091350667 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1655091350667 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1655091350667 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1655091350668 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1655091350668 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 2.5V 5 5 0 " "Number of I/O pins in group: 10 (unused VREF, 2.5V VCCIO, 5 input, 5 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1655091350669 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1655091350669 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1655091350669 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1655091350670 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1655091350670 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1655091350670 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1655091350670 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1655091350670 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1655091350670 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1655091350670 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1655091350670 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1655091350670 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1655091350670 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1655091350670 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1655091350670 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655091350677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1655091351485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655091351537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1655091351544 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1655091351891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655091351891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1655091352234 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X21_Y9 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y9" {  } { { "loc" "" { Generic "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y9"} 11 0 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1655091352667 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1655091352667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655091353271 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1655091353276 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1655091353353 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1655091353473 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1655091353569 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1655091353667 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655091353927 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 2.5 V J7 " "Pin CLK uses I/O standard 2.5 V at J7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "FIBO_CALCULATOR.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/FIBO_CALCULATOR.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1655091354140 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST 2.5 V J6 " "Pin RST uses I/O standard 2.5 V at J6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RST } } } { "FIBO_CALCULATOR.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/FIBO_CALCULATOR.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1655091354140 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1655091354140 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/output_files/FIBO_CALCULATOR.fit.smsg " "Generated suppressed messages file E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/output_files/FIBO_CALCULATOR.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1655091354301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4973 " "Peak virtual memory: 4973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1655091355088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 13 06:35:55 2022 " "Processing ended: Mon Jun 13 06:35:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1655091355088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1655091355088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1655091355088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1655091355088 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1655091355983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1655091355984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 13 06:35:55 2022 " "Processing started: Mon Jun 13 06:35:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1655091355984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1655091355984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FIBO_CALCULATOR -c FIBO_CALCULATOR " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FIBO_CALCULATOR -c FIBO_CALCULATOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1655091355984 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1655091356571 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1655091356612 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4602 " "Peak virtual memory: 4602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1655091357175 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 13 06:35:57 2022 " "Processing ended: Mon Jun 13 06:35:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1655091357175 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1655091357175 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1655091357175 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1655091357175 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1655091357816 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1655091358267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1655091358268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 13 06:35:57 2022 " "Processing started: Mon Jun 13 06:35:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1655091358268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1655091358268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FIBO_CALCULATOR -c FIBO_CALCULATOR " "Command: quartus_sta FIBO_CALCULATOR -c FIBO_CALCULATOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1655091358269 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1655091358370 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1655091358554 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1655091358587 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1655091358587 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1655091358745 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FIBO_CALCULATOR.sdc " "Synopsys Design Constraints File file not found: 'FIBO_CALCULATOR.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1655091359002 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1655091359002 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1655091359003 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FIBO_FSM:F1\|FSM:F1\|state.S0 FIBO_FSM:F1\|FSM:F1\|state.S0 " "create_clock -period 1.000 -name FIBO_FSM:F1\|FSM:F1\|state.S0 FIBO_FSM:F1\|FSM:F1\|state.S0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1655091359003 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1655091359003 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1655091359059 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1655091359060 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1655091359060 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1655091359113 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1655091359130 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1655091359130 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.467 " "Worst-case setup slack is -2.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091359153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091359153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.467        -8.620 FIBO_FSM:F1\|FSM:F1\|state.S0  " "   -2.467        -8.620 FIBO_FSM:F1\|FSM:F1\|state.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091359153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.493        -9.996 CLK  " "   -1.493        -9.996 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091359153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655091359153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.947 " "Worst-case hold slack is -1.947" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091359175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091359175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.947        -7.056 FIBO_FSM:F1\|FSM:F1\|state.S0  " "   -1.947        -7.056 FIBO_FSM:F1\|FSM:F1\|state.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091359175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.911        -3.273 CLK  " "   -0.911        -3.273 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091359175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655091359175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.209 " "Worst-case recovery slack is -1.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091359219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091359219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.209        -4.806 FIBO_FSM:F1\|FSM:F1\|state.S0  " "   -1.209        -4.806 FIBO_FSM:F1\|FSM:F1\|state.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091359219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655091359219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.375 " "Worst-case removal slack is -2.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091359233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091359233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.375        -9.355 FIBO_FSM:F1\|FSM:F1\|state.S0  " "   -2.375        -9.355 FIBO_FSM:F1\|FSM:F1\|state.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091359233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655091359233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091359253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091359253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -21.000 CLK  " "   -3.000       -21.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091359253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411         0.000 FIBO_FSM:F1\|FSM:F1\|state.S0  " "    0.411         0.000 FIBO_FSM:F1\|FSM:F1\|state.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091359253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655091359253 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1655091359653 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1655091359670 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1655091359863 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1655091359914 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1655091359965 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1655091359965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.205 " "Worst-case setup slack is -2.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091360020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091360020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.205        -7.693 FIBO_FSM:F1\|FSM:F1\|state.S0  " "   -2.205        -7.693 FIBO_FSM:F1\|FSM:F1\|state.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091360020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.283        -8.087 CLK  " "   -1.283        -8.087 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091360020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655091360020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.701 " "Worst-case hold slack is -1.701" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091360034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091360034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.701        -6.166 FIBO_FSM:F1\|FSM:F1\|state.S0  " "   -1.701        -6.166 FIBO_FSM:F1\|FSM:F1\|state.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091360034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.853        -3.029 CLK  " "   -0.853        -3.029 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091360034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655091360034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.070 " "Worst-case recovery slack is -1.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091360056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091360056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.070        -4.243 FIBO_FSM:F1\|FSM:F1\|state.S0  " "   -1.070        -4.243 FIBO_FSM:F1\|FSM:F1\|state.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091360056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655091360056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.104 " "Worst-case removal slack is -2.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091360099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091360099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.104        -8.288 FIBO_FSM:F1\|FSM:F1\|state.S0  " "   -2.104        -8.288 FIBO_FSM:F1\|FSM:F1\|state.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091360099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655091360099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091360114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091360114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -21.000 CLK  " "   -3.000       -21.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091360114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396         0.000 FIBO_FSM:F1\|FSM:F1\|state.S0  " "    0.396         0.000 FIBO_FSM:F1\|FSM:F1\|state.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091360114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655091360114 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1655091360414 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1655091360585 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1655091360586 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1655091360586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.141 " "Worst-case setup slack is -1.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091360602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091360602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.141        -3.906 FIBO_FSM:F1\|FSM:F1\|state.S0  " "   -1.141        -3.906 FIBO_FSM:F1\|FSM:F1\|state.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091360602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394        -2.674 CLK  " "   -0.394        -2.674 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091360602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655091360602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.179 " "Worst-case hold slack is -1.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091360618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091360618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.179        -4.331 FIBO_FSM:F1\|FSM:F1\|state.S0  " "   -1.179        -4.331 FIBO_FSM:F1\|FSM:F1\|state.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091360618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.530        -1.981 CLK  " "   -0.530        -1.981 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091360618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655091360618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.448 " "Worst-case recovery slack is -0.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091360636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091360636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.448        -1.770 FIBO_FSM:F1\|FSM:F1\|state.S0  " "   -0.448        -1.770 FIBO_FSM:F1\|FSM:F1\|state.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091360636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655091360636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.393 " "Worst-case removal slack is -1.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091360659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091360659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.393        -5.485 FIBO_FSM:F1\|FSM:F1\|state.S0  " "   -1.393        -5.485 FIBO_FSM:F1\|FSM:F1\|state.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091360659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655091360659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091360680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091360680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -21.442 CLK  " "   -3.000       -21.442 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091360680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 FIBO_FSM:F1\|FSM:F1\|state.S0  " "    0.445         0.000 FIBO_FSM:F1\|FSM:F1\|state.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655091360680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655091360680 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1655091361511 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1655091361511 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1655091361704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 13 06:36:01 2022 " "Processing ended: Mon Jun 13 06:36:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1655091361704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1655091361704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1655091361704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1655091361704 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus II Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1655091362484 ""}
