// Seed: 1160557478
module module_0;
  wor id_1;
  id_2(
      -1'b0, 1
  );
  always @(posedge 1) id_1 = 1;
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    output uwire id_2,
    input tri id_3,
    input tri0 id_4,
    input tri0 id_5,
    input tri0 id_6,
    id_23,
    output uwire id_7,
    input tri1 id_8,
    input supply0 id_9,
    output wire id_10,
    input tri0 id_11,
    input wand id_12,
    output supply0 id_13,
    input supply1 id_14,
    output uwire id_15,
    output wire id_16,
    id_24,
    input supply0 id_17,
    input uwire id_18,
    input wand id_19,
    output supply0 id_20,
    output tri1 id_21
);
  wire id_25;
  parameter id_26 = -1'b0 & id_23;
  tri id_27;
  wire id_28, id_29;
  id_30(
      .id_0(1'b0), .id_1(- -1)
  );
  module_0 modCall_1 ();
  assign (strong1, highz0) id_15 = -1;
  wor id_31, id_32, id_33 = -1 - id_27;
endmodule
