// Seed: 4042103903
module module_0 (
    output wand id_0,
    input supply1 id_1
);
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1,
    output logic id_2,
    input  logic id_3,
    output logic id_4,
    output tri   id_5,
    input  logic id_6,
    input  logic id_7,
    output logic id_8,
    input  uwire id_9
);
  assign id_4 = id_0;
  final begin
    #1 begin
      $display(id_3, id_7, 1);
      if (id_9) begin
        id_4 <= id_3;
        if (id_3) begin
          id_8 <= id_9 && id_0;
          id_1 <= id_9 - id_7;
          id_4 <= id_3;
        end else begin
          id_4 = (~id_6);
        end
      end else begin
        if (1) id_4 <= id_6;
        else id_4 = 1;
      end
    end
    id_2 <= 0 + 1;
  end
  assign id_2 = id_0;
  module_0(
      id_5, id_9
  );
endmodule
