// Seed: 1482423702
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  initial
    while (1 ^ "") begin
      id_4 = id_1;
    end
  wire id_5;
  reg id_6, id_7;
  initial id_6 <= {id_6};
  logic [7:0][1  -  1 'b0 : 1] id_8 (
      id_6,
      1
  );
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    output wire id_2,
    input wor id_3,
    input tri0 id_4,
    output supply1 id_5,
    input wor id_6,
    input supply1 id_7
);
  assign id_5 = id_7;
  wire id_9;
  module_0(
      id_9, id_9, id_9, id_9
  );
  wire id_10;
  id_11(
      id_7
  );
endmodule
