<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1331</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1331-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1331.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:761px;white-space:nowrap" class="ft00">Vol. 3C&#160;35-51</p>
<p style="position:absolute;top:47px;left:633px;white-space:nowrap" class="ft01">MODEL-SPECIFIC REGISTERS (MSRS)</p>
<p style="position:absolute;top:226px;left:186px;white-space:nowrap" class="ft02">34</p>
<p style="position:absolute;top:226px;left:358px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:226px;left:450px;white-space:nowrap" class="ft04">XD&#160;Bit Disable (R/W)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:271px;left:186px;white-space:nowrap" class="ft02">36:35</p>
<p style="position:absolute;top:271px;left:450px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:295px;left:186px;white-space:nowrap" class="ft02">37</p>
<p style="position:absolute;top:295px;left:358px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:295px;left:450px;white-space:nowrap" class="ft05">DCU&#160;Prefetcher Disable&#160;(R/W)<br/>When set to&#160;1, The DCU L1 data&#160;cache prefetcher is disabled. The&#160;</p>
<p style="position:absolute;top:333px;left:450px;white-space:nowrap" class="ft02">default value after reset is 0.&#160;BIOS&#160;may write&#160;‘1’&#160;to&#160;disable this&#160;</p>
<p style="position:absolute;top:349px;left:450px;white-space:nowrap" class="ft05">feature.&#160;<br/>The DCU&#160;prefetcher&#160;is an&#160;L1&#160;data&#160;cache prefetcher.&#160;When&#160;the DCU&#160;</p>
<p style="position:absolute;top:387px;left:450px;white-space:nowrap" class="ft02">prefetcher&#160;detects&#160;multiple&#160;loads from&#160;the&#160;same&#160;line&#160;done&#160;within&#160;a&#160;</p>
<p style="position:absolute;top:403px;left:450px;white-space:nowrap" class="ft02">time limit,&#160;the DCU prefetcher&#160;assumes the next line will be&#160;</p>
<p style="position:absolute;top:420px;left:450px;white-space:nowrap" class="ft02">required. The&#160;next&#160;line&#160;is prefetched&#160;in&#160;to&#160;the L1&#160;data&#160;cache from&#160;</p>
<p style="position:absolute;top:436px;left:450px;white-space:nowrap" class="ft02">memory or&#160;L2.</p>
<p style="position:absolute;top:460px;left:186px;white-space:nowrap" class="ft02">38</p>
<p style="position:absolute;top:460px;left:358px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:460px;left:450px;white-space:nowrap" class="ft04">IDA Disable&#160;(R/W)<br/>When set to&#160;1 on&#160;processors&#160;that&#160;support IDA, the Intel Dynamic&#160;</p>
<p style="position:absolute;top:498px;left:450px;white-space:nowrap" class="ft02">Acceleration&#160;feature (IDA) is disabled&#160;and&#160;the IDA_Enable feature&#160;</p>
<p style="position:absolute;top:514px;left:450px;white-space:nowrap" class="ft04">flag&#160;will be&#160;clear (CPUID.06H: EAX[1]=0).<br/>When set to&#160;a 0 on processors&#160;that&#160;support IDA,&#160;CPUID.06H:&#160;</p>
<p style="position:absolute;top:552px;left:450px;white-space:nowrap" class="ft04">EAX[1] reports the processor’s&#160;support of&#160;IDA is enabled.<br/>Note:&#160;the power-on default&#160;value is used by BIOS to&#160;detect&#160;</p>
<p style="position:absolute;top:589px;left:450px;white-space:nowrap" class="ft02">hardware&#160;support of&#160;IDA. If power-on&#160;default value&#160;is 1,&#160;IDA&#160;is&#160;</p>
<p style="position:absolute;top:606px;left:450px;white-space:nowrap" class="ft02">available&#160;in&#160;the&#160;processor.&#160;If&#160;power-on&#160;default value&#160;is&#160;0,&#160;IDA&#160;is&#160;not&#160;</p>
<p style="position:absolute;top:622px;left:450px;white-space:nowrap" class="ft02">available.</p>
<p style="position:absolute;top:646px;left:186px;white-space:nowrap" class="ft02">39</p>
<p style="position:absolute;top:646px;left:358px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:646px;left:450px;white-space:nowrap" class="ft04">IP Prefetcher Disable (R/W)<br/>When&#160;set to&#160;1,&#160;The IP&#160;prefetcher is&#160;disabled. The&#160;default value&#160;</p>
<p style="position:absolute;top:684px;left:450px;white-space:nowrap" class="ft05">after&#160;reset is 0.&#160;BIOS may write ‘1’ to&#160;disable this feature.&#160;<br/>The IP prefetcher&#160;is&#160;an&#160;L1&#160;data&#160;cache prefetcher. The IP&#160;prefetcher&#160;</p>
<p style="position:absolute;top:721px;left:450px;white-space:nowrap" class="ft02">looks&#160;for sequential load&#160;history&#160;to&#160;determine&#160;whether&#160;to&#160;prefetch&#160;</p>
<p style="position:absolute;top:738px;left:450px;white-space:nowrap" class="ft02">the next expected data into&#160;the&#160;L1 cache&#160;from memory or L2.</p>
<p style="position:absolute;top:762px;left:186px;white-space:nowrap" class="ft02">63:40</p>
<p style="position:absolute;top:762px;left:450px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:786px;left:81px;white-space:nowrap" class="ft02">1C9H</p>
<p style="position:absolute;top:786px;left:141px;white-space:nowrap" class="ft02">457</p>
<p style="position:absolute;top:786px;left:186px;white-space:nowrap" class="ft02">MSR_LASTBRANCH_TOS</p>
<p style="position:absolute;top:786px;left:358px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:786px;left:450px;white-space:nowrap" class="ft04">Last&#160;Branch Record&#160;Stack TOS (R/W)&#160;<br/>Contains&#160;an&#160;index (bits 0-3)&#160;that&#160;points to&#160;the MSR&#160;containing the&#160;</p>
<p style="position:absolute;top:823px;left:450px;white-space:nowrap" class="ft05">most&#160;recent&#160;branch record.<br/>See MSR_LASTBRANCH_0_FROM_IP (at 40H).</p>
<p style="position:absolute;top:868px;left:80px;white-space:nowrap" class="ft02">1D9H</p>
<p style="position:absolute;top:868px;left:141px;white-space:nowrap" class="ft02">473</p>
<p style="position:absolute;top:868px;left:186px;white-space:nowrap" class="ft02">IA32_DEBUGCTL</p>
<p style="position:absolute;top:868px;left:358px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:868px;left:450px;white-space:nowrap" class="ft05">Debug Control&#160;(R/W)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2</a></p>
<p style="position:absolute;top:913px;left:80px;white-space:nowrap" class="ft02">1DDH</p>
<p style="position:absolute;top:913px;left:141px;white-space:nowrap" class="ft02">477</p>
<p style="position:absolute;top:913px;left:186px;white-space:nowrap" class="ft02">MSR_LER_FROM_LIP Unique</p>
<p style="position:absolute;top:913px;left:450px;white-space:nowrap" class="ft05">Last&#160;Exception&#160;Record&#160;From&#160;Linear&#160;IP (R)&#160;<br/>Contains a pointer&#160;to&#160;the last branch instruction that&#160;the processor&#160;</p>
<p style="position:absolute;top:951px;left:450px;white-space:nowrap" class="ft02">executed&#160;prior&#160;to&#160;the&#160;last exception that&#160;was generated or the last&#160;</p>
<p style="position:absolute;top:967px;left:450px;white-space:nowrap" class="ft02">interrupt that&#160;was handled.</p>
<p style="position:absolute;top:991px;left:81px;white-space:nowrap" class="ft02">1DEH</p>
<p style="position:absolute;top:991px;left:141px;white-space:nowrap" class="ft02">478</p>
<p style="position:absolute;top:991px;left:186px;white-space:nowrap" class="ft02">MSR_LER_TO_LIP</p>
<p style="position:absolute;top:991px;left:358px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:991px;left:450px;white-space:nowrap" class="ft04">Last&#160;Exception&#160;Record&#160;To&#160;Linear&#160;IP&#160;(R)&#160;<br/>This area&#160;contains&#160;a pointer to&#160;the target&#160;of&#160;the last&#160;branch&#160;</p>
<p style="position:absolute;top:1029px;left:450px;white-space:nowrap" class="ft02">instruction&#160;that&#160;the processor&#160;executed&#160;prior to&#160;the last&#160;exception&#160;</p>
<p style="position:absolute;top:1045px;left:450px;white-space:nowrap" class="ft02">that&#160;was generated or the last&#160;interrupt that&#160;was handled.&#160;</p>
<p style="position:absolute;top:137px;left:184px;white-space:nowrap" class="ft03">Table&#160;35-3.&#160;&#160;MSRs&#160;in&#160;Processors&#160;Based&#160;on&#160;Intel®&#160;Core™ Microarchitecture&#160;(Contd.)</p>
<p style="position:absolute;top:162px;left:99px;white-space:nowrap" class="ft02">Register&#160;</p>
<p style="position:absolute;top:178px;left:100px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:178px;left:222px;white-space:nowrap" class="ft02">Register Name</p>
<p style="position:absolute;top:162px;left:374px;white-space:nowrap" class="ft02">Shared/</p>
<p style="position:absolute;top:178px;left:376px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:178px;left:595px;white-space:nowrap" class="ft02">Bit Description</p>
<p style="position:absolute;top:202px;left:83px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:202px;left:141px;white-space:nowrap" class="ft02">Dec</p>
</div>
</body>
</html>
