###############################################################
#  Generated by:      Cadence Tempus 17.13-s098_1
#  OS:                Linux x86_64(Host ID cadence212)
#  Generated on:      Sun Sep  8 10:38:17 2019
#  Design:            mtm_Alu
#  Command:           report_timing -max_paths $eso_maxPaths -nworst $eso_nworst -max_slack $eso_maxSlack -$el > detailed.rpt
###############################################################
Path 1: MET (3.734 ns) Setup Check with Pin u_mtm_Alu_core/CTL_out_reg[1]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (R) u_mtm_Alu_deserializer/A_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (R) u_mtm_Alu_core/CTL_out_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290       -0.290
        Net Latency:+    0.290 (P)    0.279 (P)
            Arrival:=   20.001       -0.010

              Setup:-    0.154
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.546
       Launch Clock:=   -0.010
          Data Path:+   15.823
              Slack:=    3.734

#-------------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/A_reg[1]/CLK  -      CLK        R     (arrival)            34  0.276       -   -0.010  
  u_mtm_Alu_deserializer/A_reg[1]/NQ   -      CLK->NQ    R     UCL_DFF               2  0.276   0.525    0.515  
  u_mtm_Alu_deserializer/g9965/AUS     -      EIN->AUS   F     UCL_INV              13  0.146   0.346    0.861  
  u_mtm_Alu_core/add_73_29/g823/AUS    -      EIN->AUS   R     UCL_INV               1  0.737   0.130    0.991  
  u_mtm_Alu_core/add_73_29/g808/AUS    -      EIN1->AUS  F     UCL_NAND2_WIDEN       1  0.221   0.085    1.075  
  u_mtm_Alu_core/add_73_29/g788/AUS    -      EIN0->AUS  R     UCL_NAND2A            1  0.126   0.080    1.156  
  u_mtm_Alu_core/add_73_29/g787/AUS    -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.124   0.118    1.274  
  u_mtm_Alu_core/add_73_29/g784/AUS    -      EIN1->AUS  F     UCL_AON2B_2           1  0.215   0.220    1.494  
  u_mtm_Alu_core/add_73_29/g783/COUT   -      CIN->COUT  F     UCL_FA                1  0.205   0.374    1.868  
  u_mtm_Alu_core/add_73_29/g782/COUT   -      CIN->COUT  F     UCL_FA                2  0.235   0.419    2.287  
  u_mtm_Alu_core/add_73_29/g781/AUS    -      EIN0->AUS  R     UCL_NAND2A            1  0.306   0.114    2.401  
  u_mtm_Alu_core/add_73_29/g779/AUS    -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.159   0.113    2.514  
  u_mtm_Alu_core/add_73_29/g778/AUS    -      EIN0->AUS  R     UCL_NAND2A            1  0.198   0.096    2.610  
  u_mtm_Alu_core/add_73_29/g776/AUS    -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.132   0.110    2.721  
  u_mtm_Alu_core/add_73_29/g775/AUS    -      EIN0->AUS  R     UCL_NAND2A            1  0.202   0.096    2.816  
  u_mtm_Alu_core/add_73_29/g773/AUS    -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.131   0.110    2.926  
  u_mtm_Alu_core/add_73_29/g772/AUS    -      EIN0->AUS  R     UCL_NAND2A            1  0.202   0.103    3.029  
  u_mtm_Alu_core/add_73_29/g770/AUS    -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.141   0.122    3.151  
  u_mtm_Alu_core/add_73_29/g768/AUS    -      EIN1->AUS  F     UCL_AON2B_2           1  0.223   0.211    3.362  
  u_mtm_Alu_core/add_73_29/g767/COUT   -      CIN->COUT  F     UCL_FA                1  0.178   0.347    3.710  
  u_mtm_Alu_core/add_73_29/g766/COUT   -      CIN->COUT  F     UCL_FA                1  0.214   0.371    4.081  
  u_mtm_Alu_core/add_73_29/g765/COUT   -      CIN->COUT  F     UCL_FA                1  0.230   0.367    4.448  
  u_mtm_Alu_core/add_73_29/g764/COUT   -      CIN->COUT  F     UCL_FA                1  0.221   0.356    4.804  
  u_mtm_Alu_core/add_73_29/g763/COUT   -      CIN->COUT  F     UCL_FA                1  0.207   0.358    5.162  
  u_mtm_Alu_core/add_73_29/g762/COUT   -      CIN->COUT  F     UCL_FA                1  0.215   0.360    5.522  
  u_mtm_Alu_core/add_73_29/g761/COUT   -      CIN->COUT  F     UCL_FA                1  0.213   0.355    5.876  
  u_mtm_Alu_core/add_73_29/g760/COUT   -      CIN->COUT  F     UCL_FA                1  0.208   0.362    6.238  
  u_mtm_Alu_core/add_73_29/g759/COUT   -      CIN->COUT  F     UCL_FA                1  0.218   0.360    6.598  
  u_mtm_Alu_core/add_73_29/g758/COUT   -      CIN->COUT  F     UCL_FA                1  0.213   0.367    6.965  
  u_mtm_Alu_core/add_73_29/g757/COUT   -      CIN->COUT  F     UCL_FA                1  0.223   0.353    7.318  
  u_mtm_Alu_core/add_73_29/g756/COUT   -      CIN->COUT  F     UCL_FA                1  0.203   0.359    7.677  
  u_mtm_Alu_core/add_73_29/g755/COUT   -      CIN->COUT  F     UCL_FA                1  0.216   0.363    8.041  
  u_mtm_Alu_core/add_73_29/g754/COUT   -      CIN->COUT  F     UCL_FA                1  0.217   0.359    8.400  
  u_mtm_Alu_core/add_73_29/g753/COUT   -      CIN->COUT  F     UCL_FA                1  0.212   0.359    8.759  
  u_mtm_Alu_core/add_73_29/g752/COUT   -      CIN->COUT  F     UCL_FA                1  0.213   0.367    9.126  
  u_mtm_Alu_core/add_73_29/g751/COUT   -      CIN->COUT  F     UCL_FA                1  0.223   0.400    9.526  
  u_mtm_Alu_core/add_73_29/g750/COUT   -      CIN->COUT  F     UCL_FA                1  0.252   0.391    9.918  
  u_mtm_Alu_core/add_73_29/g749/COUT   -      CIN->COUT  F     UCL_FA                1  0.242   0.376   10.293  
  u_mtm_Alu_core/add_73_29/g748/COUT   -      CIN->COUT  F     UCL_FA                1  0.225   0.367   10.661  
  u_mtm_Alu_core/add_73_29/g747/COUT   -      CIN->COUT  F     UCL_FA                1  0.220   0.364   11.025  
  u_mtm_Alu_core/add_73_29/g746/AUS    -      SEL->AUS   R     UCL_MUX2B             5  0.223   0.455   11.480  
  u_mtm_Alu_core/g7798/AUS             -      EIN1->AUS  F     UCL_OAI21             4  0.400   0.561   12.041  
  u_mtm_Alu_core/g7776/AUS             -      EIN2->AUS  R     UCL_NAND3             1  1.122   0.283   12.324  
  u_mtm_Alu_core/g7775/AUS             -      EIN->AUS   F     UCL_INV               1  0.373   0.113   12.437  
  u_mtm_Alu_core/g7664/AUS             -      EIN2->AUS  R     UCL_NAND3             2  0.163   0.191   12.627  
  u_mtm_Alu_core/g7663/AUS             -      SEL->AUS   F     UCL_MUX2A             2  0.529   0.461   13.088  
  u_mtm_Alu_core/g7659/AUS             -      EIN0->AUS  F     UCL_XOR               1  0.785   0.399   13.487  
  u_mtm_Alu_core/g7658/AUS             -      EIN0->AUS  F     UCL_XOR               1  0.537   0.400   13.887  
  u_mtm_Alu_core/g7655/AUS             -      EIN0->AUS  F     UCL_XOR               1  0.557   0.369   14.256  
  u_mtm_Alu_core/g7654/AUS             -      EIN0->AUS  F     UCL_XOR               1  0.432   0.352   14.608  
  u_mtm_Alu_core/g7652/AUS             -      EIN0->AUS  F     UCL_XOR               1  0.379   0.482   15.090  
  u_mtm_Alu_core/g7649/AUS             -      EIN0->AUS  F     UCL_XOR               1  0.614   0.499   15.589  
  u_mtm_Alu_core/g7648/AUS             -      EIN1->AUS  R     UCL_OAI21             1  0.512   0.224   15.813  
  u_mtm_Alu_core/CTL_out_reg[1]/D      -      D          R     UCL_DFF               1  0.320   0.000   15.813  
#-------------------------------------------------------------------------------------------------------------
Path 2: MET (4.352 ns) Setup Check with Pin u_mtm_Alu_core/CTL_out_reg[0]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (R) u_mtm_Alu_deserializer/A_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (R) u_mtm_Alu_core/CTL_out_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290       -0.290
        Net Latency:+    0.293 (P)    0.279 (P)
            Arrival:=   20.003       -0.010

              Setup:-    0.147
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.556
       Launch Clock:=   -0.010
          Data Path:+   15.214
              Slack:=    4.352

#-------------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/A_reg[1]/CLK  -      CLK        R     (arrival)            34  0.276       -   -0.010  
  u_mtm_Alu_deserializer/A_reg[1]/NQ   -      CLK->NQ    R     UCL_DFF               2  0.276   0.525    0.515  
  u_mtm_Alu_deserializer/g9965/AUS     -      EIN->AUS   F     UCL_INV              13  0.146   0.346    0.861  
  u_mtm_Alu_core/add_73_29/g823/AUS    -      EIN->AUS   R     UCL_INV               1  0.737   0.130    0.991  
  u_mtm_Alu_core/add_73_29/g808/AUS    -      EIN1->AUS  F     UCL_NAND2_WIDEN       1  0.221   0.085    1.075  
  u_mtm_Alu_core/add_73_29/g788/AUS    -      EIN0->AUS  R     UCL_NAND2A            1  0.126   0.080    1.156  
  u_mtm_Alu_core/add_73_29/g787/AUS    -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.124   0.118    1.274  
  u_mtm_Alu_core/add_73_29/g784/AUS    -      EIN1->AUS  F     UCL_AON2B_2           1  0.215   0.220    1.494  
  u_mtm_Alu_core/add_73_29/g783/COUT   -      CIN->COUT  F     UCL_FA                1  0.205   0.374    1.868  
  u_mtm_Alu_core/add_73_29/g782/COUT   -      CIN->COUT  F     UCL_FA                2  0.235   0.419    2.287  
  u_mtm_Alu_core/add_73_29/g781/AUS    -      EIN0->AUS  R     UCL_NAND2A            1  0.306   0.114    2.401  
  u_mtm_Alu_core/add_73_29/g779/AUS    -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.159   0.113    2.514  
  u_mtm_Alu_core/add_73_29/g778/AUS    -      EIN0->AUS  R     UCL_NAND2A            1  0.198   0.096    2.610  
  u_mtm_Alu_core/add_73_29/g776/AUS    -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.132   0.110    2.721  
  u_mtm_Alu_core/add_73_29/g775/AUS    -      EIN0->AUS  R     UCL_NAND2A            1  0.202   0.096    2.816  
  u_mtm_Alu_core/add_73_29/g773/AUS    -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.131   0.110    2.926  
  u_mtm_Alu_core/add_73_29/g772/AUS    -      EIN0->AUS  R     UCL_NAND2A            1  0.202   0.103    3.029  
  u_mtm_Alu_core/add_73_29/g770/AUS    -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.141   0.122    3.151  
  u_mtm_Alu_core/add_73_29/g768/AUS    -      EIN1->AUS  F     UCL_AON2B_2           1  0.223   0.211    3.362  
  u_mtm_Alu_core/add_73_29/g767/COUT   -      CIN->COUT  F     UCL_FA                1  0.178   0.347    3.710  
  u_mtm_Alu_core/add_73_29/g766/COUT   -      CIN->COUT  F     UCL_FA                1  0.214   0.371    4.081  
  u_mtm_Alu_core/add_73_29/g765/COUT   -      CIN->COUT  F     UCL_FA                1  0.230   0.367    4.448  
  u_mtm_Alu_core/add_73_29/g764/COUT   -      CIN->COUT  F     UCL_FA                1  0.221   0.356    4.804  
  u_mtm_Alu_core/add_73_29/g763/COUT   -      CIN->COUT  F     UCL_FA                1  0.207   0.358    5.162  
  u_mtm_Alu_core/add_73_29/g762/COUT   -      CIN->COUT  F     UCL_FA                1  0.215   0.360    5.522  
  u_mtm_Alu_core/add_73_29/g761/COUT   -      CIN->COUT  F     UCL_FA                1  0.213   0.355    5.876  
  u_mtm_Alu_core/add_73_29/g760/COUT   -      CIN->COUT  F     UCL_FA                1  0.208   0.362    6.238  
  u_mtm_Alu_core/add_73_29/g759/COUT   -      CIN->COUT  F     UCL_FA                1  0.218   0.360    6.598  
  u_mtm_Alu_core/add_73_29/g758/COUT   -      CIN->COUT  F     UCL_FA                1  0.213   0.367    6.965  
  u_mtm_Alu_core/add_73_29/g757/COUT   -      CIN->COUT  F     UCL_FA                1  0.223   0.353    7.318  
  u_mtm_Alu_core/add_73_29/g756/COUT   -      CIN->COUT  F     UCL_FA                1  0.203   0.359    7.677  
  u_mtm_Alu_core/add_73_29/g755/COUT   -      CIN->COUT  F     UCL_FA                1  0.216   0.363    8.041  
  u_mtm_Alu_core/add_73_29/g754/COUT   -      CIN->COUT  F     UCL_FA                1  0.217   0.359    8.400  
  u_mtm_Alu_core/add_73_29/g753/COUT   -      CIN->COUT  F     UCL_FA                1  0.212   0.359    8.759  
  u_mtm_Alu_core/add_73_29/g752/COUT   -      CIN->COUT  F     UCL_FA                1  0.213   0.367    9.126  
  u_mtm_Alu_core/add_73_29/g751/COUT   -      CIN->COUT  F     UCL_FA                1  0.223   0.400    9.526  
  u_mtm_Alu_core/add_73_29/g750/COUT   -      CIN->COUT  F     UCL_FA                1  0.252   0.391    9.918  
  u_mtm_Alu_core/add_73_29/g749/COUT   -      CIN->COUT  F     UCL_FA                1  0.242   0.376   10.293  
  u_mtm_Alu_core/add_73_29/g748/COUT   -      CIN->COUT  F     UCL_FA                1  0.225   0.367   10.661  
  u_mtm_Alu_core/add_73_29/g747/S      -      CIN->S     R     UCL_FA                3  0.220   0.622   11.282  
  u_mtm_Alu_core/lt_74_35/g903/AUS     -      EIN->AUS   F     UCL_INV               1  0.337   0.110   11.393  
  u_mtm_Alu_core/lt_74_35/g863/AUS     -      EIN1->AUS  R     UCL_CGI2              1  0.164   0.205   11.597  
  u_mtm_Alu_core/lt_74_35/g862/AUS     -      EIN2->AUS  F     UCL_CGI2              1  0.378   0.193   11.791  
  u_mtm_Alu_core/g7961/AUS             -      EIN1->AUS  R     UCL_NOR3              1  0.276   0.232   12.022  
  u_mtm_Alu_core/g7921/AUS             -      EIN2->AUS  F     UCL_NOR3              3  0.382   0.273   12.295  
  u_mtm_Alu_core/g7802/AUS             -      EIN0->AUS  F     UCL_XOR               1  0.467   0.373   12.669  
  u_mtm_Alu_core/g7686/AUS             -      EIN0->AUS  F     UCL_XOR               1  0.430   0.458   13.127  
  u_mtm_Alu_core/g7679/AUS             -      EIN0->AUS  F     UCL_XOR               1  0.557   0.369   13.496  
  u_mtm_Alu_core/g7676/AUS             -      EIN0->AUS  F     UCL_XOR               1  0.379   0.405   13.901  
  u_mtm_Alu_core/g7674/AUS             -      EIN0->AUS  F     UCL_XOR               1  0.501   0.371   14.272  
  u_mtm_Alu_core/g7672/AUS             -      EIN0->AUS  F     UCL_XOR               1  0.445   0.354   14.625  
  u_mtm_Alu_core/g7669/AUS             -      EIN0->AUS  F     UCL_XOR               1  0.379   0.391   15.016  
  u_mtm_Alu_core/g7666/AUS             -      EIN0->AUS  R     UCL_NAND2_WIDEN       1  0.446   0.187   15.204  
  u_mtm_Alu_core/CTL_out_reg[0]/D      -      D          R     UCL_DFF               1  0.264   0.000   15.204  
#-------------------------------------------------------------------------------------------------------------
Path 3: MET (4.934 ns) Setup Check with Pin u_mtm_Alu_core/CTL_out_reg[2]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (R) u_mtm_Alu_deserializer/A_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (R) u_mtm_Alu_core/CTL_out_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290       -0.290
        Net Latency:+    0.290 (P)    0.279 (P)
            Arrival:=   20.001       -0.010

              Setup:-    0.132
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.568
       Launch Clock:=   -0.010
          Data Path:+   14.644
              Slack:=    4.934

#-------------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/A_reg[1]/CLK  -      CLK        R     (arrival)            34  0.276       -   -0.010  
  u_mtm_Alu_deserializer/A_reg[1]/NQ   -      CLK->NQ    R     UCL_DFF               2  0.276   0.525    0.515  
  u_mtm_Alu_deserializer/g9965/AUS     -      EIN->AUS   F     UCL_INV              13  0.146   0.346    0.861  
  u_mtm_Alu_core/add_73_29/g823/AUS    -      EIN->AUS   R     UCL_INV               1  0.737   0.130    0.991  
  u_mtm_Alu_core/add_73_29/g808/AUS    -      EIN1->AUS  F     UCL_NAND2_WIDEN       1  0.221   0.085    1.075  
  u_mtm_Alu_core/add_73_29/g788/AUS    -      EIN0->AUS  R     UCL_NAND2A            1  0.126   0.080    1.156  
  u_mtm_Alu_core/add_73_29/g787/AUS    -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.124   0.118    1.274  
  u_mtm_Alu_core/add_73_29/g784/AUS    -      EIN1->AUS  F     UCL_AON2B_2           1  0.215   0.220    1.494  
  u_mtm_Alu_core/add_73_29/g783/COUT   -      CIN->COUT  F     UCL_FA                1  0.205   0.374    1.868  
  u_mtm_Alu_core/add_73_29/g782/COUT   -      CIN->COUT  F     UCL_FA                2  0.235   0.419    2.287  
  u_mtm_Alu_core/add_73_29/g781/AUS    -      EIN0->AUS  R     UCL_NAND2A            1  0.306   0.114    2.401  
  u_mtm_Alu_core/add_73_29/g779/AUS    -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.159   0.113    2.514  
  u_mtm_Alu_core/add_73_29/g778/AUS    -      EIN0->AUS  R     UCL_NAND2A            1  0.198   0.096    2.610  
  u_mtm_Alu_core/add_73_29/g776/AUS    -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.132   0.110    2.721  
  u_mtm_Alu_core/add_73_29/g775/AUS    -      EIN0->AUS  R     UCL_NAND2A            1  0.202   0.096    2.816  
  u_mtm_Alu_core/add_73_29/g773/AUS    -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.131   0.110    2.926  
  u_mtm_Alu_core/add_73_29/g772/AUS    -      EIN0->AUS  R     UCL_NAND2A            1  0.202   0.103    3.029  
  u_mtm_Alu_core/add_73_29/g770/AUS    -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.141   0.122    3.151  
  u_mtm_Alu_core/add_73_29/g768/AUS    -      EIN1->AUS  F     UCL_AON2B_2           1  0.223   0.211    3.362  
  u_mtm_Alu_core/add_73_29/g767/COUT   -      CIN->COUT  F     UCL_FA                1  0.178   0.347    3.710  
  u_mtm_Alu_core/add_73_29/g766/COUT   -      CIN->COUT  F     UCL_FA                1  0.214   0.371    4.081  
  u_mtm_Alu_core/add_73_29/g765/COUT   -      CIN->COUT  F     UCL_FA                1  0.230   0.367    4.448  
  u_mtm_Alu_core/add_73_29/g764/COUT   -      CIN->COUT  F     UCL_FA                1  0.221   0.356    4.804  
  u_mtm_Alu_core/add_73_29/g763/COUT   -      CIN->COUT  F     UCL_FA                1  0.207   0.358    5.162  
  u_mtm_Alu_core/add_73_29/g762/COUT   -      CIN->COUT  F     UCL_FA                1  0.215   0.360    5.522  
  u_mtm_Alu_core/add_73_29/g761/COUT   -      CIN->COUT  F     UCL_FA                1  0.213   0.355    5.876  
  u_mtm_Alu_core/add_73_29/g760/COUT   -      CIN->COUT  F     UCL_FA                1  0.208   0.362    6.238  
  u_mtm_Alu_core/add_73_29/g759/COUT   -      CIN->COUT  F     UCL_FA                1  0.218   0.360    6.598  
  u_mtm_Alu_core/add_73_29/g758/COUT   -      CIN->COUT  F     UCL_FA                1  0.213   0.367    6.965  
  u_mtm_Alu_core/add_73_29/g757/COUT   -      CIN->COUT  F     UCL_FA                1  0.223   0.353    7.318  
  u_mtm_Alu_core/add_73_29/g756/COUT   -      CIN->COUT  F     UCL_FA                1  0.203   0.359    7.677  
  u_mtm_Alu_core/add_73_29/g755/COUT   -      CIN->COUT  F     UCL_FA                1  0.216   0.363    8.041  
  u_mtm_Alu_core/add_73_29/g754/COUT   -      CIN->COUT  F     UCL_FA                1  0.217   0.359    8.400  
  u_mtm_Alu_core/add_73_29/g753/COUT   -      CIN->COUT  F     UCL_FA                1  0.212   0.359    8.759  
  u_mtm_Alu_core/add_73_29/g752/COUT   -      CIN->COUT  F     UCL_FA                1  0.213   0.367    9.126  
  u_mtm_Alu_core/add_73_29/g751/COUT   -      CIN->COUT  F     UCL_FA                1  0.223   0.400    9.526  
  u_mtm_Alu_core/add_73_29/g750/COUT   -      CIN->COUT  F     UCL_FA                1  0.252   0.391    9.918  
  u_mtm_Alu_core/add_73_29/g749/COUT   -      CIN->COUT  F     UCL_FA                1  0.242   0.376   10.293  
  u_mtm_Alu_core/add_73_29/g748/COUT   -      CIN->COUT  F     UCL_FA                1  0.225   0.367   10.661  
  u_mtm_Alu_core/add_73_29/g747/COUT   -      CIN->COUT  F     UCL_FA                1  0.220   0.364   11.025  
  u_mtm_Alu_core/add_73_29/g746/AUS    -      SEL->AUS   R     UCL_MUX2B             5  0.223   0.455   11.480  
  u_mtm_Alu_core/g7798/AUS             -      EIN1->AUS  F     UCL_OAI21             4  0.400   0.561   12.041  
  u_mtm_Alu_core/g7776/AUS             -      EIN2->AUS  R     UCL_NAND3             1  1.122   0.283   12.324  
  u_mtm_Alu_core/g7775/AUS             -      EIN->AUS   F     UCL_INV               1  0.373   0.113   12.437  
  u_mtm_Alu_core/g7664/AUS             -      EIN2->AUS  R     UCL_NAND3             2  0.163   0.191   12.627  
  u_mtm_Alu_core/g7663/AUS             -      SEL->AUS   F     UCL_MUX2A             2  0.529   0.460   13.088  
  u_mtm_Alu_core/g7660/AUS             -      EIN0->AUS  F     UCL_XOR               1  0.783   0.401   13.488  
  u_mtm_Alu_core/g7657/AUS             -      EIN0->AUS  F     UCL_XOR               1  0.404   0.359   13.847  
  u_mtm_Alu_core/g7656/AUS             -      EIN0->AUS  F     UCL_XOR               1  0.407   0.353   14.200  
  u_mtm_Alu_core/g7653/AUS             -      EIN0->AUS  R     UCL_XOR               1  0.450   0.229   14.429  
  u_mtm_Alu_core/g7651/AUS             -      EIN1->AUS  R     UCL_AON2B_2           1  0.386   0.205   14.634  
  u_mtm_Alu_core/CTL_out_reg[2]/D      -      D          R     UCL_DFF               1  0.148   0.000   14.634  
#-------------------------------------------------------------------------------------------------------------
Path 4: MET (6.722 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[12]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.276 (P)    0.000 (I)
            Arrival:=   19.987        0.000

              Setup:-    0.026
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.661
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.938
              Slack:=    6.722

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.762   12.623  
  u_mtm_Alu_deserializer/g9640/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.062   0.316   12.938  
  u_mtm_Alu_deserializer/Buff_reg[12]/D              -      D          F     UCL_DFF           1  0.210   0.000   12.938  
#-----------------------------------------------------------------------------------------------------------------------
Path 5: MET (6.726 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[47]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[47]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.274 (P)    0.000 (I)
            Arrival:=   19.984        0.000

              Setup:-    0.028
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.656
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.929
              Slack:=    6.726

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.759   12.620  
  u_mtm_Alu_deserializer/g9674/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.062   0.309   12.929  
  u_mtm_Alu_deserializer/Buff_reg[47]/D              -      D          F     UCL_DFF           1  0.203   0.000   12.929  
#-----------------------------------------------------------------------------------------------------------------------
Path 6: MET (6.726 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[55]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[55]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.276 (P)    0.000 (I)
            Arrival:=   19.986        0.000

              Setup:-    0.026
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.660
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.933
              Slack:=    6.726

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.757   12.618  
  u_mtm_Alu_deserializer/g9610/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.062   0.316   12.933  
  u_mtm_Alu_deserializer/Buff_reg[55]/D              -      D          F     UCL_DFF           1  0.211   0.000   12.933  
#-----------------------------------------------------------------------------------------------------------------------
Path 7: MET (6.727 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[15]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.276 (P)    0.000 (I)
            Arrival:=   19.987        0.000

              Setup:-    0.025
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.662
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.934
              Slack:=    6.727

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.762   12.623  
  u_mtm_Alu_deserializer/g9643/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.062   0.311   12.934  
  u_mtm_Alu_deserializer/Buff_reg[15]/D              -      D          F     UCL_DFF           1  0.203   0.000   12.934  
#-----------------------------------------------------------------------------------------------------------------------
Path 8: MET (6.728 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[30]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.275 (P)    0.000 (I)
            Arrival:=   19.985        0.000

              Setup:-    0.029
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.657
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.928
              Slack:=    6.728

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.755   12.616  
  u_mtm_Alu_deserializer/g9659/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.062   0.312   12.928  
  u_mtm_Alu_deserializer/Buff_reg[30]/D              -      D          F     UCL_DFF           1  0.208   0.000   12.928  
#-----------------------------------------------------------------------------------------------------------------------
Path 9: MET (6.729 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[14]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.276 (P)    0.000 (I)
            Arrival:=   19.986        0.000

              Setup:-    0.025
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.662
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.933
              Slack:=    6.729

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.762   12.623  
  u_mtm_Alu_deserializer/g9642/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.062   0.310   12.933  
  u_mtm_Alu_deserializer/Buff_reg[14]/D              -      D          F     UCL_DFF           1  0.201   0.000   12.933  
#-----------------------------------------------------------------------------------------------------------------------
Path 10: MET (6.729 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[43]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[43]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.276 (P)    0.000 (I)
            Arrival:=   19.987        0.000

              Setup:-    0.025
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.661
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.933
              Slack:=    6.729

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.761   12.622  
  u_mtm_Alu_deserializer/g9626/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.062   0.311   12.933  
  u_mtm_Alu_deserializer/Buff_reg[43]/D              -      D          F     UCL_DFF           1  0.205   0.000   12.933  
#-----------------------------------------------------------------------------------------------------------------------
Path 11: MET (6.729 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[51]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[51]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.276 (P)    0.000 (I)
            Arrival:=   19.986        0.000

              Setup:-    0.025
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.661
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.932
              Slack:=    6.729

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.762   12.623  
  u_mtm_Alu_deserializer/g9678/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.062   0.309   12.932  
  u_mtm_Alu_deserializer/Buff_reg[51]/D              -      D          F     UCL_DFF           1  0.201   0.000   12.932  
#-----------------------------------------------------------------------------------------------------------------------
Path 12: MET (6.732 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[16]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.276 (P)    0.000 (I)
            Arrival:=   19.986        0.000

              Setup:-    0.024
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.663
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.931
              Slack:=    6.732

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.762   12.623  
  u_mtm_Alu_deserializer/g9604/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.062   0.308   12.931  
  u_mtm_Alu_deserializer/Buff_reg[16]/D              -      D          F     UCL_DFF           1  0.195   0.000   12.931  
#-----------------------------------------------------------------------------------------------------------------------
Path 13: MET (6.732 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[50]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[50]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.276 (P)    0.000 (I)
            Arrival:=   19.986        0.000

              Setup:-    0.023
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.663
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.931
              Slack:=    6.732

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.759   12.620  
  u_mtm_Alu_deserializer/g9677/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.062   0.311   12.931  
  u_mtm_Alu_deserializer/Buff_reg[50]/D              -      D          F     UCL_DFF           1  0.191   0.000   12.931  
#-----------------------------------------------------------------------------------------------------------------------
Path 14: MET (6.733 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[45]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[45]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.275 (P)    0.000 (I)
            Arrival:=   19.986        0.000

              Setup:-    0.024
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.662
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.929
              Slack:=    6.733

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.761   12.622  
  u_mtm_Alu_deserializer/g9673/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.062   0.307   12.929  
  u_mtm_Alu_deserializer/Buff_reg[45]/D              -      D          F     UCL_DFF           1  0.195   0.000   12.929  
#-----------------------------------------------------------------------------------------------------------------------
Path 15: MET (6.733 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[46]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[46]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.273 (P)    0.000 (I)
            Arrival:=   19.984        0.000

              Setup:-    0.025
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.658
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.926
              Slack:=    6.733

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.759   12.620  
  u_mtm_Alu_deserializer/g9655/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.062   0.306   12.926  
  u_mtm_Alu_deserializer/Buff_reg[46]/D              -      D          F     UCL_DFF           1  0.186   0.000   12.926  
#-----------------------------------------------------------------------------------------------------------------------
Path 16: MET (6.733 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[57]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[57]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.275 (P)    0.000 (I)
            Arrival:=   19.985        0.000

              Setup:-    0.025
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.660
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.927
              Slack:=    6.733

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.760   12.621  
  u_mtm_Alu_deserializer/g9612/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.062   0.307   12.927  
  u_mtm_Alu_deserializer/Buff_reg[57]/D              -      D          F     UCL_DFF           1  0.185   0.000   12.927  
#-----------------------------------------------------------------------------------------------------------------------
Path 17: MET (6.734 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[17]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.276 (P)    0.000 (I)
            Arrival:=   19.986        0.000

              Setup:-    0.023
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.663
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.929
              Slack:=    6.734

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.762   12.623  
  u_mtm_Alu_deserializer/g9602/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.062   0.306   12.929  
  u_mtm_Alu_deserializer/Buff_reg[17]/D              -      D          F     UCL_DFF           1  0.194   0.000   12.929  
#-----------------------------------------------------------------------------------------------------------------------
Path 18: MET (6.734 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[53]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[53]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.274 (P)    0.000 (I)
            Arrival:=   19.985        0.000

              Setup:-    0.028
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.657
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.923
              Slack:=    6.734

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.757   12.618  
  u_mtm_Alu_deserializer/g9608/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.062   0.306   12.923  
  u_mtm_Alu_deserializer/Buff_reg[53]/D              -      D          F     UCL_DFF           1  0.200   0.000   12.923  
#-----------------------------------------------------------------------------------------------------------------------
Path 19: MET (6.734 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[48]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[48]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.274 (P)    0.000 (I)
            Arrival:=   19.984        0.000

              Setup:-    0.025
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.659
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.925
              Slack:=    6.734

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.758   12.619  
  u_mtm_Alu_deserializer/g9675/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.062   0.306   12.925  
  u_mtm_Alu_deserializer/Buff_reg[48]/D              -      D          F     UCL_DFF           1  0.186   0.000   12.925  
#-----------------------------------------------------------------------------------------------------------------------
Path 20: MET (6.734 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[49]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[49]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.275 (P)    0.000 (I)
            Arrival:=   19.986        0.000

              Setup:-    0.022
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.663
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.929
              Slack:=    6.734

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.760   12.621  
  u_mtm_Alu_deserializer/g9676/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.062   0.308   12.929  
  u_mtm_Alu_deserializer/Buff_reg[49]/D              -      D          F     UCL_DFF           1  0.188   0.000   12.929  
#-----------------------------------------------------------------------------------------------------------------------
Path 21: MET (6.734 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[56]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[56]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.274 (P)    0.000 (I)
            Arrival:=   19.985        0.000

              Setup:-    0.025
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.660
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.926
              Slack:=    6.734

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.760   12.620  
  u_mtm_Alu_deserializer/g9611/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.062   0.306   12.926  
  u_mtm_Alu_deserializer/Buff_reg[56]/D              -      D          F     UCL_DFF           1  0.183   0.000   12.926  
#-----------------------------------------------------------------------------------------------------------------------
Path 22: MET (6.735 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[58]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[58]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.275 (P)    0.000 (I)
            Arrival:=   19.986        0.000

              Setup:-    0.025
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.661
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.926
              Slack:=    6.735

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.760   12.620  
  u_mtm_Alu_deserializer/g9613/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.062   0.306   12.926  
  u_mtm_Alu_deserializer/Buff_reg[58]/D              -      D          F     UCL_DFF           1  0.184   0.000   12.926  
#-----------------------------------------------------------------------------------------------------------------------
Path 23: MET (6.736 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[13]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.276 (P)    0.000 (I)
            Arrival:=   19.987        0.000

              Setup:-    0.023
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.664
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.928
              Slack:=    6.736

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.762   12.623  
  u_mtm_Alu_deserializer/g9641/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.062   0.305   12.928  
  u_mtm_Alu_deserializer/Buff_reg[13]/D              -      D          F     UCL_DFF           1  0.191   0.000   12.928  
#-----------------------------------------------------------------------------------------------------------------------
Path 24: MET (6.736 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[44]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[44]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.276 (P)    0.000 (I)
            Arrival:=   19.987        0.000

              Setup:-    0.023
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.663
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.927
              Slack:=    6.736

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.761   12.622  
  u_mtm_Alu_deserializer/g9672/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.062   0.305   12.927  
  u_mtm_Alu_deserializer/Buff_reg[44]/D              -      D          F     UCL_DFF           1  0.194   0.000   12.927  
#-----------------------------------------------------------------------------------------------------------------------
Path 25: MET (6.736 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[29]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.275 (P)    0.000 (I)
            Arrival:=   19.985        0.000

              Setup:-    0.025
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.660
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.924
              Slack:=    6.736

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.755   12.616  
  u_mtm_Alu_deserializer/g9658/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.062   0.308   12.924  
  u_mtm_Alu_deserializer/Buff_reg[29]/D              -      D          F     UCL_DFF           1  0.188   0.000   12.924  
#-----------------------------------------------------------------------------------------------------------------------
Path 26: MET (6.736 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[10]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.275 (P)    0.000 (I)
            Arrival:=   19.985        0.000

              Setup:-    0.026
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.659
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.923
              Slack:=    6.736

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.757   12.618  
  u_mtm_Alu_deserializer/g9638/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.062   0.305   12.923  
  u_mtm_Alu_deserializer/Buff_reg[10]/D              -      D          F     UCL_DFF           1  0.193   0.000   12.923  
#-----------------------------------------------------------------------------------------------------------------------
Path 27: MET (6.737 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[18]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.275 (P)    0.000 (I)
            Arrival:=   19.985        0.000

              Setup:-    0.027
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.659
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.922
              Slack:=    6.737

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.757   12.618  
  u_mtm_Alu_deserializer/g9646/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.062   0.304   12.922  
  u_mtm_Alu_deserializer/Buff_reg[18]/D              -      D          F     UCL_DFF           1  0.194   0.000   12.922  
#-----------------------------------------------------------------------------------------------------------------------
Path 28: MET (6.738 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[41]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[41]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.274 (P)    0.000 (I)
            Arrival:=   19.985        0.000

              Setup:-    0.024
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.661
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.923
              Slack:=    6.738

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.759   12.620  
  u_mtm_Alu_deserializer/g9669/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.062   0.302   12.923  
  u_mtm_Alu_deserializer/Buff_reg[41]/D              -      D          F     UCL_DFF           1  0.181   0.000   12.923  
#-----------------------------------------------------------------------------------------------------------------------
Path 29: MET (6.738 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[9]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.275 (P)    0.000 (I)
            Arrival:=   19.985        0.000

              Setup:-    0.027
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.658
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.920
              Slack:=    6.738

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.757   12.618  
  u_mtm_Alu_deserializer/g9637/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.062   0.303   12.920  
  u_mtm_Alu_deserializer/Buff_reg[9]/D               -      D          F     UCL_DFF           1  0.193   0.000   12.920  
#-----------------------------------------------------------------------------------------------------------------------
Path 30: MET (6.738 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[59]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[59]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.275 (P)    0.000 (I)
            Arrival:=   19.986        0.000

              Setup:-    0.026
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.660
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.922
              Slack:=    6.738

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.753   12.614  
  u_mtm_Alu_deserializer/g9614/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.062   0.308   12.922  
  u_mtm_Alu_deserializer/Buff_reg[59]/D              -      D          F     UCL_DFF           1  0.188   0.000   12.922  
#-----------------------------------------------------------------------------------------------------------------------
Path 31: MET (6.738 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[28]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.275 (P)    0.000 (I)
            Arrival:=   19.985        0.000

              Setup:-    0.025
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.660
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.922
              Slack:=    6.738

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.755   12.616  
  u_mtm_Alu_deserializer/g9657/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.062   0.306   12.922  
  u_mtm_Alu_deserializer/Buff_reg[28]/D              -      D          F     UCL_DFF           1  0.184   0.000   12.922  
#-----------------------------------------------------------------------------------------------------------------------
Path 32: MET (6.739 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[54]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[54]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.275 (P)    0.000 (I)
            Arrival:=   19.985        0.000

              Setup:-    0.026
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.659
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.920
              Slack:=    6.739

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.757   12.618  
  u_mtm_Alu_deserializer/g9609/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.062   0.302   12.920  
  u_mtm_Alu_deserializer/Buff_reg[54]/D              -      D          F     UCL_DFF           1  0.190   0.000   12.920  
#-----------------------------------------------------------------------------------------------------------------------
Path 33: MET (6.740 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[61]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[61]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.275 (P)    0.000 (I)
            Arrival:=   19.986        0.000

              Setup:-    0.027
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.659
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.920
              Slack:=    6.740

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.749   12.610  
  u_mtm_Alu_deserializer/g9670/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.061   0.309   12.920  
  u_mtm_Alu_deserializer/Buff_reg[61]/D              -      D          F     UCL_DFF           1  0.194   0.000   12.920  
#-----------------------------------------------------------------------------------------------------------------------
Path 34: MET (6.740 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[11]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.275 (P)    0.000 (I)
            Arrival:=   19.986        0.000

              Setup:-    0.022
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.664
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.924
              Slack:=    6.740

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.762   12.623  
  u_mtm_Alu_deserializer/g9639/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.062   0.301   12.924  
  u_mtm_Alu_deserializer/Buff_reg[11]/D              -      D          F     UCL_DFF           1  0.186   0.000   12.924  
#-----------------------------------------------------------------------------------------------------------------------
Path 35: MET (6.741 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[27]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.275 (P)    0.000 (I)
            Arrival:=   19.986        0.000

              Setup:-    0.026
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.660
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.919
              Slack:=    6.741

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.750   12.611  
  u_mtm_Alu_deserializer/g9656/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.061   0.308   12.919  
  u_mtm_Alu_deserializer/Buff_reg[27]/D              -      D          F     UCL_DFF           1  0.189   0.000   12.919  
#-----------------------------------------------------------------------------------------------------------------------
Path 36: MET (6.742 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[60]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[60]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.275 (P)    0.000 (I)
            Arrival:=   19.986        0.000

              Setup:-    0.024
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.661
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.920
              Slack:=    6.742

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.755   12.616  
  u_mtm_Alu_deserializer/g9615/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.062   0.304   12.920  
  u_mtm_Alu_deserializer/Buff_reg[60]/D              -      D          F     UCL_DFF           1  0.181   0.000   12.920  
#-----------------------------------------------------------------------------------------------------------------------
Path 37: MET (6.744 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[42]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[42]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.280 (P)    0.000 (I)
            Arrival:=   19.990        0.000

              Setup:-    0.022
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.668
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.924
              Slack:=    6.744

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.760   12.621  
  u_mtm_Alu_deserializer/g9671/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.062   0.303   12.924  
  u_mtm_Alu_deserializer/Buff_reg[42]/D              -      D          F     UCL_DFF           1  0.186   0.000   12.924  
#-----------------------------------------------------------------------------------------------------------------------
Path 38: MET (6.750 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[23]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.282 (P)    0.000 (I)
            Arrival:=   19.993        0.000

              Setup:-    0.026
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.667
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.917
              Slack:=    6.750

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.739   12.600  
  u_mtm_Alu_deserializer/g9651/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.059   0.317   12.917  
  u_mtm_Alu_deserializer/Buff_reg[23]/D              -      D          F     UCL_DFF           1  0.205   0.000   12.917  
#-----------------------------------------------------------------------------------------------------------------------
Path 39: MET (6.752 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[62]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[62]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.282 (P)    0.000 (I)
            Arrival:=   19.993        0.000

              Setup:-    0.023
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.670
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.917
              Slack:=    6.752

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.745   12.606  
  u_mtm_Alu_deserializer/g9616/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.060   0.311   12.917  
  u_mtm_Alu_deserializer/Buff_reg[62]/D              -      D          F     UCL_DFF           1  0.190   0.000   12.917  
#-----------------------------------------------------------------------------------------------------------------------
Path 40: MET (6.755 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[21]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.282 (P)    0.000 (I)
            Arrival:=   19.993        0.000

              Setup:-    0.023
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.670
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.915
              Slack:=    6.755

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.745   12.606  
  u_mtm_Alu_deserializer/g9649/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.060   0.309   12.915  
  u_mtm_Alu_deserializer/Buff_reg[21]/D              -      D          F     UCL_DFF           1  0.189   0.000   12.915  
#-----------------------------------------------------------------------------------------------------------------------
Path 41: MET (6.755 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[19]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.283 (P)    0.000 (I)
            Arrival:=   19.994        0.000

              Setup:-    0.020
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.674
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.918
              Slack:=    6.755

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.749   12.610  
  u_mtm_Alu_deserializer/g9647/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.061   0.308   12.918  
  u_mtm_Alu_deserializer/Buff_reg[19]/D              -      D          F     UCL_DFF           1  0.187   0.000   12.918  
#-----------------------------------------------------------------------------------------------------------------------
Path 42: MET (6.755 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[22]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.282 (P)    0.000 (I)
            Arrival:=   19.993        0.000

              Setup:-    0.025
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.668
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.913
              Slack:=    6.755

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.739   12.599  
  u_mtm_Alu_deserializer/g9650/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.059   0.313   12.913  
  u_mtm_Alu_deserializer/Buff_reg[22]/D              -      D          F     UCL_DFF           1  0.199   0.000   12.913  
#-----------------------------------------------------------------------------------------------------------------------
Path 43: MET (6.757 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[25]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.283 (P)    0.000 (I)
            Arrival:=   19.994        0.000

              Setup:-    0.021
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.673
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.916
              Slack:=    6.757

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.744   12.605  
  u_mtm_Alu_deserializer/g9653/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.060   0.311   12.916  
  u_mtm_Alu_deserializer/Buff_reg[25]/D              -      D          F     UCL_DFF           1  0.191   0.000   12.916  
#-----------------------------------------------------------------------------------------------------------------------
Path 44: MET (6.759 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[40]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[40]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.283 (P)    0.000 (I)
            Arrival:=   19.994        0.000

              Setup:-    0.020
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.674
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.915
              Slack:=    6.759

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.747   12.608  
  u_mtm_Alu_deserializer/g9668/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.061   0.307   12.915  
  u_mtm_Alu_deserializer/Buff_reg[40]/D              -      D          F     UCL_DFF           1  0.188   0.000   12.915  
#-----------------------------------------------------------------------------------------------------------------------
Path 45: MET (6.760 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[26]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.284 (P)    0.000 (I)
            Arrival:=   19.994        0.000

              Setup:-    0.019
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.675
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.915
              Slack:=    6.760

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.749   12.610  
  u_mtm_Alu_deserializer/g9654/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.061   0.305   12.915  
  u_mtm_Alu_deserializer/Buff_reg[26]/D              -      D          F     UCL_DFF           1  0.183   0.000   12.915  
#-----------------------------------------------------------------------------------------------------------------------
Path 46: MET (6.761 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[20]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.284 (P)    0.000 (I)
            Arrival:=   19.994        0.000

              Setup:-    0.019
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.676
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.914
              Slack:=    6.761

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.749   12.610  
  u_mtm_Alu_deserializer/g9648/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.061   0.304   12.914  
  u_mtm_Alu_deserializer/Buff_reg[20]/D              -      D          F     UCL_DFF           1  0.180   0.000   12.914  
#-----------------------------------------------------------------------------------------------------------------------
Path 47: MET (6.762 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[34]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[34]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.281 (P)    0.000 (I)
            Arrival:=   19.992        0.000

              Setup:-    0.026
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.666
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.904
              Slack:=    6.762

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.733   12.594  
  u_mtm_Alu_deserializer/g9667/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.057   0.310   12.904  
  u_mtm_Alu_deserializer/Buff_reg[34]/D              -      D          F     UCL_DFF           1  0.205   0.000   12.904  
#-----------------------------------------------------------------------------------------------------------------------
Path 48: MET (6.764 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[8]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.277 (P)    0.000 (I)
            Arrival:=   19.987        0.000

              Setup:-    0.026
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.661
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.896
              Slack:=    6.764

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.726   12.587  
  u_mtm_Alu_deserializer/g9636/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.055   0.309   12.896  
  u_mtm_Alu_deserializer/Buff_reg[8]/D               -      D          F     UCL_DFF           1  0.210   0.000   12.896  
#-----------------------------------------------------------------------------------------------------------------------
Path 49: MET (6.767 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[63]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[63]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.282 (P)    0.000 (I)
            Arrival:=   19.993        0.000

              Setup:-    0.022
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.671
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.904
              Slack:=    6.767

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.738   12.599  
  u_mtm_Alu_deserializer/g9617/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.059   0.305   12.904  
  u_mtm_Alu_deserializer/Buff_reg[63]/D              -      D          F     UCL_DFF           1  0.183   0.000   12.904  
#-----------------------------------------------------------------------------------------------------------------------
Path 50: MET (6.767 ns) Setup Check with Pin u_mtm_Alu_deserializer/Buff_reg[31]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_deserializer/Buff_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.290        0.000
        Net Latency:+    0.276 (P)    0.000 (I)
            Arrival:=   19.987        0.000

              Setup:-    0.025
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.661
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.894
              Slack:=    6.767

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  rst_n                                              -      rst_n      F     (arrival)        12  0.200   0.007   10.007  
  u_mtm_Alu_deserializer/g9836/AUS                   -      EIN1->AUS  R     UCL_NAND2_2      45  0.201   0.591   10.598  
  u_mtm_Alu_deserializer/g9831/AUS                   -      EIN->AUS   F     UCL_INV           4  1.262   0.280   10.878  
  u_mtm_Alu_deserializer/g9754/AUS                   -      EIN2->AUS  R     UCL_OAI21         3  0.524   0.477   11.355  
  u_mtm_Alu_deserializer/FE_DBTC2_n_287/AUS          -      EIN->AUS   F     UCL_INV2         18  0.798   0.506   11.861  
  u_mtm_Alu_deserializer/FE_OFC1_FE_DBTN2_n_287/AUS  -      EIN->AUS   F     UCL_BUF4         54  0.791   0.726   12.587  
  u_mtm_Alu_deserializer/g9660/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  1.055   0.307   12.894  
  u_mtm_Alu_deserializer/Buff_reg[31]/D              -      D          F     UCL_DFF           1  0.200   0.000   12.894  
#-----------------------------------------------------------------------------------------------------------------------

