--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/var/autofs/misc/cad/xilinx/14.6/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25
system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-06-08, STEPPING level 0)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   7.142ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.858ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLKFX
  Logical resource: clkgen1/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y1.CLKFX
  Clock network: clkgen1/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLK0
  Logical resource: clkgen1/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y1.CLK0
  Clock network: clkgen1/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll2/CLK0
  Logical resource: dvi.dvictrl0/dll2/CLK0
  Location pin: DCM_ADV_X0Y10.CLK0
  Clock network: dvi.dvictrl0/clk_n
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/dll0/CLK0
  Logical resource: clkgen0/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y11.CLK0
  Clock network: clkgen0/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: dvi.dvictrl0/dll1/CLKFX
  Logical resource: dvi.dvictrl0/dll1/CLKFX
  Location pin: DCM_ADV_X0Y2.CLKFX
  Clock network: clk40
--------------------------------------------------------------------------------
Slack: 8.243ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll2/CLKFX
  Logical resource: dvi.dvictrl0/dll2/CLKFX
  Location pin: DCM_ADV_X0Y10.CLKFX
  Clock network: clk65
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: clk_pad/xcv2.u0/g2.ttl0.bf/I0
  Logical resource: clk_pad/xcv2.u0/g2.ttl0.bf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: clk_pad/xcv2.u0/ol
--------------------------------------------------------------------------------
Slack: 15.866ns (max period limit - period)
  Period: 15.385ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: dvi.dvictrl0/dll2/CLKFX
  Logical resource: dvi.dvictrl0/dll2/CLKFX
  Location pin: DCM_ADV_X0Y10.CLKFX
  Clock network: clk65
--------------------------------------------------------------------------------
Slack: 17.858ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLKFX
  Logical resource: dvi.dvictrl0/dll1/CLKFX
  Location pin: DCM_ADV_X0Y2.CLKFX
  Clock network: clk40
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLK0
  Logical resource: clkgen1/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y1.CLK0
  Clock network: clkgen1/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clkgen0/xc5l.v/clk0B" derived from  
NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;  multiplied by 2.00 to 20 nS 
and duty cycle corrected to HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19390118 paths analyzed, 16330 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.029ns.
--------------------------------------------------------------------------------
Slack:                  1.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.571ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.278 - 0.304)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y8.DOADOL5    Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X26Y37.B1        net (fanout=4)        1.435   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(5)
    SLICE_X26Y37.B         Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(5)1
    SLICE_X34Y41.A3        net (fanout=14)       1.186   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
    SLICE_X34Y41.A         Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(18)
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X36Y41.A1        net (fanout=1)        0.893   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X36Y41.A         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X36Y41.B6        net (fanout=1)        0.154   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X36Y41.B         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X37Y44.D2        net (fanout=63)       0.937   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X37Y44.D         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_9
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(9)1
    RAMB36_X1Y8.ADDRAU13   net (fanout=15)       0.969   cpus[0].u0/cpu_0/IF_to_cache_adr(9)
    RAMB36_X1Y8.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        8.571ns (2.997ns logic, 5.574ns route)
                                                         (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  1.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.491ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.278 - 0.304)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y8.DOADOL5    Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X26Y37.B1        net (fanout=4)        1.435   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(5)
    SLICE_X26Y37.B         Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(5)1
    SLICE_X34Y41.A3        net (fanout=14)       1.186   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
    SLICE_X34Y41.A         Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(18)
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X36Y41.A1        net (fanout=1)        0.893   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X36Y41.A         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X36Y41.B6        net (fanout=1)        0.154   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X36Y41.B         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X36Y42.B1        net (fanout=63)       1.031   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X36Y42.B         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_1
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(3)1
    RAMB36_X1Y8.ADDRAU7    net (fanout=1)        0.795   cpus[0].u0/cpu_0/IF_to_cache_adr(3)
    RAMB36_X1Y8.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        8.491ns (2.997ns logic, 5.494ns route)
                                                         (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  1.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.454ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.278 - 0.304)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y8.DOADOL5    Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X26Y37.B1        net (fanout=4)        1.435   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(5)
    SLICE_X26Y37.B         Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(5)1
    SLICE_X34Y41.A3        net (fanout=14)       1.186   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
    SLICE_X34Y41.A         Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(18)
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X36Y41.A1        net (fanout=1)        0.893   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X36Y41.A         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X36Y41.B6        net (fanout=1)        0.154   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X36Y41.B         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X40Y43.B3        net (fanout=63)       0.810   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X40Y43.B         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(5)1
    RAMB36_X1Y8.ADDRAU9    net (fanout=1)        0.979   cpus[0].u0/cpu_0/IF_to_cache_adr(5)
    RAMB36_X1Y8.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        8.454ns (2.997ns logic, 5.457ns route)
                                                         (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  1.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.430ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.278 - 0.304)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y8.DOBDOL9    Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X37Y48.A4        net (fanout=5)        1.541   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(25)
    SLICE_X37Y48.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_27
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(25)1
    SLICE_X37Y41.A1        net (fanout=15)       1.685   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(25)
    SLICE_X37Y41.A         Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(26)
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
    SLICE_X36Y41.A6        net (fanout=1)        0.147   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
    SLICE_X36Y41.A         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X36Y41.B6        net (fanout=1)        0.154   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X36Y41.B         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X37Y44.D2        net (fanout=63)       0.937   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X37Y44.D         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_9
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(9)1
    RAMB36_X1Y8.ADDRAU13   net (fanout=15)       0.969   cpus[0].u0/cpu_0/IF_to_cache_adr(9)
    RAMB36_X1Y8.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        8.430ns (2.997ns logic, 5.433ns route)
                                                         (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  1.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.422ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.278 - 0.304)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y8.DOADOL5    Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X26Y37.B1        net (fanout=4)        1.435   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(5)
    SLICE_X26Y37.B         Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(5)1
    SLICE_X34Y41.A3        net (fanout=14)       1.186   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
    SLICE_X34Y41.A         Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(18)
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X36Y41.A1        net (fanout=1)        0.893   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X36Y41.A         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X36Y41.B6        net (fanout=1)        0.154   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X36Y41.B         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X40Y43.A3        net (fanout=63)       0.816   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X40Y43.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(4)1
    RAMB36_X1Y8.ADDRAU8    net (fanout=1)        0.941   cpus[0].u0/cpu_0/IF_to_cache_adr(4)
    RAMB36_X1Y8.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        8.422ns (2.997ns logic, 5.425ns route)
                                                         (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  1.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.414ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.278 - 0.304)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y8.DOADOL5    Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X26Y37.B1        net (fanout=4)        1.435   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(5)
    SLICE_X26Y37.B         Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(5)1
    SLICE_X34Y41.A3        net (fanout=14)       1.186   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
    SLICE_X34Y41.A         Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(18)
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X36Y41.A1        net (fanout=1)        0.893   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X36Y41.A         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X36Y41.B6        net (fanout=1)        0.154   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X36Y41.B         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X37Y44.C2        net (fanout=63)       0.933   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X37Y44.C         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_9
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(8)1
    RAMB36_X1Y8.ADDRAU12   net (fanout=15)       0.816   cpus[0].u0/cpu_0/IF_to_cache_adr(8)
    RAMB36_X1Y8.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        8.414ns (2.997ns logic, 5.417ns route)
                                                         (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  1.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.350ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.278 - 0.304)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y8.DOBDOL9    Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X37Y48.A4        net (fanout=5)        1.541   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(25)
    SLICE_X37Y48.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_27
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(25)1
    SLICE_X37Y41.A1        net (fanout=15)       1.685   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(25)
    SLICE_X37Y41.A         Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(26)
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
    SLICE_X36Y41.A6        net (fanout=1)        0.147   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
    SLICE_X36Y41.A         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X36Y41.B6        net (fanout=1)        0.154   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X36Y41.B         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X36Y42.B1        net (fanout=63)       1.031   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X36Y42.B         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_1
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(3)1
    RAMB36_X1Y8.ADDRAU7    net (fanout=1)        0.795   cpus[0].u0/cpu_0/IF_to_cache_adr(3)
    RAMB36_X1Y8.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        8.350ns (2.997ns logic, 5.353ns route)
                                                         (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  1.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.340ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.278 - 0.304)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y8.DOADOL5    Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X26Y37.B1        net (fanout=4)        1.435   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(5)
    SLICE_X26Y37.B         Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(5)1
    SLICE_X34Y41.A3        net (fanout=14)       1.186   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
    SLICE_X34Y41.A         Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(18)
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X36Y41.A1        net (fanout=1)        0.893   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X36Y41.A         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X36Y41.B6        net (fanout=1)        0.154   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X36Y41.B         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X40Y43.D5        net (fanout=63)       0.608   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X40Y43.D         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    RAMB36_X1Y8.ADDRAU11   net (fanout=15)       1.067   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    RAMB36_X1Y8.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        8.340ns (2.997ns logic, 5.343ns route)
                                                         (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  1.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.327ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.278 - 0.304)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y8.DOADOL7    Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X35Y38.A1        net (fanout=3)        1.403   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(7)
    SLICE_X35Y38.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/idx_d_to_MEM(3)
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(7)1
    SLICE_X34Y41.A2        net (fanout=15)       0.974   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(7)
    SLICE_X34Y41.A         Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(18)
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X36Y41.A1        net (fanout=1)        0.893   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X36Y41.A         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X36Y41.B6        net (fanout=1)        0.154   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X36Y41.B         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X37Y44.D2        net (fanout=63)       0.937   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X37Y44.D         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_9
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(9)1
    RAMB36_X1Y8.ADDRAU13   net (fanout=15)       0.969   cpus[0].u0/cpu_0/IF_to_cache_adr(9)
    RAMB36_X1Y8.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        8.327ns (2.997ns logic, 5.330ns route)
                                                         (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  1.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.313ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.278 - 0.304)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y8.DOBDOL9    Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X37Y48.A4        net (fanout=5)        1.541   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(25)
    SLICE_X37Y48.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_27
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(25)1
    SLICE_X37Y41.A1        net (fanout=15)       1.685   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(25)
    SLICE_X37Y41.A         Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(26)
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
    SLICE_X36Y41.A6        net (fanout=1)        0.147   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
    SLICE_X36Y41.A         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X36Y41.B6        net (fanout=1)        0.154   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X36Y41.B         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X40Y43.B3        net (fanout=63)       0.810   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X40Y43.B         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(5)1
    RAMB36_X1Y8.ADDRAU9    net (fanout=1)        0.979   cpus[0].u0/cpu_0/IF_to_cache_adr(5)
    RAMB36_X1Y8.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        8.313ns (2.997ns logic, 5.316ns route)
                                                         (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  1.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.292ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.278 - 0.304)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y8.DOADOL5    Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X26Y37.B1        net (fanout=4)        1.435   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(5)
    SLICE_X26Y37.B         Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(5)1
    SLICE_X34Y41.A3        net (fanout=14)       1.186   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
    SLICE_X34Y41.A         Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(18)
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X36Y41.A1        net (fanout=1)        0.893   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X36Y41.A         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X36Y41.B6        net (fanout=1)        0.154   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X36Y41.B         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X40Y43.C5        net (fanout=63)       0.595   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X40Y43.C         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    RAMB36_X1Y8.ADDRAU10   net (fanout=15)       1.032   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    RAMB36_X1Y8.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        8.292ns (2.997ns logic, 5.295ns route)
                                                         (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  1.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.281ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.278 - 0.304)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y8.DOBDOL9    Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X37Y48.A4        net (fanout=5)        1.541   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(25)
    SLICE_X37Y48.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_27
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(25)1
    SLICE_X37Y41.A1        net (fanout=15)       1.685   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(25)
    SLICE_X37Y41.A         Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(26)
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
    SLICE_X36Y41.A6        net (fanout=1)        0.147   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
    SLICE_X36Y41.A         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X36Y41.B6        net (fanout=1)        0.154   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X36Y41.B         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X40Y43.A3        net (fanout=63)       0.816   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X40Y43.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(4)1
    RAMB36_X1Y8.ADDRAU8    net (fanout=1)        0.941   cpus[0].u0/cpu_0/IF_to_cache_adr(4)
    RAMB36_X1Y8.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        8.281ns (2.997ns logic, 5.284ns route)
                                                         (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  1.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.273ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.278 - 0.304)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y8.DOBDOL9    Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X37Y48.A4        net (fanout=5)        1.541   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(25)
    SLICE_X37Y48.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_27
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(25)1
    SLICE_X37Y41.A1        net (fanout=15)       1.685   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(25)
    SLICE_X37Y41.A         Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(26)
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
    SLICE_X36Y41.A6        net (fanout=1)        0.147   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
    SLICE_X36Y41.A         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X36Y41.B6        net (fanout=1)        0.154   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X36Y41.B         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X37Y44.C2        net (fanout=63)       0.933   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X37Y44.C         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_9
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(8)1
    RAMB36_X1Y8.ADDRAU12   net (fanout=15)       0.816   cpus[0].u0/cpu_0/IF_to_cache_adr(8)
    RAMB36_X1Y8.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        8.273ns (2.997ns logic, 5.276ns route)
                                                         (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  1.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.247ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.278 - 0.304)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y8.DOADOL7    Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X35Y38.A1        net (fanout=3)        1.403   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(7)
    SLICE_X35Y38.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/idx_d_to_MEM(3)
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(7)1
    SLICE_X34Y41.A2        net (fanout=15)       0.974   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(7)
    SLICE_X34Y41.A         Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(18)
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X36Y41.A1        net (fanout=1)        0.893   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X36Y41.A         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X36Y41.B6        net (fanout=1)        0.154   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X36Y41.B         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X36Y42.B1        net (fanout=63)       1.031   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X36Y42.B         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_1
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(3)1
    RAMB36_X1Y8.ADDRAU7    net (fanout=1)        0.795   cpus[0].u0/cpu_0/IF_to_cache_adr(3)
    RAMB36_X1Y8.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        8.247ns (2.997ns logic, 5.250ns route)
                                                         (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  1.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.210ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.278 - 0.304)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y8.DOADOL7    Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X35Y38.A1        net (fanout=3)        1.403   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(7)
    SLICE_X35Y38.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/idx_d_to_MEM(3)
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(7)1
    SLICE_X34Y41.A2        net (fanout=15)       0.974   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(7)
    SLICE_X34Y41.A         Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(18)
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X36Y41.A1        net (fanout=1)        0.893   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X36Y41.A         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X36Y41.B6        net (fanout=1)        0.154   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X36Y41.B         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X40Y43.B3        net (fanout=63)       0.810   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X40Y43.B         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(5)1
    RAMB36_X1Y8.ADDRAU9    net (fanout=1)        0.979   cpus[0].u0/cpu_0/IF_to_cache_adr(5)
    RAMB36_X1Y8.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        8.210ns (2.997ns logic, 5.213ns route)
                                                         (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  1.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.199ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.278 - 0.304)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y8.DOBDOL9    Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X37Y48.A4        net (fanout=5)        1.541   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(25)
    SLICE_X37Y48.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_27
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(25)1
    SLICE_X37Y41.A1        net (fanout=15)       1.685   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(25)
    SLICE_X37Y41.A         Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(26)
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
    SLICE_X36Y41.A6        net (fanout=1)        0.147   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
    SLICE_X36Y41.A         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X36Y41.B6        net (fanout=1)        0.154   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X36Y41.B         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X40Y43.D5        net (fanout=63)       0.608   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X40Y43.D         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    RAMB36_X1Y8.ADDRAU11   net (fanout=15)       1.067   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    RAMB36_X1Y8.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        8.199ns (2.997ns logic, 5.202ns route)
                                                         (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  1.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.191ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.278 - 0.304)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y8.DOADOL11   Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X34Y38.B1        net (fanout=2)        1.288   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(11)
    SLICE_X34Y38.B         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/idx_d_to_MEM(4)
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(11)1
    SLICE_X36Y42.D2        net (fanout=16)       1.060   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(11)
    SLICE_X36Y42.D         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_1
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq000071
    SLICE_X36Y41.A2        net (fanout=1)        0.786   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq000071
    SLICE_X36Y41.A         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X36Y41.B6        net (fanout=1)        0.154   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X36Y41.B         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X37Y44.D2        net (fanout=63)       0.937   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X37Y44.D         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_9
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(9)1
    RAMB36_X1Y8.ADDRAU13   net (fanout=15)       0.969   cpus[0].u0/cpu_0/IF_to_cache_adr(9)
    RAMB36_X1Y8.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        8.191ns (2.997ns logic, 5.194ns route)
                                                         (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  1.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.178ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.278 - 0.304)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y8.DOADOL7    Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X35Y38.A1        net (fanout=3)        1.403   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(7)
    SLICE_X35Y38.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/idx_d_to_MEM(3)
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(7)1
    SLICE_X34Y41.A2        net (fanout=15)       0.974   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(7)
    SLICE_X34Y41.A         Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(18)
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X36Y41.A1        net (fanout=1)        0.893   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X36Y41.A         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X36Y41.B6        net (fanout=1)        0.154   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X36Y41.B         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X40Y43.A3        net (fanout=63)       0.816   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X40Y43.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(4)1
    RAMB36_X1Y8.ADDRAU8    net (fanout=1)        0.941   cpus[0].u0/cpu_0/IF_to_cache_adr(4)
    RAMB36_X1Y8.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        8.178ns (2.997ns logic, 5.181ns route)
                                                         (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  1.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.170ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.278 - 0.304)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y8.DOADOL7    Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X35Y38.A1        net (fanout=3)        1.403   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(7)
    SLICE_X35Y38.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/idx_d_to_MEM(3)
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(7)1
    SLICE_X34Y41.A2        net (fanout=15)       0.974   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(7)
    SLICE_X34Y41.A         Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(18)
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X36Y41.A1        net (fanout=1)        0.893   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X36Y41.A         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X36Y41.B6        net (fanout=1)        0.154   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X36Y41.B         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X37Y44.C2        net (fanout=63)       0.933   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X37Y44.C         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_9
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(8)1
    RAMB36_X1Y8.ADDRAU12   net (fanout=15)       0.816   cpus[0].u0/cpu_0/IF_to_cache_adr(8)
    RAMB36_X1Y8.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        8.170ns (2.997ns logic, 5.173ns route)
                                                         (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  1.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.151ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.278 - 0.304)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y8.DOBDOL9    Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X37Y48.A4        net (fanout=5)        1.541   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(25)
    SLICE_X37Y48.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_27
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(25)1
    SLICE_X37Y41.A1        net (fanout=15)       1.685   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(25)
    SLICE_X37Y41.A         Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(26)
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
    SLICE_X36Y41.A6        net (fanout=1)        0.147   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000164
    SLICE_X36Y41.A         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X36Y41.B6        net (fanout=1)        0.154   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X36Y41.B         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X40Y43.C5        net (fanout=63)       0.595   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X40Y43.C         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    RAMB36_X1Y8.ADDRAU10   net (fanout=15)       1.032   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    RAMB36_X1Y8.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        8.151ns (2.997ns logic, 5.154ns route)
                                                         (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  1.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.136ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.278 - 0.304)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y8.DOADOL13   Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X37Y45.C2        net (fanout=3)        1.580   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(13)
    SLICE_X37Y45.C         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_13
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(13)1
    SLICE_X36Y42.D4        net (fanout=15)       0.713   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(13)
    SLICE_X36Y42.D         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_1
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq000071
    SLICE_X36Y41.A2        net (fanout=1)        0.786   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq000071
    SLICE_X36Y41.A         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X36Y41.B6        net (fanout=1)        0.154   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X36Y41.B         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X37Y44.D2        net (fanout=63)       0.937   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X37Y44.D         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_9
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(9)1
    RAMB36_X1Y8.ADDRAU13   net (fanout=15)       0.969   cpus[0].u0/cpu_0/IF_to_cache_adr(9)
    RAMB36_X1Y8.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        8.136ns (2.997ns logic, 5.139ns route)
                                                         (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  1.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.111ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.278 - 0.304)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y8.DOADOL11   Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X34Y38.B1        net (fanout=2)        1.288   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(11)
    SLICE_X34Y38.B         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/idx_d_to_MEM(4)
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(11)1
    SLICE_X36Y42.D2        net (fanout=16)       1.060   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(11)
    SLICE_X36Y42.D         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_1
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq000071
    SLICE_X36Y41.A2        net (fanout=1)        0.786   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq000071
    SLICE_X36Y41.A         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X36Y41.B6        net (fanout=1)        0.154   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X36Y41.B         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X36Y42.B1        net (fanout=63)       1.031   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X36Y42.B         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_1
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(3)1
    RAMB36_X1Y8.ADDRAU7    net (fanout=1)        0.795   cpus[0].u0/cpu_0/IF_to_cache_adr(3)
    RAMB36_X1Y8.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        8.111ns (2.997ns logic, 5.114ns route)
                                                         (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  1.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.099ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.278 - 0.304)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y8.DOBDOL2    Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X34Y41.B1        net (fanout=7)        1.430   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(18)
    SLICE_X34Y41.B         Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(18)
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(18)1
    SLICE_X31Y41.A4        net (fanout=12)       0.780   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(18)
    SLICE_X31Y41.A         Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_26
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000240
    SLICE_X36Y41.A3        net (fanout=1)        0.832   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000240
    SLICE_X36Y41.A         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X36Y41.B6        net (fanout=1)        0.154   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X36Y41.B         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X37Y44.D2        net (fanout=63)       0.937   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X37Y44.D         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_9
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(9)1
    RAMB36_X1Y8.ADDRAU13   net (fanout=15)       0.969   cpus[0].u0/cpu_0/IF_to_cache_adr(9)
    RAMB36_X1Y8.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        8.099ns (2.997ns logic, 5.102ns route)
                                                         (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  1.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.096ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.278 - 0.304)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y8.DOADOL7    Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X35Y38.A1        net (fanout=3)        1.403   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(7)
    SLICE_X35Y38.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/idx_d_to_MEM(3)
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(7)1
    SLICE_X34Y41.A2        net (fanout=15)       0.974   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(7)
    SLICE_X34Y41.A         Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(18)
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X36Y41.A1        net (fanout=1)        0.893   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X36Y41.A         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X36Y41.B6        net (fanout=1)        0.154   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X36Y41.B         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X40Y43.D5        net (fanout=63)       0.608   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X40Y43.D         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    RAMB36_X1Y8.ADDRAU11   net (fanout=15)       1.067   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    RAMB36_X1Y8.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        8.096ns (2.997ns logic, 5.099ns route)
                                                         (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  1.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.074ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.278 - 0.304)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y8.DOADOL11   Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X34Y38.B1        net (fanout=2)        1.288   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(11)
    SLICE_X34Y38.B         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/idx_d_to_MEM(4)
                                                         cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(11)1
    SLICE_X36Y42.D2        net (fanout=16)       1.060   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(11)
    SLICE_X36Y42.D         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_1
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq000071
    SLICE_X36Y41.A2        net (fanout=1)        0.786   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq000071
    SLICE_X36Y41.A         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X36Y41.B6        net (fanout=1)        0.154   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X36Y41.B         Tilo                  0.094   N1111
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X40Y43.B3        net (fanout=63)       0.810   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X40Y43.B         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(5)1
    RAMB36_X1Y8.ADDRAU9    net (fanout=1)        0.979   cpus[0].u0/cpu_0/IF_to_cache_adr(5)
    RAMB36_X1Y8.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        8.074ns (2.997ns logic, 5.077ns route)
                                                         (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clkgen0/xc5l.v/clk0B" derived from
 NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
 multiplied by 2.00 to 20 nS and duty cycle corrected to HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: clkgen0/xc5l.v/dll0/CLKFX
  Logical resource: clkgen0/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y11.CLKFX
  Clock network: clkgen0/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: clkgen0/xc5l.v/lsdclk
--------------------------------------------------------------------------------
Slack: 11.668ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 11.668ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: clkgen0/xc5l.v/lsdclk
--------------------------------------------------------------------------------
Slack: 12.858ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/dll0/CLKFX
  Logical resource: clkgen0/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y11.CLKFX
  Clock network: clkgen0/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[2].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[2].r/CLKAL
  Location pin: RAMB36_X2Y11.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[2].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[2].r/REGCLKAL
  Location pin: RAMB36_X2Y11.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[3].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[3].r/CLKAL
  Location pin: RAMB36_X2Y10.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[3].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[3].r/REGCLKAL
  Location pin: RAMB36_X2Y10.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[6].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[6].r/CLKAL
  Location pin: RAMB36_X0Y9.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[6].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[6].r/REGCLKAL
  Location pin: RAMB36_X0Y9.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[2].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[2].r/CLKAL
  Location pin: RAMB36_X0Y10.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[2].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[2].r/REGCLKAL
  Location pin: RAMB36_X0Y10.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[6].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[6].r/CLKAL
  Location pin: RAMB36_X0Y12.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[6].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[6].r/REGCLKAL
  Location pin: RAMB36_X0Y12.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[3].aram/xc2v.x0/a14.x[5].r/CLKAL
  Logical resource: ocram.ahbram0/ra[3].aram/xc2v.x0/a14.x[5].r/CLKAL
  Location pin: RAMB36_X1Y16.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[3].aram/xc2v.x0/a14.x[5].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[3].aram/xc2v.x0/a14.x[5].r/REGCLKAL
  Location pin: RAMB36_X1Y16.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: bpromgen.brom/Mrom_romdata/CLKAL
  Logical resource: bpromgen.brom/Mrom_romdata/CLKAL
  Location pin: RAMB36_X1Y13.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: bpromgen.brom/Mrom_romdata/CLKAU
  Logical resource: bpromgen.brom/Mrom_romdata/CLKAU
  Location pin: RAMB36_X1Y13.CLKARDCLKU
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[4].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[4].r/CLKAL
  Location pin: RAMB36_X0Y11.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[4].r/CLKAU
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[3].r/CLKAU
  Location pin: RAMB36_X0Y11.CLKARDCLKU
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[4].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[4].r/REGCLKAL
  Location pin: RAMB36_X0Y11.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "dvi.dvictrl0/clk_l" derived from  
NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 
nS  HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.332ns.
--------------------------------------------------------------------------------
Slack:                  8.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_0 (FF)
  Destination:          dvi.dvictrl0/clkval_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.070ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.120 - 0.122)
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_0 to dvi.dvictrl0/clkval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y70.AQ      Tcko                  0.450   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/clkval_0
    SLICE_X51Y71.A3      net (fanout=2)        0.594   dvi.dvictrl0/clkval(0)
    SLICE_X51Y71.CLK     Tas                   0.026   clk25
                                                       dvi.dvictrl0/Mcount_clkval_xor(1)11
                                                       dvi.dvictrl0/clkval_1
    -------------------------------------------------  ---------------------------
    Total                                      1.070ns (0.476ns logic, 0.594ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack:                  9.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_0 (FF)
  Destination:          dvi.dvictrl0/clkval_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_0 to dvi.dvictrl0/clkval_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y70.AQ      Tcko                  0.450   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/clkval_0
    SLICE_X51Y70.A4      net (fanout=2)        0.362   dvi.dvictrl0/clkval(0)
    SLICE_X51Y70.CLK     Tas                   0.026   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/Mcount_clkval_xor(0)11_INV_0
                                                       dvi.dvictrl0/clkval_0
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.476ns logic, 0.362ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Slack:                  9.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_1 (FF)
  Destination:          dvi.dvictrl0/clkval_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_1 to dvi.dvictrl0/clkval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y71.AQ      Tcko                  0.450   clk25
                                                       dvi.dvictrl0/clkval_1
    SLICE_X51Y71.A4      net (fanout=2)        0.359   clk25
    SLICE_X51Y71.CLK     Tas                   0.026   clk25
                                                       dvi.dvictrl0/Mcount_clkval_xor(1)11
                                                       dvi.dvictrl0/clkval_1
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.476ns logic, 0.359ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "dvi.dvictrl0/clk_l" derived from
 NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
 duty cycle corrected to 10 nS  HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLK0
  Logical resource: dvi.dvictrl0/dll1/CLK0
  Location pin: DCM_ADV_X0Y2.CLK0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg03/I0
  Logical resource: dvi.dvictrl0/bufg03/I0
  Location pin: BUFGCTRL_X0Y5.I0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: dvi.dvictrl0/clkval(0)/CLK
  Logical resource: dvi.dvictrl0/clkval_0/CK
  Location pin: SLICE_X51Y70.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: dvi.dvictrl0/clkval(0)/CLK
  Logical resource: dvi.dvictrl0/clkval_0/CK
  Location pin: SLICE_X51Y70.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: clk25/CLK
  Logical resource: dvi.dvictrl0/clkval_1/CK
  Location pin: SLICE_X51Y71.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: clk25/CLK
  Logical resource: dvi.dvictrl0/clkval_1/CK
  Location pin: SLICE_X51Y71.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLK0
  Logical resource: dvi.dvictrl0/dll1/CLK0
  Location pin: DCM_ADV_X0Y2.CLK0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clkvga" PERIOD = 15.385 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clkvga" PERIOD = 15.385 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_2/CLK
  Location pin: SLICE_X48Y27.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_2/CLK
  Location pin: SLICE_X48Y27.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_0/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_0/CLK
  Location pin: SLICE_X48Y28.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_0/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_0/CLK
  Location pin: SLICE_X48Y28.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_c.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_c.s3_1/CLK
  Location pin: SLICE_X56Y68.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_c.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_c.s3_1/CLK
  Location pin: SLICE_X56Y68.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvictrl0/static.dataregs[10].ddr_oreg0/xil.xil0/preD2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_1/CLK
  Location pin: SLICE_X68Y39.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvictrl0/static.dataregs[10].ddr_oreg0/xil.xil0/preD2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_1/CLK
  Location pin: SLICE_X68Y39.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: clkvga_n/CLK
  Logical resource: dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: clkvga_n/CLK
  Logical resource: dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: clkvga_p/CLK
  Logical resource: dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: clkvga_p/CLK
  Logical resource: dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(0)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(0)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(1)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(1)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(2)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(2)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(3)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(3)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(4)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y72.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(4)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y72.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(5)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y73.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(5)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y73.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(6)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y74.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk65" PERIOD = 15.385 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk65" PERIOD = 15.385 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.719ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------
Slack: 13.719ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg02/I0
  Logical resource: dvi.dvictrl0/bufg02/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: clk65
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk40" PERIOD = 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk40" PERIOD = 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------
Slack: 23.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg01/I0
  Logical resource: dvi.dvictrl0/bufg01/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: clk40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk25" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk25" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk_200" PERIOD = 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7336 paths analyzed, 1886 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.892ns.
--------------------------------------------------------------------------------
Slack:                  0.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdwen (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/wengen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.381ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (1.493 - 1.490)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdwen to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/wengen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y98.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdwen
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdwen
    OLOGIC_X0Y230.D2     net (fanout=5)        1.497   ddrsp0.ddrc0/ddr64.ddrc/r.sdwen
    OLOGIC_X0Y230.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_wenr
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/wengen
    -------------------------------------------------  ---------------------------
    Total                                      2.381ns (0.884ns logic, 1.497ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  0.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdwen (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/wengen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (1.493 - 1.490)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdwen to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/wengen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y98.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdwen
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdwen
    OLOGIC_X0Y230.D1     net (fanout=5)        1.482   ddrsp0.ddrc0/ddr64.ddrc/r.sdwen
    OLOGIC_X0Y230.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_wenr
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/wengen
    -------------------------------------------------  ---------------------------
    Total                                      2.366ns (0.884ns logic, 1.482ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  0.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.925ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (0.790 - 0.722)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y87.CQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X3Y101.A5         net (fanout=131)      2.383   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X3Y101.A          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.trfc_4
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(53)1
    RAMB36_X0Y16.DIBDIL1    net (fanout=1)        1.656   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(53)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.925ns (0.886ns logic, 4.039ns route)
                                                          (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  0.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.309ns (Levels of Logic = 0)
  Clock Path Skew:      -0.040ns (0.718 - 0.758)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y100.DQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
    OLOGIC_X0Y234.D1     net (fanout=10)       1.425   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
    OLOGIC_X0Y234.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_csnr(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen
    -------------------------------------------------  ---------------------------
    Total                                      2.309ns (0.884ns logic, 1.425ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  0.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.909ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (0.790 - 0.722)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y87.CQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X2Y107.A4         net (fanout=131)      2.702   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X2Y107.A          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(57)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(55)1
    RAMB36_X0Y16.DIBDIL3    net (fanout=1)        1.321   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(55)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.909ns (0.886ns logic, 4.023ns route)
                                                          (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  0.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[12].doen (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.906ns (Levels of Logic = 0)
  Clock Path Skew:      0.084ns (1.561 - 1.477)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[12].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y77.DQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    OLOGIC_X0Y52.T1      net (fanout=65)       4.025   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    OLOGIC_X0Y52.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqout(12)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[12].doen
    -------------------------------------------------  ---------------------------
    Total                                      4.906ns (0.881ns logic, 4.025ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  0.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.888ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (0.790 - 0.722)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y87.CQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X3Y106.B4         net (fanout=131)      2.555   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X3Y106.B          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(54)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(54)1
    RAMB36_X0Y16.DIBDIL2    net (fanout=1)        1.447   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(54)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.888ns (0.886ns logic, 4.002ns route)
                                                          (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  0.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.808ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (1.459 - 1.463)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y87.CQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X4Y98.D4          net (fanout=131)      2.303   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X4Y98.D           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(121)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(121)1
    RAMB36_X0Y14.DIADIL13   net (fanout=1)        1.619   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(121)
    RAMB36_X0Y14.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         4.808ns (0.886ns logic, 3.922ns route)
                                                          (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.865ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (0.778 - 0.722)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y87.CQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X2Y72.C2          net (fanout=131)      2.681   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X2Y72.C           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(34)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(34)1
    RAMB36_X0Y17.DIPBDIPL0  net (fanout=1)        1.298   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(34)
    RAMB36_X0Y17.CLKBWRCLKL Trdck_DIP             0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         4.865ns (0.886ns logic, 3.979ns route)
                                                          (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  0.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.803ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (1.459 - 1.463)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y87.CQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X2Y99.D4          net (fanout=131)      2.295   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X2Y99.D           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(113)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(113)1
    RAMB36_X0Y14.DIADIL5    net (fanout=1)        1.622   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(113)
    RAMB36_X0Y14.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         4.803ns (0.886ns logic, 3.917ns route)
                                                          (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  0.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.161ns (Levels of Logic = 1)
  Clock Path Skew:      -0.128ns (1.349 - 1.477)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y77.DQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y77.C6       net (fanout=65)       0.315   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y77.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X0Y91.AX       net (fanout=8)        1.290   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X0Y91.CLK      Tdick                -0.009   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.161ns (0.556ns logic, 1.605ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  0.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.060ns (Levels of Logic = 0)
  Clock Path Skew:      -0.225ns (1.460 - 1.685)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y272.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(57)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].qi
    SLICE_X1Y117.BX      net (fanout=1)        1.554   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(57)
    SLICE_X1Y117.CLK     Tdick                -0.011   ddrsp0.ddrc0/sdi_data(123)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.060ns (0.506ns logic, 1.554ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  0.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.155ns (Levels of Logic = 1)
  Clock Path Skew:      -0.128ns (1.349 - 1.477)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y77.DQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y77.C6       net (fanout=65)       0.315   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y77.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X0Y91.BX       net (fanout=8)        1.290   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X0Y91.CLK      Tdick                -0.015   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.155ns (0.550ns logic, 1.605ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  0.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.address_9 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[7].da0 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.291ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.703 - 0.694)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.address_9 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[7].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y101.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.address_9
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.address_9
    OLOGIC_X0Y218.D1     net (fanout=4)        1.407   ddrsp0.ddrc0/ddr64.ddrc/r.address_9
    OLOGIC_X0Y218.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_adr(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[7].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.291ns (0.884ns logic, 1.407ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  0.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.casn (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (1.495 - 1.492)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.casn to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y99.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.casn
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.D2     net (fanout=4)        1.386   ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_casnr
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    -------------------------------------------------  ---------------------------
    Total                                      2.270ns (0.884ns logic, 1.386ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  0.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.casn (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (1.495 - 1.492)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.casn to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y99.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.casn
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.D1     net (fanout=4)        1.386   ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_casnr
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    -------------------------------------------------  ---------------------------
    Total                                      2.270ns (0.884ns logic, 1.386ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  0.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[60].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.556ns (Levels of Logic = 1)
  Clock Path Skew:      -0.204ns (1.479 - 1.683)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[60].qi to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X0Y271.Q2        Tickq                 0.530   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(60)
                                                          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[60].qi
    SLICE_X5Y108.A5         net (fanout=1)        1.785   ddrsp0.ddrc0/sdi_data(60)
    SLICE_X5Y108.A          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(51)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(60)1
    RAMB36_X0Y16.DIBDIL8    net (fanout=1)        1.805   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(60)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.556ns (0.966ns logic, 3.590ns route)
                                                          (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  0.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.756ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (1.459 - 1.463)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y87.CQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X3Y96.D5          net (fanout=131)      1.932   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X3Y96.D           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(127)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(127)1
    RAMB36_X0Y14.DIBDIL3    net (fanout=1)        1.938   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(127)
    RAMB36_X0Y14.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         4.756ns (0.886ns logic, 3.870ns route)
                                                          (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  0.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.wdata_122 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[58].dout (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.946ns (Levels of Logic = 0)
  Clock Path Skew:      0.187ns (1.569 - 1.382)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.wdata_122 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[58].dout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y90.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_123
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.wdata_122
    OLOGIC_X0Y275.D1     net (fanout=2)        4.062   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_122
    OLOGIC_X0Y275.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqout(58)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[58].dout
    -------------------------------------------------  ---------------------------
    Total                                      4.946ns (0.884ns logic, 4.062ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  0.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.036ns (Levels of Logic = 0)
  Clock Path Skew:      -0.223ns (1.462 - 1.685)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y273.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(61)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].qi
    SLICE_X0Y118.BX      net (fanout=1)        1.537   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(61)
    SLICE_X0Y118.CLK     Tdick                -0.018   ddrsp0.ddrc0/sdi_data(127)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.036ns (0.499ns logic, 1.537ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  0.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.733ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (1.459 - 1.463)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y87.CQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X4Y99.C4          net (fanout=131)      2.476   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X4Y99.C           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(111)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(111)1
    RAMB36_X0Y14.DIADIL3    net (fanout=1)        1.371   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(111)
    RAMB36_X0Y14.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         4.733ns (0.886ns logic, 3.847ns route)
                                                          (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  0.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.726ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (1.459 - 1.463)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y87.CQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X4Y96.B5          net (fanout=131)      2.006   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X4Y96.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.trfc_2
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(125)1
    RAMB36_X0Y14.DIBDIL1    net (fanout=1)        1.834   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(125)
    RAMB36_X0Y14.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         4.726ns (0.886ns logic, 3.840ns route)
                                                          (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  0.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[0].csn0gen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.182ns (Levels of Logic = 0)
  Clock Path Skew:      -0.044ns (0.714 - 0.758)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[0].csn0gen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y100.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_0
    OLOGIC_X0Y231.D1     net (fanout=10)       1.298   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_0
    OLOGIC_X0Y231.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_csnr(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[0].csn0gen
    -------------------------------------------------  ---------------------------
    Total                                      2.182ns (0.884ns logic, 1.298ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  0.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[0].csn0gen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.182ns (Levels of Logic = 0)
  Clock Path Skew:      -0.044ns (0.714 - 0.758)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[0].csn0gen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y100.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_0
    OLOGIC_X0Y231.D2     net (fanout=10)       1.298   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_0
    OLOGIC_X0Y231.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_csnr(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[0].csn0gen
    -------------------------------------------------  ---------------------------
    Total                                      2.182ns (0.884ns logic, 1.298ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  0.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.791ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (0.790 - 0.722)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y87.CQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X1Y105.D5         net (fanout=131)      2.258   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X1Y105.D          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.address_3
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(50)1
    RAMB36_X0Y16.DIADIL14   net (fanout=1)        1.647   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(50)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.791ns (0.886ns logic, 3.905ns route)
                                                          (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_200" PERIOD = 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[39].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[39].del_dq0/C
  Location pin: IODELAY_X0Y118.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].del_dq0/C
  Location pin: IODELAY_X0Y248.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].del_dq0/C
  Location pin: IODELAY_X0Y268.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].del_dq0/C
  Location pin: IODELAY_X0Y278.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[48].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[48].del_dq0/C
  Location pin: IODELAY_X0Y249.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[56].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[56].del_dq0/C
  Location pin: IODELAY_X0Y269.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[49].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[49].del_dq0/C
  Location pin: IODELAY_X0Y252.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].del_dq0/C
  Location pin: IODELAY_X0Y272.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[58].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[58].del_dq0/C
  Location pin: IODELAY_X0Y275.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[0].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[0].del_dq0/C
  Location pin: IODELAY_X0Y84.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].del_dq0/C
  Location pin: IODELAY_X0Y276.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[1].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[1].del_dq0/C
  Location pin: IODELAY_X0Y86.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[2].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[2].del_dq0/C
  Location pin: IODELAY_X0Y91.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[3].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[3].del_dq0/C
  Location pin: IODELAY_X0Y93.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].del_dq0/C
  Location pin: IODELAY_X0Y66.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[4].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[4].del_dq0/C
  Location pin: IODELAY_X0Y83.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].del_dq0/C
  Location pin: IODELAY_X0Y68.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[5].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[5].del_dq0/C
  Location pin: IODELAY_X0Y85.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[12].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[12].del_dq0/C
  Location pin: IODELAY_X0Y52.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].del_dq0/C
  Location pin: IODELAY_X0Y72.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[6].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[6].del_dq0/C
  Location pin: IODELAY_X0Y88.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[13].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[13].del_dq0/C
  Location pin: IODELAY_X0Y56.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[21].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[21].del_dq0/C
  Location pin: IODELAY_X0Y74.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[7].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[7].del_dq0/C
  Location pin: IODELAY_X0Y89.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[14].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[14].del_dq0/C
  Location pin: IODELAY_X0Y67.C
  Clock network: clkml
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro" derived from  NET 
"clk_200" PERIOD = 5 ns HIGH 50%;  duty cycle corrected to 5 nS  HIGH 2.500 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.708ns.
--------------------------------------------------------------------------------
Slack:                  0.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.458ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (1.889 - 1.807)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg
    OLOGIC_X0Y263.D1     net (fanout=2)        2.557   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
    OLOGIC_X0Y263.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0
    -------------------------------------------------  ---------------------------
    Total                                      3.458ns (0.901ns logic, 2.557ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  0.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.458ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (1.889 - 1.807)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg
    OLOGIC_X0Y262.D1     net (fanout=2)        2.557   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
    OLOGIC_X0Y262.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
    -------------------------------------------------  ---------------------------
    Total                                      3.458ns (0.901ns logic, 2.557ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.411ns (Levels of Logic = 0)
  Clock Path Skew:      0.090ns (1.889 - 1.799)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg
    OLOGIC_X0Y257.T1     net (fanout=2)        2.534   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(5)
    OLOGIC_X0Y257.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(5)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen
    -------------------------------------------------  ---------------------------
    Total                                      3.411ns (0.877ns logic, 2.534ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.411ns (Levels of Logic = 0)
  Clock Path Skew:      0.090ns (1.889 - 1.799)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg
    OLOGIC_X0Y256.T1     net (fanout=2)        2.534   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(5)
    OLOGIC_X0Y256.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5
    -------------------------------------------------  ---------------------------
    Total                                      3.411ns (0.877ns logic, 2.534ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  0.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.148ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (1.817 - 1.799)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg
    OLOGIC_X0Y103.T1     net (fanout=2)        2.271   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(4)
    OLOGIC_X0Y103.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(4)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen
    -------------------------------------------------  ---------------------------
    Total                                      3.148ns (0.877ns logic, 2.271ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  0.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.148ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (1.817 - 1.799)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg
    OLOGIC_X0Y102.T1     net (fanout=2)        2.271   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(4)
    OLOGIC_X0Y102.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4
    -------------------------------------------------  ---------------------------
    Total                                      3.148ns (0.877ns logic, 2.271ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  0.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.008ns (Levels of Logic = 0)
  Clock Path Skew:      -0.043ns (1.888 - 1.931)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y58.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    OLOGIC_X0Y63.D1      net (fanout=2)        2.107   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(2)
    OLOGIC_X0Y63.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0
    -------------------------------------------------  ---------------------------
    Total                                      3.008ns (0.901ns logic, 2.107ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  0.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.008ns (Levels of Logic = 0)
  Clock Path Skew:      -0.043ns (1.888 - 1.931)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y58.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    OLOGIC_X0Y62.D1      net (fanout=2)        2.107   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(2)
    OLOGIC_X0Y62.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
    -------------------------------------------------  ---------------------------
    Total                                      3.008ns (0.901ns logic, 2.107ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  0.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.952ns (Levels of Logic = 0)
  Clock Path Skew:      0.090ns (1.889 - 1.799)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg
    OLOGIC_X0Y263.T1     net (fanout=2)        2.075   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
    OLOGIC_X0Y263.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.952ns (0.877ns logic, 2.075ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  0.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.952ns (Levels of Logic = 0)
  Clock Path Skew:      0.090ns (1.889 - 1.799)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg
    OLOGIC_X0Y262.T1     net (fanout=2)        2.075   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
    OLOGIC_X0Y262.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7
    -------------------------------------------------  ---------------------------
    Total                                      2.952ns (0.877ns logic, 2.075ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  0.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.780ns (Levels of Logic = 0)
  Clock Path Skew:      -0.046ns (1.885 - 1.931)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y58.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    OLOGIC_X0Y59.D1      net (fanout=2)        1.879   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(1)
    OLOGIC_X0Y59.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.780ns (0.901ns logic, 1.879ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  0.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.780ns (Levels of Logic = 0)
  Clock Path Skew:      -0.046ns (1.885 - 1.931)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y58.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    OLOGIC_X0Y58.D1      net (fanout=2)        1.879   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(1)
    OLOGIC_X0Y58.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
    -------------------------------------------------  ---------------------------
    Total                                      2.780ns (0.901ns logic, 1.879ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  0.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.908ns (Levels of Logic = 0)
  Clock Path Skew:      0.087ns (1.886 - 1.799)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg
    OLOGIC_X0Y261.T1     net (fanout=2)        2.031   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(6)
    OLOGIC_X0Y261.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(6)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.908ns (0.877ns logic, 2.031ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  0.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.908ns (Levels of Logic = 0)
  Clock Path Skew:      0.087ns (1.886 - 1.799)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg
    OLOGIC_X0Y260.T1     net (fanout=2)        2.031   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(6)
    OLOGIC_X0Y260.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6
    -------------------------------------------------  ---------------------------
    Total                                      2.908ns (0.877ns logic, 2.031ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  0.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.866ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (1.889 - 1.807)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg
    OLOGIC_X0Y257.D1     net (fanout=2)        1.965   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(5)
    OLOGIC_X0Y257.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(5)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.866ns (0.901ns logic, 1.965ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  0.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.866ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (1.889 - 1.807)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg
    OLOGIC_X0Y256.D1     net (fanout=2)        1.965   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(5)
    OLOGIC_X0Y256.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
    -------------------------------------------------  ---------------------------
    Total                                      2.866ns (0.901ns logic, 1.965ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  0.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.704ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (1.817 - 1.807)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg
    OLOGIC_X0Y103.D1     net (fanout=2)        1.803   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(4)
    OLOGIC_X0Y103.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(4)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.704ns (0.901ns logic, 1.803ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  0.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.704ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (1.817 - 1.807)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg
    OLOGIC_X0Y102.D1     net (fanout=2)        1.803   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(4)
    OLOGIC_X0Y102.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
    -------------------------------------------------  ---------------------------
    Total                                      2.704ns (0.901ns logic, 1.803ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  0.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.683ns (Levels of Logic = 0)
  Clock Path Skew:      0.079ns (1.886 - 1.807)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg
    OLOGIC_X0Y261.D1     net (fanout=2)        1.782   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(6)
    OLOGIC_X0Y261.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(6)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.683ns (0.901ns logic, 1.782ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  0.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.683ns (Levels of Logic = 0)
  Clock Path Skew:      0.079ns (1.886 - 1.807)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg
    OLOGIC_X0Y260.D1     net (fanout=2)        1.782   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(6)
    OLOGIC_X0Y260.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
    -------------------------------------------------  ---------------------------
    Total                                      2.683ns (0.901ns logic, 1.782ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  1.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.437ns (Levels of Logic = 0)
  Clock Path Skew:      -0.035ns (1.888 - 1.923)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y55.CQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg
    OLOGIC_X0Y63.T1      net (fanout=2)        1.582   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(2)
    OLOGIC_X0Y63.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.437ns (0.855ns logic, 1.582ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  1.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.437ns (Levels of Logic = 0)
  Clock Path Skew:      -0.035ns (1.888 - 1.923)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y55.CQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg
    OLOGIC_X0Y62.T1      net (fanout=2)        1.582   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(2)
    OLOGIC_X0Y62.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2
    -------------------------------------------------  ---------------------------
    Total                                      2.437ns (0.855ns logic, 1.582ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  1.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.187ns (Levels of Logic = 0)
  Clock Path Skew:      -0.038ns (1.885 - 1.923)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y55.BQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg
    OLOGIC_X0Y59.T1      net (fanout=2)        1.332   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(1)
    OLOGIC_X0Y59.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.187ns (0.855ns logic, 1.332ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  1.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.187ns (Levels of Logic = 0)
  Clock Path Skew:      -0.038ns (1.885 - 1.923)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y55.BQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg
    OLOGIC_X0Y58.T1      net (fanout=2)        1.332   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(1)
    OLOGIC_X0Y58.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1
    -------------------------------------------------  ---------------------------
    Total                                      2.187ns (0.855ns logic, 1.332ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  1.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      1.836ns (Levels of Logic = 0)
  Clock Path Skew:      -0.114ns (1.817 - 1.931)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y58.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg
    OLOGIC_X0Y97.D1      net (fanout=2)        0.935   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(0)
    OLOGIC_X0Y97.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0
    -------------------------------------------------  ---------------------------
    Total                                      1.836ns (0.901ns logic, 0.935ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro" derived from
 NET "clk_200" PERIOD = 5 ns HIGH 50%;
 duty cycle corrected to 5 nS  HIGH 2.500 nS 

--------------------------------------------------------------------------------
Slack: 2.779ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.221ns (450.248MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Location pin: DCM_ADV_X0Y9.CLK0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 3.334ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 8.334ns (119.990MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Location pin: DCM_ADV_X0Y9.CLK0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bufg2/I0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bufg2/I0
  Location pin: BUFGCTRL_X0Y25.I0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clkm_clkml_path" TIG;

 1812 paths analyzed, 481 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  6.039ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      5.962ns (Levels of Logic = 2)
  Clock Path Skew:      0.233ns (4.299 - 4.066)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X47Y99.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y90.A3          net (fanout=290)      2.862   rst0/rstoutl_1
    SLICE_X7Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       0.931   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL3      net (fanout=32)       0.907   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         5.962ns (1.262ns logic, 4.700ns route)
                                                          (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Delay:                  6.039ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      5.962ns (Levels of Logic = 2)
  Clock Path Skew:      0.233ns (4.299 - 4.066)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X47Y99.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y90.A3          net (fanout=290)      2.862   rst0/rstoutl_1
    SLICE_X7Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       0.931   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL2      net (fanout=32)       0.907   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         5.962ns (1.262ns logic, 4.700ns route)
                                                          (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Delay:                  6.039ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      5.962ns (Levels of Logic = 2)
  Clock Path Skew:      0.233ns (4.299 - 4.066)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X47Y99.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y90.A3          net (fanout=290)      2.862   rst0/rstoutl_1
    SLICE_X7Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       0.931   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL1      net (fanout=32)       0.907   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         5.962ns (1.262ns logic, 4.700ns route)
                                                          (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Delay:                  6.039ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      5.962ns (Levels of Logic = 2)
  Clock Path Skew:      0.233ns (4.299 - 4.066)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X47Y99.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y90.A3          net (fanout=290)      2.862   rst0/rstoutl_1
    SLICE_X7Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       0.931   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL0      net (fanout=32)       0.907   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         5.962ns (1.262ns logic, 4.700ns route)
                                                          (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Delay:                  6.022ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_19 (FF)
  Data Path Delay:      5.838ns (Levels of Logic = 3)
  Clock Path Skew:      0.126ns (4.192 - 4.066)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y99.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X7Y90.A3       net (fanout=290)      2.862   rst0/rstoutl_1
    SLICE_X7Y90.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y95.B5       net (fanout=27)       0.879   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y95.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.cmstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ri_sdstate(19)19
    SLICE_X5Y95.A5       net (fanout=1)        0.224   ddrsp0.ddrc0/ddr64.ddrc/ri_sdstate(19)19
    SLICE_X5Y95.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.cmstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ri_sdstate(19)25
    SLICE_X4Y93.SR       net (fanout=1)        0.600   ddrsp0.ddrc0/ddr64.ddrc/ri_sdstate(19)25
    SLICE_X4Y93.CLK      Tsrck                 0.541   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_19
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_19
    -------------------------------------------------  ---------------------------
    Total                                      5.838ns (1.273ns logic, 4.565ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Delay:                  5.963ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      5.878ns (Levels of Logic = 2)
  Clock Path Skew:      0.225ns (4.291 - 4.066)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X47Y99.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y90.A3          net (fanout=290)      2.862   rst0/rstoutl_1
    SLICE_X7Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       0.931   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL6      net (fanout=32)       0.823   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         5.878ns (1.262ns logic, 4.616ns route)
                                                          (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Delay:                  5.963ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      5.878ns (Levels of Logic = 2)
  Clock Path Skew:      0.225ns (4.291 - 4.066)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X47Y99.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y90.A3          net (fanout=290)      2.862   rst0/rstoutl_1
    SLICE_X7Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       0.931   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL5      net (fanout=32)       0.823   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         5.878ns (1.262ns logic, 4.616ns route)
                                                          (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Delay:                  5.963ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      5.878ns (Levels of Logic = 2)
  Clock Path Skew:      0.225ns (4.291 - 4.066)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X47Y99.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y90.A3          net (fanout=290)      2.862   rst0/rstoutl_1
    SLICE_X7Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       0.931   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL4      net (fanout=32)       0.823   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         5.878ns (1.262ns logic, 4.616ns route)
                                                          (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Delay:                  5.963ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      5.878ns (Levels of Logic = 2)
  Clock Path Skew:      0.225ns (4.291 - 4.066)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X47Y99.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y90.A3          net (fanout=290)      2.862   rst0/rstoutl_1
    SLICE_X7Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       0.931   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL7      net (fanout=32)       0.823   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         5.878ns (1.262ns logic, 4.616ns route)
                                                          (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Delay:                  5.891ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Data Path Delay:      5.826ns (Levels of Logic = 2)
  Clock Path Skew:      0.245ns (4.311 - 4.066)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X47Y99.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y90.A3          net (fanout=290)      2.862   rst0/rstoutl_1
    SLICE_X7Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       0.931   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y16.WEBL1      net (fanout=32)       0.771   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y16.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         5.826ns (1.262ns logic, 4.564ns route)
                                                          (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay:                  5.891ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Data Path Delay:      5.826ns (Levels of Logic = 2)
  Clock Path Skew:      0.245ns (4.311 - 4.066)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X47Y99.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y90.A3          net (fanout=290)      2.862   rst0/rstoutl_1
    SLICE_X7Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       0.931   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y16.WEBL3      net (fanout=32)       0.771   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y16.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         5.826ns (1.262ns logic, 4.564ns route)
                                                          (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay:                  5.891ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Data Path Delay:      5.826ns (Levels of Logic = 2)
  Clock Path Skew:      0.245ns (4.311 - 4.066)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X47Y99.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y90.A3          net (fanout=290)      2.862   rst0/rstoutl_1
    SLICE_X7Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       0.931   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y16.WEBL2      net (fanout=32)       0.771   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y16.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         5.826ns (1.262ns logic, 4.564ns route)
                                                          (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay:                  5.891ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Data Path Delay:      5.826ns (Levels of Logic = 2)
  Clock Path Skew:      0.245ns (4.311 - 4.066)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X47Y99.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y90.A3          net (fanout=290)      2.862   rst0/rstoutl_1
    SLICE_X7Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       0.931   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y16.WEBL0      net (fanout=32)       0.771   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y16.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         5.826ns (1.262ns logic, 4.564ns route)
                                                          (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay:                  5.889ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      5.804ns (Levels of Logic = 2)
  Clock Path Skew:      0.225ns (4.291 - 4.066)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X47Y99.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y90.A3          net (fanout=290)      2.862   rst0/rstoutl_1
    SLICE_X7Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       0.931   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL3      net (fanout=32)       0.749   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         5.804ns (1.262ns logic, 4.542ns route)
                                                          (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay:                  5.889ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      5.804ns (Levels of Logic = 2)
  Clock Path Skew:      0.225ns (4.291 - 4.066)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X47Y99.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y90.A3          net (fanout=290)      2.862   rst0/rstoutl_1
    SLICE_X7Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       0.931   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL2      net (fanout=32)       0.749   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         5.804ns (1.262ns logic, 4.542ns route)
                                                          (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay:                  5.889ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      5.804ns (Levels of Logic = 2)
  Clock Path Skew:      0.225ns (4.291 - 4.066)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X47Y99.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y90.A3          net (fanout=290)      2.862   rst0/rstoutl_1
    SLICE_X7Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       0.931   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL1      net (fanout=32)       0.749   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         5.804ns (1.262ns logic, 4.542ns route)
                                                          (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay:                  5.889ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      5.804ns (Levels of Logic = 2)
  Clock Path Skew:      0.225ns (4.291 - 4.066)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X47Y99.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y90.A3          net (fanout=290)      2.862   rst0/rstoutl_1
    SLICE_X7Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       0.931   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL0      net (fanout=32)       0.749   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         5.804ns (1.262ns logic, 4.542ns route)
                                                          (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay:                  5.887ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3 (RAM)
  Data Path Delay:      5.819ns (Levels of Logic = 2)
  Clock Path Skew:      0.242ns (4.308 - 4.066)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X47Y99.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y90.A3          net (fanout=290)      2.862   rst0/rstoutl_1
    SLICE_X7Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       0.931   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.WEBL1      net (fanout=32)       0.764   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    ----------------------------------------------------  ---------------------------
    Total                                         5.819ns (1.262ns logic, 4.557ns route)
                                                          (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay:                  5.887ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3 (RAM)
  Data Path Delay:      5.819ns (Levels of Logic = 2)
  Clock Path Skew:      0.242ns (4.308 - 4.066)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X47Y99.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y90.A3          net (fanout=290)      2.862   rst0/rstoutl_1
    SLICE_X7Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       0.931   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.WEBL3      net (fanout=32)       0.764   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    ----------------------------------------------------  ---------------------------
    Total                                         5.819ns (1.262ns logic, 4.557ns route)
                                                          (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay:                  5.887ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3 (RAM)
  Data Path Delay:      5.819ns (Levels of Logic = 2)
  Clock Path Skew:      0.242ns (4.308 - 4.066)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X47Y99.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y90.A3          net (fanout=290)      2.862   rst0/rstoutl_1
    SLICE_X7Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       0.931   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.WEBL0      net (fanout=32)       0.764   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    ----------------------------------------------------  ---------------------------
    Total                                         5.819ns (1.262ns logic, 4.557ns route)
                                                          (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay:                  5.887ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3 (RAM)
  Data Path Delay:      5.819ns (Levels of Logic = 2)
  Clock Path Skew:      0.242ns (4.308 - 4.066)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X47Y99.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y90.A3          net (fanout=290)      2.862   rst0/rstoutl_1
    SLICE_X7Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       0.931   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.WEBL2      net (fanout=32)       0.764   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    ----------------------------------------------------  ---------------------------
    Total                                         5.819ns (1.262ns logic, 4.557ns route)
                                                          (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay:                  5.846ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.istate_2 (FF)
  Data Path Delay:      5.654ns (Levels of Logic = 2)
  Clock Path Skew:      0.118ns (4.184 - 4.066)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.istate_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y99.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X7Y90.A3       net (fanout=290)      2.862   rst0/rstoutl_1
    SLICE_X7Y90.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X10Y97.A1      net (fanout=27)       2.222   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X10Y97.CLK     Tas                   0.026   ddrsp0.ddrc0/ddr64.ddrc/r.istate_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r_istate_mux0000(6)1
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.istate_2
    -------------------------------------------------  ---------------------------
    Total                                      5.654ns (0.570ns logic, 5.084ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Delay:                  5.836ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      5.759ns (Levels of Logic = 2)
  Clock Path Skew:      0.233ns (4.299 - 4.066)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X47Y99.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y90.A3          net (fanout=290)      2.862   rst0/rstoutl_1
    SLICE_X7Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       0.931   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL6      net (fanout=32)       0.704   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         5.759ns (1.262ns logic, 4.497ns route)
                                                          (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Delay:                  5.836ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      5.759ns (Levels of Logic = 2)
  Clock Path Skew:      0.233ns (4.299 - 4.066)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X47Y99.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y90.A3          net (fanout=290)      2.862   rst0/rstoutl_1
    SLICE_X7Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       0.931   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL5      net (fanout=32)       0.704   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         5.759ns (1.262ns logic, 4.497ns route)
                                                          (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Delay:                  5.836ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      5.759ns (Levels of Logic = 2)
  Clock Path Skew:      0.233ns (4.299 - 4.066)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X47Y99.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y90.A3          net (fanout=290)      2.862   rst0/rstoutl_1
    SLICE_X7Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       0.931   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL7      net (fanout=32)       0.704   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         5.759ns (1.262ns logic, 4.497ns route)
                                                          (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clkml_clkm_path" TIG;

 514 paths analyzed, 514 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.624ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl (FF)
  Destination:          rst0/r_0 (FF)
  Data Path Delay:      2.643ns (Levels of Logic = 2)
  Clock Path Skew:      -0.671ns (3.889 - 4.560)
  Source Clock:         clkml rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl to rst0/r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y106.AQ      Tcko                  0.471   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
    SLICE_X28Y81.A5      net (fanout=2)        1.908   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
    SLICE_X28Y81.A       Tilo                  0.094   rst0/r(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/odtl_0_and000011
    SLICE_X28Y81.B6      net (fanout=3)        0.167   lock
    SLICE_X28Y81.CLK     Tas                   0.003   rst0/r(3)
                                                       clklock1
                                                       rst0/r_0
    -------------------------------------------------  ---------------------------
    Total                                      2.643ns (0.568ns logic, 2.075ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Delay:                  3.390ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMC_D1 (RAM)
  Data Path Delay:      3.390ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y90.C1      net (fanout=68)       2.940   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.390ns (0.450ns logic, 2.940ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Delay:                  3.390ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMC (RAM)
  Data Path Delay:      3.390ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y90.C1      net (fanout=68)       2.940   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.390ns (0.450ns logic, 2.940ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Delay:                  3.297ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd61/DP (RAM)
  Data Path Delay:      3.297ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd61/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y89.C2      net (fanout=68)       2.847   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.297ns (0.450ns logic, 2.847ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Delay:                  3.254ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1 (RAM)
  Data Path Delay:      3.254ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X4Y92.C1       net (fanout=68)       2.804   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.254ns (0.450ns logic, 2.804ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Delay:                  3.254ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMC (RAM)
  Data Path Delay:      3.254ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X4Y92.C1       net (fanout=68)       2.804   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.254ns (0.450ns logic, 2.804ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Delay:                  3.253ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMA_D1 (RAM)
  Data Path Delay:      3.253ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y90.A1      net (fanout=68)       2.803   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.253ns (0.450ns logic, 2.803ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Delay:                  3.253ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMA (RAM)
  Data Path Delay:      3.253ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y90.A1      net (fanout=68)       2.803   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.253ns (0.450ns logic, 2.803ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Delay:                  3.248ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMB_D1 (RAM)
  Data Path Delay:      3.248ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y90.B1      net (fanout=68)       2.798   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.248ns (0.450ns logic, 2.798ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Delay:                  3.248ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMB (RAM)
  Data Path Delay:      3.248ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y90.B1      net (fanout=68)       2.798   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.248ns (0.450ns logic, 2.798ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Delay:                  3.163ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMA_D1 (RAM)
  Data Path Delay:      3.163ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X0Y95.A1       net (fanout=68)       2.713   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.163ns (0.450ns logic, 2.713ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  3.163ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMA (RAM)
  Data Path Delay:      3.163ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X0Y95.A1       net (fanout=68)       2.713   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.163ns (0.450ns logic, 2.713ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  3.158ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMB_D1 (RAM)
  Data Path Delay:      3.158ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X0Y95.B1       net (fanout=68)       2.708   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.158ns (0.450ns logic, 2.708ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  3.158ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMB (RAM)
  Data Path Delay:      3.158ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X0Y95.B1       net (fanout=68)       2.708   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.158ns (0.450ns logic, 2.708ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  3.148ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1 (RAM)
  Data Path Delay:      3.148ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X0Y95.C1       net (fanout=68)       2.698   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.148ns (0.450ns logic, 2.698ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Delay:                  3.148ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC (RAM)
  Data Path Delay:      3.148ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X0Y95.C1       net (fanout=68)       2.698   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.148ns (0.450ns logic, 2.698ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Delay:                  3.141ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1 (RAM)
  Data Path Delay:      3.141ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X0Y94.C1       net (fanout=68)       2.691   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.141ns (0.450ns logic, 2.691ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Delay:                  3.141ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC (RAM)
  Data Path Delay:      3.141ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X0Y94.C1       net (fanout=68)       2.691   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.141ns (0.450ns logic, 2.691ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Delay:                  3.128ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd62/DP (RAM)
  Data Path Delay:      3.128ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd62/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y89.B2      net (fanout=68)       2.678   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.128ns (0.450ns logic, 2.678ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Delay:                  3.063ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMC_D1 (RAM)
  Data Path Delay:      3.063ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y74.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X12Y90.C2      net (fanout=68)       2.613   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      3.063ns (0.450ns logic, 2.613ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  3.063ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMC (RAM)
  Data Path Delay:      3.063ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y74.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X12Y90.C2      net (fanout=68)       2.613   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      3.063ns (0.450ns logic, 2.613ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  3.060ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1 (RAM)
  Data Path Delay:      3.060ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y74.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X0Y95.C3       net (fanout=68)       2.610   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      3.060ns (0.450ns logic, 2.610ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  3.060ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC (RAM)
  Data Path Delay:      3.060ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y74.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X0Y95.C3       net (fanout=68)       2.610   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      3.060ns (0.450ns logic, 2.610ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  3.058ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1 (RAM)
  Data Path Delay:      3.058ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X0Y89.C1       net (fanout=68)       2.608   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.058ns (0.450ns logic, 2.608ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  3.058ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC (RAM)
  Data Path Delay:      3.058ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X0Y89.C1       net (fanout=68)       2.608   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.058ns (0.450ns logic, 2.608ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT40_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT65_path" TIG;

 49939 paths analyzed, 458 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  5.815ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[11].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.815ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[11].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y70.CQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A1      net (fanout=3)        1.368   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A       Tilo                  0.094   dvi.dvi0/r.int_reg_2_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.641   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y79.CLK     net (fanout=85)       2.012   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.815ns (0.794ns logic, 5.021ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Delay:                  5.815ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[10].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.815ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[10].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y70.CQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A1      net (fanout=3)        1.368   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A       Tilo                  0.094   dvi.dvi0/r.int_reg_2_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.641   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y78.CLK     net (fanout=85)       2.012   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.815ns (0.794ns logic, 5.021ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Delay:                  5.814ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[8].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.814ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[8].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y70.CQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A1      net (fanout=3)        1.368   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A       Tilo                  0.094   dvi.dvi0/r.int_reg_2_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.641   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y76.CLK     net (fanout=85)       2.011   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.814ns (0.794ns logic, 5.020ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Delay:                  5.814ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[9].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.814ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[9].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y70.CQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A1      net (fanout=3)        1.368   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A       Tilo                  0.094   dvi.dvi0/r.int_reg_2_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.641   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y77.CLK     net (fanout=85)       2.011   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.814ns (0.794ns logic, 5.020ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Delay:                  5.812ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[7].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.812ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[7].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y70.CQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A1      net (fanout=3)        1.368   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A       Tilo                  0.094   dvi.dvi0/r.int_reg_2_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.641   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y75.CLK     net (fanout=85)       2.009   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.812ns (0.794ns logic, 5.018ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Delay:                  5.812ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.812ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y70.CQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A1      net (fanout=3)        1.368   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A       Tilo                  0.094   dvi.dvi0/r.int_reg_2_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.641   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y74.CLK     net (fanout=85)       2.009   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.812ns (0.794ns logic, 5.018ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Delay:                  5.811ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.811ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y70.CQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A1      net (fanout=3)        1.368   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A       Tilo                  0.094   dvi.dvi0/r.int_reg_2_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.641   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y72.CLK     net (fanout=85)       2.008   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.811ns (0.794ns logic, 5.017ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Delay:                  5.811ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.811ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y70.CQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A1      net (fanout=3)        1.368   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A       Tilo                  0.094   dvi.dvi0/r.int_reg_2_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.641   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y73.CLK     net (fanout=85)       2.008   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.811ns (0.794ns logic, 5.017ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Delay:                  5.808ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.808ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y70.CQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A1      net (fanout=3)        1.368   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A       Tilo                  0.094   dvi.dvi0/r.int_reg_2_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.641   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y70.CLK     net (fanout=85)       2.005   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.808ns (0.794ns logic, 5.014ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Delay:                  5.808ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.808ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y70.CQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A1      net (fanout=3)        1.368   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A       Tilo                  0.094   dvi.dvi0/r.int_reg_2_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.641   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y71.CLK     net (fanout=85)       2.005   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.808ns (0.794ns logic, 5.014ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Delay:                  5.806ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.806ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y70.CQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A1      net (fanout=3)        1.368   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A       Tilo                  0.094   dvi.dvi0/r.int_reg_2_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.641   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y69.CLK     net (fanout=85)       2.003   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.806ns (0.794ns logic, 5.012ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Delay:                  5.806ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.806ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y70.CQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A1      net (fanout=3)        1.368   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A       Tilo                  0.094   dvi.dvi0/r.int_reg_2_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.641   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y68.CLK     net (fanout=85)       2.003   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.806ns (0.794ns logic, 5.012ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Delay:                  5.804ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/hsync (FF)
  Data Path Delay:      5.804ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/hsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y70.CQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A1      net (fanout=3)        1.368   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A       Tilo                  0.094   dvi.dvi0/r.int_reg_2_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.641   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y67.CLK     net (fanout=85)       2.001   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.804ns (0.794ns logic, 5.010ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Delay:                  5.804ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/vsync (FF)
  Data Path Delay:      5.804ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/vsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y70.CQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A1      net (fanout=3)        1.368   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A       Tilo                  0.094   dvi.dvi0/r.int_reg_2_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.641   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y66.CLK     net (fanout=85)       2.001   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.804ns (0.794ns logic, 5.010ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Delay:                  5.800ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.800ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y70.CQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A1      net (fanout=3)        1.368   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A       Tilo                  0.094   dvi.dvi0/r.int_reg_2_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.641   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y62.CLK     net (fanout=85)       1.997   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.800ns (0.794ns logic, 5.006ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Delay:                  5.800ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.800ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y70.CQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A1      net (fanout=3)        1.368   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A       Tilo                  0.094   dvi.dvi0/r.int_reg_2_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.641   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y63.CLK     net (fanout=85)       1.997   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.800ns (0.794ns logic, 5.006ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Delay:                  5.797ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/de (FF)
  Data Path Delay:      5.797ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/de
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y70.CQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A1      net (fanout=3)        1.368   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A       Tilo                  0.094   dvi.dvi0/r.int_reg_2_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.641   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y61.CLK     net (fanout=85)       1.994   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.797ns (0.794ns logic, 5.003ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Delay:                  5.724ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/ddroreg_n/xil.xil0/preD2 (FF)
  Data Path Delay:      5.724ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/ddroreg_n/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y70.CQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A1      net (fanout=3)        1.368   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A       Tilo                  0.094   dvi.dvi0/r.int_reg_2_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.641   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X99Y31.CLK     net (fanout=85)       1.921   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.724ns (0.794ns logic, 4.930ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Delay:                  5.674ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.674ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y70.CQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A1      net (fanout=3)        1.368   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A       Tilo                  0.094   dvi.dvi0/r.int_reg_2_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.641   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X83Y38.CLK     net (fanout=85)       1.871   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.674ns (0.794ns logic, 4.880ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay:                  5.674ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.674ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y70.CQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A1      net (fanout=3)        1.368   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A       Tilo                  0.094   dvi.dvi0/r.int_reg_2_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.641   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X78Y34.CLK     net (fanout=85)       1.871   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.674ns (0.794ns logic, 4.880ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay:                  5.672ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.672ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y70.CQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A1      net (fanout=3)        1.368   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A       Tilo                  0.094   dvi.dvi0/r.int_reg_2_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.641   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X83Y37.CLK     net (fanout=85)       1.869   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.672ns (0.794ns logic, 4.878ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay:                  5.671ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvi0/t.read_pointer_8 (FF)
  Data Path Delay:      5.671ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvi0/t.read_pointer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y70.CQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A1      net (fanout=3)        1.368   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A       Tilo                  0.094   dvi.dvi0/r.int_reg_2_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.641   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X45Y17.CLK     net (fanout=85)       1.868   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.671ns (0.794ns logic, 4.877ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay:                  5.669ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvi0/t.read_pointer_2 (FF)
  Data Path Delay:      5.669ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvi0/t.read_pointer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y70.CQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A1      net (fanout=3)        1.368   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A       Tilo                  0.094   dvi.dvi0/r.int_reg_2_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.641   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X44Y16.CLK     net (fanout=85)       1.866   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.669ns (0.794ns logic, 4.875ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay:                  5.669ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvi0/t.read_pointer_1 (FF)
  Data Path Delay:      5.669ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvi0/t.read_pointer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y70.CQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A1      net (fanout=3)        1.368   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A       Tilo                  0.094   dvi.dvi0/r.int_reg_2_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.641   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X44Y16.CLK     net (fanout=85)       1.866   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.669ns (0.794ns logic, 4.875ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay:                  5.669ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvi0/t.read_pointer_3 (FF)
  Data Path Delay:      5.669ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvi0/t.read_pointer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y70.CQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A1      net (fanout=3)        1.368   dvi.dvi0/r.clk_sel_1
    SLICE_X48Y75.A       Tilo                  0.094   dvi.dvi0/r.int_reg_2_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.641   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X44Y16.CLK     net (fanout=85)       1.866   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.669ns (0.794ns logic, 4.875ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_PLB_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_TFT40_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_TFT65_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  2.762ns (data path)
  Source:               dvi.dvictrl0/clkval_1 (FF)
  Destination:          dvi.dvictrl0/bufg00 (OTHER)
  Data Path Delay:      2.762ns (Levels of Logic = 1)
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_1 to dvi.dvictrl0/bufg00
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y71.AQ      Tcko                  0.450   clk25
                                                       dvi.dvictrl0/clkval_1
    SLICE_X48Y75.A5      net (fanout=2)        0.577   clk25
    SLICE_X48Y75.A       Tilo                  0.094   dvi.dvi0/r.int_reg_2_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.641   dvi.dvictrl0/lvgaclk
    -------------------------------------------------  ---------------------------
    Total                                      2.762ns (0.544ns logic, 2.218ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_PLB_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_TFT65_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.937ns (data path)
  Source:               dvi.dvictrl0/bufg01 (OTHER)
  Destination:          dvi.dvictrl0/bufg00 (OTHER)
  Data Path Delay:      3.937ns (Levels of Logic = 1)

  Maximum Data Path: dvi.dvictrl0/bufg01 to dvi.dvictrl0/bufg00
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y75.A3      net (fanout=1)        2.202   dvi.dvictrl0/lclk40
    SLICE_X48Y75.A       Tilo                  0.094   dvi.dvi0/r.int_reg_2_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.641   dvi.dvictrl0/lvgaclk
    -------------------------------------------------  ---------------------------
    Total                                      3.937ns (0.094ns logic, 3.843ns route)
                                                       (2.4% logic, 97.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_PLB_path" TIG;

 132 paths analyzed, 120 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  14.184ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.203ns (Levels of Logic = 2)
  Clock Path Skew:      -4.203ns (1.730 - 5.933)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X56Y68.AQ        Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                         dvi.dvi0/sync_c.s3_1
    SLICE_X37Y30.A3        net (fanout=70)       4.933   dvi.dvi0/sync_c.s3_1
    SLICE_X37Y30.A         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(8)
                                                         dvi.dvi0/v_ram_address_mux0002(0)21
    SLICE_X38Y28.B1        net (fanout=9)        1.094   dvi.dvi0/N62
    SLICE_X38Y28.B         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(3)
                                                         dvi.dvi0/v_ram_address_mux0002(6)1
    RAMB36_X2Y8.ADDRBU12   net (fanout=1)        2.170   dvi.dvi0/write_pointer_fifo(6)
    RAMB36_X2Y8.CLKBWRCLKU Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        9.203ns (1.006ns logic, 8.197ns route)
                                                         (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Delay:                  14.057ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.076ns (Levels of Logic = 2)
  Clock Path Skew:      -4.203ns (1.730 - 5.933)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X56Y68.AQ        Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                         dvi.dvi0/sync_c.s3_1
    SLICE_X37Y30.A3        net (fanout=70)       4.933   dvi.dvi0/sync_c.s3_1
    SLICE_X37Y30.A         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(8)
                                                         dvi.dvi0/v_ram_address_mux0002(0)21
    SLICE_X39Y28.A1        net (fanout=9)        1.063   dvi.dvi0/N62
    SLICE_X39Y28.A         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(4)
                                                         dvi.dvi0/v_ram_address_mux0002(0)1
    RAMB36_X2Y8.ADDRBU6    net (fanout=1)        2.074   dvi.dvi0/write_pointer_fifo(0)
    RAMB36_X2Y8.CLKBWRCLKU Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        9.076ns (1.006ns logic, 8.070ns route)
                                                         (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Delay:                  13.969ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.988ns (Levels of Logic = 2)
  Clock Path Skew:      -4.203ns (1.730 - 5.933)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X56Y68.AQ        Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                         dvi.dvi0/sync_c.s3_1
    SLICE_X37Y30.A3        net (fanout=70)       4.933   dvi.dvi0/sync_c.s3_1
    SLICE_X37Y30.A         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(8)
                                                         dvi.dvi0/v_ram_address_mux0002(0)21
    SLICE_X38Y28.A1        net (fanout=9)        1.100   dvi.dvi0/N62
    SLICE_X38Y28.A         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(3)
                                                         dvi.dvi0/v_ram_address_mux0002(1)1
    RAMB36_X2Y8.ADDRBU7    net (fanout=1)        1.949   dvi.dvi0/write_pointer_fifo(1)
    RAMB36_X2Y8.CLKBWRCLKU Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.988ns (1.006ns logic, 7.982ns route)
                                                         (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Delay:                  13.969ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.988ns (Levels of Logic = 2)
  Clock Path Skew:      -4.203ns (1.730 - 5.933)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X56Y68.AQ        Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                         dvi.dvi0/sync_c.s3_1
    SLICE_X37Y30.A3        net (fanout=70)       4.933   dvi.dvi0/sync_c.s3_1
    SLICE_X37Y30.A         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(8)
                                                         dvi.dvi0/v_ram_address_mux0002(0)21
    SLICE_X39Y28.B1        net (fanout=9)        1.061   dvi.dvi0/N62
    SLICE_X39Y28.B         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(4)
                                                         dvi.dvi0/v_ram_address_mux0002(5)1
    RAMB36_X2Y8.ADDRBU11   net (fanout=1)        1.988   dvi.dvi0/write_pointer_fifo(5)
    RAMB36_X2Y8.CLKBWRCLKU Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.988ns (1.006ns logic, 7.982ns route)
                                                         (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Delay:                  13.816ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.status_0 (FF)
  Data Path Delay:      8.763ns (Levels of Logic = 2)
  Clock Path Skew:      -4.275ns (1.658 - 5.933)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.status_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y68.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X39Y29.D6      net (fanout=70)       4.627   dvi.dvi0/sync_c.s3_1
    SLICE_X39Y29.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X61Y39.A4      net (fanout=35)       2.443   dvi.dvi0/r.status_cst
    SLICE_X61Y39.A       Tilo                  0.094   dvi.dvi0/r_status_and0000
                                                       dvi.dvi0/r_status_and00002
    SLICE_X58Y39.SR      net (fanout=1)        0.489   dvi.dvi0/r_status_and0000
    SLICE_X58Y39.CLK     Tsrck                 0.545   dvi.dvi0/r.status_0
                                                       dvi.dvi0/r.status_0
    -------------------------------------------------  ---------------------------
    Total                                      8.763ns (1.204ns logic, 7.559ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Delay:                  13.760ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.779ns (Levels of Logic = 2)
  Clock Path Skew:      -4.203ns (1.730 - 5.933)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X56Y68.AQ        Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                         dvi.dvi0/sync_c.s3_1
    SLICE_X29Y30.C3        net (fanout=70)       4.571   dvi.dvi0/sync_c.s3_1
    SLICE_X29Y30.C         Tilo                  0.094   dvi.dvi0/N49
                                                         dvi.dvi0/v_ram_address_mux0002(0)11
    SLICE_X38Y28.B3        net (fanout=9)        1.032   dvi.dvi0/N49
    SLICE_X38Y28.B         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(3)
                                                         dvi.dvi0/v_ram_address_mux0002(6)1
    RAMB36_X2Y8.ADDRBU12   net (fanout=1)        2.170   dvi.dvi0/write_pointer_fifo(6)
    RAMB36_X2Y8.CLKBWRCLKU Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.779ns (1.006ns logic, 7.773ns route)
                                                         (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Delay:                  13.651ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.670ns (Levels of Logic = 2)
  Clock Path Skew:      -4.203ns (1.730 - 5.933)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X56Y68.AQ        Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                         dvi.dvi0/sync_c.s3_1
    SLICE_X29Y30.C3        net (fanout=70)       4.571   dvi.dvi0/sync_c.s3_1
    SLICE_X29Y30.C         Tilo                  0.094   dvi.dvi0/N49
                                                         dvi.dvi0/v_ram_address_mux0002(0)11
    SLICE_X39Y28.A3        net (fanout=9)        1.019   dvi.dvi0/N49
    SLICE_X39Y28.A         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(4)
                                                         dvi.dvi0/v_ram_address_mux0002(0)1
    RAMB36_X2Y8.ADDRBU6    net (fanout=1)        2.074   dvi.dvi0/write_pointer_fifo(0)
    RAMB36_X2Y8.CLKBWRCLKU Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.670ns (1.006ns logic, 7.664ns route)
                                                         (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Delay:                  13.619ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.638ns (Levels of Logic = 2)
  Clock Path Skew:      -4.203ns (1.730 - 5.933)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X56Y68.AQ        Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                         dvi.dvi0/sync_c.s3_1
    SLICE_X37Y30.A3        net (fanout=70)       4.933   dvi.dvi0/sync_c.s3_1
    SLICE_X37Y30.A         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(8)
                                                         dvi.dvi0/v_ram_address_mux0002(0)21
    SLICE_X39Y28.C6        net (fanout=9)        0.499   dvi.dvi0/N62
    SLICE_X39Y28.C         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(4)
                                                         dvi.dvi0/v_ram_address_mux0002(7)1
    RAMB36_X2Y8.ADDRBU13   net (fanout=1)        2.200   dvi.dvi0/write_pointer_fifo(7)
    RAMB36_X2Y8.CLKBWRCLKU Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.638ns (1.006ns logic, 7.632ns route)
                                                         (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Delay:                  13.564ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.583ns (Levels of Logic = 2)
  Clock Path Skew:      -4.203ns (1.730 - 5.933)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X56Y68.AQ        Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                         dvi.dvi0/sync_c.s3_1
    SLICE_X29Y30.C3        net (fanout=70)       4.571   dvi.dvi0/sync_c.s3_1
    SLICE_X29Y30.C         Tilo                  0.094   dvi.dvi0/N49
                                                         dvi.dvi0/v_ram_address_mux0002(0)11
    SLICE_X39Y28.C5        net (fanout=9)        0.806   dvi.dvi0/N49
    SLICE_X39Y28.C         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(4)
                                                         dvi.dvi0/v_ram_address_mux0002(7)1
    RAMB36_X2Y8.ADDRBU13   net (fanout=1)        2.200   dvi.dvi0/write_pointer_fifo(7)
    RAMB36_X2Y8.CLKBWRCLKU Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.583ns (1.006ns logic, 7.577ns route)
                                                         (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Delay:                  13.562ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.581ns (Levels of Logic = 2)
  Clock Path Skew:      -4.203ns (1.730 - 5.933)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X56Y68.AQ        Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                         dvi.dvi0/sync_c.s3_1
    SLICE_X29Y30.C3        net (fanout=70)       4.571   dvi.dvi0/sync_c.s3_1
    SLICE_X29Y30.C         Tilo                  0.094   dvi.dvi0/N49
                                                         dvi.dvi0/v_ram_address_mux0002(0)11
    SLICE_X39Y28.B3        net (fanout=9)        1.016   dvi.dvi0/N49
    SLICE_X39Y28.B         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(4)
                                                         dvi.dvi0/v_ram_address_mux0002(5)1
    RAMB36_X2Y8.ADDRBU11   net (fanout=1)        1.988   dvi.dvi0/write_pointer_fifo(5)
    RAMB36_X2Y8.CLKBWRCLKU Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.581ns (1.006ns logic, 7.575ns route)
                                                         (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Delay:                  13.546ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.565ns (Levels of Logic = 2)
  Clock Path Skew:      -4.203ns (1.730 - 5.933)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X56Y68.AQ        Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                         dvi.dvi0/sync_c.s3_1
    SLICE_X29Y30.C3        net (fanout=70)       4.571   dvi.dvi0/sync_c.s3_1
    SLICE_X29Y30.C         Tilo                  0.094   dvi.dvi0/N49
                                                         dvi.dvi0/v_ram_address_mux0002(0)11
    SLICE_X38Y28.A3        net (fanout=9)        1.039   dvi.dvi0/N49
    SLICE_X38Y28.A         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(3)
                                                         dvi.dvi0/v_ram_address_mux0002(1)1
    RAMB36_X2Y8.ADDRBU7    net (fanout=1)        1.949   dvi.dvi0/write_pointer_fifo(1)
    RAMB36_X2Y8.CLKBWRCLKU Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.565ns (1.006ns logic, 7.559ns route)
                                                         (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Delay:                  13.519ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.status_1 (FF)
  Data Path Delay:      8.445ns (Levels of Logic = 2)
  Clock Path Skew:      -4.296ns (1.637 - 5.933)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.status_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y68.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X39Y29.D6      net (fanout=70)       4.627   dvi.dvi0/sync_c.s3_1
    SLICE_X39Y29.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X60Y37.A3      net (fanout=35)       2.191   dvi.dvi0/r.status_cst
    SLICE_X60Y37.A       Tilo                  0.094   dvi.dvi0/Mcount_r.status_val
                                                       dvi.dvi0/Mcount_r.status_val1
    SLICE_X61Y37.SR      net (fanout=1)        0.423   dvi.dvi0/Mcount_r.status_val
    SLICE_X61Y37.CLK     Tsrck                 0.545   dvi.dvi0/r.status_1
                                                       dvi.dvi0/r.status_1
    -------------------------------------------------  ---------------------------
    Total                                      8.445ns (1.204ns logic, 7.241ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Delay:                  13.510ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.529ns (Levels of Logic = 2)
  Clock Path Skew:      -4.203ns (1.730 - 5.933)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X56Y68.AQ        Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                         dvi.dvi0/sync_c.s3_1
    SLICE_X37Y30.A3        net (fanout=70)       4.933   dvi.dvi0/sync_c.s3_1
    SLICE_X37Y30.A         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(8)
                                                         dvi.dvi0/v_ram_address_mux0002(0)21
    SLICE_X39Y28.D6        net (fanout=9)        0.494   dvi.dvi0/N62
    SLICE_X39Y28.D         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(4)
                                                         dvi.dvi0/v_ram_address_mux0002(4)1
    RAMB36_X2Y8.ADDRBU10   net (fanout=1)        2.096   dvi.dvi0/write_pointer_fifo(4)
    RAMB36_X2Y8.CLKBWRCLKU Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.529ns (1.006ns logic, 7.523ns route)
                                                         (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Delay:                  13.473ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.492ns (Levels of Logic = 2)
  Clock Path Skew:      -4.203ns (1.730 - 5.933)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X56Y68.AQ        Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                         dvi.dvi0/sync_c.s3_1
    SLICE_X37Y30.A3        net (fanout=70)       4.933   dvi.dvi0/sync_c.s3_1
    SLICE_X37Y30.A         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(8)
                                                         dvi.dvi0/v_ram_address_mux0002(0)21
    SLICE_X38Y28.D6        net (fanout=9)        0.510   dvi.dvi0/N62
    SLICE_X38Y28.D         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(3)
                                                         dvi.dvi0/v_ram_address_mux0002(3)1
    RAMB36_X2Y8.ADDRBU9    net (fanout=1)        2.043   dvi.dvi0/write_pointer_fifo(3)
    RAMB36_X2Y8.CLKBWRCLKU Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.492ns (1.006ns logic, 7.486ns route)
                                                         (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Delay:                  13.464ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.483ns (Levels of Logic = 2)
  Clock Path Skew:      -4.203ns (1.730 - 5.933)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X56Y68.AQ        Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                         dvi.dvi0/sync_c.s3_1
    SLICE_X29Y30.C3        net (fanout=70)       4.571   dvi.dvi0/sync_c.s3_1
    SLICE_X29Y30.C         Tilo                  0.094   dvi.dvi0/N49
                                                         dvi.dvi0/v_ram_address_mux0002(0)11
    SLICE_X39Y28.D5        net (fanout=9)        0.810   dvi.dvi0/N49
    SLICE_X39Y28.D         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(4)
                                                         dvi.dvi0/v_ram_address_mux0002(4)1
    RAMB36_X2Y8.ADDRBU10   net (fanout=1)        2.096   dvi.dvi0/write_pointer_fifo(4)
    RAMB36_X2Y8.CLKBWRCLKU Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.483ns (1.006ns logic, 7.477ns route)
                                                         (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Delay:                  13.431ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.450ns (Levels of Logic = 2)
  Clock Path Skew:      -4.203ns (1.730 - 5.933)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X56Y68.AQ        Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                         dvi.dvi0/sync_c.s3_1
    SLICE_X29Y30.C3        net (fanout=70)       4.571   dvi.dvi0/sync_c.s3_1
    SLICE_X29Y30.C         Tilo                  0.094   dvi.dvi0/N49
                                                         dvi.dvi0/v_ram_address_mux0002(0)11
    SLICE_X38Y28.D5        net (fanout=9)        0.830   dvi.dvi0/N49
    SLICE_X38Y28.D         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(3)
                                                         dvi.dvi0/v_ram_address_mux0002(3)1
    RAMB36_X2Y8.ADDRBU9    net (fanout=1)        2.043   dvi.dvi0/write_pointer_fifo(3)
    RAMB36_X2Y8.CLKBWRCLKU Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.450ns (1.006ns logic, 7.444ns route)
                                                         (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Delay:                  13.378ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.397ns (Levels of Logic = 2)
  Clock Path Skew:      -4.203ns (1.730 - 5.933)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X56Y68.AQ        Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                         dvi.dvi0/sync_c.s3_1
    SLICE_X37Y30.A3        net (fanout=70)       4.933   dvi.dvi0/sync_c.s3_1
    SLICE_X37Y30.A         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(8)
                                                         dvi.dvi0/v_ram_address_mux0002(0)21
    SLICE_X38Y28.C6        net (fanout=9)        0.509   dvi.dvi0/N62
    SLICE_X38Y28.C         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(3)
                                                         dvi.dvi0/v_ram_address_mux0002(2)1
    RAMB36_X2Y8.ADDRBU8    net (fanout=1)        1.949   dvi.dvi0/write_pointer_fifo(2)
    RAMB36_X2Y8.CLKBWRCLKU Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.397ns (1.006ns logic, 7.391ns route)
                                                         (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Delay:                  13.324ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.343ns (Levels of Logic = 2)
  Clock Path Skew:      -4.203ns (1.730 - 5.933)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X56Y68.AQ        Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                         dvi.dvi0/sync_c.s3_1
    SLICE_X29Y30.C3        net (fanout=70)       4.571   dvi.dvi0/sync_c.s3_1
    SLICE_X29Y30.C         Tilo                  0.094   dvi.dvi0/N49
                                                         dvi.dvi0/v_ram_address_mux0002(0)11
    SLICE_X38Y28.C5        net (fanout=9)        0.817   dvi.dvi0/N49
    SLICE_X38Y28.C         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(3)
                                                         dvi.dvi0/v_ram_address_mux0002(2)1
    RAMB36_X2Y8.ADDRBU8    net (fanout=1)        1.949   dvi.dvi0/write_pointer_fifo(2)
    RAMB36_X2Y8.CLKBWRCLKU Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.343ns (1.006ns logic, 7.337ns route)
                                                         (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Delay:                  13.137ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_24 (FF)
  Data Path Delay:      7.964ns (Levels of Logic = 2)
  Clock Path Skew:      -4.395ns (1.538 - 5.933)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y68.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X39Y29.D6      net (fanout=70)       4.627   dvi.dvi0/sync_c.s3_1
    SLICE_X39Y29.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X41Y77.C2      net (fanout=35)       2.743   dvi.dvi0/r.status_cst
    SLICE_X41Y77.CLK     Tas                   0.029   dvi.dvi0/r.adress_25
                                                       dvi.dvi0/Mmux_r.adress_mux0000361
                                                       dvi.dvi0/r.adress_24
    -------------------------------------------------  ---------------------------
    Total                                      7.964ns (0.594ns logic, 7.370ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Delay:                  13.109ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.status_0 (FF)
  Data Path Delay:      8.056ns (Levels of Logic = 1)
  Clock Path Skew:      -4.275ns (1.658 - 5.933)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.status_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y68.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X39Y29.D6      net (fanout=70)       4.627   dvi.dvi0/sync_c.s3_1
    SLICE_X39Y29.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X58Y39.DX      net (fanout=35)       2.284   dvi.dvi0/r.status_cst
    SLICE_X58Y39.CLK     Tsrck                 0.580   dvi.dvi0/r.status_0
                                                       dvi.dvi0/r.status_0
    -------------------------------------------------  ---------------------------
    Total                                      8.056ns (1.145ns logic, 6.911ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  13.092ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.111ns (Levels of Logic = 2)
  Clock Path Skew:      -4.203ns (1.730 - 5.933)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X56Y68.AQ        Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                         dvi.dvi0/sync_c.s3_1
    SLICE_X29Y30.C3        net (fanout=70)       4.571   dvi.dvi0/sync_c.s3_1
    SLICE_X29Y30.C         Tilo                  0.094   dvi.dvi0/N49
                                                         dvi.dvi0/v_ram_address_mux0002(0)11
    SLICE_X37Y30.B5        net (fanout=9)        0.600   dvi.dvi0/N49
    SLICE_X37Y30.B         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(8)
                                                         dvi.dvi0/v_ram_address_mux0002(8)1
    RAMB36_X2Y8.ADDRBU14   net (fanout=1)        1.934   dvi.dvi0/write_pointer_fifo(8)
    RAMB36_X2Y8.CLKBWRCLKU Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.111ns (1.006ns logic, 7.105ns route)
                                                         (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Delay:                  13.001ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.020ns (Levels of Logic = 2)
  Clock Path Skew:      -4.203ns (1.730 - 5.933)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X56Y68.AQ        Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                         dvi.dvi0/sync_c.s3_1
    SLICE_X37Y30.A3        net (fanout=70)       4.933   dvi.dvi0/sync_c.s3_1
    SLICE_X37Y30.A         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(8)
                                                         dvi.dvi0/v_ram_address_mux0002(0)21
    SLICE_X37Y30.B6        net (fanout=9)        0.147   dvi.dvi0/N62
    SLICE_X37Y30.B         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(8)
                                                         dvi.dvi0/v_ram_address_mux0002(8)1
    RAMB36_X2Y8.ADDRBU14   net (fanout=1)        1.934   dvi.dvi0/write_pointer_fifo(8)
    RAMB36_X2Y8.CLKBWRCLKU Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.020ns (1.006ns logic, 7.014ns route)
                                                         (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Delay:                  12.976ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.level_5 (FF)
  Data Path Delay:      7.820ns (Levels of Logic = 1)
  Clock Path Skew:      -4.378ns (1.555 - 5.933)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.level_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y68.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X39Y29.D6      net (fanout=70)       4.627   dvi.dvi0/sync_c.s3_1
    SLICE_X39Y29.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X55Y40.SR      net (fanout=35)       2.081   dvi.dvi0/r.status_cst
    SLICE_X55Y40.CLK     Tsrck                 0.547   dvi.dvi0/r.level_6
                                                       dvi.dvi0/r.level_5
    -------------------------------------------------  ---------------------------
    Total                                      7.820ns (1.112ns logic, 6.708ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  12.976ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.level_4 (FF)
  Data Path Delay:      7.820ns (Levels of Logic = 1)
  Clock Path Skew:      -4.378ns (1.555 - 5.933)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.level_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y68.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X39Y29.D6      net (fanout=70)       4.627   dvi.dvi0/sync_c.s3_1
    SLICE_X39Y29.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X55Y40.SR      net (fanout=35)       2.081   dvi.dvi0/r.status_cst
    SLICE_X55Y40.CLK     Tsrck                 0.547   dvi.dvi0/r.level_6
                                                       dvi.dvi0/r.level_4
    -------------------------------------------------  ---------------------------
    Total                                      7.820ns (1.112ns logic, 6.708ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  12.976ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.level_6 (FF)
  Data Path Delay:      7.820ns (Levels of Logic = 1)
  Clock Path Skew:      -4.378ns (1.555 - 5.933)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.level_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y68.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X39Y29.D6      net (fanout=70)       4.627   dvi.dvi0/sync_c.s3_1
    SLICE_X39Y29.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X55Y40.SR      net (fanout=35)       2.081   dvi.dvi0/r.status_cst
    SLICE_X55Y40.CLK     Tsrck                 0.547   dvi.dvi0/r.level_6
                                                       dvi.dvi0/r.level_6
    -------------------------------------------------  ---------------------------
    Total                                      7.820ns (1.112ns logic, 6.708ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_TFT40_path" TIG;

 7268 paths analyzed, 890 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  10.416ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      10.238ns (Levels of Logic = 5)
  Clock Path Skew:      0.129ns (1.402 - 1.273)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X66Y62.DQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A2        net (fanout=20)       2.924   dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A         Tilo                  0.094   dvi.dvi0/t.read_pointer_cst
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X49Y26.C2        net (fanout=1)        1.060   N1103
    SLICE_X49Y26.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X52Y28.A1        net (fanout=3)        1.071   dvi.dvi0/v1_lock_and0000
    SLICE_X52Y28.AMUX      Tilo                  0.362   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y42.A5        net (fanout=15)       1.372   dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y42.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X54Y42.C1        net (fanout=48)       1.432   dvi.dvi0/N47
    SLICE_X54Y42.C         Tilo                  0.094   dvi.dvi0/r.level_7
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)1
    RAMB36_X2Y8.ADDRAL6    net (fanout=1)        0.844   dvi.dvi0/read_pointer_clut(0)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                       10.238ns (1.535ns logic, 8.703ns route)
                                                         (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  10.403ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      10.225ns (Levels of Logic = 5)
  Clock Path Skew:      0.129ns (1.402 - 1.273)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X66Y62.DQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A2        net (fanout=20)       2.924   dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A         Tilo                  0.094   dvi.dvi0/t.read_pointer_cst
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X49Y26.C2        net (fanout=1)        1.060   N1103
    SLICE_X49Y26.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X52Y28.B1        net (fanout=3)        1.066   dvi.dvi0/v1_lock_and0000
    SLICE_X52Y28.AMUX      Topba                 0.354   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y42.A5        net (fanout=15)       1.372   dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y42.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X54Y42.C1        net (fanout=48)       1.432   dvi.dvi0/N47
    SLICE_X54Y42.C         Tilo                  0.094   dvi.dvi0/r.level_7
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)1
    RAMB36_X2Y8.ADDRAL6    net (fanout=1)        0.844   dvi.dvi0/read_pointer_clut(0)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                       10.225ns (1.527ns logic, 8.698ns route)
                                                         (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Delay:                  10.266ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      10.088ns (Levels of Logic = 5)
  Clock Path Skew:      0.129ns (1.402 - 1.273)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X66Y62.DQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A2        net (fanout=20)       2.924   dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A         Tilo                  0.094   dvi.dvi0/t.read_pointer_cst
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X49Y26.C2        net (fanout=1)        1.060   N1103
    SLICE_X49Y26.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X52Y28.A1        net (fanout=3)        1.071   dvi.dvi0/v1_lock_and0000
    SLICE_X52Y28.AMUX      Tilo                  0.362   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y42.A5        net (fanout=15)       1.372   dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y42.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X53Y41.A4        net (fanout=48)       1.228   dvi.dvi0/N47
    SLICE_X53Y41.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X2Y8.ADDRAL8    net (fanout=1)        0.898   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                       10.088ns (1.535ns logic, 8.553ns route)
                                                         (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Delay:                  10.253ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      10.075ns (Levels of Logic = 5)
  Clock Path Skew:      0.129ns (1.402 - 1.273)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X66Y62.DQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A2        net (fanout=20)       2.924   dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A         Tilo                  0.094   dvi.dvi0/t.read_pointer_cst
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X49Y26.C2        net (fanout=1)        1.060   N1103
    SLICE_X49Y26.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X52Y28.B1        net (fanout=3)        1.066   dvi.dvi0/v1_lock_and0000
    SLICE_X52Y28.AMUX      Topba                 0.354   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y42.A5        net (fanout=15)       1.372   dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y42.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X53Y41.A4        net (fanout=48)       1.228   dvi.dvi0/N47
    SLICE_X53Y41.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X2Y8.ADDRAL8    net (fanout=1)        0.898   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                       10.075ns (1.527ns logic, 8.548ns route)
                                                         (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Delay:                  10.183ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      10.001ns (Levels of Logic = 5)
  Clock Path Skew:      0.125ns (1.398 - 1.273)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X66Y62.DQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A2        net (fanout=20)       2.924   dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A         Tilo                  0.094   dvi.dvi0/t.read_pointer_cst
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X49Y26.C2        net (fanout=1)        1.060   N1103
    SLICE_X49Y26.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X52Y28.A1        net (fanout=3)        1.071   dvi.dvi0/v1_lock_and0000
    SLICE_X52Y28.AMUX      Tilo                  0.362   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X46Y26.A5        net (fanout=15)       1.004   dvi.dvi0/v1_lock_mux0002
    SLICE_X46Y26.A         Tilo                  0.094   dvi.dvi0/read_pointer_fifo(8)
                                                         dvi.dvi0/inc_pointer_mux00041
    SLICE_X46Y26.B6        net (fanout=2)        0.165   dvi.dvi0/inc_pointer_mux0004
    SLICE_X46Y26.B         Tilo                  0.094   dvi.dvi0/read_pointer_fifo(8)
                                                         dvi.dvi0/v1_read_pointer_out_mux0003(8)1
    RAMB36_X2Y8.ADDRAU14   net (fanout=1)        2.242   dvi.dvi0/read_pointer_fifo(8)
    RAMB36_X2Y8.CLKARDCLKU Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                       10.001ns (1.535ns logic, 8.466ns route)
                                                         (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Delay:                  10.170ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.988ns (Levels of Logic = 5)
  Clock Path Skew:      0.125ns (1.398 - 1.273)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X66Y62.DQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A2        net (fanout=20)       2.924   dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A         Tilo                  0.094   dvi.dvi0/t.read_pointer_cst
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X49Y26.C2        net (fanout=1)        1.060   N1103
    SLICE_X49Y26.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X52Y28.B1        net (fanout=3)        1.066   dvi.dvi0/v1_lock_and0000
    SLICE_X52Y28.AMUX      Topba                 0.354   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X46Y26.A5        net (fanout=15)       1.004   dvi.dvi0/v1_lock_mux0002
    SLICE_X46Y26.A         Tilo                  0.094   dvi.dvi0/read_pointer_fifo(8)
                                                         dvi.dvi0/inc_pointer_mux00041
    SLICE_X46Y26.B6        net (fanout=2)        0.165   dvi.dvi0/inc_pointer_mux0004
    SLICE_X46Y26.B         Tilo                  0.094   dvi.dvi0/read_pointer_fifo(8)
                                                         dvi.dvi0/v1_read_pointer_out_mux0003(8)1
    RAMB36_X2Y8.ADDRAU14   net (fanout=1)        2.242   dvi.dvi0/read_pointer_fifo(8)
    RAMB36_X2Y8.CLKARDCLKU Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        9.988ns (1.527ns logic, 8.461ns route)
                                                         (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Delay:                  10.170ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      10.065ns (Levels of Logic = 2)
  Clock Path Skew:      0.202ns (1.398 - 1.196)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X56Y68.AQ        Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                         dvi.dvi0/sync_c.s3_1
    SLICE_X48Y25.D5        net (fanout=70)       5.921   dvi.dvi0/sync_c.s3_1
    SLICE_X48Y25.D         Tilo                  0.094   dvi.dvi0/t.read_pointer_cst
                                                         dvi.dvi0/t.read_pointer_cst1
    SLICE_X46Y26.B5        net (fanout=22)       0.896   dvi.dvi0/t.read_pointer_cst
    SLICE_X46Y26.B         Tilo                  0.094   dvi.dvi0/read_pointer_fifo(8)
                                                         dvi.dvi0/v1_read_pointer_out_mux0003(8)1
    RAMB36_X2Y8.ADDRAU14   net (fanout=1)        2.242   dvi.dvi0/read_pointer_fifo(8)
    RAMB36_X2Y8.CLKARDCLKU Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                       10.065ns (1.006ns logic, 9.059ns route)
                                                         (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Delay:                  10.127ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.949ns (Levels of Logic = 5)
  Clock Path Skew:      0.129ns (1.402 - 1.273)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X66Y62.DQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A2        net (fanout=20)       2.924   dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A         Tilo                  0.094   dvi.dvi0/t.read_pointer_cst
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X49Y26.C2        net (fanout=1)        1.060   N1103
    SLICE_X49Y26.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X52Y28.A1        net (fanout=3)        1.071   dvi.dvi0/v1_lock_and0000
    SLICE_X52Y28.AMUX      Tilo                  0.362   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y42.A5        net (fanout=15)       1.372   dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y42.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X63Y40.A5        net (fanout=48)       0.853   dvi.dvi0/N47
    SLICE_X63Y40.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X2Y8.ADDRAL10   net (fanout=1)        1.134   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        9.949ns (1.535ns logic, 8.414ns route)
                                                         (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Delay:                  10.114ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.936ns (Levels of Logic = 5)
  Clock Path Skew:      0.129ns (1.402 - 1.273)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X66Y62.DQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A2        net (fanout=20)       2.924   dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A         Tilo                  0.094   dvi.dvi0/t.read_pointer_cst
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X49Y26.C2        net (fanout=1)        1.060   N1103
    SLICE_X49Y26.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X52Y28.B1        net (fanout=3)        1.066   dvi.dvi0/v1_lock_and0000
    SLICE_X52Y28.AMUX      Topba                 0.354   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y42.A5        net (fanout=15)       1.372   dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y42.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X63Y40.A5        net (fanout=48)       0.853   dvi.dvi0/N47
    SLICE_X63Y40.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X2Y8.ADDRAL10   net (fanout=1)        1.134   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        9.936ns (1.527ns logic, 8.409ns route)
                                                         (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Delay:                  10.092ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.914ns (Levels of Logic = 5)
  Clock Path Skew:      0.129ns (1.402 - 1.273)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X66Y62.DQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A2        net (fanout=20)       2.924   dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A         Tilo                  0.094   dvi.dvi0/t.read_pointer_cst
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X49Y26.C2        net (fanout=1)        1.060   N1103
    SLICE_X49Y26.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X52Y28.A1        net (fanout=3)        1.071   dvi.dvi0/v1_lock_and0000
    SLICE_X52Y28.AMUX      Tilo                  0.362   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X63Y42.B1        net (fanout=15)       1.632   dvi.dvi0/v1_lock_mux0002
    SLICE_X63Y42.B         Tilo                  0.094   dvi.dvi0/N77
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X54Y42.C3        net (fanout=8)        0.848   dvi.dvi0/N77
    SLICE_X54Y42.C         Tilo                  0.094   dvi.dvi0/r.level_7
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)1
    RAMB36_X2Y8.ADDRAL6    net (fanout=1)        0.844   dvi.dvi0/read_pointer_clut(0)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        9.914ns (1.535ns logic, 8.379ns route)
                                                         (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay:                  10.079ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.901ns (Levels of Logic = 5)
  Clock Path Skew:      0.129ns (1.402 - 1.273)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X66Y62.DQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A2        net (fanout=20)       2.924   dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A         Tilo                  0.094   dvi.dvi0/t.read_pointer_cst
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X49Y26.C2        net (fanout=1)        1.060   N1103
    SLICE_X49Y26.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X52Y28.B1        net (fanout=3)        1.066   dvi.dvi0/v1_lock_and0000
    SLICE_X52Y28.AMUX      Topba                 0.354   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X63Y42.B1        net (fanout=15)       1.632   dvi.dvi0/v1_lock_mux0002
    SLICE_X63Y42.B         Tilo                  0.094   dvi.dvi0/N77
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X54Y42.C3        net (fanout=8)        0.848   dvi.dvi0/N77
    SLICE_X54Y42.C         Tilo                  0.094   dvi.dvi0/r.level_7
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)1
    RAMB36_X2Y8.ADDRAL6    net (fanout=1)        0.844   dvi.dvi0/read_pointer_clut(0)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        9.901ns (1.527ns logic, 8.374ns route)
                                                         (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Delay:                  9.995ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.813ns (Levels of Logic = 5)
  Clock Path Skew:      0.125ns (1.398 - 1.273)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X66Y62.DQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A2        net (fanout=20)       2.924   dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A         Tilo                  0.094   dvi.dvi0/t.read_pointer_cst
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X49Y26.C2        net (fanout=1)        1.060   N1103
    SLICE_X49Y26.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X52Y28.A1        net (fanout=3)        1.071   dvi.dvi0/v1_lock_and0000
    SLICE_X52Y28.AMUX      Tilo                  0.362   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X46Y26.A5        net (fanout=15)       1.004   dvi.dvi0/v1_lock_mux0002
    SLICE_X46Y26.A         Tilo                  0.094   dvi.dvi0/read_pointer_fifo(8)
                                                         dvi.dvi0/inc_pointer_mux00041
    SLICE_X47Y26.A6        net (fanout=2)        0.147   dvi.dvi0/inc_pointer_mux0004
    SLICE_X47Y26.A         Tilo                  0.094   dvi.dvi0/read_pointer_fifo(7)
                                                         dvi.dvi0/v1_read_pointer_out_mux0003(7)1
    RAMB36_X2Y8.ADDRAU13   net (fanout=1)        2.072   dvi.dvi0/read_pointer_fifo(7)
    RAMB36_X2Y8.CLKARDCLKU Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        9.813ns (1.535ns logic, 8.278ns route)
                                                         (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Delay:                  9.989ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.884ns (Levels of Logic = 2)
  Clock Path Skew:      0.202ns (1.398 - 1.196)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X56Y68.AQ        Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                         dvi.dvi0/sync_c.s3_1
    SLICE_X48Y25.D5        net (fanout=70)       5.921   dvi.dvi0/sync_c.s3_1
    SLICE_X48Y25.D         Tilo                  0.094   dvi.dvi0/t.read_pointer_cst
                                                         dvi.dvi0/t.read_pointer_cst1
    SLICE_X47Y26.A5        net (fanout=22)       0.885   dvi.dvi0/t.read_pointer_cst
    SLICE_X47Y26.A         Tilo                  0.094   dvi.dvi0/read_pointer_fifo(7)
                                                         dvi.dvi0/v1_read_pointer_out_mux0003(7)1
    RAMB36_X2Y8.ADDRAU13   net (fanout=1)        2.072   dvi.dvi0/read_pointer_fifo(7)
    RAMB36_X2Y8.CLKARDCLKU Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        9.884ns (1.006ns logic, 8.878ns route)
                                                         (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Delay:                  9.982ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.800ns (Levels of Logic = 5)
  Clock Path Skew:      0.125ns (1.398 - 1.273)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X66Y62.DQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A2        net (fanout=20)       2.924   dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A         Tilo                  0.094   dvi.dvi0/t.read_pointer_cst
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X49Y26.C2        net (fanout=1)        1.060   N1103
    SLICE_X49Y26.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X52Y28.B1        net (fanout=3)        1.066   dvi.dvi0/v1_lock_and0000
    SLICE_X52Y28.AMUX      Topba                 0.354   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X46Y26.A5        net (fanout=15)       1.004   dvi.dvi0/v1_lock_mux0002
    SLICE_X46Y26.A         Tilo                  0.094   dvi.dvi0/read_pointer_fifo(8)
                                                         dvi.dvi0/inc_pointer_mux00041
    SLICE_X47Y26.A6        net (fanout=2)        0.147   dvi.dvi0/inc_pointer_mux0004
    SLICE_X47Y26.A         Tilo                  0.094   dvi.dvi0/read_pointer_fifo(7)
                                                         dvi.dvi0/v1_read_pointer_out_mux0003(7)1
    RAMB36_X2Y8.ADDRAU13   net (fanout=1)        2.072   dvi.dvi0/read_pointer_fifo(7)
    RAMB36_X2Y8.CLKARDCLKU Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        9.800ns (1.527ns logic, 8.273ns route)
                                                         (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Delay:                  9.973ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.795ns (Levels of Logic = 5)
  Clock Path Skew:      0.129ns (1.402 - 1.273)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X66Y62.DQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A2        net (fanout=20)       2.924   dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A         Tilo                  0.094   dvi.dvi0/t.read_pointer_cst
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X49Y26.C2        net (fanout=1)        1.060   N1103
    SLICE_X49Y26.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X52Y28.A1        net (fanout=3)        1.071   dvi.dvi0/v1_lock_and0000
    SLICE_X52Y28.AMUX      Tilo                  0.362   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y42.A5        net (fanout=15)       1.372   dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y42.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X63Y42.A3        net (fanout=48)       1.055   dvi.dvi0/N47
    SLICE_X63Y42.A         Tilo                  0.094   dvi.dvi0/N77
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X2Y8.ADDRAL7    net (fanout=1)        0.778   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        9.795ns (1.535ns logic, 8.260ns route)
                                                         (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Delay:                  9.960ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.782ns (Levels of Logic = 5)
  Clock Path Skew:      0.129ns (1.402 - 1.273)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X66Y62.DQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A2        net (fanout=20)       2.924   dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A         Tilo                  0.094   dvi.dvi0/t.read_pointer_cst
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X49Y26.C2        net (fanout=1)        1.060   N1103
    SLICE_X49Y26.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X52Y28.B1        net (fanout=3)        1.066   dvi.dvi0/v1_lock_and0000
    SLICE_X52Y28.AMUX      Topba                 0.354   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y42.A5        net (fanout=15)       1.372   dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y42.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X63Y42.A3        net (fanout=48)       1.055   dvi.dvi0/N47
    SLICE_X63Y42.A         Tilo                  0.094   dvi.dvi0/N77
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X2Y8.ADDRAL7    net (fanout=1)        0.778   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        9.782ns (1.527ns logic, 8.255ns route)
                                                         (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Delay:                  9.957ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.779ns (Levels of Logic = 5)
  Clock Path Skew:      0.129ns (1.402 - 1.273)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X66Y62.DQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A2        net (fanout=20)       2.924   dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A         Tilo                  0.094   dvi.dvi0/t.read_pointer_cst
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X49Y26.C2        net (fanout=1)        1.060   N1103
    SLICE_X49Y26.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X52Y28.A1        net (fanout=3)        1.071   dvi.dvi0/v1_lock_and0000
    SLICE_X52Y28.AMUX      Tilo                  0.362   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X63Y42.B1        net (fanout=15)       1.632   dvi.dvi0/v1_lock_mux0002
    SLICE_X63Y42.B         Tilo                  0.094   dvi.dvi0/N77
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X61Y42.D2        net (fanout=8)        0.794   dvi.dvi0/N77
    SLICE_X61Y42.D         Tilo                  0.094   dvi.dvi0/read_pointer_clut(5)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(5)1
    RAMB36_X2Y8.ADDRAL11   net (fanout=1)        0.763   dvi.dvi0/read_pointer_clut(5)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        9.779ns (1.535ns logic, 8.244ns route)
                                                         (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Delay:                  9.944ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.766ns (Levels of Logic = 5)
  Clock Path Skew:      0.129ns (1.402 - 1.273)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X66Y62.DQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A2        net (fanout=20)       2.924   dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A         Tilo                  0.094   dvi.dvi0/t.read_pointer_cst
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X49Y26.C2        net (fanout=1)        1.060   N1103
    SLICE_X49Y26.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X52Y28.B1        net (fanout=3)        1.066   dvi.dvi0/v1_lock_and0000
    SLICE_X52Y28.AMUX      Topba                 0.354   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X63Y42.B1        net (fanout=15)       1.632   dvi.dvi0/v1_lock_mux0002
    SLICE_X63Y42.B         Tilo                  0.094   dvi.dvi0/N77
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X61Y42.D2        net (fanout=8)        0.794   dvi.dvi0/N77
    SLICE_X61Y42.D         Tilo                  0.094   dvi.dvi0/read_pointer_clut(5)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(5)1
    RAMB36_X2Y8.ADDRAL11   net (fanout=1)        0.763   dvi.dvi0/read_pointer_clut(5)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        9.766ns (1.527ns logic, 8.239ns route)
                                                         (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Delay:                  9.864ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.686ns (Levels of Logic = 5)
  Clock Path Skew:      0.129ns (1.402 - 1.273)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X66Y62.DQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A2        net (fanout=20)       2.924   dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A         Tilo                  0.094   dvi.dvi0/t.read_pointer_cst
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X49Y26.C2        net (fanout=1)        1.060   N1103
    SLICE_X49Y26.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X52Y28.A1        net (fanout=3)        1.071   dvi.dvi0/v1_lock_and0000
    SLICE_X52Y28.AMUX      Tilo                  0.362   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X63Y42.B1        net (fanout=15)       1.632   dvi.dvi0/v1_lock_mux0002
    SLICE_X63Y42.B         Tilo                  0.094   dvi.dvi0/N77
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X63Y40.A6        net (fanout=8)        0.330   dvi.dvi0/N77
    SLICE_X63Y40.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X2Y8.ADDRAL10   net (fanout=1)        1.134   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        9.686ns (1.535ns logic, 8.151ns route)
                                                         (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay:                  9.853ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/t.read_pointer_8 (FF)
  Data Path Delay:      9.678ns (Levels of Logic = 4)
  Clock Path Skew:      0.132ns (1.405 - 1.273)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/t.read_pointer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y62.DQ      Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                       dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A2      net (fanout=20)       2.924   dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A       Tilo                  0.094   dvi.dvi0/t.read_pointer_cst
                                                       dvi.dvi0/t_sync_not00012_SW0
    SLICE_X49Y26.C2      net (fanout=1)        1.060   N1103
    SLICE_X49Y26.C       Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                       dvi.dvi0/t_sync_not00012
    SLICE_X52Y28.A1      net (fanout=3)        1.071   dvi.dvi0/v1_lock_and0000
    SLICE_X52Y28.AMUX    Tilo                  0.362   dvi.dvi0/t.lock
                                                       dvi.dvi0/v1_lock_mux0002_G
                                                       dvi.dvi0/v1_lock_mux0002
    SLICE_X50Y35.A3      net (fanout=15)       0.964   dvi.dvi0/v1_lock_mux0002
    SLICE_X50Y35.A       Tilo                  0.094   dvi.dvi0/t.index_2
                                                       dvi.dvi0/Mcount_t.read_pointer_val2
    SLICE_X45Y17.SR      net (fanout=3)        2.020   dvi.dvi0/Mcount_t.read_pointer_val
    SLICE_X45Y17.CLK     Tsrck                 0.545   dvi.dvi0/t.read_pointer_8
                                                       dvi.dvi0/t.read_pointer_8
    -------------------------------------------------  ---------------------------
    Total                                      9.678ns (1.639ns logic, 8.039ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Delay:                  9.851ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.673ns (Levels of Logic = 5)
  Clock Path Skew:      0.129ns (1.402 - 1.273)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X66Y62.DQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A2        net (fanout=20)       2.924   dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A         Tilo                  0.094   dvi.dvi0/t.read_pointer_cst
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X49Y26.C2        net (fanout=1)        1.060   N1103
    SLICE_X49Y26.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X52Y28.A1        net (fanout=3)        1.071   dvi.dvi0/v1_lock_and0000
    SLICE_X52Y28.AMUX      Tilo                  0.362   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y42.A5        net (fanout=15)       1.372   dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y42.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X59Y40.B4        net (fanout=48)       0.991   dvi.dvi0/N47
    SLICE_X59Y40.B         Tilo                  0.094   dvi.dvi0/sync_rb_s3(2)_inv
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(6)1
    RAMB36_X2Y8.ADDRAL12   net (fanout=1)        0.720   dvi.dvi0/read_pointer_clut(6)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        9.673ns (1.535ns logic, 8.138ns route)
                                                         (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay:                  9.851ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.673ns (Levels of Logic = 5)
  Clock Path Skew:      0.129ns (1.402 - 1.273)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X66Y62.DQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A2        net (fanout=20)       2.924   dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A         Tilo                  0.094   dvi.dvi0/t.read_pointer_cst
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X49Y26.C2        net (fanout=1)        1.060   N1103
    SLICE_X49Y26.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X52Y28.B1        net (fanout=3)        1.066   dvi.dvi0/v1_lock_and0000
    SLICE_X52Y28.AMUX      Topba                 0.354   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X63Y42.B1        net (fanout=15)       1.632   dvi.dvi0/v1_lock_mux0002
    SLICE_X63Y42.B         Tilo                  0.094   dvi.dvi0/N77
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X63Y40.A6        net (fanout=8)        0.330   dvi.dvi0/N77
    SLICE_X63Y40.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X2Y8.ADDRAL10   net (fanout=1)        1.134   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        9.673ns (1.527ns logic, 8.146ns route)
                                                         (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay:                  9.841ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.663ns (Levels of Logic = 5)
  Clock Path Skew:      0.129ns (1.402 - 1.273)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X66Y62.DQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A2        net (fanout=20)       2.924   dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A         Tilo                  0.094   dvi.dvi0/t.read_pointer_cst
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X49Y26.C2        net (fanout=1)        1.060   N1103
    SLICE_X49Y26.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X52Y28.A1        net (fanout=3)        1.071   dvi.dvi0/v1_lock_and0000
    SLICE_X52Y28.AMUX      Tilo                  0.362   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X63Y42.B1        net (fanout=15)       1.632   dvi.dvi0/v1_lock_mux0002
    SLICE_X63Y42.B         Tilo                  0.094   dvi.dvi0/N77
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X53Y41.A6        net (fanout=8)        0.543   dvi.dvi0/N77
    SLICE_X53Y41.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X2Y8.ADDRAL8    net (fanout=1)        0.898   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        9.663ns (1.535ns logic, 8.128ns route)
                                                         (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay:                  9.840ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/t.read_pointer_8 (FF)
  Data Path Delay:      9.665ns (Levels of Logic = 4)
  Clock Path Skew:      0.132ns (1.405 - 1.273)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/t.read_pointer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y62.DQ      Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                       dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A2      net (fanout=20)       2.924   dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A       Tilo                  0.094   dvi.dvi0/t.read_pointer_cst
                                                       dvi.dvi0/t_sync_not00012_SW0
    SLICE_X49Y26.C2      net (fanout=1)        1.060   N1103
    SLICE_X49Y26.C       Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                       dvi.dvi0/t_sync_not00012
    SLICE_X52Y28.B1      net (fanout=3)        1.066   dvi.dvi0/v1_lock_and0000
    SLICE_X52Y28.AMUX    Topba                 0.354   dvi.dvi0/t.lock
                                                       dvi.dvi0/v1_lock_mux0002_F
                                                       dvi.dvi0/v1_lock_mux0002
    SLICE_X50Y35.A3      net (fanout=15)       0.964   dvi.dvi0/v1_lock_mux0002
    SLICE_X50Y35.A       Tilo                  0.094   dvi.dvi0/t.index_2
                                                       dvi.dvi0/Mcount_t.read_pointer_val2
    SLICE_X45Y17.SR      net (fanout=3)        2.020   dvi.dvi0/Mcount_t.read_pointer_val
    SLICE_X45Y17.CLK     Tsrck                 0.545   dvi.dvi0/t.read_pointer_8
                                                       dvi.dvi0/t.read_pointer_8
    -------------------------------------------------  ---------------------------
    Total                                      9.665ns (1.631ns logic, 8.034ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Delay:                  9.838ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.660ns (Levels of Logic = 5)
  Clock Path Skew:      0.129ns (1.402 - 1.273)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X66Y62.DQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A2        net (fanout=20)       2.924   dvi.dvi0/t.fifo_ren
    SLICE_X48Y25.A         Tilo                  0.094   dvi.dvi0/t.read_pointer_cst
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X49Y26.C2        net (fanout=1)        1.060   N1103
    SLICE_X49Y26.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X52Y28.B1        net (fanout=3)        1.066   dvi.dvi0/v1_lock_and0000
    SLICE_X52Y28.AMUX      Topba                 0.354   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y42.A5        net (fanout=15)       1.372   dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y42.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X59Y40.B4        net (fanout=48)       0.991   dvi.dvi0/N47
    SLICE_X59Y40.B         Tilo                  0.094   dvi.dvi0/sync_rb_s3(2)_inv
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(6)1
    RAMB36_X2Y8.ADDRAL12   net (fanout=1)        0.720   dvi.dvi0/read_pointer_clut(6)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        9.660ns (1.527ns logic, 8.133ns route)
                                                         (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk_pad/xcv2.u0/ol
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_pad/xcv2.u0/ol             |     10.000ns|      7.142ns|      9.014ns|            0|            0|            0|     19390121|
| clkgen0/xc5l.v/clk0B          |     20.000ns|     18.029ns|          N/A|            0|            0|     19390118|            0|
| dvi.dvictrl0/clk_l            |     10.000ns|      8.332ns|          N/A|            0|            0|            3|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for clk_200
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_200                        |      5.000ns|      4.892ns|      4.708ns|            0|            0|         7336|           32|
| ddrsp0.ddrc0/ddr_phy0/ddr_phy0|      5.000ns|      4.708ns|          N/A|            0|            0|           32|            0|
| /xc4v.ddr_phy0/clk_90ro       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |   18.029|    4.227|    8.847|         |
clk_200_n      |    3.624|         |         |         |
clk_200_p      |    3.624|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_200_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    6.039|         |         |         |
clk_200_n      |    4.892|    3.531|    2.413|         |
clk_200_p      |    4.892|    3.531|    2.413|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_200_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    6.039|         |         |         |
clk_200_n      |    4.892|    3.531|    2.413|         |
clk_200_p      |    4.892|    3.531|    2.413|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 19457156 paths, 0 nets, and 37362 connections

Design statistics:
   Minimum period:  18.029ns{1}   (Maximum frequency:  55.466MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 28 01:01:54 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 742 MB



