Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (lin64) Build 3605665 Fri Aug  5 22:52:02 MDT 2022
| Date         : Fri Dec  8 04:58:24 2023
| Host         : brg-zhang-xcel.ece.cornell.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_accelerator_utilization -kernels { Bert_layer_dataflow_region_1:level0_i/ulp/Bert_layer_dataflow_region_1_1/inst:Bert_layer_dataflow_region_1_1 Bert_layer_dataflow_region_2:level0_i/ulp/Bert_layer_dataflow_region_2_1/inst:Bert_layer_dataflow_region_2_1 Bert_layer_dataflow_region_3:level0_i/ulp/Bert_layer_dataflow_region_3_1/inst:Bert_layer_dataflow_region_3_1} -file kernel_util_synthed.rpt -name kernel_util_synthed -json
| Design       : level0_wrapper
| Device       : xcu280
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Accelerator Utilization Design Information

Table of Contents
-----------------
1. System Utilization

1. System Utilization
---------------------

+-----------------------------------+-------------------+------------------+-------------------+----------------+---------------+----------------+
| Name                              | LUT               | LUTAsMem         | REG               | BRAM           | URAM          | DSP            |
+-----------------------------------+-------------------+------------------+-------------------+----------------+---------------+----------------+
| Platform                          |  153027 [ 11.74%] |  18446 [  3.07%] |  232553 [  8.92%] |  197 [  9.77%] |   0 [  0.00%] |    4 [  0.04%] |
| User Budget                       | 1150653 [100.00%] | 582514 [100.00%] | 2374807 [100.00%] | 1819 [100.00%] | 960 [100.00%] | 9020 [100.00%] |
|    Used Resources                 |  519581 [ 45.16%] |  73702 [ 12.65%] |  504023 [ 21.22%] |  204 [ 11.21%] |  78 [  8.13%] | 1790 [ 19.84%] |
|    Unused Resources               |  631072 [ 54.84%] | 508812 [ 87.35%] | 1870784 [ 78.78%] | 1615 [ 88.79%] | 882 [ 91.88%] | 7230 [ 80.16%] |
| Bert_layer_dataflow_region_1      |  122054 [ 10.61%] |  20532 [  3.52%] |  112421 [  4.73%] |   65 [  3.57%] |   3 [  0.31%] |  384 [  4.26%] |
|    Bert_layer_dataflow_region_1_1 |  122054 [ 10.61%] |  20532 [  3.52%] |  112421 [  4.73%] |   65 [  3.57%] |   3 [  0.31%] |  384 [  4.26%] |
| Bert_layer_dataflow_region_2      |  184483 [ 16.03%] |  22686 [  3.89%] |  184015 [  7.75%] |   64 [  3.52%] |  33 [  3.44%] |  678 [  7.52%] |
|    Bert_layer_dataflow_region_2_1 |  184483 [ 16.03%] |  22686 [  3.89%] |  184015 [  7.75%] |   64 [  3.52%] |  33 [  3.44%] |  678 [  7.52%] |
| Bert_layer_dataflow_region_3      |  213044 [ 18.52%] |  30484 [  5.23%] |  207587 [  8.74%] |   75 [  4.12%] |  42 [  4.38%] |  728 [  8.07%] |
|    Bert_layer_dataflow_region_3_1 |  213044 [ 18.52%] |  30484 [  5.23%] |  207587 [  8.74%] |   75 [  4.12%] |  42 [  4.38%] |  728 [  8.07%] |
+-----------------------------------+-------------------+------------------+-------------------+----------------+---------------+----------------+


