rm -rf csrc run.log simv.daidir vc_hdrs.h simv
vcs \
-sverilog \
+incdir+/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src \
/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/uvm_pkg.sv \
-f /home/student/cadWorkDir/synopsys/uvm_workshop/ahb_vip/ahb_interface/ahb_interface_filelist.f \
-f /home/student/cadWorkDir/synopsys/uvm_workshop/ahb_vip/ahb_master/ahb_master_transaction/ahb_master_transaction_filelist.f \
-f /home/student/cadWorkDir/synopsys/uvm_workshop/ahb_vip/ahb_master/ahb_master_agent_filelist.f \
-f /home/student/cadWorkDir/synopsys/uvm_workshop/compile/filelist.f
Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid this.
                         Chronologic VCS (TM)
            Version U-2023.03 -- Thu Nov 28 12:35:47 2024

                    Copyright (c) 1991 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/uvm_pkg.sv'
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/uvm_macros.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/macros/uvm_version_defines.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/uvm_macros.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/macros/uvm_message_defines.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/uvm_macros.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/macros/uvm_phase_defines.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/uvm_macros.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/macros/uvm_object_defines.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/uvm_macros.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/macros/uvm_printer_defines.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/uvm_macros.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/macros/uvm_tlm_defines.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/macros/uvm_tlm_defines.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/uvm_macros.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/macros/uvm_sequence_defines.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/uvm_macros.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/macros/uvm_callback_defines.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/uvm_macros.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/macros/uvm_reg_defines.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/uvm_macros.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/macros/uvm_deprecated_defines.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/uvm_macros.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/uvm_pkg.sv'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/dpi/uvm_dpi.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/dpi/uvm_hdl.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/dpi/uvm_dpi.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/dpi/uvm_svcmd_dpi.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/dpi/uvm_dpi.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/dpi/uvm_regex.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/dpi/uvm_dpi.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/uvm_pkg.sv'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_version.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_object_globals.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_misc.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_object.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_pool.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_queue.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_factory.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_registry.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_spell_chkr.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_resource.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/deprecated/uvm_resource_converter.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_resource_specializations.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_resource_db.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_config_db.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_printer.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_comparer.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_packer.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_recorder.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_event_callback.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_event.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_barrier.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_callback.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/uvm_macros.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_callback.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_report_catcher.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_report_server.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_report_handler.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_report_object.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_transaction.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_phase.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_domain.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_bottomup_phase.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_topdown_phase.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_task_phase.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_common_phases.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_runtime_phases.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_component.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_root.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_component.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_objection.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_heartbeat.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_globals.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_cmdline_processor.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_base.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/uvm_pkg.sv'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm1/uvm_tlm.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm1/uvm_tlm_ifs.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm1/uvm_tlm.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm1/uvm_sqr_ifs.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm1/uvm_tlm.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/base/uvm_port_base.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm1/uvm_tlm.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm1/uvm_tlm.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm1/uvm_imps.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm1/uvm_tlm.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm1/uvm_ports.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm1/uvm_tlm.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm1/uvm_exports.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm1/uvm_tlm.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm1/uvm_analysis_port.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm1/uvm_tlm.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm1/uvm_tlm_fifo_base.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm1/uvm_tlm.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm1/uvm_tlm_fifos.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm1/uvm_tlm.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm1/uvm_tlm_req_rsp.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm1/uvm_tlm.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm1/uvm_sqr_connections.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm1/uvm_tlm.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/uvm_pkg.sv'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/comps/uvm_comps.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/comps/uvm_pair.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/comps/uvm_comps.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/comps/uvm_policies.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/comps/uvm_comps.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/comps/uvm_in_order_comparator.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/comps/uvm_comps.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/comps/uvm_algorithmic_comparator.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/comps/uvm_comps.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/comps/uvm_random_stimulus.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/comps/uvm_comps.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/comps/uvm_subscriber.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/comps/uvm_comps.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/comps/uvm_monitor.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/comps/uvm_comps.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/comps/uvm_driver.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/comps/uvm_comps.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/comps/uvm_push_driver.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/comps/uvm_comps.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/comps/uvm_scoreboard.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/comps/uvm_comps.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/comps/uvm_agent.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/comps/uvm_comps.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/comps/uvm_env.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/comps/uvm_comps.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/comps/uvm_test.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/comps/uvm_comps.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/uvm_pkg.sv'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/seq/uvm_seq.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/seq/uvm_sequence_item.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/seq/uvm_seq.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/seq/uvm_sequencer_base.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/seq/uvm_seq.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/seq/uvm_sequencer_analysis_fifo.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/seq/uvm_seq.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/seq/uvm_sequencer_param_base.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/seq/uvm_seq.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/seq/uvm_sequencer.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/seq/uvm_seq.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/seq/uvm_push_sequencer.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/seq/uvm_seq.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/seq/uvm_sequence_base.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/seq/uvm_seq.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/seq/uvm_sequence.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/seq/uvm_seq.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/seq/uvm_sequence_library.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/seq/uvm_seq.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/seq/uvm_sequence_builtin.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/seq/uvm_seq.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/uvm_pkg.sv'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm2/uvm_tlm2.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm2/uvm_tlm2_defines.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm2/uvm_tlm2.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm2/uvm_tlm2_time.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm2/uvm_tlm2.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm2/uvm_tlm2_generic_payload.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm2/uvm_tlm2.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm2/uvm_tlm2_ifs.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm2/uvm_tlm2.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm2/uvm_tlm2_imps.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm2/uvm_tlm2.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm2/uvm_tlm2_ports.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm2/uvm_tlm2.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm2/uvm_tlm2_exports.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm2/uvm_tlm2.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm2/uvm_tlm2_sockets_base.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm2/uvm_tlm2.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm2/uvm_tlm2_sockets.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/tlm2/uvm_tlm2.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/uvm_pkg.sv'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_item.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_adapter.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_predictor.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_sequence.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_cbs.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_backdoor.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_field.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_vreg_field.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_indirect.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_fifo.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_file.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_mem_mam.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_vreg.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_mem.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_map.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_block.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/sequences/uvm_reg_hw_reset_seq.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/sequences/uvm_reg_bit_bash_seq.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/sequences/uvm_mem_walk_seq.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/sequences/uvm_mem_access_seq.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/sequences/uvm_reg_access_seq.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/sequences/uvm_reg_mem_built_in_seq.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/reg/uvm_reg_model.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/uvm_pkg.sv'.
Parsing design file '/home/student/cadWorkDir/synopsys/uvm_workshop/ahb_vip/ahb_interface/ahb_enum_pkg.sv'
Parsing design file '/home/student/cadWorkDir/synopsys/uvm_workshop/ahb_vip/ahb_interface/ahb_interface.sv'
Parsing design file '/home/student/cadWorkDir/synopsys/uvm_workshop/ahb_vip/ahb_master//ahb_master_transaction/ahb_master_transaction_pkg.sv'
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/uvm_macros.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/ahb_vip/ahb_master//ahb_master_transaction/ahb_master_transaction_pkg.sv'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/ahb_vip/ahb_master//ahb_master_transaction/ahb_master_transaction.sv'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/ahb_vip/ahb_master//ahb_master_transaction/ahb_master_transaction_pkg.sv'.
Parsing design file '/home/student/cadWorkDir/synopsys/uvm_workshop/ahb_vip/ahb_master/ahb_master_agent_pkg.sv'
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/uvm_macros.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/ahb_vip/ahb_master/ahb_master_agent_pkg.sv'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/ahb_vip/ahb_master/ahb_master_config.sv'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/ahb_vip/ahb_master/ahb_master_agent_pkg.sv'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/ahb_vip/ahb_master/ahb_master_driver.sv'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/ahb_vip/ahb_master/ahb_master_agent_pkg.sv'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/ahb_vip/ahb_master/ahb_master_monitor.sv'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/ahb_vip/ahb_master/ahb_master_agent_pkg.sv'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/ahb_vip/ahb_master/ahb_master_sequencer.sv'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/ahb_vip/ahb_master/ahb_master_agent_pkg.sv'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/ahb_vip/ahb_master/ahb_master_agent.sv'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/ahb_vip/ahb_master/ahb_master_agent_pkg.sv'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/ahb_vip/ahb_master/ahb_reg_adapter.sv'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/ahb_vip/ahb_master/ahb_master_agent_pkg.sv'.
Parsing design file '/home/student/cadWorkDir/synopsys/uvm_workshop/dut/pcounter.sv'
Parsing design file '/home/student/cadWorkDir/synopsys/uvm_workshop/dut/ahb_enum_types_pkg.sv'
Parsing design file '/home/student/cadWorkDir/synopsys/uvm_workshop/dut/pcounter_ahb_wrapper.sv'
Parsing design file '/home/student/cadWorkDir/synopsys/uvm_workshop/verif/env/src/ahb_config_pcounter_env_pkg.sv'
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/uvm-1.1d/src/uvm_macros.svh'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/verif/env/src/ahb_config_pcounter_env_pkg.sv'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/verif/env/src/ahb_config_pcounter_virtual_sequencer.sv'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/verif/env/src/ahb_config_pcounter_env_pkg.sv'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/verif/env/src/ahb_config_pcounter_env.sv'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/verif/env/src/ahb_config_pcounter_env_pkg.sv'.
Parsing design file '/home/student/cadWorkDir/synopsys/uvm_workshop/verif/testbench/ahb_config_pcounter_testbench_top.sv'
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/verif/testbench/clock_generator.sv'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/verif/testbench/ahb_config_pcounter_testbench_top.sv'.
Parsing included file '/home/student/cadWorkDir/synopsys/uvm_workshop/verif/testbench/reset_generator.sv'.
Back to file '/home/student/cadWorkDir/synopsys/uvm_workshop/verif/testbench/ahb_config_pcounter_testbench_top.sv'.
Top Level Modules:
       ahb_config_pcounter_testbench_top

Warning-[AOUP] Attempt to override undefined parameter
/home/student/cadWorkDir/synopsys/uvm_workshop/verif/testbench/ahb_config_pcounter_testbench_top.sv, 32
  Attempting to override undefined parameter "ADDR_WIDTH", will ignore it.


Warning-[AOUP] Attempt to override undefined parameter
/home/student/cadWorkDir/synopsys/uvm_workshop/verif/testbench/ahb_config_pcounter_testbench_top.sv, 32
  Attempting to override undefined parameter "DATA_WIDTH", will ignore it.


Warning-[AOUP] Attempt to override undefined parameter
/home/student/cadWorkDir/synopsys/uvm_workshop/verif/env/src/ahb_config_pcounter_virtual_sequencer.sv, 22
  Attempting to override undefined parameter "ADDR_WIDTH", will ignore it.


Warning-[AOUP] Attempt to override undefined parameter
/home/student/cadWorkDir/synopsys/uvm_workshop/verif/env/src/ahb_config_pcounter_virtual_sequencer.sv, 22
  Attempting to override undefined parameter "DATA_WIDTH", will ignore it.


Warning-[AOUP] Attempt to override undefined parameter
/home/student/cadWorkDir/synopsys/uvm_workshop/verif/env/src/ahb_config_pcounter_env.sv, 17
  Attempting to override undefined parameter "ADDR_WIDTH", will ignore it.


Warning-[AOUP] Attempt to override undefined parameter
/home/student/cadWorkDir/synopsys/uvm_workshop/verif/env/src/ahb_config_pcounter_env.sv, 17
  Attempting to override undefined parameter "DATA_WIDTH", will ignore it.


Warning-[AOUP] Attempt to override undefined parameter
/home/student/cadWorkDir/synopsys/uvm_workshop/verif/env/src/ahb_config_pcounter_env.sv, 45
  Attempting to override undefined parameter "ADDR_WIDTH", will ignore it.


Warning-[AOUP] Attempt to override undefined parameter
/home/student/cadWorkDir/synopsys/uvm_workshop/verif/env/src/ahb_config_pcounter_env.sv, 45
  Attempting to override undefined parameter "DATA_WIDTH", will ignore it.


Warning-[AOUP] Attempt to override undefined parameter
/home/student/cadWorkDir/synopsys/uvm_workshop/verif/testbench/ahb_config_pcounter_testbench_top.sv, 34
  Attempting to override undefined parameter "ADDR_WIDTH", will ignore it.


Warning-[AOUP] Attempt to override undefined parameter
/home/student/cadWorkDir/synopsys/uvm_workshop/verif/testbench/ahb_config_pcounter_testbench_top.sv, 34
  Attempting to override undefined parameter "DATA_WIDTH", will ignore it.


Warning-[AOUP] Attempt to override undefined parameter
/home/student/cadWorkDir/synopsys/uvm_workshop/verif/testbench/ahb_config_pcounter_testbench_top.sv, 77
  Attempting to override undefined parameter "ADDR_WIDTH", will ignore it.


Warning-[AOUP] Attempt to override undefined parameter
/home/student/cadWorkDir/synopsys/uvm_workshop/verif/testbench/ahb_config_pcounter_testbench_top.sv, 77
  Attempting to override undefined parameter "DATA_WIDTH", will ignore it.

No TimeScale specified

Warning-[TFIPC] Too few instance port connections
/home/student/cadWorkDir/synopsys/uvm_workshop/verif/testbench/ahb_config_pcounter_testbench_top.sv, 42
ahb_config_pcounter_testbench_top, "pcounter_ahb_wrapper dut( .haddr (ahb_slave_interface.HADDR),  .hwdata (ahb_slave_interface.HWDATA),  .hrdata (ahb_slave_interface.HRDATA),  .hclk (ahb_slave_interface.HCLK),  .hready (ahb_slave_interface.HREADY));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/home/student/cadWorkDir/synopsys/uvm_workshop/verif/testbench/ahb_config_pcounter_testbench_top.sv, 49
ahb_config_pcounter_testbench_top, "clock_generator #(.TIME_PERIOD(10)) clk_gen_inst_0();"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/home/student/cadWorkDir/synopsys/uvm_workshop/verif/testbench/ahb_config_pcounter_testbench_top.sv, 51
ahb_config_pcounter_testbench_top, "reset_generator #(.POWER_ON_DELAY(15), .POLARITY(ACTIVE_LOW)) rst_gen_inst_0();"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.

Starting vcs inline pass...

10 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling package uvm_pkg
recompiling package ahb_enum_pkg
recompiling module ahb_interface
recompiling package ahb_master_transaction_pkg
recompiling package ahb_master_agent_pkg
recompiling package ahb_enum_types_pkg
recompiling module pcounter_ahb_wrapper
recompiling package ahb_config_pcounter_env_pkg
recompiling module ahb_config_pcounter_testbench_top
All of 10 modules done
make[1]: Entering directory `/home/student/cadWorkDir/myProjects/synopsys/uvm_workshop/compile/csrc'
make[1]: Leaving directory `/home/student/cadWorkDir/myProjects/synopsys/uvm_workshop/compile/csrc'
make[1]: Entering directory `/home/student/cadWorkDir/myProjects/synopsys/uvm_workshop/compile/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -m32 -m32 -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/opt/synopsys/installs//vcs/U-2023.03/linux/lib -L/opt/synopsys/installs//vcs/U-2023.03/linux/lib  -Wl,-rpath-link=./   objs/amcQw_d.o   _19093_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o            -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /opt/synopsys/installs//vcs/U-2023.03/linux/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive       ./../simv.daidir/vc_hdrs.o    /opt/synopsys/installs//vcs/U-2023.03/linux/lib/vcs_save_restore_new.o /opt/synopsys/installs//vcs/U-2023.03/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/home/student/cadWorkDir/myProjects/synopsys/uvm_workshop/compile/csrc'
CPU time: 4.608 seconds to compile + .322 seconds to elab + .173 seconds to link
