# Hi, I'm Srikanth Muthuvel Ganthimathi

**Aspiring Chip Design Engineer** | RTL | ASIC | FPGA | Schematic/Layout | Cadence | TCAD

I'm a passionate hardware designer pursuing my M.S. in Electrical Engineering (VLSI specialization) at SUNY, Binghamton University. My work focuses on full-stack chip design‚Äîfrom RTL to tapeout‚Äîincluding schematic design, layout, and PDK-based simulation.

---

## Core Skills
- **RTL Design**: Verilog HDL, SystemVerilog
- **FPGA/ASIC Flow**: Xilinx Vivado, Questa, ModelSim
- **Backend**: Cadence Virtuoso ‚Äì schematic/layout, DRC/LVS/ERC, PDK integration
- **Device Modeling**: Synopsys Sentaurus TCAD
- **Scripting & Tools**: Python, MATLAB, Unix/Linux

---

## Projects
| Project | Description |
|--------|-------------|
| [riscv-processor] | A 32-bit 5-stage pipelined RISC-V CPU in Verilog |
| [cache-memory-design]) | Direct-mapped cache optimized with AI-assisted tag-matching |
| [accumulator-cadence] | 16-bit high-speed accumulator layout + DRC/LVS pass in Virtuoso |
| [biosensor-tfet] | TCAD-modeled TFET biosensor for high-sensitivity detection |

---

## Contact
- üìç Binghamton, NY
- smuthuvelgan@binghamton.edu
- [LinkedIn](https://www.linkedin.com/in/srikanth9503)
