// Seed: 3967995277
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output reg id_1,
    input reg id_2,
    input id_3,
    input id_4,
    input id_5,
    output id_6
);
  assign id_0 = 1;
  initial begin
    id_1 <= id_2;
  end
endmodule
