WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500059 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 20 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000059 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6250060 cumulative IPC: 4 (Simulation time: 00 hr 00 min 50 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6250060 cumulative IPC: 4 (Simulation time: 00 hr 00 min 50 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 7718055 heartbeat IPC: 3.679 cumulative IPC: 3.406 (Simulation time: 00 hr 01 min 02 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_2.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000001 cycles: 10680231 heartbeat IPC: 3.376 cumulative IPC: 3.386 (Simulation time: 00 hr 01 min 27 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 13600536 heartbeat IPC: 3.424 cumulative IPC: 3.401 (Simulation time: 00 hr 01 min 52 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 16570410 heartbeat IPC: 3.367 cumulative IPC: 3.391 (Simulation time: 00 hr 02 min 17 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_2.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 19497088 heartbeat IPC: 3.417 cumulative IPC: 3.397 (Simulation time: 00 hr 02 min 42 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 22438818 heartbeat IPC: 3.399 cumulative IPC: 3.397 (Simulation time: 00 hr 03 min 07 sec)
Heartbeat CPU 0 instructions: 90000003 cycles: 25416429 heartbeat IPC: 3.358 cumulative IPC: 3.391 (Simulation time: 00 hr 03 min 32 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_2.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000002 cycles: 28340853 heartbeat IPC: 3.419 cumulative IPC: 3.395 (Simulation time: 00 hr 03 min 57 sec)
Heartbeat CPU 0 instructions: 110000004 cycles: 31272620 heartbeat IPC: 3.411 cumulative IPC: 3.397 (Simulation time: 00 hr 04 min 22 sec)
Heartbeat CPU 0 instructions: 120000004 cycles: 34264260 heartbeat IPC: 3.343 cumulative IPC: 3.391 (Simulation time: 00 hr 04 min 47 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_2.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000004 cycles: 29476899 cumulative IPC: 3.392 (Simulation time: 00 hr 04 min 59 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 29476899 cumulative IPC: 3.392 (Simulation time: 00 hr 04 min 59 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_fp/compute_fp_2.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 3.392 instructions: 100000004 cycles: 29476899
CPU 0 Branch Prediction Accuracy: 95.24% MPKI: 2.156 Average ROB Occupancy at Mispredict: 116.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.6
BRANCH_CONDITIONAL: 1.53
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.0234
BRANCH_RETURN: 4e-05

LLC TOTAL        ACCESS:     665561 HIT:     640777 MISS:      24784
LLC LOAD         ACCESS:     415535 HIT:     391959 MISS:      23576
LLC RFO          ACCESS:     122799 HIT:     121727 MISS:       1072
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     127073 HIT:     127035 MISS:         38
LLC TRANSLATION  ACCESS:        154 HIT:         56 MISS:         98
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 117.6 cycles
cpu0_DTLB TOTAL        ACCESS:   23248167 HIT:   23067357 MISS:     180810
cpu0_DTLB LOAD         ACCESS:   23248167 HIT:   23067357 MISS:     180810
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 2.457 cycles
cpu0_ITLB TOTAL        ACCESS:     268603 HIT:     266857 MISS:       1746
cpu0_ITLB LOAD         ACCESS:     268603 HIT:     266857 MISS:       1746
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.49 cycles
cpu0_L1D TOTAL        ACCESS:   33980402 HIT:   25871576 MISS:    8108826
cpu0_L1D LOAD         ACCESS:   19123757 HIT:   13335099 MISS:    5788658
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   14856479 HIT:   12536471 MISS:    2320008
cpu0_L1D TRANSLATION  ACCESS:        166 HIT:          6 MISS:        160
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 1.138 cycles
cpu0_L1I TOTAL        ACCESS:     315926 HIT:     308200 MISS:       7726
cpu0_L1I LOAD         ACCESS:     315926 HIT:     308200 MISS:       7726
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 47.49 cycles
cpu0_L2C TOTAL        ACCESS:    1298980 HIT:     760489 MISS:     538491
cpu0_L2C LOAD         ACCESS:     771911 HIT:     356376 MISS:     415535
cpu0_L2C RFO          ACCESS:     255442 HIT:     132643 MISS:     122799
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     271467 HIT:     271464 MISS:          3
cpu0_L2C TRANSLATION  ACCESS:        160 HIT:          6 MISS:        154
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 25.47 cycles
cpu0_STLB TOTAL        ACCESS:      87255 HIT:      87108 MISS:        147
cpu0_STLB LOAD         ACCESS:      87255 HIT:      87108 MISS:        147
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 175.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      13540
  ROW_BUFFER_MISS:      11206
 AVG DBUS CONGESTED CYCLE: 3.722
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        581
  FULL:        924
