Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Sat Apr 16 17:05:45 2016
| Host         : ubuntu running 64-bit Ubuntu 14.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file project_wrapper_timing_summary_routed.rpt -rpx project_wrapper_timing_summary_routed.rpx
| Design       : project_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 96 register/latch pins with no clock driven by root clock pin: project_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: project_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: project_i/circuitp_0/U0/C_S_reg[0]/C (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: project_i/circuitp_0/U0/C_S_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: project_i/circuitp_0/U0/addr_rom_tmp_reg[0]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: project_i/circuitp_0/U0/addr_rom_tmp_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: project_i/circuitp_0/U0/addr_rom_tmp_reg[2]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: project_i/circuitp_0/U0/addr_rom_tmp_reg[3]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 120 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.185        0.000                      0                   23        0.252        0.000                      0                   23        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.185        0.000                      0                   23        0.252        0.000                      0                   23        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.185ns  (required time - arrival time)
  Source:                 project_i/circuitp_0/U0/addr_rom_tmp_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_i/circuitp_0/U0/addr_rom_tmp_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.578ns  (logic 0.583ns (22.618%)  route 1.995ns (77.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 19.794 - 15.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 10.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.728    10.087    project_i/circuitp_0/U0/clk
    SLICE_X83Y59         FDRE                                         r  project_i/circuitp_0/U0/addr_rom_tmp_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y59         FDRE (Prop_fdre_C_Q)         0.459    10.546 f  project_i/circuitp_0/U0/addr_rom_tmp_reg[2]/Q
                         net (fo=21, routed)          1.191    11.736    project_i/circuitp_0/U0/addr_rom_tmp_reg_n_0_[2]
    SLICE_X84Y59         LUT6 (Prop_lut6_I3_O)        0.124    11.860 r  project_i/circuitp_0/U0/addr_rom_tmp[3]_i_1/O
                         net (fo=4, routed)           0.804    12.664    project_i/circuitp_0/U0/addr_rom_tmp[3]_i_1_n_0
    SLICE_X83Y59         FDRE                                         r  project_i/circuitp_0/U0/addr_rom_tmp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    18.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.608    19.794    project_i/circuitp_0/U0/clk
    SLICE_X83Y59         FDRE                                         r  project_i/circuitp_0/U0/addr_rom_tmp_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.293    20.087    
                         clock uncertainty           -0.035    20.051    
    SLICE_X83Y59         FDRE (Setup_fdre_C_CE)      -0.202    19.849    project_i/circuitp_0/U0/addr_rom_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         19.849    
                         arrival time                         -12.664    
  -------------------------------------------------------------------
                         slack                                  7.185    

Slack (MET) :             7.185ns  (required time - arrival time)
  Source:                 project_i/circuitp_0/U0/addr_rom_tmp_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_i/circuitp_0/U0/addr_rom_tmp_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.578ns  (logic 0.583ns (22.618%)  route 1.995ns (77.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 19.794 - 15.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 10.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.728    10.087    project_i/circuitp_0/U0/clk
    SLICE_X83Y59         FDRE                                         r  project_i/circuitp_0/U0/addr_rom_tmp_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y59         FDRE (Prop_fdre_C_Q)         0.459    10.546 f  project_i/circuitp_0/U0/addr_rom_tmp_reg[2]/Q
                         net (fo=21, routed)          1.191    11.736    project_i/circuitp_0/U0/addr_rom_tmp_reg_n_0_[2]
    SLICE_X84Y59         LUT6 (Prop_lut6_I3_O)        0.124    11.860 r  project_i/circuitp_0/U0/addr_rom_tmp[3]_i_1/O
                         net (fo=4, routed)           0.804    12.664    project_i/circuitp_0/U0/addr_rom_tmp[3]_i_1_n_0
    SLICE_X83Y59         FDRE                                         r  project_i/circuitp_0/U0/addr_rom_tmp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    18.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.608    19.794    project_i/circuitp_0/U0/clk
    SLICE_X83Y59         FDRE                                         r  project_i/circuitp_0/U0/addr_rom_tmp_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.293    20.087    
                         clock uncertainty           -0.035    20.051    
    SLICE_X83Y59         FDRE (Setup_fdre_C_CE)      -0.202    19.849    project_i/circuitp_0/U0/addr_rom_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         19.849    
                         arrival time                         -12.664    
  -------------------------------------------------------------------
                         slack                                  7.185    

Slack (MET) :             7.185ns  (required time - arrival time)
  Source:                 project_i/circuitp_0/U0/addr_rom_tmp_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_i/circuitp_0/U0/addr_rom_tmp_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.578ns  (logic 0.583ns (22.618%)  route 1.995ns (77.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 19.794 - 15.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 10.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.728    10.087    project_i/circuitp_0/U0/clk
    SLICE_X83Y59         FDRE                                         r  project_i/circuitp_0/U0/addr_rom_tmp_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y59         FDRE (Prop_fdre_C_Q)         0.459    10.546 f  project_i/circuitp_0/U0/addr_rom_tmp_reg[2]/Q
                         net (fo=21, routed)          1.191    11.736    project_i/circuitp_0/U0/addr_rom_tmp_reg_n_0_[2]
    SLICE_X84Y59         LUT6 (Prop_lut6_I3_O)        0.124    11.860 r  project_i/circuitp_0/U0/addr_rom_tmp[3]_i_1/O
                         net (fo=4, routed)           0.804    12.664    project_i/circuitp_0/U0/addr_rom_tmp[3]_i_1_n_0
    SLICE_X83Y59         FDRE                                         r  project_i/circuitp_0/U0/addr_rom_tmp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    18.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.608    19.794    project_i/circuitp_0/U0/clk
    SLICE_X83Y59         FDRE                                         r  project_i/circuitp_0/U0/addr_rom_tmp_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.293    20.087    
                         clock uncertainty           -0.035    20.051    
    SLICE_X83Y59         FDRE (Setup_fdre_C_CE)      -0.202    19.849    project_i/circuitp_0/U0/addr_rom_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         19.849    
                         arrival time                         -12.664    
  -------------------------------------------------------------------
                         slack                                  7.185    

Slack (MET) :             7.185ns  (required time - arrival time)
  Source:                 project_i/circuitp_0/U0/addr_rom_tmp_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_i/circuitp_0/U0/addr_rom_tmp_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.578ns  (logic 0.583ns (22.618%)  route 1.995ns (77.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 19.794 - 15.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 10.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.728    10.087    project_i/circuitp_0/U0/clk
    SLICE_X83Y59         FDRE                                         r  project_i/circuitp_0/U0/addr_rom_tmp_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y59         FDRE (Prop_fdre_C_Q)         0.459    10.546 f  project_i/circuitp_0/U0/addr_rom_tmp_reg[2]/Q
                         net (fo=21, routed)          1.191    11.736    project_i/circuitp_0/U0/addr_rom_tmp_reg_n_0_[2]
    SLICE_X84Y59         LUT6 (Prop_lut6_I3_O)        0.124    11.860 r  project_i/circuitp_0/U0/addr_rom_tmp[3]_i_1/O
                         net (fo=4, routed)           0.804    12.664    project_i/circuitp_0/U0/addr_rom_tmp[3]_i_1_n_0
    SLICE_X83Y59         FDRE                                         r  project_i/circuitp_0/U0/addr_rom_tmp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    18.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.608    19.794    project_i/circuitp_0/U0/clk
    SLICE_X83Y59         FDRE                                         r  project_i/circuitp_0/U0/addr_rom_tmp_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.293    20.087    
                         clock uncertainty           -0.035    20.051    
    SLICE_X83Y59         FDRE (Setup_fdre_C_CE)      -0.202    19.849    project_i/circuitp_0/U0/addr_rom_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         19.849    
                         arrival time                         -12.664    
  -------------------------------------------------------------------
                         slack                                  7.185    

Slack (MET) :             7.774ns  (required time - arrival time)
  Source:                 project_i/EightDisplayControl_0/U0/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_i/EightDisplayControl_0/U0/div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 1.695ns (76.192%)  route 0.530ns (23.808%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.727     5.086    project_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y63         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y63         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  project_i/EightDisplayControl_0/U0/div_reg[1]/Q
                         net (fo=1, routed)           0.530     6.071    project_i/EightDisplayControl_0/U0/div_reg_n_0_[1]
    SLICE_X89Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.745 r  project_i/EightDisplayControl_0/U0/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.745    project_i/EightDisplayControl_0/U0/div_reg[0]_i_1_n_0
    SLICE_X89Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.859 r  project_i/EightDisplayControl_0/U0/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.859    project_i/EightDisplayControl_0/U0/div_reg[4]_i_1_n_0
    SLICE_X89Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.973 r  project_i/EightDisplayControl_0/U0/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.973    project_i/EightDisplayControl_0/U0/div_reg[8]_i_1_n_0
    SLICE_X89Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.087 r  project_i/EightDisplayControl_0/U0/div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.087    project_i/EightDisplayControl_0/U0/div_reg[12]_i_1_n_0
    SLICE_X89Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.310 r  project_i/EightDisplayControl_0/U0/div_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.310    project_i/EightDisplayControl_0/U0/div_reg[16]_i_1_n_7
    SLICE_X89Y67         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.604    14.790    project_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y67         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[16]/C
                         clock pessimism              0.268    15.058    
                         clock uncertainty           -0.035    15.022    
    SLICE_X89Y67         FDRE (Setup_fdre_C_D)        0.062    15.084    project_i/EightDisplayControl_0/U0/div_reg[16]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -7.310    
  -------------------------------------------------------------------
                         slack                                  7.774    

Slack (MET) :             7.778ns  (required time - arrival time)
  Source:                 project_i/EightDisplayControl_0/U0/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_i/EightDisplayControl_0/U0/div_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 1.692ns (76.160%)  route 0.530ns (23.840%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.727     5.086    project_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y63         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y63         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  project_i/EightDisplayControl_0/U0/div_reg[1]/Q
                         net (fo=1, routed)           0.530     6.071    project_i/EightDisplayControl_0/U0/div_reg_n_0_[1]
    SLICE_X89Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.745 r  project_i/EightDisplayControl_0/U0/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.745    project_i/EightDisplayControl_0/U0/div_reg[0]_i_1_n_0
    SLICE_X89Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.859 r  project_i/EightDisplayControl_0/U0/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.859    project_i/EightDisplayControl_0/U0/div_reg[4]_i_1_n_0
    SLICE_X89Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.973 r  project_i/EightDisplayControl_0/U0/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.973    project_i/EightDisplayControl_0/U0/div_reg[8]_i_1_n_0
    SLICE_X89Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.307 r  project_i/EightDisplayControl_0/U0/div_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.307    project_i/EightDisplayControl_0/U0/div_reg[12]_i_1_n_6
    SLICE_X89Y66         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.605    14.791    project_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y66         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[13]/C
                         clock pessimism              0.268    15.059    
                         clock uncertainty           -0.035    15.023    
    SLICE_X89Y66         FDRE (Setup_fdre_C_D)        0.062    15.085    project_i/EightDisplayControl_0/U0/div_reg[13]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                  7.778    

Slack (MET) :             7.799ns  (required time - arrival time)
  Source:                 project_i/EightDisplayControl_0/U0/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_i/EightDisplayControl_0/U0/div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 1.671ns (75.932%)  route 0.530ns (24.068%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.727     5.086    project_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y63         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y63         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  project_i/EightDisplayControl_0/U0/div_reg[1]/Q
                         net (fo=1, routed)           0.530     6.071    project_i/EightDisplayControl_0/U0/div_reg_n_0_[1]
    SLICE_X89Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.745 r  project_i/EightDisplayControl_0/U0/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.745    project_i/EightDisplayControl_0/U0/div_reg[0]_i_1_n_0
    SLICE_X89Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.859 r  project_i/EightDisplayControl_0/U0/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.859    project_i/EightDisplayControl_0/U0/div_reg[4]_i_1_n_0
    SLICE_X89Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.973 r  project_i/EightDisplayControl_0/U0/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.973    project_i/EightDisplayControl_0/U0/div_reg[8]_i_1_n_0
    SLICE_X89Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.286 r  project_i/EightDisplayControl_0/U0/div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.286    project_i/EightDisplayControl_0/U0/div_reg[12]_i_1_n_4
    SLICE_X89Y66         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.605    14.791    project_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y66         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[15]/C
                         clock pessimism              0.268    15.059    
                         clock uncertainty           -0.035    15.023    
    SLICE_X89Y66         FDRE (Setup_fdre_C_D)        0.062    15.085    project_i/EightDisplayControl_0/U0/div_reg[15]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -7.286    
  -------------------------------------------------------------------
                         slack                                  7.799    

Slack (MET) :             7.805ns  (required time - arrival time)
  Source:                 project_i/circuitp_0/U0/addr_rom_tmp_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_i/circuitp_0/U0/C_S_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.168ns  (logic 0.935ns (43.128%)  route 1.233ns (56.872%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 19.795 - 15.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 10.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.728    10.087    project_i/circuitp_0/U0/clk
    SLICE_X83Y59         FDRE                                         r  project_i/circuitp_0/U0/addr_rom_tmp_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y59         FDRE (Prop_fdre_C_Q)         0.459    10.546 r  project_i/circuitp_0/U0/addr_rom_tmp_reg[1]/Q
                         net (fo=22, routed)          0.504    11.050    project_i/circuitp_0/U0/addr_rom_tmp_reg_n_0_[1]
    SLICE_X82Y59         LUT2 (Prop_lut2_I0_O)        0.150    11.200 f  project_i/circuitp_0/U0/C_S[1]_i_2/O
                         net (fo=1, routed)           0.729    11.929    project_i/circuitp_0/U0/C_S[1]_i_2_n_0
    SLICE_X82Y58         LUT6 (Prop_lut6_I3_O)        0.326    12.255 r  project_i/circuitp_0/U0/C_S[1]_i_1/O
                         net (fo=1, routed)           0.000    12.255    project_i/circuitp_0/U0/C_S[1]_i_1_n_0
    SLICE_X82Y58         FDRE                                         r  project_i/circuitp_0/U0/C_S_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    18.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.609    19.795    project_i/circuitp_0/U0/clk
    SLICE_X82Y58         FDRE                                         r  project_i/circuitp_0/U0/C_S_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.268    20.063    
                         clock uncertainty           -0.035    20.027    
    SLICE_X82Y58         FDRE (Setup_fdre_C_D)        0.032    20.059    project_i/circuitp_0/U0/C_S_reg[1]
  -------------------------------------------------------------------
                         required time                         20.059    
                         arrival time                         -12.255    
  -------------------------------------------------------------------
                         slack                                  7.805    

Slack (MET) :             7.873ns  (required time - arrival time)
  Source:                 project_i/EightDisplayControl_0/U0/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_i/EightDisplayControl_0/U0/div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 1.597ns (75.095%)  route 0.530ns (24.905%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.727     5.086    project_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y63         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y63         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  project_i/EightDisplayControl_0/U0/div_reg[1]/Q
                         net (fo=1, routed)           0.530     6.071    project_i/EightDisplayControl_0/U0/div_reg_n_0_[1]
    SLICE_X89Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.745 r  project_i/EightDisplayControl_0/U0/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.745    project_i/EightDisplayControl_0/U0/div_reg[0]_i_1_n_0
    SLICE_X89Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.859 r  project_i/EightDisplayControl_0/U0/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.859    project_i/EightDisplayControl_0/U0/div_reg[4]_i_1_n_0
    SLICE_X89Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.973 r  project_i/EightDisplayControl_0/U0/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.973    project_i/EightDisplayControl_0/U0/div_reg[8]_i_1_n_0
    SLICE_X89Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.212 r  project_i/EightDisplayControl_0/U0/div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.212    project_i/EightDisplayControl_0/U0/div_reg[12]_i_1_n_5
    SLICE_X89Y66         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.605    14.791    project_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y66         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[14]/C
                         clock pessimism              0.268    15.059    
                         clock uncertainty           -0.035    15.023    
    SLICE_X89Y66         FDRE (Setup_fdre_C_D)        0.062    15.085    project_i/EightDisplayControl_0/U0/div_reg[14]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -7.212    
  -------------------------------------------------------------------
                         slack                                  7.873    

Slack (MET) :             7.889ns  (required time - arrival time)
  Source:                 project_i/EightDisplayControl_0/U0/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_i/EightDisplayControl_0/U0/div_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 1.581ns (74.906%)  route 0.530ns (25.094%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.727     5.086    project_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y63         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y63         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  project_i/EightDisplayControl_0/U0/div_reg[1]/Q
                         net (fo=1, routed)           0.530     6.071    project_i/EightDisplayControl_0/U0/div_reg_n_0_[1]
    SLICE_X89Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.745 r  project_i/EightDisplayControl_0/U0/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.745    project_i/EightDisplayControl_0/U0/div_reg[0]_i_1_n_0
    SLICE_X89Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.859 r  project_i/EightDisplayControl_0/U0/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.859    project_i/EightDisplayControl_0/U0/div_reg[4]_i_1_n_0
    SLICE_X89Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.973 r  project_i/EightDisplayControl_0/U0/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.973    project_i/EightDisplayControl_0/U0/div_reg[8]_i_1_n_0
    SLICE_X89Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.196 r  project_i/EightDisplayControl_0/U0/div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.196    project_i/EightDisplayControl_0/U0/div_reg[12]_i_1_n_7
    SLICE_X89Y66         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.605    14.791    project_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y66         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[12]/C
                         clock pessimism              0.268    15.059    
                         clock uncertainty           -0.035    15.023    
    SLICE_X89Y66         FDRE (Setup_fdre_C_D)        0.062    15.085    project_i/EightDisplayControl_0/U0/div_reg[12]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -7.196    
  -------------------------------------------------------------------
                         slack                                  7.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 project_i/EightDisplayControl_0/U0/div_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_i/EightDisplayControl_0/U0/div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.603     1.436    project_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y65         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y65         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  project_i/EightDisplayControl_0/U0/div_reg[11]/Q
                         net (fo=1, routed)           0.108     1.686    project_i/EightDisplayControl_0/U0/div_reg_n_0_[11]
    SLICE_X89Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.794 r  project_i/EightDisplayControl_0/U0/div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.794    project_i/EightDisplayControl_0/U0/div_reg[8]_i_1_n_4
    SLICE_X89Y65         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.873     1.942    project_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y65         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[11]/C
                         clock pessimism             -0.505     1.436    
    SLICE_X89Y65         FDRE (Hold_fdre_C_D)         0.105     1.541    project_i/EightDisplayControl_0/U0/div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 project_i/EightDisplayControl_0/U0/div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_i/EightDisplayControl_0/U0/div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.603     1.436    project_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y63         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y63         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  project_i/EightDisplayControl_0/U0/div_reg[3]/Q
                         net (fo=1, routed)           0.108     1.686    project_i/EightDisplayControl_0/U0/div_reg_n_0_[3]
    SLICE_X89Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.794 r  project_i/EightDisplayControl_0/U0/div_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.794    project_i/EightDisplayControl_0/U0/div_reg[0]_i_1_n_4
    SLICE_X89Y63         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.874     1.943    project_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y63         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[3]/C
                         clock pessimism             -0.506     1.436    
    SLICE_X89Y63         FDRE (Hold_fdre_C_D)         0.105     1.541    project_i/EightDisplayControl_0/U0/div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 project_i/EightDisplayControl_0/U0/div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_i/EightDisplayControl_0/U0/div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.603     1.436    project_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y64         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y64         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  project_i/EightDisplayControl_0/U0/div_reg[7]/Q
                         net (fo=1, routed)           0.108     1.686    project_i/EightDisplayControl_0/U0/div_reg_n_0_[7]
    SLICE_X89Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.794 r  project_i/EightDisplayControl_0/U0/div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.794    project_i/EightDisplayControl_0/U0/div_reg[4]_i_1_n_4
    SLICE_X89Y64         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.874     1.943    project_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y64         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[7]/C
                         clock pessimism             -0.506     1.436    
    SLICE_X89Y64         FDRE (Hold_fdre_C_D)         0.105     1.541    project_i/EightDisplayControl_0/U0/div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 project_i/EightDisplayControl_0/U0/div_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_i/EightDisplayControl_0/U0/div_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.603     1.436    project_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y65         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y65         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  project_i/EightDisplayControl_0/U0/div_reg[8]/Q
                         net (fo=1, routed)           0.105     1.683    project_i/EightDisplayControl_0/U0/div_reg_n_0_[8]
    SLICE_X89Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.798 r  project_i/EightDisplayControl_0/U0/div_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.798    project_i/EightDisplayControl_0/U0/div_reg[8]_i_1_n_7
    SLICE_X89Y65         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.873     1.942    project_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y65         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[8]/C
                         clock pessimism             -0.505     1.436    
    SLICE_X89Y65         FDRE (Hold_fdre_C_D)         0.105     1.541    project_i/EightDisplayControl_0/U0/div_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 project_i/EightDisplayControl_0/U0/div_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_i/EightDisplayControl_0/U0/div_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.602     1.435    project_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y66         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y66         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  project_i/EightDisplayControl_0/U0/div_reg[12]/Q
                         net (fo=1, routed)           0.105     1.682    project_i/EightDisplayControl_0/U0/div_reg_n_0_[12]
    SLICE_X89Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.797 r  project_i/EightDisplayControl_0/U0/div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.797    project_i/EightDisplayControl_0/U0/div_reg[12]_i_1_n_7
    SLICE_X89Y66         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.872     1.941    project_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y66         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[12]/C
                         clock pessimism             -0.505     1.435    
    SLICE_X89Y66         FDRE (Hold_fdre_C_D)         0.105     1.540    project_i/EightDisplayControl_0/U0/div_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 project_i/EightDisplayControl_0/U0/div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_i/EightDisplayControl_0/U0/div_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.603     1.436    project_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y64         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y64         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  project_i/EightDisplayControl_0/U0/div_reg[4]/Q
                         net (fo=1, routed)           0.105     1.683    project_i/EightDisplayControl_0/U0/div_reg_n_0_[4]
    SLICE_X89Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.798 r  project_i/EightDisplayControl_0/U0/div_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.798    project_i/EightDisplayControl_0/U0/div_reg[4]_i_1_n_7
    SLICE_X89Y64         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.874     1.943    project_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y64         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[4]/C
                         clock pessimism             -0.506     1.436    
    SLICE_X89Y64         FDRE (Hold_fdre_C_D)         0.105     1.541    project_i/EightDisplayControl_0/U0/div_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 project_i/EightDisplayControl_0/U0/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_i/EightDisplayControl_0/U0/div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.603     1.436    project_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y65         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y65         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  project_i/EightDisplayControl_0/U0/div_reg[10]/Q
                         net (fo=1, routed)           0.109     1.687    project_i/EightDisplayControl_0/U0/div_reg_n_0_[10]
    SLICE_X89Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.798 r  project_i/EightDisplayControl_0/U0/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.798    project_i/EightDisplayControl_0/U0/div_reg[8]_i_1_n_5
    SLICE_X89Y65         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.873     1.942    project_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y65         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[10]/C
                         clock pessimism             -0.505     1.436    
    SLICE_X89Y65         FDRE (Hold_fdre_C_D)         0.105     1.541    project_i/EightDisplayControl_0/U0/div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 project_i/EightDisplayControl_0/U0/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_i/EightDisplayControl_0/U0/div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.603     1.436    project_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y63         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y63         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  project_i/EightDisplayControl_0/U0/div_reg[2]/Q
                         net (fo=1, routed)           0.109     1.687    project_i/EightDisplayControl_0/U0/div_reg_n_0_[2]
    SLICE_X89Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.798 r  project_i/EightDisplayControl_0/U0/div_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.798    project_i/EightDisplayControl_0/U0/div_reg[0]_i_1_n_5
    SLICE_X89Y63         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.874     1.943    project_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y63         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[2]/C
                         clock pessimism             -0.506     1.436    
    SLICE_X89Y63         FDRE (Hold_fdre_C_D)         0.105     1.541    project_i/EightDisplayControl_0/U0/div_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 project_i/EightDisplayControl_0/U0/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_i/EightDisplayControl_0/U0/div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.603     1.436    project_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y64         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y64         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  project_i/EightDisplayControl_0/U0/div_reg[6]/Q
                         net (fo=1, routed)           0.109     1.687    project_i/EightDisplayControl_0/U0/div_reg_n_0_[6]
    SLICE_X89Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.798 r  project_i/EightDisplayControl_0/U0/div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.798    project_i/EightDisplayControl_0/U0/div_reg[4]_i_1_n_5
    SLICE_X89Y64         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.874     1.943    project_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y64         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[6]/C
                         clock pessimism             -0.506     1.436    
    SLICE_X89Y64         FDRE (Hold_fdre_C_D)         0.105     1.541    project_i/EightDisplayControl_0/U0/div_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 project_i/EightDisplayControl_0/U0/div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_i/EightDisplayControl_0/U0/div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.968%)  route 0.136ns (35.032%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.602     1.435    project_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y66         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y66         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  project_i/EightDisplayControl_0/U0/div_reg[14]/Q
                         net (fo=13, routed)          0.136     1.712    project_i/EightDisplayControl_0/U0/sel0[0]
    SLICE_X89Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.823 r  project_i/EightDisplayControl_0/U0/div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.823    project_i/EightDisplayControl_0/U0/div_reg[12]_i_1_n_5
    SLICE_X89Y66         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.872     1.941    project_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y66         FDRE                                         r  project_i/EightDisplayControl_0/U0/div_reg[14]/C
                         clock pessimism             -0.505     1.435    
    SLICE_X89Y66         FDRE (Hold_fdre_C_D)         0.105     1.540    project_i/EightDisplayControl_0/U0/div_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y24    project_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y24    project_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X89Y63    project_i/EightDisplayControl_0/U0/div_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X89Y65    project_i/EightDisplayControl_0/U0/div_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X89Y65    project_i/EightDisplayControl_0/U0/div_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X89Y66    project_i/EightDisplayControl_0/U0/div_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X89Y63    project_i/EightDisplayControl_0/U0/div_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X89Y63    project_i/EightDisplayControl_0/U0/div_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X89Y63    project_i/EightDisplayControl_0/U0/div_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y58    project_i/circuitp_0/U0/C_S_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y58    project_i/circuitp_0/U0/C_S_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y63    project_i/EightDisplayControl_0/U0/div_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y63    project_i/EightDisplayControl_0/U0/div_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y63    project_i/EightDisplayControl_0/U0/div_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y63    project_i/EightDisplayControl_0/U0/div_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y64    project_i/EightDisplayControl_0/U0/div_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y64    project_i/EightDisplayControl_0/U0/div_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y64    project_i/EightDisplayControl_0/U0/div_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y64    project_i/EightDisplayControl_0/U0/div_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y63    project_i/EightDisplayControl_0/U0/div_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y65    project_i/EightDisplayControl_0/U0/div_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y65    project_i/EightDisplayControl_0/U0/div_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y65    project_i/EightDisplayControl_0/U0/div_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y65    project_i/EightDisplayControl_0/U0/div_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y66    project_i/EightDisplayControl_0/U0/div_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y63    project_i/EightDisplayControl_0/U0/div_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y63    project_i/EightDisplayControl_0/U0/div_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y63    project_i/EightDisplayControl_0/U0/div_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y64    project_i/EightDisplayControl_0/U0/div_reg[4]/C



