Classic Timing Analyzer report for SerialTxRx
Thu May 04 12:35:16 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clk'
  7. Clock Hold: 'Clk'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------+----------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                 ; To                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------+----------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 6.772 ns                         ; Send                 ; SerialTx:Tx|SR[3]    ; --         ; Clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 13.678 ns                        ; SerialRx:Rx|PDout[0] ; PDout[0]             ; Clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 5.002 ns                         ; Clk                  ; SCout                ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -4.323 ns                        ; Send                 ; SerialTx:Tx|Send_d1  ; --         ; Clk      ; 0            ;
; Clock Setup: 'Clk'           ; N/A                                      ; None          ; 274.12 MHz ( period = 3.648 ns ) ; SerialTx:Tx|Out      ; SerialRx:Rx|Enable   ; Clk        ; Clk      ; 0            ;
; Clock Hold: 'Clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; SerialRx:Rx|SR[4]    ; SerialRx:Rx|PDout[4] ; Clk        ; Clk      ; 8            ;
; Total number of failed paths ;                                          ;               ;                                  ;                      ;                      ;            ;          ; 8            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------+----------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C3T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk'                                                                                                                                                                                               ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                 ; To                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 274.12 MHz ( period = 3.648 ns )               ; SerialTx:Tx|Out      ; SerialRx:Rx|Enable   ; Clk        ; Clk      ; None                        ; None                      ; 3.439 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx:Rx|Enable   ; SerialRx:Rx|SR[0]    ; Clk        ; Clk      ; None                        ; None                      ; 3.137 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx:Rx|Enable   ; SerialRx:Rx|SR[1]    ; Clk        ; Clk      ; None                        ; None                      ; 3.137 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx:Rx|Enable   ; SerialRx:Rx|SR[2]    ; Clk        ; Clk      ; None                        ; None                      ; 3.137 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx:Rx|Enable   ; SerialRx:Rx|SR[3]    ; Clk        ; Clk      ; None                        ; None                      ; 3.137 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx:Rx|Enable   ; SerialRx:Rx|SR[4]    ; Clk        ; Clk      ; None                        ; None                      ; 3.137 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Out      ; SerialRx:Rx|SR[0]    ; Clk        ; Clk      ; None                        ; None                      ; 2.980 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Count[0] ; SerialTx:Tx|SR[3]    ; Clk        ; Clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx:Rx|Count[2] ; SerialRx:Rx|ready    ; Clk        ; Clk      ; None                        ; None                      ; 2.817 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Count[2] ; SerialTx:Tx|SR[3]    ; Clk        ; Clk      ; None                        ; None                      ; 2.768 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Count[0] ; SerialTx:Tx|SR[7]    ; Clk        ; Clk      ; None                        ; None                      ; 2.755 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx:Rx|Count[0] ; SerialRx:Rx|Enable   ; Clk        ; Clk      ; None                        ; None                      ; 2.687 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx:Rx|Count[1] ; SerialRx:Rx|ready    ; Clk        ; Clk      ; None                        ; None                      ; 2.641 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Count[2] ; SerialTx:Tx|SR[7]    ; Clk        ; Clk      ; None                        ; None                      ; 2.629 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Count[0] ; SerialTx:Tx|SR[2]    ; Clk        ; Clk      ; None                        ; None                      ; 2.611 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Count[0] ; SerialTx:Tx|SR[0]    ; Clk        ; Clk      ; None                        ; None                      ; 2.609 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Count[0] ; SerialTx:Tx|SR[1]    ; Clk        ; Clk      ; None                        ; None                      ; 2.603 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx:Rx|SDin_d1  ; SerialRx:Rx|Enable   ; Clk        ; Clk      ; None                        ; None                      ; 2.623 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Count[1] ; SerialTx:Tx|SR[3]    ; Clk        ; Clk      ; None                        ; None                      ; 2.596 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Out      ; SerialRx:Rx|ready    ; Clk        ; Clk      ; None                        ; None                      ; 2.582 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Count[2] ; SerialTx:Tx|SR[2]    ; Clk        ; Clk      ; None                        ; None                      ; 2.485 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Count[2] ; SerialTx:Tx|SR[0]    ; Clk        ; Clk      ; None                        ; None                      ; 2.483 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Count[2] ; SerialTx:Tx|SR[1]    ; Clk        ; Clk      ; None                        ; None                      ; 2.477 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Count[1] ; SerialTx:Tx|SR[7]    ; Clk        ; Clk      ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx:Rx|Count[0] ; SerialRx:Rx|Count[1] ; Clk        ; Clk      ; None                        ; None                      ; 2.397 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx:Rx|Count[0] ; SerialRx:Rx|Count[2] ; Clk        ; Clk      ; None                        ; None                      ; 2.396 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Out      ; SerialRx:Rx|SDin_d1  ; Clk        ; Clk      ; None                        ; None                      ; 2.394 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx:Rx|SR[4]    ; SerialRx:Rx|SR[5]    ; Clk        ; Clk      ; None                        ; None                      ; 2.366 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx:Rx|Enable   ; SerialRx:Rx|Count[0] ; Clk        ; Clk      ; None                        ; None                      ; 2.339 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Count[1] ; SerialTx:Tx|SR[2]    ; Clk        ; Clk      ; None                        ; None                      ; 2.313 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Count[1] ; SerialTx:Tx|SR[0]    ; Clk        ; Clk      ; None                        ; None                      ; 2.311 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Count[1] ; SerialTx:Tx|SR[1]    ; Clk        ; Clk      ; None                        ; None                      ; 2.305 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Enable   ; SerialTx:Tx|Enable   ; Clk        ; Clk      ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Count[0] ; SerialTx:Tx|SR[6]    ; Clk        ; Clk      ; None                        ; None                      ; 1.952 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Count[0] ; SerialTx:Tx|SR[5]    ; Clk        ; Clk      ; None                        ; None                      ; 1.951 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Count[0] ; SerialTx:Tx|SR[4]    ; Clk        ; Clk      ; None                        ; None                      ; 1.949 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Count[2] ; SerialTx:Tx|Enable   ; Clk        ; Clk      ; None                        ; None                      ; 1.907 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Count[0] ; SerialTx:Tx|Enable   ; Clk        ; Clk      ; None                        ; None                      ; 1.877 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Count[2] ; SerialTx:Tx|SR[6]    ; Clk        ; Clk      ; None                        ; None                      ; 1.826 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Count[2] ; SerialTx:Tx|SR[5]    ; Clk        ; Clk      ; None                        ; None                      ; 1.825 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Count[2] ; SerialTx:Tx|SR[4]    ; Clk        ; Clk      ; None                        ; None                      ; 1.823 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Send_d1  ; SerialTx:Tx|Enable   ; Clk        ; Clk      ; None                        ; None                      ; 1.796 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Count[1] ; SerialTx:Tx|SR[6]    ; Clk        ; Clk      ; None                        ; None                      ; 1.654 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Count[1] ; SerialTx:Tx|SR[5]    ; Clk        ; Clk      ; None                        ; None                      ; 1.653 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Count[1] ; SerialTx:Tx|SR[4]    ; Clk        ; Clk      ; None                        ; None                      ; 1.651 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Enable   ; SerialTx:Tx|Count[0] ; Clk        ; Clk      ; None                        ; None                      ; 1.639 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx:Rx|Count[1] ; SerialRx:Rx|Enable   ; Clk        ; Clk      ; None                        ; None                      ; 1.634 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|SR[3]    ; SerialTx:Tx|SR[4]    ; Clk        ; Clk      ; None                        ; None                      ; 1.612 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|SR[6]    ; SerialTx:Tx|SR[7]    ; Clk        ; Clk      ; None                        ; None                      ; 1.570 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx:Rx|Enable   ; SerialRx:Rx|Enable   ; Clk        ; Clk      ; None                        ; None                      ; 1.472 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx:Rx|Enable   ; SerialRx:Rx|SR[5]    ; Clk        ; Clk      ; None                        ; None                      ; 1.467 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx:Rx|Enable   ; SerialRx:Rx|SR[6]    ; Clk        ; Clk      ; None                        ; None                      ; 1.467 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx:Rx|Enable   ; SerialRx:Rx|SR[7]    ; Clk        ; Clk      ; None                        ; None                      ; 1.467 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx:Rx|Count[0] ; SerialRx:Rx|ready    ; Clk        ; Clk      ; None                        ; None                      ; 1.446 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Count[1] ; SerialTx:Tx|Enable   ; Clk        ; Clk      ; None                        ; None                      ; 1.443 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Count[0] ; SerialTx:Tx|Count[0] ; Clk        ; Clk      ; None                        ; None                      ; 1.440 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx:Rx|Count[2] ; SerialRx:Rx|Enable   ; Clk        ; Clk      ; None                        ; None                      ; 1.354 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx:Rx|Count[1] ; SerialRx:Rx|Count[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.353 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Count[1] ; SerialTx:Tx|Count[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.322 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx:Rx|Count[2] ; SerialRx:Rx|Count[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.294 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx:Rx|Count[1] ; SerialRx:Rx|Count[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.285 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx:Rx|ready    ; SerialRx:Rx|ready    ; Clk        ; Clk      ; None                        ; None                      ; 1.260 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Count[0] ; SerialTx:Tx|Count[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.167 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Enable   ; SerialTx:Tx|Count[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.159 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|SR[5]    ; SerialTx:Tx|SR[6]    ; Clk        ; Clk      ; None                        ; None                      ; 1.133 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx:Rx|SDin_d1  ; SerialRx:Rx|ready    ; Clk        ; Clk      ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Enable   ; SerialTx:Tx|Count[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.069 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx:Rx|Enable   ; SerialRx:Rx|Count[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.056 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx:Rx|Enable   ; SerialRx:Rx|Count[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.055 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Count[2] ; SerialTx:Tx|Count[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.054 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx:Rx|Count[0] ; SerialRx:Rx|Count[0] ; Clk        ; Clk      ; None                        ; None                      ; 1.029 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|SR[1]    ; SerialTx:Tx|SR[2]    ; Clk        ; Clk      ; None                        ; None                      ; 1.021 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|SR[0]    ; SerialTx:Tx|SR[1]    ; Clk        ; Clk      ; None                        ; None                      ; 1.020 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Count[0] ; SerialTx:Tx|Count[2] ; Clk        ; Clk      ; None                        ; None                      ; 0.884 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|Count[1] ; SerialTx:Tx|Count[1] ; Clk        ; Clk      ; None                        ; None                      ; 0.882 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|SR[4]    ; SerialTx:Tx|SR[5]    ; Clk        ; Clk      ; None                        ; None                      ; 0.852 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx:Rx|SR[2]    ; SerialRx:Rx|SR[3]    ; Clk        ; Clk      ; None                        ; None                      ; 0.845 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|SR[7]    ; SerialTx:Tx|Out      ; Clk        ; Clk      ; None                        ; None                      ; 0.825 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx:Tx|SR[2]    ; SerialTx:Tx|SR[3]    ; Clk        ; Clk      ; None                        ; None                      ; 0.823 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx:Rx|SR[5]    ; SerialRx:Rx|SR[6]    ; Clk        ; Clk      ; None                        ; None                      ; 0.689 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx:Rx|SR[6]    ; SerialRx:Rx|SR[7]    ; Clk        ; Clk      ; None                        ; None                      ; 0.687 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx:Rx|SR[0]    ; SerialRx:Rx|SR[1]    ; Clk        ; Clk      ; None                        ; None                      ; 0.683 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx:Rx|SR[1]    ; SerialRx:Rx|SR[2]    ; Clk        ; Clk      ; None                        ; None                      ; 0.682 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx:Rx|SR[3]    ; SerialRx:Rx|SR[4]    ; Clk        ; Clk      ; None                        ; None                      ; 0.671 ns                ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'Clk'                                                                                                                                                                                ;
+------------------------------------------+-------------------+----------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From              ; To                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------+----------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; SerialRx:Rx|SR[4] ; SerialRx:Rx|PDout[4] ; Clk        ; Clk      ; None                       ; None                       ; 0.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; SerialRx:Rx|SR[0] ; SerialRx:Rx|PDout[0] ; Clk        ; Clk      ; None                       ; None                       ; 0.861 ns                 ;
; Not operational: Clock Skew > Data Delay ; SerialRx:Rx|SR[7] ; SerialRx:Rx|PDout[7] ; Clk        ; Clk      ; None                       ; None                       ; 0.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; SerialRx:Rx|SR[3] ; SerialRx:Rx|PDout[3] ; Clk        ; Clk      ; None                       ; None                       ; 0.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; SerialRx:Rx|SR[1] ; SerialRx:Rx|PDout[1] ; Clk        ; Clk      ; None                       ; None                       ; 1.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; SerialRx:Rx|SR[2] ; SerialRx:Rx|PDout[2] ; Clk        ; Clk      ; None                       ; None                       ; 1.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; SerialRx:Rx|SR[5] ; SerialRx:Rx|PDout[5] ; Clk        ; Clk      ; None                       ; None                       ; 1.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; SerialRx:Rx|SR[6] ; SerialRx:Rx|PDout[6] ; Clk        ; Clk      ; None                       ; None                       ; 1.145 ns                 ;
+------------------------------------------+-------------------+----------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------+
; tsu                                                                          ;
+-------+--------------+------------+---------+---------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                  ; To Clock ;
+-------+--------------+------------+---------+---------------------+----------+
; N/A   ; None         ; 6.772 ns   ; Send    ; SerialTx:Tx|SR[3]   ; Clk      ;
; N/A   ; None         ; 6.633 ns   ; Send    ; SerialTx:Tx|SR[7]   ; Clk      ;
; N/A   ; None         ; 6.604 ns   ; PDin[2] ; SerialTx:Tx|SR[2]   ; Clk      ;
; N/A   ; None         ; 6.489 ns   ; Send    ; SerialTx:Tx|SR[2]   ; Clk      ;
; N/A   ; None         ; 6.487 ns   ; Send    ; SerialTx:Tx|SR[0]   ; Clk      ;
; N/A   ; None         ; 6.481 ns   ; Send    ; SerialTx:Tx|SR[1]   ; Clk      ;
; N/A   ; None         ; 6.407 ns   ; PDin[7] ; SerialTx:Tx|SR[7]   ; Clk      ;
; N/A   ; None         ; 6.391 ns   ; PDin[0] ; SerialTx:Tx|SR[0]   ; Clk      ;
; N/A   ; None         ; 5.817 ns   ; Send    ; SerialTx:Tx|SR[6]   ; Clk      ;
; N/A   ; None         ; 5.816 ns   ; Send    ; SerialTx:Tx|SR[5]   ; Clk      ;
; N/A   ; None         ; 5.814 ns   ; Send    ; SerialTx:Tx|SR[4]   ; Clk      ;
; N/A   ; None         ; 5.604 ns   ; PDin[1] ; SerialTx:Tx|SR[1]   ; Clk      ;
; N/A   ; None         ; 5.558 ns   ; PDin[6] ; SerialTx:Tx|SR[6]   ; Clk      ;
; N/A   ; None         ; 5.463 ns   ; PDin[5] ; SerialTx:Tx|SR[5]   ; Clk      ;
; N/A   ; None         ; 5.438 ns   ; PDin[4] ; SerialTx:Tx|SR[4]   ; Clk      ;
; N/A   ; None         ; 5.333 ns   ; PDin[3] ; SerialTx:Tx|SR[3]   ; Clk      ;
; N/A   ; None         ; 4.853 ns   ; Send    ; SerialTx:Tx|Enable  ; Clk      ;
; N/A   ; None         ; 4.738 ns   ; Send    ; SerialTx:Tx|Out     ; Clk      ;
; N/A   ; None         ; 4.375 ns   ; Send    ; SerialTx:Tx|Send_d1 ; Clk      ;
+-------+--------------+------------+---------+---------------------+----------+


+----------------------------------------------------------------------------------+
; tco                                                                              ;
+-------+--------------+------------+----------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                 ; To       ; From Clock ;
+-------+--------------+------------+----------------------+----------+------------+
; N/A   ; None         ; 13.678 ns  ; SerialRx:Rx|PDout[0] ; PDout[0] ; Clk        ;
; N/A   ; None         ; 13.372 ns  ; SerialRx:Rx|PDout[5] ; PDout[5] ; Clk        ;
; N/A   ; None         ; 13.271 ns  ; SerialRx:Rx|PDout[6] ; PDout[6] ; Clk        ;
; N/A   ; None         ; 12.944 ns  ; SerialRx:Rx|PDout[7] ; PDout[7] ; Clk        ;
; N/A   ; None         ; 12.108 ns  ; SerialRx:Rx|PDout[1] ; PDout[1] ; Clk        ;
; N/A   ; None         ; 11.962 ns  ; SerialRx:Rx|PDout[3] ; PDout[3] ; Clk        ;
; N/A   ; None         ; 11.786 ns  ; SerialRx:Rx|PDout[2] ; PDout[2] ; Clk        ;
; N/A   ; None         ; 11.735 ns  ; SerialRx:Rx|PDout[4] ; PDout[4] ; Clk        ;
; N/A   ; None         ; 8.379 ns   ; SerialTx:Tx|Out      ; SDout    ; Clk        ;
; N/A   ; None         ; 8.080 ns   ; SerialRx:Rx|ready    ; ready    ; Clk        ;
+-------+--------------+------------+----------------------+----------+------------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To    ;
+-------+-------------------+-----------------+------+-------+
; N/A   ; None              ; 5.002 ns        ; Clk  ; SCout ;
+-------+-------------------+-----------------+------+-------+


+------------------------------------------------------------------------------------+
; th                                                                                 ;
+---------------+-------------+-----------+---------+---------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                  ; To Clock ;
+---------------+-------------+-----------+---------+---------------------+----------+
; N/A           ; None        ; -4.323 ns ; Send    ; SerialTx:Tx|Send_d1 ; Clk      ;
; N/A           ; None        ; -4.686 ns ; Send    ; SerialTx:Tx|Out     ; Clk      ;
; N/A           ; None        ; -4.801 ns ; Send    ; SerialTx:Tx|Enable  ; Clk      ;
; N/A           ; None        ; -5.281 ns ; PDin[3] ; SerialTx:Tx|SR[3]   ; Clk      ;
; N/A           ; None        ; -5.386 ns ; PDin[4] ; SerialTx:Tx|SR[4]   ; Clk      ;
; N/A           ; None        ; -5.411 ns ; PDin[5] ; SerialTx:Tx|SR[5]   ; Clk      ;
; N/A           ; None        ; -5.506 ns ; PDin[6] ; SerialTx:Tx|SR[6]   ; Clk      ;
; N/A           ; None        ; -5.552 ns ; PDin[1] ; SerialTx:Tx|SR[1]   ; Clk      ;
; N/A           ; None        ; -5.762 ns ; Send    ; SerialTx:Tx|SR[4]   ; Clk      ;
; N/A           ; None        ; -5.764 ns ; Send    ; SerialTx:Tx|SR[5]   ; Clk      ;
; N/A           ; None        ; -5.765 ns ; Send    ; SerialTx:Tx|SR[6]   ; Clk      ;
; N/A           ; None        ; -6.339 ns ; PDin[0] ; SerialTx:Tx|SR[0]   ; Clk      ;
; N/A           ; None        ; -6.355 ns ; PDin[7] ; SerialTx:Tx|SR[7]   ; Clk      ;
; N/A           ; None        ; -6.429 ns ; Send    ; SerialTx:Tx|SR[1]   ; Clk      ;
; N/A           ; None        ; -6.435 ns ; Send    ; SerialTx:Tx|SR[0]   ; Clk      ;
; N/A           ; None        ; -6.437 ns ; Send    ; SerialTx:Tx|SR[2]   ; Clk      ;
; N/A           ; None        ; -6.552 ns ; PDin[2] ; SerialTx:Tx|SR[2]   ; Clk      ;
; N/A           ; None        ; -6.581 ns ; Send    ; SerialTx:Tx|SR[7]   ; Clk      ;
; N/A           ; None        ; -6.720 ns ; Send    ; SerialTx:Tx|SR[3]   ; Clk      ;
+---------------+-------------+-----------+---------+---------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu May 04 12:35:16 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SerialTxRx -c SerialTxRx --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "SerialRx:Rx|PDout[0]" is a latch
    Warning: Node "SerialRx:Rx|PDout[1]" is a latch
    Warning: Node "SerialRx:Rx|PDout[2]" is a latch
    Warning: Node "SerialRx:Rx|PDout[3]" is a latch
    Warning: Node "SerialRx:Rx|PDout[4]" is a latch
    Warning: Node "SerialRx:Rx|PDout[5]" is a latch
    Warning: Node "SerialRx:Rx|PDout[6]" is a latch
    Warning: Node "SerialRx:Rx|PDout[7]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "SerialRx:Rx|ready" as buffer
Info: Clock "Clk" has Internal fmax of 274.12 MHz between source register "SerialTx:Tx|Out" and destination register "SerialRx:Rx|Enable" (period= 3.648 ns)
    Info: + Longest register to register delay is 3.439 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y2_N4; Fanout = 5; REG Node = 'SerialTx:Tx|Out'
        Info: 2: + IC(2.961 ns) + CELL(0.478 ns) = 3.439 ns; Loc. = LC_X18_Y12_N4; Fanout = 12; REG Node = 'SerialRx:Rx|Enable'
        Info: Total cell delay = 0.478 ns ( 13.90 % )
        Info: Total interconnect delay = 2.961 ns ( 86.10 % )
    Info: - Smallest clock skew is 0.052 ns
        Info: + Shortest clock path from clock "Clk" to destination register is 2.782 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 29; CLK Node = 'Clk'
            Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X18_Y12_N4; Fanout = 12; REG Node = 'SerialRx:Rx|Enable'
            Info: Total cell delay = 2.180 ns ( 78.36 % )
            Info: Total interconnect delay = 0.602 ns ( 21.64 % )
        Info: - Longest clock path from clock "Clk" to source register is 2.730 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 29; CLK Node = 'Clk'
            Info: 2: + IC(0.550 ns) + CELL(0.711 ns) = 2.730 ns; Loc. = LC_X12_Y2_N4; Fanout = 5; REG Node = 'SerialTx:Tx|Out'
            Info: Total cell delay = 2.180 ns ( 79.85 % )
            Info: Total interconnect delay = 0.550 ns ( 20.15 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 0.037 ns
Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock "Clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "SerialRx:Rx|SR[4]" and destination pin or register "SerialRx:Rx|PDout[4]" for clock "Clk" (Hold time is 4.184 ns)
    Info: + Largest clock skew is 5.250 ns
        Info: + Longest clock path from clock "Clk" to destination register is 8.020 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 29; CLK Node = 'Clk'
            Info: 2: + IC(0.588 ns) + CELL(0.935 ns) = 2.992 ns; Loc. = LC_X10_Y10_N2; Fanout = 10; REG Node = 'SerialRx:Rx|ready'
            Info: 3: + IC(4.914 ns) + CELL(0.114 ns) = 8.020 ns; Loc. = LC_X5_Y12_N0; Fanout = 1; REG Node = 'SerialRx:Rx|PDout[4]'
            Info: Total cell delay = 2.518 ns ( 31.40 % )
            Info: Total interconnect delay = 5.502 ns ( 68.60 % )
        Info: - Shortest clock path from clock "Clk" to source register is 2.770 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 29; CLK Node = 'Clk'
            Info: 2: + IC(0.590 ns) + CELL(0.711 ns) = 2.770 ns; Loc. = LC_X5_Y12_N4; Fanout = 2; REG Node = 'SerialRx:Rx|SR[4]'
            Info: Total cell delay = 2.180 ns ( 78.70 % )
            Info: Total interconnect delay = 0.590 ns ( 21.30 % )
    Info: - Micro clock to output delay of source is 0.224 ns
    Info: - Shortest register to register delay is 0.842 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y12_N4; Fanout = 2; REG Node = 'SerialRx:Rx|SR[4]'
        Info: 2: + IC(0.550 ns) + CELL(0.292 ns) = 0.842 ns; Loc. = LC_X5_Y12_N0; Fanout = 1; REG Node = 'SerialRx:Rx|PDout[4]'
        Info: Total cell delay = 0.292 ns ( 34.68 % )
        Info: Total interconnect delay = 0.550 ns ( 65.32 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "SerialTx:Tx|SR[3]" (data pin = "Send", clock pin = "Clk") is 6.772 ns
    Info: + Longest pin to register delay is 9.465 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_53; Fanout = 4; PIN Node = 'Send'
        Info: 2: + IC(5.500 ns) + CELL(0.590 ns) = 7.565 ns; Loc. = LC_X15_Y2_N2; Fanout = 8; COMB Node = 'SerialTx:Tx|always2~0'
        Info: 3: + IC(1.293 ns) + CELL(0.607 ns) = 9.465 ns; Loc. = LC_X12_Y2_N7; Fanout = 1; REG Node = 'SerialTx:Tx|SR[3]'
        Info: Total cell delay = 2.672 ns ( 28.23 % )
        Info: Total interconnect delay = 6.793 ns ( 71.77 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "Clk" to destination register is 2.730 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 29; CLK Node = 'Clk'
        Info: 2: + IC(0.550 ns) + CELL(0.711 ns) = 2.730 ns; Loc. = LC_X12_Y2_N7; Fanout = 1; REG Node = 'SerialTx:Tx|SR[3]'
        Info: Total cell delay = 2.180 ns ( 79.85 % )
        Info: Total interconnect delay = 0.550 ns ( 20.15 % )
Info: tco from clock "Clk" to destination pin "PDout[0]" through register "SerialRx:Rx|PDout[0]" is 13.678 ns
    Info: + Longest clock path from clock "Clk" to source register is 8.018 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 29; CLK Node = 'Clk'
        Info: 2: + IC(0.588 ns) + CELL(0.935 ns) = 2.992 ns; Loc. = LC_X10_Y10_N2; Fanout = 10; REG Node = 'SerialRx:Rx|ready'
        Info: 3: + IC(4.912 ns) + CELL(0.114 ns) = 8.018 ns; Loc. = LC_X5_Y12_N5; Fanout = 1; REG Node = 'SerialRx:Rx|PDout[0]'
        Info: Total cell delay = 2.518 ns ( 31.40 % )
        Info: Total interconnect delay = 5.500 ns ( 68.60 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 5.660 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y12_N5; Fanout = 1; REG Node = 'SerialRx:Rx|PDout[0]'
        Info: 2: + IC(3.536 ns) + CELL(2.124 ns) = 5.660 ns; Loc. = PIN_103; Fanout = 0; PIN Node = 'PDout[0]'
        Info: Total cell delay = 2.124 ns ( 37.53 % )
        Info: Total interconnect delay = 3.536 ns ( 62.47 % )
Info: Longest tpd from source pin "Clk" to destination pin "SCout" is 5.002 ns
    Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 29; CLK Node = 'Clk'
    Info: 2: + IC(1.425 ns) + CELL(2.108 ns) = 5.002 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'SCout'
    Info: Total cell delay = 3.577 ns ( 71.51 % )
    Info: Total interconnect delay = 1.425 ns ( 28.49 % )
Info: th for register "SerialTx:Tx|Send_d1" (data pin = "Send", clock pin = "Clk") is -4.323 ns
    Info: + Longest clock path from clock "Clk" to destination register is 2.730 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 29; CLK Node = 'Clk'
        Info: 2: + IC(0.550 ns) + CELL(0.711 ns) = 2.730 ns; Loc. = LC_X12_Y2_N8; Fanout = 1; REG Node = 'SerialTx:Tx|Send_d1'
        Info: Total cell delay = 2.180 ns ( 79.85 % )
        Info: Total interconnect delay = 0.550 ns ( 20.15 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 7.068 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_53; Fanout = 4; PIN Node = 'Send'
        Info: 2: + IC(5.478 ns) + CELL(0.115 ns) = 7.068 ns; Loc. = LC_X12_Y2_N8; Fanout = 1; REG Node = 'SerialTx:Tx|Send_d1'
        Info: Total cell delay = 1.590 ns ( 22.50 % )
        Info: Total interconnect delay = 5.478 ns ( 77.50 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 201 megabytes
    Info: Processing ended: Thu May 04 12:35:16 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


