// Seed: 2671236973
module module_0 (
    output reg id_0,
    input id_1
);
  initial begin
    id_0 <= id_1;
  end
  logic id_2;
endmodule
