{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558001134183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558001134185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 12:05:33 2019 " "Processing started: Thu May 16 12:05:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558001134185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558001134185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ExProject -c ExProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off ExProject -c ExProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558001134185 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558001135763 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558001135763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm_coef.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mm_coef.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mm_bus_counter-behaviour " "Found design unit 1: mm_bus_counter-behaviour" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558001169039 ""} { "Info" "ISGN_ENTITY_NAME" "1 mm_bus_counter " "Found entity 1: mm_bus_counter" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558001169039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558001169039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 filter-rtl " "Found design unit 1: filter-rtl" {  } { { "i2s.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/i2s.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558001169047 ""} { "Info" "ISGN_ENTITY_NAME" "1 filter " "Found entity 1: filter" {  } { { "i2s.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/i2s.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558001169047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558001169047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir-functional " "Found design unit 1: fir-functional" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558001169054 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558001169054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558001169054 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fir " "Elaborating entity \"fir\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558001169115 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ast_sink_ready fir.vhd(13) " "VHDL Signal Declaration warning at fir.vhd(13): used implicit default value for signal \"ast_sink_ready\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558001169125 "|fir"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ast_source_data fir.vhd(16) " "VHDL Signal Declaration warning at fir.vhd(16): used implicit default value for signal \"ast_source_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558001169126 "|fir"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ast_source_valid fir.vhd(18) " "VHDL Signal Declaration warning at fir.vhd(18): used implicit default value for signal \"ast_source_valid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558001169126 "|fir"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ast_source_error fir.vhd(19) " "VHDL Signal Declaration warning at fir.vhd(19): used implicit default value for signal \"ast_source_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558001169126 "|fir"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ast_sink_ready GND " "Pin \"ast_sink_ready\" is stuck at GND" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558001170268 "|fir|ast_sink_ready"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[0\] GND " "Pin \"ast_source_data\[0\]\" is stuck at GND" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558001170268 "|fir|ast_source_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[1\] GND " "Pin \"ast_source_data\[1\]\" is stuck at GND" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558001170268 "|fir|ast_source_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[2\] GND " "Pin \"ast_source_data\[2\]\" is stuck at GND" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558001170268 "|fir|ast_source_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[3\] GND " "Pin \"ast_source_data\[3\]\" is stuck at GND" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558001170268 "|fir|ast_source_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[4\] GND " "Pin \"ast_source_data\[4\]\" is stuck at GND" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558001170268 "|fir|ast_source_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[5\] GND " "Pin \"ast_source_data\[5\]\" is stuck at GND" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558001170268 "|fir|ast_source_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[6\] GND " "Pin \"ast_source_data\[6\]\" is stuck at GND" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558001170268 "|fir|ast_source_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[7\] GND " "Pin \"ast_source_data\[7\]\" is stuck at GND" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558001170268 "|fir|ast_source_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[8\] GND " "Pin \"ast_source_data\[8\]\" is stuck at GND" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558001170268 "|fir|ast_source_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[9\] GND " "Pin \"ast_source_data\[9\]\" is stuck at GND" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558001170268 "|fir|ast_source_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[10\] GND " "Pin \"ast_source_data\[10\]\" is stuck at GND" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558001170268 "|fir|ast_source_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[11\] GND " "Pin \"ast_source_data\[11\]\" is stuck at GND" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558001170268 "|fir|ast_source_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[12\] GND " "Pin \"ast_source_data\[12\]\" is stuck at GND" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558001170268 "|fir|ast_source_data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[13\] GND " "Pin \"ast_source_data\[13\]\" is stuck at GND" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558001170268 "|fir|ast_source_data[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[14\] GND " "Pin \"ast_source_data\[14\]\" is stuck at GND" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558001170268 "|fir|ast_source_data[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[15\] GND " "Pin \"ast_source_data\[15\]\" is stuck at GND" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558001170268 "|fir|ast_source_data[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[16\] GND " "Pin \"ast_source_data\[16\]\" is stuck at GND" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558001170268 "|fir|ast_source_data[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[17\] GND " "Pin \"ast_source_data\[17\]\" is stuck at GND" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558001170268 "|fir|ast_source_data[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[18\] GND " "Pin \"ast_source_data\[18\]\" is stuck at GND" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558001170268 "|fir|ast_source_data[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[19\] GND " "Pin \"ast_source_data\[19\]\" is stuck at GND" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558001170268 "|fir|ast_source_data[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[20\] GND " "Pin \"ast_source_data\[20\]\" is stuck at GND" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558001170268 "|fir|ast_source_data[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[21\] GND " "Pin \"ast_source_data\[21\]\" is stuck at GND" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558001170268 "|fir|ast_source_data[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[22\] GND " "Pin \"ast_source_data\[22\]\" is stuck at GND" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558001170268 "|fir|ast_source_data[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[23\] GND " "Pin \"ast_source_data\[23\]\" is stuck at GND" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558001170268 "|fir|ast_source_data[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_valid GND " "Pin \"ast_source_valid\" is stuck at GND" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558001170268 "|fir|ast_source_valid"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_error\[0\] GND " "Pin \"ast_source_error\[0\]\" is stuck at GND" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558001170268 "|fir|ast_source_error[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_error\[1\] GND " "Pin \"ast_source_error\[1\]\" is stuck at GND" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558001170268 "|fir|ast_source_error[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558001170268 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558001170867 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558001170867 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "30 " "Design contains 30 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558001171324 "|fir|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_n " "No output dependent on input pin \"reset_n\"" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558001171324 "|fir|reset_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[0\] " "No output dependent on input pin \"ast_sink_data\[0\]\"" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558001171324 "|fir|ast_sink_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[1\] " "No output dependent on input pin \"ast_sink_data\[1\]\"" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558001171324 "|fir|ast_sink_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[2\] " "No output dependent on input pin \"ast_sink_data\[2\]\"" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558001171324 "|fir|ast_sink_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[3\] " "No output dependent on input pin \"ast_sink_data\[3\]\"" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558001171324 "|fir|ast_sink_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[4\] " "No output dependent on input pin \"ast_sink_data\[4\]\"" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558001171324 "|fir|ast_sink_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[5\] " "No output dependent on input pin \"ast_sink_data\[5\]\"" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558001171324 "|fir|ast_sink_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[6\] " "No output dependent on input pin \"ast_sink_data\[6\]\"" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558001171324 "|fir|ast_sink_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[7\] " "No output dependent on input pin \"ast_sink_data\[7\]\"" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558001171324 "|fir|ast_sink_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[8\] " "No output dependent on input pin \"ast_sink_data\[8\]\"" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558001171324 "|fir|ast_sink_data[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[9\] " "No output dependent on input pin \"ast_sink_data\[9\]\"" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558001171324 "|fir|ast_sink_data[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[10\] " "No output dependent on input pin \"ast_sink_data\[10\]\"" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558001171324 "|fir|ast_sink_data[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[11\] " "No output dependent on input pin \"ast_sink_data\[11\]\"" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558001171324 "|fir|ast_sink_data[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[12\] " "No output dependent on input pin \"ast_sink_data\[12\]\"" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558001171324 "|fir|ast_sink_data[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[13\] " "No output dependent on input pin \"ast_sink_data\[13\]\"" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558001171324 "|fir|ast_sink_data[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[14\] " "No output dependent on input pin \"ast_sink_data\[14\]\"" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558001171324 "|fir|ast_sink_data[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[15\] " "No output dependent on input pin \"ast_sink_data\[15\]\"" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558001171324 "|fir|ast_sink_data[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[16\] " "No output dependent on input pin \"ast_sink_data\[16\]\"" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558001171324 "|fir|ast_sink_data[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[17\] " "No output dependent on input pin \"ast_sink_data\[17\]\"" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558001171324 "|fir|ast_sink_data[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[18\] " "No output dependent on input pin \"ast_sink_data\[18\]\"" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558001171324 "|fir|ast_sink_data[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[19\] " "No output dependent on input pin \"ast_sink_data\[19\]\"" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558001171324 "|fir|ast_sink_data[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[20\] " "No output dependent on input pin \"ast_sink_data\[20\]\"" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558001171324 "|fir|ast_sink_data[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[21\] " "No output dependent on input pin \"ast_sink_data\[21\]\"" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558001171324 "|fir|ast_sink_data[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[22\] " "No output dependent on input pin \"ast_sink_data\[22\]\"" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558001171324 "|fir|ast_sink_data[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[23\] " "No output dependent on input pin \"ast_sink_data\[23\]\"" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558001171324 "|fir|ast_sink_data[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_valid " "No output dependent on input pin \"ast_sink_valid\"" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558001171324 "|fir|ast_sink_valid"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_error\[0\] " "No output dependent on input pin \"ast_sink_error\[0\]\"" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558001171324 "|fir|ast_sink_error[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_error\[1\] " "No output dependent on input pin \"ast_sink_error\[1\]\"" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558001171324 "|fir|ast_sink_error[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_source_ready " "No output dependent on input pin \"ast_source_ready\"" {  } { { "fir.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/fir.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558001171324 "|fir|ast_source_ready"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1558001171324 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558001171334 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558001171334 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558001171334 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558001171373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 12:06:11 2019 " "Processing ended: Thu May 16 12:06:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558001171373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558001171373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558001171373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558001171373 ""}
