{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743749919271 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743749919272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr  4 14:58:39 2025 " "Processing started: Fri Apr  4 14:58:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743749919272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743749919272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2c_at24c02_rw -c i2c_at24c02_rw " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2c_at24c02_rw -c i2c_at24c02_rw" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743749919272 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743749919453 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743749919453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zlxwy/desktop/lf/example_wo/i2c_at24c02_rw/rtl/key_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zlxwy/desktop/lf/example_wo/i2c_at24c02_rw/rtl/key_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "../rtl/key_debounce.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/i2c_at24c02_rw/rtl/key_debounce.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743749924426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743749924426 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "i2c_ctrler.v(123) " "Verilog HDL information at i2c_ctrler.v(123): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/i2c_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/i2c_at24c02_rw/rtl/i2c_ctrler.v" 123 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1743749924428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zlxwy/desktop/lf/example_wo/i2c_at24c02_rw/rtl/i2c_ctrler.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zlxwy/desktop/lf/example_wo/i2c_at24c02_rw/rtl/i2c_ctrler.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_ctrler " "Found entity 1: i2c_ctrler" {  } { { "../rtl/i2c_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/i2c_at24c02_rw/rtl/i2c_ctrler.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743749924428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743749924428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zlxwy/desktop/lf/example_wo/i2c_at24c02_rw/rtl/eeprom_write_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zlxwy/desktop/lf/example_wo/i2c_at24c02_rw/rtl/eeprom_write_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 eeprom_write_read " "Found entity 1: eeprom_write_read" {  } { { "../rtl/eeprom_write_read.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/i2c_at24c02_rw/rtl/eeprom_write_read.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743749924429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743749924429 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrler i2c_ctrler.v(48) " "Verilog HDL Parameter Declaration warning at i2c_ctrler.v(48): Parameter Declaration in module \"i2c_ctrler\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/i2c_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/i2c_at24c02_rw/rtl/i2c_ctrler.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1743749924429 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrler i2c_ctrler.v(57) " "Verilog HDL Parameter Declaration warning at i2c_ctrler.v(57): Parameter Declaration in module \"i2c_ctrler\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/i2c_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/i2c_at24c02_rw/rtl/i2c_ctrler.v" 57 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1743749924430 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrler i2c_ctrler.v(67) " "Verilog HDL Parameter Declaration warning at i2c_ctrler.v(67): Parameter Declaration in module \"i2c_ctrler\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/i2c_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/i2c_at24c02_rw/rtl/i2c_ctrler.v" 67 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1743749924430 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrler i2c_ctrler.v(68) " "Verilog HDL Parameter Declaration warning at i2c_ctrler.v(68): Parameter Declaration in module \"i2c_ctrler\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/i2c_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/i2c_at24c02_rw/rtl/i2c_ctrler.v" 68 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1743749924430 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eeprom_write_read " "Elaborating entity \"eeprom_write_read\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743749924452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_debounce key_debounce:key_debounce_inst_1 " "Elaborating entity \"key_debounce\" for hierarchy \"key_debounce:key_debounce_inst_1\"" {  } { { "../rtl/eeprom_write_read.v" "key_debounce_inst_1" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/i2c_at24c02_rw/rtl/eeprom_write_read.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743749924461 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 key_debounce.v(18) " "Verilog HDL assignment warning at key_debounce.v(18): truncated value with size 32 to match size of target (20)" {  } { { "../rtl/key_debounce.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/i2c_at24c02_rw/rtl/key_debounce.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743749924461 "|eeprom_write_read|key_debounce:key_debounce_inst_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ctrler i2c_ctrler:i2c_ctrler_inst " "Elaborating entity \"i2c_ctrler\" for hierarchy \"i2c_ctrler:i2c_ctrler_inst\"" {  } { { "../rtl/eeprom_write_read.v" "i2c_ctrler_inst" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/i2c_at24c02_rw/rtl/eeprom_write_read.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743749924462 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "i2c_ctrler.v(134) " "Verilog HDL Case Statement warning at i2c_ctrler.v(134): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../rtl/i2c_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/i2c_at24c02_rw/rtl/i2c_ctrler.v" 134 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1743749924464 "|eeprom_write_read|i2c_ctrler:i2c_ctrler_inst"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "i2c_ctrler.v(227) " "Verilog HDL Case Statement warning at i2c_ctrler.v(227): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../rtl/i2c_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/i2c_at24c02_rw/rtl/i2c_ctrler.v" 227 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1743749924467 "|eeprom_write_read|i2c_ctrler:i2c_ctrler_inst"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/i2c_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/i2c_at24c02_rw/rtl/i2c_ctrler.v" 133 -1 0 } } { "../rtl/i2c_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/i2c_at24c02_rw/rtl/i2c_ctrler.v" 42 -1 0 } } { "../rtl/i2c_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/i2c_at24c02_rw/rtl/i2c_ctrler.v" 36 -1 0 } } { "../rtl/i2c_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/i2c_at24c02_rw/rtl/i2c_ctrler.v" 37 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1743749925027 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1743749925027 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743749925347 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ZLXWY/Desktop/LF/example_wo/i2c_at24c02_rw/prj/output_files/i2c_at24c02_rw.map.smsg " "Generated suppressed messages file C:/Users/ZLXWY/Desktop/LF/example_wo/i2c_at24c02_rw/prj/output_files/i2c_at24c02_rw.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743749925676 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743749925736 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743749925736 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "407 " "Implemented 407 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743749925766 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743749925766 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1743749925766 ""} { "Info" "ICUT_CUT_TM_LCELLS" "397 " "Implemented 397 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743749925766 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743749925766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743749925775 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr  4 14:58:45 2025 " "Processing ended: Fri Apr  4 14:58:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743749925775 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743749925775 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743749925775 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743749925775 ""}
