#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov  4 10:14:39 2020
# Process ID: 3920
# Current directory: C:/verilog_v3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12848 C:\verilog_v3\verilog_v2.xpr
# Log file: C:/verilog_v3/vivado.log
# Journal file: C:/verilog_v3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/verilog_v3/verilog_v2.xpr
update_compile_order -fileset sources_1
close [ open C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench_PE.sv w ]
add_files C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench_PE.sv
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top testbench_PE [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv]
set_property source_mgmt_mode DisplayOnly [current_project]
set_property BOARD_PART_REPO_PATHS {{C:/Users/Harisankar Sadasivan/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store} C:/verilog_v3/{C:Xilinxivado-boards-masterivado-boards-master C:/verilog_v3/ewoard_files"}} [current_project]
set_param board.repoPaths {{C:/Users/Harisankar Sadasivan/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store} C:/verilog_v3/{C:Xilinxivado-boards-masterivado-boards-master C:/verilog_v3/ewoard_files"}}
set_property BOARD_PART_REPO_PATHS {{C:/Users/Harisankar Sadasivan/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store} C:/verilog_v3/{C:Xilinxivado-boards-masterivado-boards-master C:/verilog_v3/ewoard_files"}} [current_project]
set_param board.repoPaths {{C:/Users/Harisankar Sadasivan/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store} C:/verilog_v3/{C:Xilinxivado-boards-masterivado-boards-master C:/verilog_v3/ewoard_files"}}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top testbench_PE [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source testbench_PE.tcl
close_sim
launch_simulation
source testbench_PE.tcl
close_sim
launch_simulation
source testbench_PE.tcl
close_sim
launch_simulation
source testbench_PE.tcl
close_sim
launch_simulation
source testbench_PE.tcl
close_sim
launch_simulation
source testbench_PE.tcl
close_sim
launch_simulation
source testbench_PE.tcl
close_sim
launch_simulation
source testbench_PE.tcl
set_property -dict [list CONFIG.PortAType {Signed} CONFIG.PortAWidth {5} CONFIG.PortBType {Signed} CONFIG.PortBWidth {5} CONFIG.OutputWidthHigh {9}] [get_ips mult_gen_0]
generate_target all [get_files  C:/verilog_v3/verilog_v2.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
export_ip_user_files -of_objects [get_files C:/verilog_v3/verilog_v2.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/verilog_v3/verilog_v2.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -directory C:/verilog_v3/verilog_v2.ip_user_files/sim_scripts -ip_user_files_dir C:/verilog_v3/verilog_v2.ip_user_files -ipstatic_source_dir C:/verilog_v3/verilog_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/verilog_v3/verilog_v2.cache/compile_simlib/modelsim} {questa=C:/verilog_v3/verilog_v2.cache/compile_simlib/questa} {riviera=C:/verilog_v3/verilog_v2.cache/compile_simlib/riviera} {activehdl=C:/verilog_v3/verilog_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source testbench_PE.tcl
close_sim
launch_simulation
source testbench_PE.tcl
close_sim
launch_simulation
source testbench_PE.tcl
close_sim
launch_simulation
source testbench_PE.tcl
close_sim
launch_simulation
source testbench_PE.tcl
set_property is_enabled true [get_files  C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv]
set_property is_enabled false [get_files  C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench_PE.sv]
set_property is_enabled true [get_files  C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench_PE.sv]
set_property is_enabled false [get_files  C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv]
set_property is_enabled true [get_files  C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top testbench [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
set_property is_enabled false [get_files  C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench_PE.sv]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
launch_simulation
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
close_sim
