{
    "DESIGN_NAME": "EF_TCC32",
    "VERILOG_FILES": ["dir::./src/hdl/rtl/EF_TCC32.v"],
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 10,
    "FP_IO_MODE": "annealing",
    "SYNTH_EXCLUSION_CELL_LIST": "dir::./no_synth.cells",
    "PNR_EXCLUSION_CELL_LIST": "dir::./drc_exclude.cells",
    "SIGNOFF_SDC_FILE": "dir::../.common/signoff.sdc",
    "FP_CORE_UTIL": 70
}
