Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Tue Aug 20 21:39:24 2024
| Host         : LAPTOP-RVVGJBA6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_printer_control_sets_placed.rpt
| Design       : top_printer
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              67 |           18 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               6 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+---------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                |             Enable Signal             |               Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------+---------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  u_printer_controller/x_dir_nxt_reg/G0      |                                       |                                             |                1 |              1 |         1.00 |
|  u_printer_controller/x_dir_nxt_reg_i_1_n_0 |                                       | u_printer_controller/x_step_nxt_reg_i_1_n_0 |                1 |              1 |         1.00 |
|  u_printer_controller/z_dir_nxt3_out        |                                       |                                             |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                              | u_printer_controller/y_stepper_reg_0  | sw0_IBUF                                    |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                              | u_printer_controller/x_stepper_reg_1  | sw0_IBUF                                    |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG                              | u_printer_controller/y_direction6_out | sw0_IBUF                                    |                2 |              2 |         1.00 |
|  u_printer_controller/y_dir_nxt__0          |                                       |                                             |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                              |                                       | sw0_IBUF                                    |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                              |                                       | u_printer_movement/x_counter[0]_i_1_n_0     |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                              |                                       | u_printer_movement/y_counter[0]_i_1_n_0     |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                              |                                       | u_printer_movement/z_counter                |                5 |             20 |         4.00 |
+---------------------------------------------+---------------------------------------+---------------------------------------------+------------------+----------------+--------------+


