00:0.0358489843615
000:0.0180815885334
register:0.0174316365065
devs:0.0157156716685
trap:0.0132510826639
instruction:0.0101908028807
message:0.00971845253063
npc:0.00857218454647
alfa:0.00857218454647
msg:0.00846678334667
dest:0.00717766977626
cpu:0.00695494029305
001:0.00620122101986
regglob:0.00571478969764
cmpa:0.00571478969764
_res:0.00571478969764
students:0.00570381016441
registers:0.0055826085477
alu:0.00554834227151
05:0.00535129562378
sendoutput:0.00500044098544
window:0.00484521673028
bus:0.004469107889
cmp:0.0044335610485
cwp:0.0044335610485
const:0.0043251479929
01:0.00432159544633
incdec:0.00428609227323
cmpb:0.00428609227323
psr:0.00428609227323
activated:0.00425509774664
pc:0.00393315422048
circuit:0.00367086945964
bits:0.00360668581517
internalmessage:0.00357174356103
unimp:0.00357174356103
dtack:0.00357174356103
device:0.0034863273013
port:0.00338244244122
byte:0.00338244244122
interrupt:0.00337697734263
r1:0.003283887381
stb:0.00316682932036
reset:0.00314866282089
serviced:0.00310711386069
ports:0.00310061050993
coupled:0.00301141154845
store:0.00298217008056
tick:0.00291711199853
and1:0.00285739484882
and2:0.00285739484882
masmin:0.00285739484882
masmax:0.00285739484882
inc:0.0028211603193
instructions:0.00280939587177
cu:0.00276064222164
signal:0.00274911129212
organization:0.00274911129212
simulator:0.00271262609711
traps:0.00262942317637
cd:0.00261334377262
bit:0.0025909742898
transition:0.00255244218609
eth:0.00253346345629
reg:0.00253273300697
processor:0.00252145951323
address:0.00250743900707
mask:0.00248214035221
courses:0.00247524355715
decremented:0.00243092666544
comparators:0.00234355365544
issued:0.0022345539445
int:0.0021953187607
inputs:0.00218133018913
inb:0.00214304613662
passivate:0.00214304613662
outputfunction:0.00214304613662
pc_latch:0.00214304613662
bgrant:0.00214304613662
hold_in:0.00214304613662
oldb:0.00214304613662
externalmessage:0.00214304613662
_old:0.00214304613662
internalfunction:0.00214304613662
res0:0.00214304613662
0x12345678:0.00214304613662
portname:0.00214304613662
externalfunction:0.00214304613662
olda:0.00214304613662
priority:0.00214195308437
architecture:0.00212852169149
charge:0.00212754887332
clock:0.00203456170589
xor:0.0020182482546
gates:0.0020182482546
addr:0.00201757900782
dec:0.00199023978499
mem:0.00197676938825
outputs:0.00196414053961
strobe:0.00190009759222
modifiability:0.00190009759222
ina:0.00190009759222
finished:0.00188919769253
selector:0.00188150741037
sent:0.00187163372168
cycle:0.00187163372168
sparc:0.0018666741233
assembly:0.00180268903362
turned:0.00177578807706
top:0.00177531590103
multiplexers:0.00175766524158
routine:0.00173787457069
stores:0.00173683463985
circuits:0.00172670888037
delay:0.00169320983472
event:0.00169320983472
r2:0.00169122122061
incremented:0.00169122122061
atomic:0.00168604613165
transmitted:0.00168348405402
lw:0.00165638533298
linker:0.00165638533298
cen:0.00165638533298
operands:0.00161459860368
external:0.00160739203926
assembler:0.00157765390582
uc:0.00157765390582
gnu:0.00157765390582
increment:0.00157433141044
enabled:0.00155585166459
scheduled:0.00155324260807
microprocessor:0.00155030525496
chip:0.00153279809319
attacked:0.00151318425587
teaching:0.00151318425587
simulation:0.00149517162362
toolkit:0.00146710029857
internal:0.0014425338335
priv_inst:0.00142869742441
bsel:0.00142869742441
a30:0.00142869742441
out30:0.00142869742441
274543375:0.00142869742441
iack:0.00142869742441
out31:0.00142869742441
assemblers:0.00142869742441
data_acc_err:0.00142869742441
mastering:0.00142869742441
bgrantin:0.00142869742441
op0:0.00142869742441
fcod:0.00142869742441
0x01:0.00142869742441
csel1:0.00142869742441
talisman:0.00142869742441
clck:0.00142869742441
simulink:0.00142869742441
i_d:0.00142869742441
div_zero:0.00142869742441
portnum:0.00142869742441
influencees:0.00142869742441
rd_wr:0.00142869742441
irqs:0.00142869742441
addr_not_align:0.00142869742441
irq:0.00142869742441
asel:0.00142869742441
maisie:0.00142869742441
data_acc_excep:0.00142869742441
opb0:0.00142869742441
inst_acc_err:0.00142869742441
xnor:0.00142869742441
tbr:0.00142869742441
pc_inc:0.00142869742441
opa30:0.00142869742441
useing:0.00142869742441
opa31:0.00142869742441
pil:0.00142869742441
simplescalar:0.00142869742441
res3:0.00142869742441
shifter:0.00142869742441
holdin:0.00142869742441
win_over:0.00142869742441
13908050:0.00142869742441
illeg_inst:0.00142869742441
0xffffffff:0.00142869742441
traplogic:0.00142869742441
wainer:0.00142869742441
0x55555555:0.00142869742441
cclogic:0.00142869742441
data_st_err:0.00142869742441
passivates:0.00142869742441
breset:0.00142869742441
inst_acc_excep:0.00142869742441
out0:0.00142869742441
opb31:0.00142869742441
and_n_1:0.00142869742441
csel2:0.00142869742441
res4:0.00142869742441
a31:0.00142869742441
opb30:0.00142869742441
win_under:0.00142869742441
00 00:0.104307060487
000 message:0.0540802315604
00 000:0.0469225538539
cpu 05:0.0206777355966
top 01:0.0206777355966
message y:0.0174965455048
message d:0.0174965455048
message 00:0.0159059504589
d 00:0.014675672737
y 00:0.014675672737
00 20:0.0127247603672
20 001:0.0127247603672
001 message:0.0119294628442
the register:0.0117607910785
to cpu:0.0103244519008
00 10:0.00954357027537
coupled model:0.00954357027537
alfa 1:0.00874827275242
computer organization:0.00874827275242
01 to:0.00850248980069
1 000:0.00841503671247
the instruction:0.00799733793339
i 00:0.00795297522947
to top:0.00738236053601
the alu:0.00715767770653
the address:0.00709387566258
message x:0.00696783603939
x 00:0.00644552325397
digital logic:0.00642988729027
root 00:0.00636238018358
01 top:0.00636238018358
the npc:0.00636238018358
control unit:0.00633439639944
message i:0.00607320700049
05 to:0.00600368430149
this model:0.00592735292589
the students:0.00585956659452
the memory:0.00578685834835
00 to:0.00571545536913
inc dec:0.00556708266063
r1 dest:0.00556708266063
sendoutput msg:0.00556708266063
msg time:0.00556708266063
return this:0.00546588630044
the trap:0.00533660826799
10 000:0.00524805669614
transition functions:0.00506751711956
in address:0.00500102344799
store the:0.00497095530638
input output:0.00494387794938
reg 1:0.00477178513768
memory image:0.00477178513768
turned on:0.00443407747961
the model:0.0044225264918
be serviced:0.00425124490034
the circuit:0.00410809643952
of reg:0.00400245620099
dec model:0.00397648761474
cmpb link:0.00397648761474
mem 02:0.00397648761474
const internalmessage:0.00397648761474
05 cpu:0.00397648761474
clock tick:0.00397648761474
the bus:0.00386534930238
32 bit:0.00386534930238
internal transition:0.00380063783967
can see:0.00365264005144
in charge:0.00364392420029
for int:0.00364392420029
the device:0.00360301505586
internal event:0.00357215960571
register window:0.00357215960571
instruction register:0.00357215960571
output ports:0.00357215960571
experimental framework:0.00357215960571
the pc:0.00351573995671
is activated:0.0034650151169
transition function:0.00340724332431
charge of:0.00340724332431
related with:0.00340724332431
model is:0.00339479763488
following figure:0.00333538016749
logic level:0.00333538016749
000 to:0.0033131565449
instruction set:0.00323007535558
trap type:0.00318119009179
cu 43:0.00318119009179
register 1:0.00318119009179
high byte:0.00318119009179
05 root:0.00318119009179
using cd:0.00318119009179
byte of:0.00318119009179
of alfa:0.00318119009179
register 4:0.00318119009179
stb r1:0.00318119009179
was enabled:0.00318119009179
chip selector:0.00318119009179
model 50:0.00318119009179
msg port:0.00318119009179
the psr:0.00318119009179
of devs:0.00318119009179
a coupled:0.00303660350025
sent through:0.00303660350025
stores the:0.00298702649229
stored in:0.00296367646295
assembly language:0.00292978329726
address of:0.00292100762577
these models:0.00292100762577
instruction cycle:0.00285772768456
the inc:0.00285772768456
boolean gates:0.00285772768456
an address:0.00283936943693
models were:0.00283936943693
the digital:0.00269172946298
is sent:0.00268599053069
log file:0.002668304134
hardware description:0.002668304134
the architecture:0.00264657884507
base address:0.00253375855978
32 bits:0.00253375855978
last operation:0.00253375855978
students can:0.00253375855978
model was:0.00250372082209
behavior of:0.0024969035998
is turned:0.0024292828002
register to:0.0024292828002
issued the:0.0024292828002
the models:0.00242339625573
the processor:0.00240454704485
register stores:0.00238589256884
at 00:0.00238589256884
base register:0.00238589256884
modifiability of:0.00238589256884
priority trap:0.00238589256884
trap base:0.00238589256884
the bgrant:0.00238589256884
tick in:0.00238589256884
link out:0.00238589256884
model uc:0.00238589256884
turning on:0.00238589256884
model incdec:0.00238589256884
the devs:0.00238589256884
enabled store:0.00238589256884
number received:0.00238589256884
internalmessage msg:0.00238589256884
c enable:0.00238589256884
pc_latch 11:0.00238589256884
eth line:0.00238589256884
atomic model:0.00238589256884
global registers:0.00238589256884
externalmessage msg:0.00238589256884
address strobe:0.00238589256884
internalfunction const:0.00238589256884
external event:0.00238589256884
simulated computer:0.00238589256884
outputfunction const:0.00238589256884
clock 45:0.00238589256884
y register:0.00238589256884
initial image:0.00238589256884
image addr:0.00238589256884
const externalmessage:0.00238589256884
32 i:0.00238589256884
trap to:0.00238589256884
organization courses:0.00238589256884
i eth:0.00238589256884
cwp is:0.00238589256884
to pc_latch:0.00238589256884
sparc processor:0.00238589256884
addr memory:0.00238589256884
npc to:0.00238589256884
a devs:0.00238589256884
event arrives:0.00238589256884
register number:0.00238589256884
externalfunction const:0.00238589256884
pc inc:0.00238589256884
basic behavior:0.00238589256884
model regglob:0.00238589256884
received the:0.0023521582157
the cpu:0.00234870078723
the sparc:0.00234382663781
the execution:0.00228258480388
the behavior:0.00227241326581
the chip:0.00227149554954
int i:0.00227149554954
result obtained:0.00227149554954
and architecture:0.00220877102993
each instruction:0.00215338357039
incremented or:0.00214329576342
or decremented:0.00214329576342
was issued:0.00214329576342
model definition:0.00214329576342
simulated time:0.00214329576342
execution flow:0.00214329576342
the cwp:0.00214329576342
i self:0.00214329576342
register has:0.00214329576342
according with:0.00214329576342
register 2:0.00214329576342
through the:0.00213984967333
one bit:0.00213629064745
00 00 00:0.0480320315542
00 00 000:0.0480320315542
00 000 message:0.047189364334
d 00 00:0.0185386788455
y 00 00:0.0185386788455
message d 00:0.0185386788455
message y 00:0.0185386788455
message 00 00:0.016853344405
000 message d:0.016853344405
000 message 00:0.0160106771847
to cpu 05:0.0143253427442
00 00 20:0.013482675524
00 20 001:0.013482675524
000 message y:0.0126400083037
20 001 message:0.0126400083037
top 01 to:0.0117973410835
to top 01:0.0109546738632
00 10 000:0.010112006643
00 00 10:0.010112006643
10 000 message:0.010112006643
message x 00:0.00926933942274
x 00 00:0.00926933942274
message i 00:0.00842667220249
i 00 00:0.00842667220249
000 message i:0.00758400498225
cpu 05 to:0.00758400498225
root 00 to:0.006741337762
top 01 top:0.006741337762
00 to top:0.006741337762
01 top 01:0.006741337762
sendoutput msg time:0.00589867054175
store the high:0.00589867054175
01 to cpu:0.00589867054175
the control unit:0.00589867054175
001 message y:0.0050560033215
1 in address:0.0050560033215
001 message x:0.0050560033215
reg 1 in:0.0050560033215
of reg 1:0.0050560033215
the instruction set:0.0050560033215
we can see:0.00482555734286
as we can:0.00427976968102
return this model:0.00421333610125
a coupled model:0.00421333610125
000 message x:0.00421333610125
cpu 05 cpu:0.00421333610125
digital logic level:0.00421333610125
inc dec model:0.00421333610125
1 000 to:0.00421333610125
05 cpu 05:0.00421333610125
the digital logic:0.00421333610125
can see the:0.00419881504768
in the register:0.0040855027795
in charge of:0.00392902509854
this model is:0.00376389157163
address of the:0.00362882584763
the following figure:0.00357257574732
is in charge:0.00340458564959
the register 4:0.003370668881
of alfa 1:0.003370668881
internal transition function:0.003370668881
is turned on:0.003370668881
the internal transition:0.003370668881
stb r1 dest:0.003370668881
the high byte:0.003370668881
through the output:0.003370668881
the register 1:0.003370668881
for int i:0.003370668881
the inc dec:0.003370668881
store the register:0.003370668881
the instruction register:0.003370668881
byte of reg:0.003370668881
cpu 05 root:0.003370668881
an experimental framework:0.003370668881
high byte of:0.003370668881
05 root 00:0.003370668881
the students can:0.003370668881
int i 0:0.00304733735117
of the trap:0.00304733735117
input output ports:0.00304733735117
sent through the:0.00285806059785
to be serviced:0.00285806059785
the last operation:0.00285806059785
in the instruction:0.00272366851967
the result obtained:0.00272366851967
when the result:0.00261935006569
related with the:0.00261935006569
stored in the:0.0026139526598
the input output:0.00259201846259
behavior of the:0.00256624787449
the i eth:0.00252800166075
the y register:0.00252800166075
a clock tick:0.00252800166075
found in 49:0.00252800166075
const externalmessage msg:0.00252800166075
addr memory image:0.00252800166075
enabled store the:0.00252800166075
modifiability of alfa:0.00252800166075
register has changed:0.00252800166075
following figure shows:0.00252800166075
the register has:0.00252800166075
the register window:0.00252800166075
using digital logic:0.00252800166075
input was enabled:0.00252800166075
basic behavior of:0.00252800166075
to pc_latch 11:0.00252800166075
register number received:0.00252800166075
image addr memory:0.00252800166075
must be serviced:0.00252800166075
the register number:0.00252800166075
through the lines:0.00252800166075
eth line of:0.00252800166075
external event arrives:0.00252800166075
the sparc processor:0.00252800166075
the register 2:0.00252800166075
trap to be:0.00252800166075
externalfunction const externalmessage:0.00252800166075
the instruction cycle:0.00252800166075
of the sparc:0.00252800166075
computer organization courses:0.00252800166075
computer organization and:0.00252800166075
an external event:0.00252800166075
at 00 00:0.00252800166075
the basic behavior:0.00252800166075
const internalmessage msg:0.00252800166075
the execution flow:0.00252800166075
outputfunction const internalmessage:0.00252800166075
the npc to:0.00252800166075
i eth line:0.00252800166075
register stores the:0.00252800166075
the chip selector:0.00252800166075
was enabled store:0.00252800166075
000 to cpu:0.00252800166075
organization of the:0.00232822645491
the behavior of:0.00230281491874
is sent through:0.00228550301338
from the memory:0.00228550301338
last operation is:0.00228550301338
incremented or decremented:0.00228550301338
assembly language level:0.00228550301338
the assembly language:0.00228550301338
the model s:0.00228550301338
the address of:0.00217139051645
is stored in:0.00216307785805
in the address:0.00214354544839
of the address:0.00204275138975
stored in memory:0.00204275138975
the output function:0.00196451254927
as explained earlier:0.00196451254927
this model was:0.00196451254927
points to the:0.00194519444077
a 32 bit:0.00190054029902
behavior of each:0.00190054029902
is sent to:0.00186258116393
it returns the:0.00184641323232
the memory is:0.00184641323232
sent to the:0.00180874361507
model is in:0.00179949216329
i 0 i:0.00172099869251
model is used:0.00168743490353
to pc_inc 13:0.0016853344405
the circuit delay:0.0016853344405
each model was:0.0016853344405
architectural simulations on:0.0016853344405
model definition transition:0.0016853344405
and modifiability of:0.0016853344405
the alu res:0.0016853344405
the model receives:0.0016853344405
clck 1 000:0.0016853344405
in simulating a:0.0016853344405
see if cmp:0.0016853344405
a declarative multiprocessor:0.0016853344405
12 to cpu:0.0016853344405
them using digital:0.0016853344405
definition transition functions:0.0016853344405
npc to cpu:0.0016853344405
for every model:0.0016853344405
oriented simulation with:0.0016853344405
value is sent:0.0016853344405
register 4 is:0.0016853344405
the teaching of:0.0016853344405
object oriented simulation:0.0016853344405
the address 32:0.0016853344405
the bus then:0.0016853344405
issued the memory:0.0016853344405
coupled model representing:0.0016853344405
when the address:0.0016853344405
to mem 02:0.0016853344405
of the coupled:0.0016853344405
computer systems design:0.0016853344405
transmitted through the:0.0016853344405
transmit it through:0.0016853344405
times set 1:0.0016853344405
load the register:0.0016853344405
assembler and linker:0.0016853344405
001 message d:0.0016853344405
for the teaching:0.0016853344405
32 i this:0.0016853344405
enable line is:0.0016853344405
through the ports:0.0016853344405
