$date
	Sun Oct 23 02:12:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#952127
b1100 !
1"
#952130
b1100 &
b1100 %
1$
#952131
0"
#952134
b110 &
b110 %
#952138
b11 &
b11 %
#952142
b1010 &
b1010 %
#952146
b101 &
b101 %
#952150
b10000 &
b10000 %
#952154
b1000 &
b1000 %
#952158
b100 &
b100 %
#952162
b10 &
b10 %
#952166
b1 &
1#
b1 %
#952170
b0 &
b0 %
0#
0$
#1943597
b10011 !
1"
#1943598
b10011 &
b10011 %
1$
#1943599
0"
#1943602
b111010 &
b111010 %
#1943606
b11101 &
b11101 %
#1943610
b1011000 &
b1011000 %
#1943614
b101100 &
b101100 %
#1943618
b10110 &
b10110 %
#1943622
b1011 &
b1011 %
#1943626
b100010 &
b100010 %
#1943630
b10001 &
b10001 %
#1943634
b110100 &
b110100 %
#1943638
b11010 &
b11010 %
#1943642
b1101 &
b1101 %
#1943646
b101000 &
b101000 %
#1943650
b10100 &
b10100 %
#1943654
b1010 &
b1010 %
#1943658
b101 &
b101 %
#1943662
b10000 &
b10000 %
#1943666
b1000 &
b1000 %
#1943670
b100 &
b100 %
#1943674
b10 &
b10 %
#1943678
b1 &
1#
b1 %
#1943682
b0 &
b0 %
0#
0$
#2933768
b10000 !
1"
#2933770
b10000 &
b10000 %
1$
#2933771
0"
#2933774
b1000 &
b1000 %
#2933778
b100 &
b100 %
#2933782
b10 &
b10 %
#2933786
b1 &
b1 %
1#
#2933790
b0 &
0#
b0 %
0$
#4500012
