
// File generated by noodle version U-2022.12#3eec2545bc#230622, Wed Jan 22 22:03:28 2025
// Copyright 2014-2022 Synopsys, Inc. All rights reserved.
// noodle -v -I/usr/xilinx/Vitis/2023.2/aietools/data/versal_prod/lib -I/usr/xilinx/Vitis/2023.2/aietools/data/versal_prod/lib/isg -I/usr/xilinx/Vitis/2023.2/aietools/include -I/home/luanxinya/SVD/FPGA_test/128/. -I/home/luanxinya/SVD/FPGA_test/128/./aie/ProcessUnit -I/home/luanxinya/SVD/FPGA_test/128/. -I/home/luanxinya/SVD/FPGA_test/128/./aie -I/home/luanxinya/SVD/FPGA_test/128/home/luanxinya/SVD/FPGA_test/128/. -I/home/luanxinya/SVD/FPGA_test/128/home/luanxinya/SVD/FPGA_test/128/./aie -I/home/luanxinya/SVD/FPGA_test/128/usr/xilinx/Vitis/2023.2/aietools/include -I/usr/xilinx/Vitis/2023.2/aietools/include -I/usr/xilinx/Vitis/2023.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/usr/xilinx/Vitis/2023.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/usr/xilinx/Vitis/2023.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIE_ARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=230622 -iaie_core.h +Sinl +Olbb=200 +Opmsa +NOpld +Olzyinl +w../Release/chesswork ../Release/chesswork/0_0.sfg +Q1=+Sinl,+Olbb=200,+Opmsa,+NOpld,+Olzyinl +Q2=+Sinl,+Olbb=200,+Opmsa,+NOpld,+Olzyinl +Q3=+Sinl,+Olbb=1000,+Opmsa,+NOpld,+Olzyinl +Qfast=+Sinl,+Olbb=1000,+Opmsa,+NOpld,+Olzyinl,+Opfp +Qs=+Sinl,+Olbb=200,+Opmsa,+NOpld,+Olzyinl +Qz=+Sinl,+Olbb=200,+Opmsa,+NOpld,+Olzyinl me


/***
!!  unsigned main()
F_main : user_defined, called {
    fnm : "main" 'unsigned main()';
    arg : ( addr:i w32:r );
    loc : ( LR[0] R[0] );
    flc : ( P[6] P[7] R[4] R[10] R[11] );
    frm : ( l=32 );
}
****
***/

[
    0 : main typ=iword bnd=e stl=PM
    9 : _cst typ=amod val=0f bnd=m
   10 : __tmp typ=addr bnd=m
   11 : _cst val=129f bnd=D tref2=l1v1
   12 : _cst val=0f bnd=D tref2=l2v1
   13 : _cst val=129f bnd=D tref2=l3v1
   14 : _cst val=0f bnd=D tref2=l4v1
   20 : _cst val=129f bnd=D tref2=l9v1
   21 : _cst val=0f bnd=D tref2=l10v1
   22 : _cst val=129f bnd=D tref2=l11v1
   23 : _cst val=0f bnd=D tref2=l12v1
   25 : _cst val=1f bnd=D tref2=l16v1
   27 : __tmp typ=v16w16 bnd=m
   28 : _cst typ=amod val=1f bnd=m
   29 : __tmp typ=w32 bnd=m
   30 : proc_0_0_bounds typ=w32 bnd=m tref2=l17v0
   31 : __tmp typ=bool bnd=m
   33 : __tmp typ=v32w16 bnd=m
   35 : _cst val=0f bnd=D tref2=l19v1
   37 : _cst typ=amod val=33f bnd=m
   38 : _cst typ=amod val=32f bnd=m
   39 : _cst val=32f bnd=D tref2=l22v1
   40 : _cst val=33f bnd=D tref2=l23v1
   42 : _cst val=32f bnd=D tref2=l25v1
   43 : _cst val=33f bnd=D tref2=l26v1
   45 : _cst val=0f bnd=D tref2=l28v1
   47 : _cst typ=t01u val=1f bnd=m
   50 : _cst val=0f bnd=D tref2=l30v1
   52 : _cst typ=amod val=35f bnd=m
   53 : _cst typ=amod val=34f bnd=m
   54 : _cst val=34f bnd=D tref2=l33v1
   55 : _cst val=35f bnd=D tref2=l34v1
   57 : _cst val=34f bnd=D tref2=l36v1
   58 : _cst val=35f bnd=D tref2=l37v1
   59 : bufId typ=w32 bnd=m tref2=l18v0_l24v0_l27v0_l29v0_l35v0_l38v0
   60 : _cst val=1f bnd=D tref2=l39v1
   62 : inIter typ=addr bnd=m tref2=l44v0_l45v0
   63 : _cst val=0f bnd=D tref2=l46v1
   64 : _cst val=1f bnd=D tref2=l47v1
   66 : _cst val=0f bnd=D tref2=l49v1
   68 : _cst val=0f bnd=D tref2=l79v1
   69 : _cst val=0f bnd=D tref2=l80v1
   70 : _cst val=512f bnd=D tref2=l81v1
   72 : _cst typ=w32 val=1985229328f bnd=m
   74 : _cst val=0f bnd=D tref2=l82v1
   75 : _cst val=1f bnd=D tref2=l83v1
   78 : _cst val=8f bnd=D tref2=l55v1
   79 : _cst val=0f bnd=D tref2=l56v1
   80 : _cst val=0f bnd=D tref2=l57v1
   81 : _cst val=512f bnd=D tref2=l58v1
   83 : _cst val=0f bnd=D tref2=l59v1
   84 : _cst val=0f bnd=D tref2=l60v1
   85 : _cst val=512f bnd=D tref2=l61v1
   87 : _cst val=0f bnd=D tref2=l62v1
   88 : _cst val=0f bnd=D tref2=l63v1
   89 : _cst val=512f bnd=D tref2=l64v1
   90 : _cst val=0f bnd=D tref2=l65v1
   91 : _cst val=0f bnd=D tref2=l66v1
   93 : __tmp typ=w32 bnd=m
   94 : _cst val=0f bnd=D tref2=l69v1
   95 : _cst val=0f bnd=D tref2=l70v1
   97 : _cst val=0f bnd=D tref2=l76v1
   99 : outIter typ=addr bnd=m tref2=l77v0_l78v0
  104 : _cst val=0f bnd=D tref2=l84v1
  105 : _cst val=1f bnd=D tref2=l85v1
  106 : _cst val=32f bnd=D tref2=l87v1
  107 : _cst val=0f bnd=D tref2=l88v1
  108 : _cst val=0f bnd=D tref2=l89v1
  109 : _cst val=1f bnd=D tref2=l90v1
  110 : _cst val=1f bnd=D tref2=l91v1
  111 : _cst val=1f bnd=D tref2=l92v1
  112 : _cst val=1f bnd=D tref2=l93v1
  113 : _cst val=1f bnd=D tref2=l94v1
  114 : _cst val=0f bnd=D tref2=l96v1
  115 : _cst val=0f bnd=D tref2=l97v1
  116 : _cst val=0f bnd=D tref2=l98v1
  117 : _cst val=512f bnd=D tref2=l99v1
  119 : _cst val=1f bnd=D tref2=l101v1
  120 : _cst val=0f bnd=D tref2=l102v1
  121 : _cst val=1f bnd=D tref2=l103v1
  125 : _cst val=32f bnd=D tref2=l106v1
  126 : _cst val=33f bnd=D tref2=l107v1
  127 : _cst val=32f bnd=D tref2=l109v1
  128 : _cst val=33f bnd=D tref2=l110v1
  129 : _cst val=0f bnd=D tref2=l112v1
  131 : _cst val=34f bnd=D tref2=l113v1
  132 : _cst val=35f bnd=D tref2=l114v1
  133 : _cst val=34f bnd=D tref2=l116v1
  134 : _cst val=35f bnd=D tref2=l117v1
  135 : _cst val=1f bnd=D tref2=l119v1
  138 : _cst typ=t02u val=2f bnd=m
  141 : __ali0 typ=w08 bnd=b stl=DMb
  142 : __ali1 typ=w08 bnd=b stl=DMb
  143 : __ali2 typ=w08 bnd=b stl=DMb
  144 : __ali3 typ=w08 bnd=b stl=DMb
  145 : __ext typ=w08 bnd=b stl=DMb
  146 : __vola typ=iword bnd=b stl=PM
  160 : __la typ=addr bnd=p
  161 : __rt typ=w32 bnd=p
  183 : __M_DMs typ=w32 bnd=d stl=DMs
  185 : __M_DMw typ=v16w16 bnd=d stl=DMw
  264 : __R_LC typ=w32 bnd=d stl=LC
  265 : __R_LE typ=addr bnd=d stl=LE
  266 : __R_LS typ=addr bnd=d stl=LS
  278 : window_buf256_buf256d_i typ=w08 val=-4T0 bnd=a sz=4 algn=4 stl=DM_stack tref2=l0v0
  279 : window_buf257_buf257d_o typ=w08 val=-8T0 bnd=a sz=4 algn=4 stl=DM_stack tref2=l8v0
  284 : __R_SP typ=addr bnd=d stl=SP
  285 : __sp typ=addr bnd=b stl=SP
  286 : __rd___sp typ=addr bnd=m
  287 : __wr___sp typ=addr bnd=m
  288 : __rd___sp typ=addr bnd=m
  291 : __adr_window_buf256_buf256d_i typ=addr bnd=m adro=278
  293 : __adr_window_buf257_buf257d_o typ=addr bnd=m adro=279
  294 : __wr___sp typ=addr bnd=m
  295 : _ZL11sync_buffer typ=w08 bnd=i sz=32 algn=4 stl=DMb
  297 : __ptr__ZL11sync_buffer typ=addr val=0a bnd=m adro=295
  298 : buf256 typ=w08 bnd=e sz=528 algn=16 stl=DMb
  300 : __ptr_buf256 typ=addr val=0a bnd=m adro=298
  301 : buf257 typ=w08 bnd=e sz=528 algn=16 stl=DMb
  303 : __ptr_buf257 typ=addr val=0a bnd=m adro=301
  304 : ZERO typ=w08 bnd=e sz=32 algn=32 stl=DMb
  306 : __ptr_ZERO typ=addr val=0a bnd=m adro=304
  308 : buf256d typ=w08 bnd=e sz=528 algn=16 stl=DMb
  310 : __ptr_buf256d typ=addr val=0a bnd=m adro=308
  312 : buf257d typ=w08 bnd=e sz=528 algn=16 stl=DMb
  314 : __ptr_buf257d typ=addr val=0a bnd=m adro=312
  321 : __ct_4 typ=amod val=4f bnd=m
  323 : __ct_2 typ=amod val=2f bnd=m
  349 : __ct_8 typ=any val=8f bnd=m
  350 : __ct_5 typ=any val=5f bnd=m
  359 : __shv___tmp typ=addr bnd=m
  360 : __shv___tmp typ=addr bnd=m
  361 : __shv___tmp typ=addr bnd=m
  363 : __shv_inIter typ=addr bnd=m
  364 : __shv___ptr__ZL11sync_buffer typ=addr bnd=m
  366 : __shv___ptr__ZL11sync_buffer typ=addr bnd=m
  431 : __tmp typ=v16w16 bnd=m
  443 : __apl_c typ=v8w16 bnd=m tref=v4float__
  485 : __ct_0 typ=t03u val=0f bnd=m
  486 : __ct_32s0 typ=amod val=32s0 bnd=m
  487 : __ct_m4T0 typ=amod val=-4T0 bnd=m
  488 : __ct_m8T0 typ=amod val=-8T0 bnd=m
  489 : __ct_m32S0 typ=amod val=-32S0 bnd=m
  491 : __ct_m4 typ=amod val=-4f bnd=m
  514 : __apl_cfg typ=fpcfg bnd=m tref=fpcfg__
  515 : __apl_cmp_ typ=w32 bnd=m tref=__uint__
  516 : __apl_flags1 typ=__uchar bnd=m tref=__uchar__
  517 : __apl_flags2 typ=__uchar bnd=m tref=__uchar__
  550 : __apl_cfg typ=fpcfg bnd=m tref=fpcfg__
  551 : __apl_cmp_ typ=w32 bnd=m tref=__uint__
  552 : __apl_flags1 typ=__uchar bnd=m tref=__uchar__
  553 : __apl_flags2 typ=__uchar bnd=m tref=__uchar__
  590 : __apl_cfg typ=fpcfg bnd=m tref=fpcfg__
  591 : __apl_cmp_ typ=w32 bnd=m tref=__uint__
  592 : __apl_flags1 typ=__uchar bnd=m tref=__uchar__
  593 : __apl_flags2 typ=__uchar bnd=m tref=__uchar__
  618 : __ct_9437184 typ=w32 val=9437184f bnd=m
  619 : __ct_0 typ=t02u val=0f bnd=m
  622 : __ct_11534336 typ=w32 val=11534336f bnd=m
  633 : __apl_flags typ=__uchar bnd=m tref=__uchar__
  638 : __apl_flags typ=__uchar bnd=m tref=__uchar__
  651 : __apl_cfg typ=macfg bnd=m tref=mac_config__
  653 : __ct_0 typ=t01u val=0f bnd=m
  654 : __ct_1 typ=t02u val=1f bnd=m
  655 : __ct_0 typ=t04u val=0f bnd=m
  656 : __ct_26329088 typ=w32 val=26329088f bnd=m
  657 : __ct_65536 typ=amod val=65536f bnd=m
  703 : __ct_16l typ=amod val=16l bnd=m
  704 : __ct_16l typ=amod val=16l bnd=m
  709 : __either typ=bool bnd=m
  710 : __trgt typ=addr val=0J bnd=m
  711 : __trgt typ=addr val=0J bnd=m
  712 : __trgt typ=addr val=0J bnd=m
  713 : __trgt typ=addr val=0J bnd=m
  714 : __trgt typ=addr val=0J bnd=m
  715 : __trgt typ=addr val=0J bnd=m
  716 : __trgt typ=addr val=0J bnd=m
  717 : __trgt typ=addr val=0J bnd=m
]
F_main {
    #715 off=0
    (_cst.9 var=9) const ()  <9>;
    (_cst.33 var=28) const ()  <33>;
    (_cst.77 var=37) const ()  <77>;
    (_cst.78 var=38) const ()  <78>;
    (_cst.84 var=47) const ()  <84>;
    (_cst.100 var=52) const ()  <100>;
    (_cst.101 var=53) const ()  <101>;
    (_cst.130 var=72) const ()  <130>;
    (_cst.283 var=138) const ()  <283>;
    (__ali0.303 var=141) source ()  <306>;
    (__ali1.304 var=142) source ()  <308>;
    (__ali2.305 var=143) source ()  <310>;
    (__ali3.306 var=144) source ()  <312>;
    (__ext.307 var=145) source ()  <314>;
    (__vola.308 var=146) source ()  <316>;
    (__la.322 var=160 stl=LR off=0) inp ()  <332>;
    (__la.323 var=160) deassign (__la.322)  <333>;
    (__tmp.329 var=33) undefined ()  <341>;
    (__M_DMs.1074 var=183) st_def ()  <914>;
    (__M_DMw.1076 var=185) st_def ()  <918>;
    (__M_DMs.1169 var=183 __ali0.1170 var=141 __vola.1171 var=146) store (_cst.9 __ptr__ZL11sync_buffer.1286 __ali0.303 __vola.308)  <1092>;
    (__M_DMs.1172 var=183 __ali1.1173 var=142) store (__ptr_buf256.1287 __adr_window_buf256_buf256d_i.1514 __ali1.304)  <1093>;
    (__M_DMs.1174 var=183 __ali2.1175 var=143) store (__ptr_buf257.1288 __adr_window_buf257_buf257d_o.1519 __ali2.305)  <1094>;
    (__tmp.1176 var=27) load (__M_DMw.1076 __ptr_ZERO.1289 __ali3.306)  <1095>;
    (__R_SP.1271 var=284) st_def ()  <1126>;
    (__sp.1272 var=285) source ()  <1127>;
    (__rd___sp.1273 var=286) rd_res_reg (__R_SP.1271 __sp.1272)  <1128>;
    (__R_SP.1275 var=284 __sp.1276 var=285) wr_res_reg (__wr___sp.1509 __sp.1272)  <1130>;
    (__rd___sp.1277 var=288) rd_res_reg (__R_SP.1271 __sp.1276)  <1131>;
    (__ptr__ZL11sync_buffer.1286 var=297) const ()  <1143>;
    (__ptr_buf256.1287 var=300) const ()  <1145>;
    (__ptr_buf257.1288 var=303) const ()  <1147>;
    (__ptr_ZERO.1289 var=306) const ()  <1149>;
    (__ptr_buf256d.1290 var=310) const ()  <1151>;
    (__ptr_buf257d.1291 var=314) const ()  <1153>;
    (__ct_4.1296 var=321) const ()  <1190>;
    (__ct_2.1298 var=323) const ()  <1194>;
    (__tmp.1442 var=431) undefined ()  <1480>;
    (__wr___sp.1509 var=287) __Pvoid_add___Pvoid_amod (__rd___sp.1273 __ct_32s0.1564)  <1564>;
    (__adr_window_buf256_buf256d_i.1514 var=291) __Pvoid_add___Pvoid_amod (__rd___sp.1277 __ct_m4T0.1565)  <1572>;
    (__adr_window_buf257_buf257d_o.1519 var=293) __Pvoid_add___Pvoid_amod (__rd___sp.1277 __ct_m8T0.1566)  <1580>;
    (__shv___ptr__ZL11sync_buffer.1559 var=366) __Pvoid_add___Pvoid_amod (__ptr__ZL11sync_buffer.1286 __ct_4.1296)  <1644>;
    (__ct_0.1563 var=485) const ()  <1683>;
    (__ct_32s0.1564 var=486) const ()  <1685>;
    (__ct_m4T0.1565 var=487) const ()  <1687>;
    (__ct_m8T0.1566 var=488) const ()  <1689>;
    (__ct_m4.1569 var=491) const ()  <1695>;
    (__apl_cfg.1624 var=514) fpcfg_cpv_self_fp___sint___uint___sint___uint_uint2_t___uint (_cst.9 _cst.130 _cst.9 _cst.130 __ct_0.1789 __ct_9437184.1788)  <1771>;
    (__apl_cfg.1663 var=550) fpcfg_cpv_fp___sint___uint_uint3_t___uint_uint2_t___uint (__ct_4.1296 _cst.130 __ct_0.1563 _cst.9 __ct_0.1789 __ct_11534336.1792)  <1814>;
    (__apl_cfg.1702 var=550) fpcfg_cpv_fp___sint___uint_uint3_t___uint_uint2_t___uint (__ct_2.1298 _cst.130 __ct_0.1563 _cst.9 __ct_0.1789 __ct_11534336.1792)  <1857>;
    (__apl_cfg.1741 var=550) fpcfg_cpv_fp___sint___uint_uint3_t___uint_uint2_t___uint (_cst.33 _cst.130 __ct_0.1563 _cst.9 __ct_0.1789 __ct_11534336.1792)  <1900>;
    (__apl_cfg.1779 var=590) fpcfg_cpv_fp___sint___uint_uint3_t___uint_uint2_t___uint (_cst.9 _cst.130 __ct_0.1563 _cst.130 __ct_0.1789 __ct_9437184.1788)  <1942>;
    (__ct_9437184.1788 var=618) const ()  <1988>;
    (__ct_0.1789 var=619) const ()  <1990>;
    (__ct_11534336.1792 var=622) const ()  <1996>;
    (__ct_0.1837 var=653) const ()  <2066>;
    (__ct_1.1838 var=654) const ()  <2067>;
    (__ct_0.1839 var=655) const ()  <2068>;
    (__ct_26329088.1840 var=656) const ()  <2069>;
    (__ct_65536.1841 var=657) const ()  <2070>;
    (__ct_16l.1958 var=703) const ()  <2336>;
    (__ct_16l.1959 var=704) const ()  <2338>;
    (__trgt.1968 var=710) const ()  <2381>;
    (__trgt.1970 var=711) const ()  <2384>;
    (__trgt.1972 var=712) const ()  <2387>;
    (__trgt.1973 var=713) const ()  <2389>;
    (__trgt.1976 var=714) const ()  <2393>;
    (__trgt.1978 var=715) const ()  <2395>;
    (__trgt.1982 var=716) const ()  <2400>;
    (__trgt.1984 var=717) const ()  <2402>;
    do {
        {
            (__tmp.300 var=29) entry (__tmp.346 _cst.33)  <300>;
            (__ali0.653 var=141) entry (__ali0.366 __ali0.1170)  <607>;
            (__ali1.654 var=142) entry (__ali1.368 __ali1.1173)  <608>;
            (__ali2.655 var=143) entry (__ali2.370 __ali2.1175)  <609>;
            (__ali3.656 var=144) entry (__ali3.372 __ali3.306)  <610>;
            (__ext.657 var=145) entry (__ext.374 __ext.307)  <611>;
            (__vola.658 var=146) entry (__vola.376 __vola.1171)  <612>;
            (__shv___ptr__ZL11sync_buffer.1356 var=364) entry (__shv___ptr__ZL11sync_buffer.1354 __shv___ptr__ZL11sync_buffer.1559)  <1317>;
        } #4
        {
            #1076 off=1
            (proc_0_0_bounds.1177 var=30 __ali0.1178 var=141 __vola.1179 var=146) load (__M_DMs.1074 __shv___ptr__ZL11sync_buffer.1356 __ali0.653 __vola.658)  <1096>;
            (__tmp.1363 var=31) bool_eqz___uint (proc_0_0_bounds.1177)  <1326>;
            (__shv___ptr__ZL11sync_buffer.1549 var=364) __Pvoid_add___Pvoid_amod (__shv___ptr__ZL11sync_buffer.1356 __ct_m4.1569)  <1628>;
            () void_ba_bool_addr (__tmp.1363 __trgt.1970)  <2385>;
            (__either.1971 var=709) undefined ()  <2386>;
            if {
                {
                    () if_expr (__either.1971)  <45>;
                } #9
                {
                } #10 off=23
                {
                    do {
                        {
                            (__tmp.273 var=29) entry (__tmp.348 proc_0_0_bounds.1177)  <273>;
                            (__tmp.274 var=29) entry (__tmp.350 __tmp.300)  <274>;
                            (__ali0.625 var=141) entry (__ali0.429 __ali0.1178)  <586>;
                            (__ali1.626 var=142) entry (__ali1.431 __ali1.654)  <587>;
                            (__ali2.627 var=143) entry (__ali2.433 __ali2.655)  <588>;
                            (__ali3.628 var=144) entry (__ali3.435 __ali3.656)  <589>;
                            (__ext.629 var=145) entry (__ext.437 __ext.657)  <590>;
                            (__vola.630 var=146) entry (__vola.439 __vola.1179)  <591>;
                        } #14
                        {
                            #164 off=3
                            (bufId.66 var=59) __uint__mi___uint___uint (_cst.33 __tmp.274)  <66>;
                            (__tmp.67 var=31) bool__eq___uint___uint (__tmp.274 _cst.33)  <67>;
                            (__M_DMs.1180 var=183 __ali1.1181 var=142) store (__tmp.1930 __adr_window_buf256_buf256d_i.1514 __ali1.626)  <1097>;
                            (__ali0.1182 var=141 __ali1.1183 var=142 __ali2.1184 var=143 __ali3.1185 var=144 __ext.1186 var=145 __vola.1187 var=146) chain_tie_fence (__ali0.625 __ali1.1181 __ali2.627 __ali3.628 __ext.629 __vola.630)  <1098>;
                            (__tmp.1930 var=10) __Pvoid_select_bool___Pvoid___Pvoid (__tmp.1967 __ptr_buf256.1287 __ptr_buf256d.1290)  <2292>;
                            (__tmp.1931 var=29) __ulong_select_bool___ulong___ulong (__tmp.1967 _cst.78 _cst.77)  <2293>;
                            (__tmp.1967 var=31) bool_nez_w32 (__tmp.67)  <2380>;
                            call {
                                () chess_separator_scheduler ()  <342>;
                            } #73 off=4
                            #76 off=5
                            (__vola.1188 var=146) void_acquire___uint_uint1_t___uint (__tmp.1931 _cst.84 _cst.33 __vola.1187)  <343>;
                            call {
                                () chess_separator_scheduler ()  <344>;
                            } #77 off=6
                            #189 off=7
                            (__ali0.1189 var=141 __ali1.1190 var=142 __ali2.1191 var=143 __ali3.1192 var=144 __ext.1193 var=145 __vola.1194 var=146) chain_tie_fence (__ali0.1182 __ali1.1183 __ali2.1184 __ali3.1185 __ext.1186 __vola.1188)  <1099>;
                            (__M_DMs.1195 var=183 __ali0.1196 var=141) store (__tmp.1932 __adr_window_buf257_buf257d_o.1519 __ali0.1189)  <1100>;
                            (__ali0.1197 var=141 __ali1.1198 var=142 __ali2.1199 var=143 __ali3.1200 var=144 __ext.1201 var=145 __vola.1202 var=146) chain_tie_fence (__ali0.1196 __ali1.1190 __ali2.1191 __ali3.1192 __ext.1193 __vola.1194)  <1101>;
                            (__tmp.1932 var=10) __Pvoid_select_bool___Pvoid___Pvoid (__tmp.1987 __ptr_buf257.1288 __ptr_buf257d.1291)  <2294>;
                            (__tmp.1933 var=29) __ulong_select_bool___ulong___ulong (__tmp.1987 _cst.101 _cst.100)  <2295>;
                            (__tmp.1987 var=31) bool_nez_w32 (__tmp.67)  <2406>;
                            call {
                                () chess_separator_scheduler ()  <345>;
                            } #79 off=8
                            #82 off=9
                            (__vola.1203 var=146) void_acquire___uint_uint1_t___uint (__tmp.1933 _cst.84 _cst.9 __vola.1202)  <346>;
                            call {
                                () chess_separator_scheduler ()  <347>;
                            } #83 off=10
                            #693 off=11
                            (__ali0.1204 var=141 __ali1.1205 var=142 __ali2.1206 var=143 __ali3.1207 var=144 __ext.1208 var=145 __vola.1209 var=146) chain_tie_fence (__ali0.1197 __ali1.1198 __ali2.1199 __ali3.1200 __ext.1201 __vola.1203)  <1102>;
                            (inIter.1210 var=62) load (__M_DMs.1074 __adr_window_buf256_buf256d_i.1514 __ali1.1205)  <1103>;
                            (__tmp.1211 var=27) load (__M_DMw.1076 inIter.1210 __ali1.1205)  <1104>;
                            (__shv_inIter.1544 var=363) __Pvoid_add___Pvoid_amod (inIter.1210 _cst.78)  <1620>;
                            (__R_LC.1975 var=264) wr_res_reg (__ct_16l.1958)  <2392>;
                            (__R_LS.1977 var=266) wr_res_reg (__trgt.1976)  <2394>;
                            (__R_LE.1979 var=265) wr_res_reg (__trgt.1978)  <2396>;
                            (__ct_16l.1980 var=703) undefined ()  <2398>;
                            for {
                                {
                                    (__tmp.142 var=27) entry (__tmp.352 __tmp.1176)  <142>;
                                    (__tmp.143 var=27) entry (__tmp.354 __tmp.1211)  <143>;
                                    (__tmp.1342 var=10) entry (__tmp.1343 __shv_inIter.1544)  <1303>;
                                } #19
                                {
                                    (__tmp.330 var=33) v16float_xset_w___sint_v8float (_cst.9 __tmp.143)  <348>;
                                    (__tmp.1212 var=27) load (__M_DMw.1076 __tmp.1342 __ali1.1205)  <1105>;
                                    (__shv___tmp.1529 var=359) __Pvoid_add___Pvoid_amod (__tmp.1342 _cst.78)  <1596>;
                                    (__tmp.1625 var=27 __apl_cmp_.1626 var=515 __apl_flags1.1627 var=516 __apl_flags2.1628 var=517) v8float_fpmac_self_v16float_v8float_fpcfg___uint___uchar___uchar (__tmp.330 __tmp.142 __apl_cfg.1624)  <1772>;
                                } #764 off=12
                                {
                                    () for_count (__ct_16l.1980)  <146>;
                                    (__tmp.352 var=27 __tmp.353 var=27) exit (__tmp.1625)  <376>;
                                    (__tmp.354 var=27 __tmp.355 var=27) exit (__tmp.1212)  <377>;
                                    (__tmp.1343 var=10 __tmp.1344 var=10) exit (__shv___tmp.1529)  <1304>;
                                    () zloop_sink_absolute (__R_LC.1975 __R_LS.1977 __R_LE.1979)  <2397>;
                                } #28
                            } #18 rng=[16,16]
                            #922 off=13
                            (__tmp.332 var=33) v16float_xset_w___sint_v8float (_cst.9 __tmp.353)  <350>;
                            (__tmp.334 var=33) v16float_xset_w___sint_v8float (_cst.9 __tmp.1664)  <352>;
                            (__tmp.336 var=33) v16float_xset_w___sint_v8float (_cst.9 __tmp.1703)  <354>;
                            (outIter.1213 var=99) load (__M_DMs.1074 __adr_window_buf257_buf257d_o.1519 __ali1.1205)  <1106>;
                            (__apl_c.1486 var=443) v4float_ext_v_v8float___sint (__tmp.1742 _cst.9)  <1534>;
                            (__tmp.1493 var=93) __ffloat_ext_elem_v4float_uint1_t_uint3_t (__apl_c.1486 _cst.84 __ct_0.1563)  <1542>;
                            (__tmp.1664 var=27 __apl_cmp_.1665 var=551 __apl_flags1.1666 var=552 __apl_flags2.1667 var=553) v8float_fpmac_v16float_v8float_v8float_fpcfg___uint___uchar___uchar (__tmp.332 __tmp.1442 __tmp.353 __apl_cfg.1663)  <1815>;
                            (__tmp.1703 var=27 __apl_cmp_.1704 var=551 __apl_flags1.1705 var=552 __apl_flags2.1706 var=553) v8float_fpmac_v16float_v8float_v8float_fpcfg___uint___uchar___uchar (__tmp.334 __tmp.1442 __tmp.1664 __apl_cfg.1702)  <1858>;
                            (__tmp.1742 var=27 __apl_cmp_.1743 var=551 __apl_flags1.1744 var=552 __apl_flags2.1745 var=553) v8float_fpmac_v16float_v8float_v8float_fpcfg___uint___uchar___uchar (__tmp.336 __tmp.1442 __tmp.1703 __apl_cfg.1741)  <1901>;
                            (__tmp.1819 var=93 __apl_flags.1820 var=633) __ffloat_nlf_ff___ffloat_uint2_t___uchar (__tmp.1493 __ct_0.1789)  <2041>;
                            (__tmp.1824 var=93 __apl_flags.1825 var=638) __ffloat_nlf_ff___ffloat_uint2_t___uchar (__tmp.1819 _cst.283)  <2048>;
                            (__tmp.1830 var=33) v16float_shft_elem_v16float___ffloat_uint1_t (__tmp.329 __tmp.1824 _cst.84)  <2056>;
                            (__tmp.1844 var=33) v16float_select_sw_v16float___sint_mac_config (__tmp.1830 _cst.9 __apl_cfg.1965)  <2073>;
                            (__apl_cfg.1965 var=651) mac_config_ctl_mac_uint1_t_uint1_t_uint1_t_uint2_t_uint2_t_uint1_t___sint___sint_uint4_t___uint___uint___uint___uint___uint___uint (_cst.84 __ct_0.1837 __ct_0.1837 __ct_1.1838 __ct_1.1838 __ct_0.1837 _cst.9 _cst.9 __ct_0.1839 _cst.9 _cst.9 _cst.9 _cst.9 __ct_26329088.1840 __ct_65536.1841)  <2378>;
                            (__R_LC.1981 var=264) wr_res_reg (__ct_16l.1959)  <2399>;
                            (__R_LS.1983 var=266) wr_res_reg (__trgt.1982)  <2401>;
                            (__R_LE.1985 var=265) wr_res_reg (__trgt.1984)  <2403>;
                            (__ct_16l.1986 var=704) undefined ()  <2405>;
                            for {
                                {
                                    (__tmp.231 var=10) entry (__tmp.360 outIter.1213)  <231>;
                                    (__tmp.232 var=10) entry (__tmp.362 inIter.1210)  <232>;
                                    (__ali0.534 var=141) entry (__ali0.492 __ali0.1204)  <509>;
                                } #31
                                {
                                    (__tmp.344 var=33) v16float_xset_w___sint_v8float (_cst.9 __tmp.1214)  <362>;
                                    (__tmp.1214 var=27) load (__M_DMw.1076 __tmp.232 __ali1.1205)  <1107>;
                                    (__M_DMw.1215 var=185 __ali0.1216 var=141) store (__tmp.1780 __tmp.231 __ali0.534)  <1108>;
                                    (__shv___tmp.1534 var=360) __Pvoid_add___Pvoid_amod (__tmp.231 _cst.78)  <1604>;
                                    (__shv___tmp.1539 var=361) __Pvoid_add___Pvoid_amod (__tmp.232 _cst.78)  <1612>;
                                    (__tmp.1780 var=27 __apl_cmp_.1781 var=591 __apl_flags1.1782 var=592 __apl_flags2.1783 var=593) v8float_fpmul_v16float_v8float_fpcfg___uint___uchar___uchar (__tmp.344 __tmp.1964 __apl_cfg.1779)  <1943>;
                                    (__tmp.1964 var=27) v8float_ext_w_v16float___sint (__tmp.1844 _cst.9)  <2377>;
                                } #847 off=14
                                {
                                    () for_count (__ct_16l.1986)  <234>;
                                    (__tmp.360 var=10 __tmp.361 var=10) exit (__shv___tmp.1534)  <380>;
                                    (__tmp.362 var=10 __tmp.363 var=10) exit (__shv___tmp.1539)  <381>;
                                    (__ali0.492 var=141 __ali0.493 var=141) exit (__ali0.1216)  <481>;
                                    () zloop_sink_absolute (__R_LC.1981 __R_LS.1983 __R_LE.1985)  <2404>;
                                } #40
                            } #30 rng=[16,16]
                            #120 off=15
                            (__M_DMs.1217 var=183 __ali0.1218 var=141) store (__tmp.1819 __tmp.361 __ali0.493)  <1109>;
                            (__ali0.1219 var=141 __ali1.1220 var=142 __ali2.1221 var=143 __ali3.1222 var=144 __ext.1223 var=145 __vola.1224 var=146) chain_tie_fence (__ali0.1218 __ali1.1205 __ali2.1206 __ali3.1207 __ext.1208 __vola.1209)  <1110>;
                            call {
                                () chess_separator_scheduler ()  <364>;
                            } #121 off=16
                            #126 off=17
                            (__vola.1225 var=146) void_release___uint_uint1_t___uint (__tmp.1931 _cst.84 _cst.9 __vola.1224)  <365>;
                            (__ali0.1226 var=141 __ali1.1227 var=142 __ali2.1228 var=143 __ali3.1229 var=144 __ext.1230 var=145 __vola.1231 var=146) chain_tie_fence (__ali0.1219 __ali1.1220 __ali2.1221 __ali3.1222 __ext.1223 __vola.1225)  <1111>;
                            (__ali0.1232 var=141 __ali1.1233 var=142 __ali2.1234 var=143 __ali3.1235 var=144 __ext.1236 var=145 __vola.1237 var=146) chain_tie_fence (__ali0.1226 __ali1.1227 __ali2.1228 __ali3.1229 __ext.1230 __vola.1231)  <1112>;
                            call {
                                () chess_separator_scheduler ()  <367>;
                            } #127 off=18
                            #130 off=19
                            (__vola.1238 var=146) void_release___uint_uint1_t___uint (__tmp.1933 _cst.84 _cst.33 __vola.1237)  <368>;
                            call {
                                () chess_separator_scheduler ()  <369>;
                            } #131 off=20
                            #1092 off=21
                            (__tmp.269 var=29) __uint__mi___uint___uint (__tmp.273 __tmp.1421)  <269>;
                            (__ali0.1239 var=141 __ali1.1240 var=142 __ali2.1241 var=143 __ali3.1242 var=144 __ext.1243 var=145 __vola.1244 var=146) chain_tie_fence (__ali0.1232 __ali1.1233 __ali2.1234 __ali3.1235 __ext.1236 __vola.1238)  <1113>;
                            (__ali0.1245 var=141 __ali1.1246 var=142 __ali2.1247 var=143 __ali3.1248 var=144 __ext.1249 var=145 __vola.1250 var=146) chain_tie_fence (__ali0.1239 __ali1.1240 __ali2.1241 __ali3.1242 __ext.1243 __vola.1244)  <1114>;
                            (__tmp.1367 var=31) bool_nez___uint (__tmp.269)  <1333>;
                            (__tmp.1421 var=31) bool__lt___sint___sint (_cst.9 __tmp.273)  <1450>;
                            () void_ba_bool_addr (__tmp.1367 __trgt.1968)  <2382>;
                            (__either.1969 var=709) undefined ()  <2383>;
                        } #15
                        {
                            () while_expr (__either.1969)  <275>;
                            (__tmp.348 var=29 __tmp.349 var=29) exit (__tmp.269)  <374>;
                            (__tmp.350 var=29 __tmp.351 var=29) exit (bufId.66)  <375>;
                            (__ali0.429 var=141 __ali0.430 var=141) exit (__ali0.1245)  <432>;
                            (__ali1.431 var=142 __ali1.432 var=142) exit (__ali1.1246)  <433>;
                            (__ali2.433 var=143 __ali2.434 var=143) exit (__ali2.1247)  <434>;
                            (__ali3.435 var=144 __ali3.436 var=144) exit (__ali3.1248)  <435>;
                            (__ext.437 var=145 __ext.438 var=145) exit (__ext.1249)  <436>;
                            (__vola.439 var=146 __vola.440 var=146) exit (__vola.1250)  <437>;
                        } #47
                    } #13
                    #1118 off=22
                    () void_ja_addr (__trgt.1972)  <2388>;
                } #11
                {
                    (__tmp.276 var=29) merge (__tmp.300 __tmp.351)  <276>;
                    (__ali0.422 var=141) merge (__ali0.1178 __ali0.430)  <425>;
                    (__ali1.423 var=142) merge (__ali1.654 __ali1.432)  <426>;
                    (__ali2.424 var=143) merge (__ali2.655 __ali2.434)  <427>;
                    (__ali3.425 var=144) merge (__ali3.656 __ali3.436)  <428>;
                    (__ext.426 var=145) merge (__ext.657 __ext.438)  <429>;
                    (__vola.427 var=146) merge (__vola.1179 __vola.440)  <430>;
                } #48
            } #8
            #133 off=24
            (__ali0.1251 var=141 __ali1.1252 var=142 __ali2.1253 var=143 __ali3.1254 var=144 __ext.1255 var=145 __vola.1256 var=146) chain_tie_fence (__ali0.422 __ali1.423 __ali2.424 __ali3.425 __ext.426 __vola.427)  <1115>;
            call {
                () chess_separator_scheduler (__ct_8.1337)  <370>;
                (__ct_8.1337 var=349) const_inp ()  <1295>;
            } #134 off=25
            #137 off=26
            (__vola.1257 var=146) void_event_uint2_t (_cst.283 __vola.1256)  <371>;
            call {
                () chess_separator_scheduler (__ct_5.1338)  <372>;
                (__ct_5.1338 var=350) const_inp ()  <1296>;
            } #138 off=27
            #363 off=28
            (__ali0.1258 var=141 __ali1.1259 var=142 __ali2.1260 var=143 __ali3.1261 var=144 __ext.1262 var=145 __vola.1263 var=146) chain_tie_fence (__ali0.1251 __ali1.1252 __ali2.1253 __ali3.1254 __ext.1255 __vola.1257)  <1116>;
            (__tmp.1264 var=29 __ali0.1265 var=141 __vola.1266 var=146) load (__M_DMs.1074 __shv___ptr__ZL11sync_buffer.1549 __ali0.1258 __vola.1263)  <1117>;
            (__tmp.1425 var=31) bool__ge___sint___sint (_cst.9 __tmp.1264)  <1457>;
            (__shv___ptr__ZL11sync_buffer.1554 var=364) __Pvoid_add___Pvoid_amod (__shv___ptr__ZL11sync_buffer.1549 __ct_4.1296)  <1636>;
            (__tmp.1966 var=31) bool_nez_w32 (__tmp.1425)  <2379>;
            () void_ba_bool_addr (__tmp.1966 __trgt.1973)  <2390>;
            (__either.1974 var=709) undefined ()  <2391>;
        } #5
        {
            () while_expr (__either.1974)  <301>;
            (__tmp.346 var=29 __tmp.347 var=29) exit (__tmp.276)  <373>;
            (__ali0.366 var=141 __ali0.367 var=141) exit (__ali0.1265)  <383>;
            (__ali1.368 var=142 __ali1.369 var=142) exit (__ali1.1259)  <384>;
            (__ali2.370 var=143 __ali2.371 var=143) exit (__ali2.1260)  <385>;
            (__ali3.372 var=144 __ali3.373 var=144) exit (__ali3.1261)  <386>;
            (__ext.374 var=145 __ext.375 var=145) exit (__ext.1262)  <387>;
            (__vola.376 var=146 __vola.377 var=146) exit (__vola.1266)  <388>;
            (__shv___ptr__ZL11sync_buffer.1354 var=364 __shv___ptr__ZL11sync_buffer.1355 var=364) exit (__shv___ptr__ZL11sync_buffer.1554)  <1316>;
        } #56
    } #3
    #141 off=29 nxt=-2
    () sink (__ali0.367)  <307>;
    () sink (__ali1.369)  <309>;
    () sink (__ali2.371)  <311>;
    () sink (__ali3.373)  <313>;
    () sink (__ext.375)  <315>;
    () sink (__vola.377)  <317>;
    (__rt.324 var=161 stl=R off=0) assign (_cst.9)  <334>;
    () out (__rt.324)  <335>;
    () void_ret_addr (__la.323)  <336>;
    (__R_SP.1284 var=284 __sp.1285 var=285) wr_res_reg (__wr___sp.1524 __sp.1276)  <1141>;
    () sink (__sp.1285)  <1142>;
    (__wr___sp.1524 var=294) __Pvoid_add___Pvoid_amod (__rd___sp.1277 __ct_m32S0.1567)  <1588>;
    (__ct_m32S0.1567 var=489) const ()  <1691>;
} #1
0 : '../src/0_0.cc';
1 : '/home/luanxinya/SVD/FPGA_test/128/./aie/ProcessUnit/Normalize.cpp';
2 : '/usr/xilinx/Vitis/2023.2/aietools/include/adf/io_buffer/detail/io_buffer_impl.h';
3 : '/usr/xilinx/Vitis/2023.2/aietools/include/adf/io_buffer/io_buffer_compiler.h';
4 : '/usr/xilinx/Vitis/2023.2/aietools/include/adf/io_buffer/io_buffer_main.h';
5 : '/usr/xilinx/Vitis/2023.2/aietools/include/aie_api/detail/aie1/../array_helpers.hpp';
6 : '/usr/xilinx/Vitis/2023.2/aietools/include/aie_api/detail/aie1/add_reduce.hpp';
7 : '/usr/xilinx/Vitis/2023.2/aietools/include/aie_api/detail/aie1/elementary.hpp';
8 : '/usr/xilinx/Vitis/2023.2/aietools/include/aie_api/detail/aie1/mul_acc32_fp.hpp';
9 : '/usr/xilinx/Vitis/2023.2/aietools/include/aie_api/detail/aie1/square.hpp';
10 : '/usr/xilinx/Vitis/2023.2/aietools/include/aie_api/detail/aie1/vector.hpp';
11 : 'main';
----------
0 : (11,0:0,0);
1 : (0,28:0,2);
73 : (4,303:8,12,15);
76 : (0,42:97,10);
77 : (4,303:8,12,15);
79 : (4,303:8,12,19);
82 : (0,42:97,10);
83 : (4,303:8,12,19);
120 : (1,37:4,31);
121 : (4,317:8,32,46);
126 : (1,37:4,31);
127 : (4,317:8,32,47);
130 : (1,37:4,31);
131 : (4,317:8,32,47);
133 : (0,0:0,9);
134 : (0,56:2,35,50);
137 : (0,0:0,9);
138 : (0,56:2,35,50);
141 : (0,60:0,37);
164 : (4,303:8,12,15);
189 : (4,303:8,12,19);
363 : (0,57:21,36,50);
693 : (0,42:97,10);
715 : (0,0:0,9,10);
764 : (1,0:0,17);
847 : (5,1005:13,0,42);
922 : (10,384:27,18);
1076 : (0,38:9,8,11);
1092 : (0,38:9,8,48);
----------
9 : (0,29:17,0);
33 : (2,201:10,0,8);
45 : (0,38:2,8,10);
66 : (0,42:97,10,11);
67 : (3,175:25,11,12);
77 : (3,175:23,0,14);
78 : (3,175:23,0,14);
84 : (4,303:8,0,15);
100 : (3,175:23,0,18);
101 : (3,175:23,0,18);
130 : (9,286:52,0,25);
146 : (1,16:4,16,27);
234 : (1,28:4,26,44);
269 : (0,53:7,34,48);
275 : (0,38:2,8,49);
276 : (0,38:2,8,49);
283 : (0,56:2,0,50);
335 : (0,60:0,37,49);
336 : (0,60:0,37,49);
341 : (0,0:0,9,10);
342 : (4,303:8,12,15);
343 : (4,303:8,12,15);
344 : (4,303:8,12,15);
345 : (4,303:8,12,19);
346 : (4,303:8,12,19);
347 : (4,303:8,12,19);
348 : (10,384:27,18,24);
350 : (10,384:27,18,28);
352 : (10,384:27,18,30);
354 : (10,384:27,18,32);
362 : (10,384:27,18,40);
364 : (4,317:8,32,46);
365 : (4,317:8,32,46);
367 : (4,317:8,32,47);
368 : (4,317:8,32,47);
369 : (4,317:8,32,47);
370 : (0,56:2,35,50);
371 : (0,56:2,35,50);
372 : (0,56:2,35,50);
1092 : (0,29:17,1);
1093 : (2,201:10,4,4);
1094 : (2,201:10,4,7);
1095 : (2,201:10,4,8);
1096 : (0,36:26,7,11);
1097 : (3,175:23,11,14);
1098 : (4,303:8,12,15);
1099 : (4,303:8,12,15);
1100 : (3,175:23,11,18);
1101 : (4,303:8,12,19);
1102 : (4,303:8,12,19);
1103 : (4,125:25,14,20);
1104 : (1,14:32,15,21);
1105 : (1,21:14,20,26);
1106 : (4,125:25,14,36);
1107 : (1,32:14,28,38);
1108 : (1,34:21,30,43);
1109 : (1,37:18,31,45);
1110 : (4,317:8,32,46);
1111 : (4,317:8,32,46);
1112 : (4,317:8,32,47);
1113 : (4,317:8,32,47);
1114 : (0,51:4,33,48);
1115 : (0,56:2,35,50);
1116 : (0,56:2,35,50);
1117 : (0,57:6,36,50);
1130 : (0,28:0,0);
1141 : (0,60:0,37,49);
1143 : (0,29:17,0);
1145 : (2,201:10,0,3);
1147 : (2,201:10,0,6);
1149 : (2,201:10,0,8);
1151 : (3,175:25,0,12);
1153 : (3,175:25,0,16);
1190 : (0,32:8,0,10);
1194 : (6,290:18,0,31);
1295 : (0,56:2,35,50);
1296 : (0,56:2,35,50);
1326 : (0,38:9,8,11);
1333 : (0,38:9,8,48);
1450 : (0,53:23,34,48);
1457 : (0,57:21,36,50);
1480 : (6,289:18,21,29);
1534 : (10,539:23,24,34);
1542 : (10,539:23,24,34);
1564 : (0,28:0,0);
1588 : (0,60:0,0,49);
1604 : (5,1005:13,0,42);
1612 : (5,1005:13,0,39);
1628 : (0,29:17,0);
1644 : (0,32:8,0,10);
1683 : (10,539:23,0,34);
1685 : (0,28:0,0);
1691 : (0,60:0,0,49);
1695 : (0,29:17,0);
1771 : (9,286:52,19,25);
1772 : (9,286:52,19,25);
1814 : (6,289:18,21,29);
1815 : (6,289:18,21,29);
1857 : (6,290:18,22,31);
1858 : (6,290:18,22,31);
1900 : (6,291:18,23,33);
1901 : (6,291:18,23,33);
1942 : (8,73:114,29,41);
1943 : (8,73:114,29,41);
1988 : (9,286:52,0,25);
1990 : (9,286:52,0,25);
1996 : (6,289:18,0,29);
2041 : (7,84:19,25,35);
2048 : (1,0:0,17,23);
2056 : (1,0:0,17,23);
2066 : (1,0:0,0,23);
2067 : (1,0:0,0,23);
2068 : (1,0:0,0,23);
2069 : (1,0:0,0,23);
2070 : (1,0:0,0,23);
2073 : (1,0:0,17,23);
2292 : (3,175:25,11,14);
2293 : (4,303:18,12,15);
2294 : (3,175:25,11,18);
2295 : (4,303:18,12,19);
2377 : (1,0:0,17,23);
2378 : (1,0:0,17,23);
2380 : (3,175:25,11,14);
2382 : (0,38:2,8,49);
2385 : (0,38:2,8,10);
2392 : (1,16:4,16,27);
2394 : (1,16:4,16,27);
2396 : (1,16:4,16,27);
2399 : (1,28:4,26,44);
2401 : (1,28:4,26,44);
2403 : (1,28:4,26,44);
==========ranges_locs
0: ' ';
1: ' l121v0 l120v0 l119v0 l118v0 l117v0 l116v0 l115v0 l114v0 l113v0 l112v0 l111v0 l110v0 l109v0 l108v0 l107v0 l106v0 l105v0 l104v0 l103v0 l102v0 l101v0 l100v0 l99v0 l98v0 l97v0 l96v0 l95v0 l94v0 l93v0 l92v0 l91v0 l90v0 l89v0 l88v0 l87v0 l86v0 l85v0 l84v0 l83v0 l82v0 l81v0 l80v0 l79v0 l78v0 l77v0 l76v0 l75v0 l74v0 l73v0 l72v0 l71v0 l70v0 l69v0 l68v0 l67v0 l66v0 l65v0 l64v0 l63v0 l62v0 l61v0 l60v0 l59v0 l58v0 l57v0 l56v0 l55v0 l54v0 l53v0 l52v0 l51v0 l50v0 l49v0 l48v0 l47v0 l46v0 l45v0 l44v0 l43v0 l42v0 l41v0 l40v0 l39v0 l38v0 l37v0 l36v0 l35v0 l34v0 l33v0 l32v0 l31v0 l30v0 l29v0 l28v0 l27v0 l26v0 l25v0 l24v0 l23v0 l22v0 l21v0 l20v0 l19v0 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v0 l11v0 l10v0 l9v0 l8v0 l7v0 l6v0 l5v0 l4v0 l3v0 l2v0 l1v0 l0v0 r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 r16 r17 r18 r19 r20 r21 r22 r23 r24 r25 r26 r27 r28 r29 r30 r31 r32 r33 r34 r35 r36 r37 r38 r39 r40 r41 r42 r43 r44 r45 r46 r47 r48 r49 r50 r51 r52 r53 r54 r55 r56 r57 r58 r59 r60 r61 r62 r63 r64 r65 r66 r67 r68 r69 ';
2: ' l0v0 ';
3: ' l4v1 l3v1 l2v1 l1v1 l0v0 r0 r1 r2 ';
4: ' l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r0 r1 r2 ';
5: ' l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 ';
6: ' l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r3 r4 r5 ';
7: ' l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r3 r4 r5 ';
8: ' l16v1 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r3 r4 r5 ';
9: ' l16v1 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 ';
10: ' l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 ';
11: ' l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 ';
12: ' l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 r7 ';
13: ' l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 r7 ';
14: ' l21v0 l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 r7 ';
15: ' l28v1 l27v0 l26v1 l25v1 l24v0 l23v1 l22v1 l21v0 l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 r8 r9 ';
16: ' l30v1 l29v0 l28v1 l27v0 l26v1 l25v1 l24v0 l23v1 l22v1 l21v0 l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 r10 ';
17: ' l31v0 l30v1 l29v0 l28v1 l27v0 l26v1 l25v1 l24v0 l23v1 l22v1 l21v0 l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 r10 ';
18: ' l32v0 l31v0 l30v1 l29v0 l28v1 l27v0 l26v1 l25v1 l24v0 l23v1 l22v1 l21v0 l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 r10 ';
19: ' l39v1 l38v0 l37v1 l36v1 l35v0 l34v1 l33v1 l32v0 l31v0 l30v1 l29v0 l28v1 l27v0 l26v1 l25v1 l24v0 l23v1 l22v1 l21v0 l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 r11 r12 ';
20: ' l43v0 l42v0 l41v0 l40v0 l39v1 l38v0 l37v1 l36v1 l35v0 l34v1 l33v1 l32v0 l31v0 l30v1 l29v0 l28v1 l27v0 l26v1 l25v1 l24v0 l23v1 l22v1 l21v0 l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 r13 r14 r15 ';
21: ' l47v1 l46v1 l45v0 l44v0 l43v0 l42v0 l41v0 l40v0 l39v1 l38v0 l37v1 l36v1 l35v0 l34v1 l33v1 l32v0 l31v0 l30v1 l29v0 l28v1 l27v0 l26v1 l25v1 l24v0 l23v1 l22v1 l21v0 l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 r13 ';
22: ' l78v0 l77v0 l76v1 l75v0 l74v0 l73v0 l72v0 l71v0 l70v1 l69v1 l68v0 l67v0 l66v1 l65v1 l64v1 l63v1 l62v1 l61v1 l60v1 l59v1 l58v1 l57v1 l56v1 l55v1 l54v0 l53v0 l52v0 l51v0 l50v0 l49v1 l48v0 l47v1 l46v1 l45v0 l44v0 l43v0 l42v0 l41v0 l40v0 l39v1 l38v0 l37v1 l36v1 l35v0 l34v1 l33v1 l32v0 l31v0 l30v1 l29v0 l28v1 l27v0 l26v1 l25v1 l24v0 l23v1 l22v1 l21v0 l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 r13 r16 ';
23: ' l78v0 l77v0 l76v1 l75v0 l74v0 l73v0 l72v0 l71v0 l70v1 l69v1 l68v0 l67v0 l66v1 l65v1 l64v1 l63v1 l62v1 l61v1 l60v1 l59v1 l58v1 l57v1 l56v1 l55v1 l54v0 l53v0 l52v0 l51v0 l50v0 l49v1 l48v0 l47v1 l46v1 l45v0 l44v0 l43v0 l42v0 l41v0 l40v0 l39v1 l38v0 l37v1 l36v1 l35v0 l34v1 l33v1 l32v0 l31v0 l30v1 l29v0 l28v1 l27v0 l26v1 l25v1 l24v0 l23v1 l22v1 l21v0 l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 r13 ';
24: ' l81v1 l80v1 l79v1 l78v0 l77v0 l76v1 l75v0 l74v0 l73v0 l72v0 l71v0 l70v1 l69v1 l68v0 l67v0 l66v1 l65v1 l64v1 l63v1 l62v1 l61v1 l60v1 l59v1 l58v1 l57v1 l56v1 l55v1 l54v0 l53v0 l52v0 l51v0 l50v0 l49v0 l48v0 l47v1 l46v1 l45v0 l44v0 l43v0 l42v0 l41v0 l40v0 l39v1 l38v0 l37v1 l36v1 l35v0 l34v1 l33v1 l32v0 l31v0 l30v1 l29v0 l28v1 l27v0 l26v1 l25v1 l24v0 l23v1 l22v1 l21v0 l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 r13 r16 r17 r18 r19 r20 r21 r22 ';
25: ' l81v1 l80v1 l79v1 l78v0 l77v0 l76v1 l75v0 l74v0 l73v0 l72v0 l71v0 l70v1 l69v1 l68v0 l67v0 l66v1 l65v1 l64v1 l63v1 l62v1 l61v1 l60v1 l59v1 l58v1 l57v1 l56v1 l55v1 l54v0 l53v0 l52v0 l51v0 l50v0 l49v0 l48v0 l47v1 l46v1 l45v0 l44v0 l43v0 l42v0 l41v0 l40v0 l39v1 l38v0 l37v1 l36v1 l35v0 l34v1 l33v1 l32v0 l31v0 l30v1 l29v0 l28v1 l27v0 l26v1 l25v1 l24v0 l23v1 l22v1 l21v0 l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 r13 r16 r17 r18 r19 r20 r23 ';
26: ' l83v1 l82v1 l81v1 l80v1 l79v1 l78v0 l77v0 l76v1 l75v0 l74v0 l73v0 l72v0 l71v0 l70v1 l69v1 l68v0 l67v0 l66v1 l65v1 l64v1 l63v1 l62v1 l61v1 l60v1 l59v1 l58v1 l57v1 l56v1 l55v1 l54v0 l53v0 l52v0 l51v0 l50v0 l49v0 l48v0 l47v1 l46v1 l45v0 l44v0 l43v0 l42v0 l41v0 l40v0 l39v1 l38v0 l37v1 l36v1 l35v0 l34v1 l33v1 l32v0 l31v0 l30v1 l29v0 l28v1 l27v0 l26v1 l25v1 l24v0 l23v1 l22v1 l21v0 l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 r13 r16 ';
27: ' l83v1 l82v1 l81v1 l80v1 l79v1 l78v0 l77v0 l76v1 l75v0 l74v0 l73v0 l72v0 l71v0 l70v1 l69v1 l68v0 l67v0 l66v1 l65v1 l64v1 l63v1 l62v1 l61v1 l60v1 l59v1 l58v1 l57v1 l56v1 l55v1 l54v0 l53v0 l52v0 l51v0 l50v0 l49v0 l48v0 l47v1 l46v1 l45v0 l44v0 l43v0 l42v0 l41v0 l40v0 l39v1 l38v0 l37v1 l36v1 l35v0 l34v1 l33v1 l32v0 l31v0 l30v1 l29v0 l28v1 l27v0 l26v1 l25v1 l24v0 l23v1 l22v1 l21v0 l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 r13 ';
28: ' l58v1 l57v1 l56v1 l55v1 l54v0 l53v0 l52v0 l51v0 l50v0 l49v1 l48v0 l47v1 l46v1 l45v0 l44v0 l43v0 l42v0 l41v0 l40v0 l39v1 l38v0 l37v1 l36v1 l35v0 l34v1 l33v1 l32v0 l31v0 l30v1 l29v0 l28v1 l27v0 l26v1 l25v1 l24v0 l23v1 l22v1 l21v0 l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 r13 r24 r25 r26 r27 r28 r29 r30 ';
29: ' l58v1 l57v1 l56v1 l55v1 l54v0 l53v0 l52v0 l51v0 l50v0 l49v1 l48v0 l47v1 l46v1 l45v0 l44v0 l43v0 l42v0 l41v0 l40v0 l39v1 l38v0 l37v1 l36v1 l35v0 l34v1 l33v1 l32v0 l31v0 l30v1 l29v0 l28v1 l27v0 l26v1 l25v1 l24v0 l23v1 l22v1 l21v0 l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 r13 r24 r25 r26 r27 r28 ';
30: ' l61v1 l60v1 l59v1 l58v1 l57v1 l56v1 l55v1 l54v0 l53v0 l52v0 l51v0 l50v0 l49v1 l48v0 l47v1 l46v1 l45v0 l44v0 l43v0 l42v0 l41v0 l40v0 l39v1 l38v0 l37v1 l36v1 l35v0 l34v1 l33v1 l32v0 l31v0 l30v1 l29v0 l28v1 l27v0 l26v1 l25v1 l24v0 l23v1 l22v1 l21v0 l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 r13 r24 r25 r26 r27 r28 r31 r32 ';
31: ' l61v1 l60v1 l59v1 l58v1 l57v1 l56v1 l55v1 l54v0 l53v0 l52v0 l51v0 l50v0 l49v1 l48v0 l47v1 l46v1 l45v0 l44v0 l43v0 l42v0 l41v0 l40v0 l39v1 l38v0 l37v1 l36v1 l35v0 l34v1 l33v1 l32v0 l31v0 l30v1 l29v0 l28v1 l27v0 l26v1 l25v1 l24v0 l23v1 l22v1 l21v0 l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 r13 r24 r25 r26 r27 r28 ';
32: ' l64v1 l63v1 l62v1 l61v1 l60v1 l59v1 l58v1 l57v1 l56v1 l55v1 l54v0 l53v0 l52v0 l51v0 l50v0 l49v1 l48v0 l47v1 l46v1 l45v0 l44v0 l43v0 l42v0 l41v0 l40v0 l39v1 l38v0 l37v1 l36v1 l35v0 l34v1 l33v1 l32v0 l31v0 l30v1 l29v0 l28v1 l27v0 l26v1 l25v1 l24v0 l23v1 l22v1 l21v0 l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 r13 r24 r25 r26 r27 r28 r33 r34 ';
33: ' l64v1 l63v1 l62v1 l61v1 l60v1 l59v1 l58v1 l57v1 l56v1 l55v1 l54v0 l53v0 l52v0 l51v0 l50v0 l49v1 l48v0 l47v1 l46v1 l45v0 l44v0 l43v0 l42v0 l41v0 l40v0 l39v1 l38v0 l37v1 l36v1 l35v0 l34v1 l33v1 l32v0 l31v0 l30v1 l29v0 l28v1 l27v0 l26v1 l25v1 l24v0 l23v1 l22v1 l21v0 l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 r13 r24 r25 r26 r27 r28 ';
34: ' l66v1 l65v1 l64v1 l63v1 l62v1 l61v1 l60v1 l59v1 l58v1 l57v1 l56v1 l55v1 l54v0 l53v0 l52v0 l51v0 l50v0 l49v1 l48v0 l47v1 l46v1 l45v0 l44v0 l43v0 l42v0 l41v0 l40v0 l39v1 l38v0 l37v1 l36v1 l35v0 l34v1 l33v1 l32v0 l31v0 l30v1 l29v0 l28v1 l27v0 l26v1 l25v1 l24v0 l23v1 l22v1 l21v0 l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 r13 r24 r25 r26 r35 r36 ';
35: ' l70v1 l69v1 l68v0 l67v0 l66v1 l65v1 l64v1 l63v1 l62v1 l61v1 l60v1 l59v1 l58v1 l57v1 l56v1 l55v1 l54v0 l53v0 l52v0 l51v0 l50v0 l49v1 l48v0 l47v1 l46v1 l45v0 l44v0 l43v0 l42v0 l41v0 l40v0 l39v1 l38v0 l37v1 l36v1 l35v0 l34v1 l33v1 l32v0 l31v0 l30v1 l29v0 l28v1 l27v0 l26v1 l25v1 l24v0 l23v1 l22v1 l21v0 l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 r13 r37 r38 r39 ';
36: ' l75v0 l74v0 l73v0 l72v0 l71v0 l70v1 l69v1 l68v0 l67v0 l66v1 l65v1 l64v1 l63v1 l62v1 l61v1 l60v1 l59v1 l58v1 l57v1 l56v1 l55v1 l54v0 l53v0 l52v0 l51v0 l50v0 l49v1 l48v0 l47v1 l46v1 l45v0 l44v0 l43v0 l42v0 l41v0 l40v0 l39v1 l38v0 l37v1 l36v1 l35v0 l34v1 l33v1 l32v0 l31v0 l30v1 l29v0 l28v1 l27v0 l26v1 l25v1 l24v0 l23v1 l22v1 l21v0 l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 r13 r40 r41 ';
37: ' l83v1 l82v1 l81v1 l80v1 l79v1 l78v0 l77v0 l76v1 l75v0 l74v0 l73v0 l72v0 l71v0 l70v1 l69v1 l68v0 l67v0 l66v1 l65v1 l64v1 l63v1 l62v1 l61v1 l60v1 l59v1 l58v1 l57v1 l56v1 l55v1 l54v0 l53v0 l52v0 l51v0 l50v0 l49v0 l48v0 l47v1 l46v1 l45v0 l44v0 l43v0 l42v0 l41v0 l40v0 l39v1 l38v0 l37v1 l36v1 l35v0 l34v1 l33v1 l32v0 l31v0 l30v1 l29v0 l28v1 l27v0 l26v1 l25v1 l24v0 l23v1 l22v1 l21v0 l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 r13 r42 ';
38: ' l85v1 l84v1 l83v1 l82v1 l81v1 l80v1 l79v1 l78v0 l77v0 l76v0 l75v0 l74v0 l73v0 l72v0 l71v0 l70v1 l69v1 l68v0 l67v0 l66v1 l65v1 l64v1 l63v1 l62v1 l61v1 l60v1 l59v1 l58v1 l57v1 l56v1 l55v1 l54v0 l53v0 l52v0 l51v0 l50v0 l49v0 l48v0 l47v1 l46v1 l45v0 l44v0 l43v0 l42v0 l41v0 l40v0 l39v1 l38v0 l37v1 l36v1 l35v0 l34v1 l33v1 l32v0 l31v0 l30v1 l29v0 l28v1 l27v0 l26v1 l25v1 l24v0 l23v1 l22v1 l21v0 l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 r13 r42 ';
39: ' l85v1 l84v1 l83v1 l82v1 l81v1 l80v1 l79v1 l78v0 l77v0 l76v0 l75v0 l74v0 l73v0 l72v0 l71v0 l70v1 l69v1 l68v0 l67v0 l66v1 l65v1 l64v1 l63v1 l62v1 l61v1 l60v1 l59v1 l58v1 l57v1 l56v1 l55v1 l54v0 l53v0 l52v0 l51v0 l50v0 l49v0 l48v0 l47v1 l46v1 l45v0 l44v0 l43v0 l42v0 l41v0 l40v0 l39v1 l38v0 l37v1 l36v1 l35v0 l34v1 l33v1 l32v0 l31v0 l30v1 l29v0 l28v1 l27v0 l26v1 l25v1 l24v0 l23v1 l22v1 l21v0 l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 r13 r42 r43 r44 r45 ';
40: ' l99v1 l98v1 l97v1 l96v1 l95v0 l94v1 l93v1 l92v1 l91v1 l90v1 l89v1 l88v1 l87v1 l86v0 l85v1 l84v1 l83v1 l82v1 l81v1 l80v1 l79v1 l78v0 l77v0 l76v0 l75v0 l74v0 l73v0 l72v0 l71v0 l70v1 l69v1 l68v0 l67v0 l66v1 l65v1 l64v1 l63v1 l62v1 l61v1 l60v1 l59v1 l58v1 l57v1 l56v1 l55v1 l54v0 l53v0 l52v0 l51v0 l50v0 l49v0 l48v0 l47v1 l46v1 l45v0 l44v0 l43v0 l42v0 l41v0 l40v0 l39v1 l38v0 l37v1 l36v1 l35v0 l34v1 l33v1 l32v0 l31v0 l30v1 l29v0 l28v1 l27v0 l26v1 l25v1 l24v0 l23v1 l22v1 l21v0 l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 r13 r42 r46 r47 r48 r49 r50 r51 r52 r53 r54 r55 r56 r57 r58 r59 r60 r61 ';
41: ' l99v1 l98v1 l97v1 l96v1 l95v0 l94v1 l93v1 l92v1 l91v1 l90v1 l89v1 l88v1 l87v1 l86v0 l85v1 l84v1 l83v1 l82v1 l81v1 l80v1 l79v1 l78v0 l77v0 l76v0 l75v0 l74v0 l73v0 l72v0 l71v0 l70v1 l69v1 l68v0 l67v0 l66v1 l65v1 l64v1 l63v1 l62v1 l61v1 l60v1 l59v1 l58v1 l57v1 l56v1 l55v1 l54v0 l53v0 l52v0 l51v0 l50v0 l49v0 l48v0 l47v1 l46v1 l45v0 l44v0 l43v0 l42v0 l41v0 l40v0 l39v1 l38v0 l37v1 l36v1 l35v0 l34v1 l33v1 l32v0 l31v0 l30v1 l29v0 l28v1 l27v0 l26v1 l25v1 l24v0 l23v1 l22v1 l21v0 l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 r13 r42 r46 r47 r48 r49 r50 r51 r52 r53 r54 r55 r56 r57 r58 r62 ';
42: ' l103v1 l102v1 l101v1 l100v0 l99v1 l98v1 l97v1 l96v1 l95v0 l94v1 l93v1 l92v1 l91v1 l90v1 l89v1 l88v1 l87v1 l86v0 l85v1 l84v1 l83v1 l82v1 l81v1 l80v1 l79v1 l78v0 l77v0 l76v0 l75v0 l74v0 l73v0 l72v0 l71v0 l70v1 l69v1 l68v0 l67v0 l66v1 l65v1 l64v1 l63v1 l62v1 l61v1 l60v1 l59v1 l58v1 l57v1 l56v1 l55v1 l54v0 l53v0 l52v0 l51v0 l50v0 l49v0 l48v0 l47v1 l46v1 l45v0 l44v0 l43v0 l42v0 l41v0 l40v0 l39v1 l38v0 l37v1 l36v1 l35v0 l34v1 l33v1 l32v0 l31v0 l30v1 l29v0 l28v1 l27v0 l26v1 l25v1 l24v0 l23v1 l22v1 l21v0 l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 r13 r42 r63 r64 r65 ';
43: ' l103v1 l102v1 l101v1 l100v0 l99v1 l98v1 l97v1 l96v1 l95v0 l94v1 l93v1 l92v1 l91v1 l90v1 l89v1 l88v1 l87v1 l86v0 l85v1 l84v1 l83v1 l82v1 l81v1 l80v1 l79v1 l78v0 l77v0 l76v0 l75v0 l74v0 l73v0 l72v0 l71v0 l70v1 l69v1 l68v0 l67v0 l66v1 l65v1 l64v1 l63v1 l62v1 l61v1 l60v1 l59v1 l58v1 l57v1 l56v1 l55v1 l54v0 l53v0 l52v0 l51v0 l50v0 l49v0 l48v0 l47v1 l46v1 l45v0 l44v0 l43v0 l42v0 l41v0 l40v0 l39v1 l38v0 l37v1 l36v1 l35v0 l34v1 l33v1 l32v0 l31v0 l30v1 l29v0 l28v1 l27v0 l26v1 l25v1 l24v0 l23v1 l22v1 l21v0 l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 r13 r42 ';
44: ' l103v1 l102v1 l101v1 l100v0 l99v1 l98v1 l97v1 l96v1 l95v0 l94v1 l93v1 l92v1 l91v1 l90v1 l89v1 l88v1 l87v1 l86v0 l85v1 l84v1 l83v1 l82v1 l81v1 l80v1 l79v1 l78v0 l77v0 l76v0 l75v0 l74v0 l73v0 l72v0 l71v0 l70v1 l69v1 l68v0 l67v0 l66v1 l65v1 l64v1 l63v1 l62v1 l61v1 l60v1 l59v1 l58v1 l57v1 l56v1 l55v1 l54v0 l53v0 l52v0 l51v0 l50v0 l49v0 l48v0 l47v1 l46v1 l45v0 l44v0 l43v0 l42v0 l41v0 l40v0 l39v1 l38v0 l37v1 l36v1 l35v0 l34v1 l33v1 l32v0 l31v0 l30v1 l29v0 l28v1 l27v0 l26v1 l25v1 l24v0 l23v1 l22v1 l21v0 l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 r13 ';
45: ' l105v0 l104v0 l103v1 l102v1 l101v1 l100v0 l99v1 l98v1 l97v1 l96v1 l95v0 l94v1 l93v1 l92v1 l91v1 l90v1 l89v1 l88v1 l87v1 l86v0 l85v1 l84v1 l83v1 l82v1 l81v1 l80v1 l79v1 l78v0 l77v0 l76v0 l75v0 l74v0 l73v0 l72v0 l71v0 l70v1 l69v1 l68v0 l67v0 l66v1 l65v1 l64v1 l63v1 l62v1 l61v1 l60v1 l59v1 l58v1 l57v1 l56v1 l55v1 l54v0 l53v0 l52v0 l51v0 l50v0 l49v0 l48v0 l47v1 l46v1 l45v0 l44v0 l43v0 l42v0 l41v0 l40v0 l39v1 l38v0 l37v1 l36v1 l35v0 l34v1 l33v1 l32v0 l31v0 l30v1 l29v0 l28v1 l27v0 l26v1 l25v1 l24v0 l23v1 l22v1 l21v0 l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 r13 ';
46: ' l112v1 l111v0 l110v1 l109v1 l108v0 l107v1 l106v1 l105v0 l104v0 l103v1 l102v1 l101v1 l100v0 l99v1 l98v1 l97v1 l96v1 l95v0 l94v1 l93v1 l92v1 l91v1 l90v1 l89v1 l88v1 l87v1 l86v0 l85v1 l84v1 l83v1 l82v1 l81v1 l80v1 l79v1 l78v0 l77v0 l76v0 l75v0 l74v0 l73v0 l72v0 l71v0 l70v1 l69v1 l68v0 l67v0 l66v1 l65v1 l64v1 l63v1 l62v1 l61v1 l60v1 l59v1 l58v1 l57v1 l56v1 l55v1 l54v0 l53v0 l52v0 l51v0 l50v0 l49v0 l48v0 l47v1 l46v1 l45v0 l44v0 l43v0 l42v0 l41v0 l40v0 l39v1 l38v0 l37v1 l36v1 l35v0 l34v1 l33v1 l32v0 l31v0 l30v1 l29v0 l28v1 l27v0 l26v1 l25v1 l24v0 l23v1 l22v1 l21v0 l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 r66 r67 ';
47: ' l119v1 l118v0 l117v1 l116v1 l115v0 l114v1 l113v1 l112v1 l111v0 l110v1 l109v1 l108v0 l107v1 l106v1 l105v0 l104v0 l103v1 l102v1 l101v1 l100v0 l99v1 l98v1 l97v1 l96v1 l95v0 l94v1 l93v1 l92v1 l91v1 l90v1 l89v1 l88v1 l87v1 l86v0 l85v1 l84v1 l83v1 l82v1 l81v1 l80v1 l79v1 l78v0 l77v0 l76v0 l75v0 l74v0 l73v0 l72v0 l71v0 l70v1 l69v1 l68v0 l67v0 l66v1 l65v1 l64v1 l63v1 l62v1 l61v1 l60v1 l59v1 l58v1 l57v1 l56v1 l55v1 l54v0 l53v0 l52v0 l51v0 l50v0 l49v0 l48v0 l47v1 l46v1 l45v0 l44v0 l43v0 l42v0 l41v0 l40v0 l39v1 l38v0 l37v1 l36v1 l35v0 l34v1 l33v1 l32v0 l31v0 l30v1 l29v0 l28v1 l27v0 l26v1 l25v1 l24v0 l23v1 l22v1 l21v0 l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 r68 r69 ';
48: ' l119v1 l118v0 l117v1 l116v1 l115v0 l114v1 l113v1 l112v1 l111v0 l110v1 l109v1 l108v0 l107v1 l106v1 l105v0 l104v0 l103v1 l102v1 l101v1 l100v0 l99v1 l98v1 l97v1 l96v1 l95v0 l94v1 l93v1 l92v1 l91v1 l90v1 l89v1 l88v1 l87v1 l86v0 l85v1 l84v1 l83v1 l82v1 l81v1 l80v1 l79v1 l78v0 l77v0 l76v0 l75v0 l74v0 l73v0 l72v0 l71v0 l70v1 l69v1 l68v0 l67v0 l66v1 l65v1 l64v1 l63v1 l62v1 l61v1 l60v1 l59v1 l58v1 l57v1 l56v1 l55v1 l54v0 l53v0 l52v0 l51v0 l50v0 l49v0 l48v0 l47v1 l46v1 l45v0 l44v0 l43v0 l42v0 l41v0 l40v0 l39v1 l38v0 l37v1 l36v1 l35v0 l34v1 l33v1 l32v0 l31v0 l30v1 l29v0 l28v1 l27v0 l26v1 l25v1 l24v0 l23v1 l22v1 l21v0 l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 ';
49: ' l121v0 l120v0 l119v1 l118v0 l117v1 l116v1 l115v0 l114v1 l113v1 l112v1 l111v0 l110v1 l109v1 l108v0 l107v1 l106v1 l105v0 l104v0 l103v1 l102v1 l101v1 l100v0 l99v1 l98v1 l97v1 l96v1 l95v0 l94v1 l93v1 l92v1 l91v1 l90v1 l89v1 l88v1 l87v1 l86v0 l85v1 l84v1 l83v1 l82v1 l81v1 l80v1 l79v1 l78v0 l77v0 l76v0 l75v0 l74v0 l73v0 l72v0 l71v0 l70v1 l69v1 l68v0 l67v0 l66v1 l65v1 l64v1 l63v1 l62v1 l61v1 l60v1 l59v1 l58v1 l57v1 l56v1 l55v1 l54v0 l53v0 l52v0 l51v0 l50v0 l49v0 l48v0 l47v1 l46v1 l45v0 l44v0 l43v0 l42v0 l41v0 l40v0 l39v1 l38v0 l37v1 l36v1 l35v0 l34v1 l33v1 l32v0 l31v0 l30v1 l29v0 l28v1 l27v0 l26v1 l25v1 l24v0 l23v1 l22v1 l21v0 l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 ';
50: ' l121v0 l120v0 l119v1 l118v0 l117v1 l116v1 l115v0 l114v1 l113v1 l112v1 l111v0 l110v1 l109v1 l108v0 l107v1 l106v1 l105v0 l104v0 l103v1 l102v1 l101v1 l100v0 l99v1 l98v1 l97v1 l96v1 l95v0 l94v1 l93v1 l92v1 l91v1 l90v1 l89v1 l88v1 l87v1 l86v0 l85v1 l84v1 l83v1 l82v1 l81v1 l80v1 l79v1 l78v0 l77v0 l76v0 l75v0 l74v0 l73v0 l72v0 l71v0 l70v1 l69v1 l68v0 l67v0 l66v1 l65v1 l64v1 l63v1 l62v1 l61v1 l60v1 l59v1 l58v1 l57v1 l56v1 l55v1 l54v0 l53v0 l52v0 l51v0 l50v0 l49v0 l48v0 l47v1 l46v1 l45v0 l44v0 l43v0 l42v0 l41v0 l40v0 l39v1 l38v0 l37v1 l36v1 l35v0 l34v1 l33v1 l32v0 l31v0 l30v1 l29v0 l28v1 l27v0 l26v1 l25v1 l24v0 l23v1 l22v1 l21v0 l20v0 l19v1 l18v0 l17v0 l16v0 l15v0 l14v0 l13v0 l12v1 l11v1 l10v1 l9v1 l8v0 l7v0 l6v0 l5v0 l4v1 l3v1 l2v1 l1v1 l0v0 r6 ';

