// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition"

// DATE "03/11/2021 16:10:57"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module vga_controller (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	CLOCK_50,
	KEY,
	SW,
	VGA_BLANK_N,
	VGA_CLK,
	VGA_HS,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_SYNC_N,
	VGA_VS);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	reg CLOCK_50 ;
input 	logic [3:0] KEY ;
input 	logic [9:0] SW ;
output 	reg VGA_BLANK_N ;
output 	reg VGA_CLK ;
output 	reg VGA_HS ;
output 	logic [7:0] VGA_R ;
output 	logic [7:0] VGA_G ;
output 	logic [7:0] VGA_B ;
output 	reg VGA_SYNC_N ;
output 	reg VGA_VS ;

// Design Ports Information
// KEY[0]	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AK4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_CLK	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_HS	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[0]	=>  Location: PIN_AK29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[1]	=>  Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[2]	=>  Location: PIN_AK27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[3]	=>  Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[4]	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[5]	=>  Location: PIN_AF26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[6]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[7]	=>  Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[0]	=>  Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[1]	=>  Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[2]	=>  Location: PIN_AH25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[3]	=>  Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[4]	=>  Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[5]	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[6]	=>  Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[7]	=>  Location: PIN_AH23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[0]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[1]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[2]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[3]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[4]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[5]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[6]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[7]	=>  Location: PIN_AK16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_SYNC_N	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_VS	=>  Location: PIN_AK18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ;
wire \CLOCK_50~input_o ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \clock_gen|Add0~29_sumout ;
wire \clock_gen|Add0~26 ;
wire \clock_gen|Add0~33_sumout ;
wire \clock_gen|h_count[2]~DUPLICATE_q ;
wire \clock_gen|Add0~34 ;
wire \clock_gen|Add0~37_sumout ;
wire \clock_gen|h_count[3]~DUPLICATE_q ;
wire \clock_gen|Add0~38 ;
wire \clock_gen|Add0~21_sumout ;
wire \clock_gen|h_count[4]~DUPLICATE_q ;
wire \clock_gen|Add0~22 ;
wire \clock_gen|Add0~41_sumout ;
wire \clock_gen|Add0~42 ;
wire \clock_gen|Add0~45_sumout ;
wire \clock_gen|Add0~46 ;
wire \clock_gen|Add0~17_sumout ;
wire \clock_gen|h_count[7]~DUPLICATE_q ;
wire \clock_gen|Add0~18 ;
wire \clock_gen|Add0~9_sumout ;
wire \clock_gen|Add0~10 ;
wire \clock_gen|Add0~5_sumout ;
wire \clock_gen|Equal0~0_combout ;
wire \reset|q0~feeder_combout ;
wire \SW[0]~input_o ;
wire \reset|asynch_reset~combout ;
wire \reset|q0~q ;
wire \reset|q1~q ;
wire \reset|reset~q ;
wire \clock_gen|Equal2~2_combout ;
wire \clock_gen|h_count[9]~0_combout ;
wire \clock_gen|h_count[0]~DUPLICATE_q ;
wire \clock_gen|Add0~30 ;
wire \clock_gen|Add0~25_sumout ;
wire \clock_gen|Add0~6 ;
wire \clock_gen|Add0~1_sumout ;
wire \clock_gen|Add0~2 ;
wire \clock_gen|Add0~13_sumout ;
wire \clock_gen|Equal2~0_combout ;
wire \clock_gen|Equal2~1_combout ;
wire \clock_gen|Equal2~3_combout ;
wire \clock_gen|Equal3~0_combout ;
wire \clock_gen|comb~0_combout ;
wire \clock_gen|h_sync~combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ;
wire \~QIC_CREATED_GND~I_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]~feeder_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~3_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~3_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~4_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~1_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~feeder_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \clock_gen|Add1~45_sumout ;
wire \clock_gen|Equal1~1_combout ;
wire \clock_gen|v_count[2]~DUPLICATE_q ;
wire \clock_gen|Equal1~2_combout ;
wire \clock_gen|v_count[11]~0_combout ;
wire \clock_gen|Add1~46 ;
wire \clock_gen|Add1~41_sumout ;
wire \clock_gen|Add1~42 ;
wire \clock_gen|Add1~37_sumout ;
wire \clock_gen|Add1~38 ;
wire \clock_gen|Add1~33_sumout ;
wire \clock_gen|Add1~34 ;
wire \clock_gen|Add1~9_sumout ;
wire \clock_gen|Add1~10 ;
wire \clock_gen|Add1~13_sumout ;
wire \clock_gen|Add1~14 ;
wire \clock_gen|Add1~21_sumout ;
wire \clock_gen|v_count[6]~DUPLICATE_q ;
wire \clock_gen|Add1~22 ;
wire \clock_gen|Add1~17_sumout ;
wire \clock_gen|Add1~18 ;
wire \clock_gen|Add1~5_sumout ;
wire \clock_gen|v_count[8]~DUPLICATE_q ;
wire \clock_gen|Add1~6 ;
wire \clock_gen|Add1~1_sumout ;
wire \clock_gen|v_count[9]~DUPLICATE_q ;
wire \clock_gen|Add1~2 ;
wire \clock_gen|Add1~29_sumout ;
wire \clock_gen|Add1~30 ;
wire \clock_gen|Add1~25_sumout ;
wire \clock_gen|Equal1~0_combout ;
wire \clock_gen|v_count[1]~DUPLICATE_q ;
wire \pixel_gen|LessThan3~0_combout ;
wire \pixel_gen|Decoder0~1_combout ;
wire \pixel_gen|LessThan2~0_combout ;
wire \pixel_gen|Decoder0~0_combout ;
wire \pixel_gen|Decoder0~2_combout ;
wire \pixel_gen|LessThan1~1_combout ;
wire \pixel_gen|LessThan1~0_combout ;
wire \pixel_gen|LessThan5~0_combout ;
wire \pixel_gen|xpos[8]~1_combout ;
wire \pixel_gen|Add1~34_cout ;
wire \pixel_gen|Add1~30_cout ;
wire \pixel_gen|Add1~10 ;
wire \pixel_gen|Add1~14 ;
wire \pixel_gen|Add1~18 ;
wire \pixel_gen|Add1~22 ;
wire \pixel_gen|Add1~26 ;
wire \pixel_gen|Add1~6 ;
wire \pixel_gen|Add1~1_sumout ;
wire \pixel_gen|Add1~5_sumout ;
wire \pixel_gen|Add1~25_sumout ;
wire \pixel_gen|Add1~21_sumout ;
wire \pixel_gen|Add1~17_sumout ;
wire \pixel_gen|Add1~13_sumout ;
wire \pixel_gen|Add1~9_sumout ;
wire \pixel_gen|ypos[1]~1_combout ;
wire \pixel_gen|ypos[0]~0_combout ;
wire \pixel_gen|Add0~14 ;
wire \pixel_gen|Add0~18 ;
wire \pixel_gen|Add0~22 ;
wire \pixel_gen|Add0~26 ;
wire \pixel_gen|Add0~30 ;
wire \pixel_gen|Add0~34 ;
wire \pixel_gen|Add0~38 ;
wire \pixel_gen|Add0~6 ;
wire \pixel_gen|Add0~2 ;
wire \pixel_gen|Add0~9_sumout ;
wire \pixel_gen|Add0~1_sumout ;
wire \pixel_gen|Add0~5_sumout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ;
wire \pixel_gen|xpos[8]~0_combout ;
wire \pixel_gen|address[0]~0_combout ;
wire \pixel_gen|address[0]~1_combout ;
wire \pixel_gen|address[1]~2_combout ;
wire \pixel_gen|address[1]~3_combout ;
wire \pixel_gen|address[2]~4_combout ;
wire \pixel_gen|address[2]~5_combout ;
wire \pixel_gen|address[3]~6_combout ;
wire \pixel_gen|address[3]~7_combout ;
wire \pixel_gen|address[4]~8_combout ;
wire \pixel_gen|address[4]~9_combout ;
wire \pixel_gen|address[5]~10_combout ;
wire \pixel_gen|address[5]~11_combout ;
wire \pixel_gen|Add0~13_sumout ;
wire \pixel_gen|address[6]~12_combout ;
wire \pixel_gen|Add0~17_sumout ;
wire \pixel_gen|address[7]~13_combout ;
wire \pixel_gen|Add0~21_sumout ;
wire \pixel_gen|address[8]~14_combout ;
wire \pixel_gen|Add0~25_sumout ;
wire \pixel_gen|address[9]~15_combout ;
wire \pixel_gen|Add0~29_sumout ;
wire \pixel_gen|address[10]~16_combout ;
wire \pixel_gen|Add0~33_sumout ;
wire \pixel_gen|address[11]~17_combout ;
wire \pixel_gen|Add0~37_sumout ;
wire \pixel_gen|address[12]~18_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2603w[3]~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2603w[3]~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a175~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a191~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a190~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a189~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a188~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a187~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a186~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a185~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a184~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a183~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a182~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a181~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a180~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a179~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a178~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a177~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a176~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a174~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a173~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a171~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a170~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a169~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ;
wire \pixel_gen|vga_r[0]~3_combout ;
wire \pixel_gen|vga_r[1]~1_combout ;
wire \pixel_gen|vga_r[1]~0_combout ;
wire \pixel_gen|address[15]~19_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~portadataout ;
wire \pixel_gen|vga_r[0]~2_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout ;
wire \pixel_gen|vga_r[0]~4_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout ;
wire \pixel_gen|vga_r[1]~6_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout ;
wire \pixel_gen|vga_r[1]~5_combout ;
wire \pixel_gen|vga_r[1]~7_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ;
wire \pixel_gen|vga_r[2]~9_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 ;
wire \pixel_gen|vga_r[2]~8_combout ;
wire \pixel_gen|vga_r[2]~10_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 ;
wire \pixel_gen|vga_r[3]~11_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ;
wire \pixel_gen|vga_r[3]~12_combout ;
wire \pixel_gen|vga_r[3]~13_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 ;
wire \pixel_gen|vga_r[4]~14_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ;
wire \pixel_gen|vga_r[4]~15_combout ;
wire \pixel_gen|vga_r[4]~16_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout ;
wire \pixel_gen|vga_r[5]~17_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout ;
wire \pixel_gen|vga_r[5]~18_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout ;
wire \pixel_gen|vga_r[5]~19_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 ;
wire \pixel_gen|vga_r[6]~20_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ;
wire \pixel_gen|vga_r[6]~21_combout ;
wire \pixel_gen|vga_r[6]~22_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout ;
wire \pixel_gen|vga_r[7]~24_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout ;
wire \pixel_gen|vga_r[7]~23_combout ;
wire \pixel_gen|vga_r[7]~25_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ;
wire \pixel_gen|vga_g[0]~1_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout ;
wire \pixel_gen|vga_g[0]~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ;
wire \pixel_gen|vga_g[0]~2_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout ;
wire \pixel_gen|vga_g[1]~4_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout ;
wire \pixel_gen|vga_g[1]~3_combout ;
wire \pixel_gen|vga_g[1]~5_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout ;
wire \pixel_gen|vga_g[2]~7_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout ;
wire \pixel_gen|vga_g[2]~6_combout ;
wire \pixel_gen|vga_g[2]~8_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout ;
wire \pixel_gen|vga_g[3]~9_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ;
wire \pixel_gen|vga_g[3]~10_combout ;
wire \pixel_gen|vga_g[3]~11_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 ;
wire \pixel_gen|vga_g[4]~12_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ;
wire \pixel_gen|vga_g[4]~13_combout ;
wire \pixel_gen|vga_g[4]~14_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout ;
wire \pixel_gen|vga_g[5]~15_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ;
wire \pixel_gen|vga_g[5]~16_combout ;
wire \pixel_gen|vga_g[5]~17_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout ;
wire \pixel_gen|vga_g[6]~19_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout ;
wire \pixel_gen|vga_g[6]~18_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ;
wire \pixel_gen|vga_g[6]~20_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout ;
wire \pixel_gen|vga_g[7]~22_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 ;
wire \pixel_gen|vga_g[7]~21_combout ;
wire \pixel_gen|vga_g[7]~23_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout ;
wire \pixel_gen|vga_b[0]~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout ;
wire \pixel_gen|vga_b[0]~1_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ;
wire \pixel_gen|vga_b[0]~2_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout ;
wire \pixel_gen|vga_b[1]~3_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout ;
wire \pixel_gen|vga_b[1]~4_combout ;
wire \pixel_gen|vga_b[1]~5_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout ;
wire \pixel_gen|vga_b[2]~6_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout ;
wire \pixel_gen|vga_b[2]~7_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ;
wire \pixel_gen|vga_b[2]~8_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ;
wire \pixel_gen|vga_b[3]~10_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 ;
wire \pixel_gen|vga_b[3]~9_combout ;
wire \pixel_gen|vga_b[3]~11_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ;
wire \pixel_gen|vga_b[4]~13_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout ;
wire \pixel_gen|vga_b[4]~12_combout ;
wire \pixel_gen|vga_b[4]~14_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ;
wire \pixel_gen|vga_b[5]~16_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~portadataout ;
wire \pixel_gen|vga_b[5]~15_combout ;
wire \pixel_gen|vga_b[5]~17_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout ;
wire \pixel_gen|vga_b[6]~19_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout ;
wire \pixel_gen|vga_b[6]~18_combout ;
wire \pixel_gen|vga_b[6]~20_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout ;
wire \pixel_gen|vga_b[7]~21_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ;
wire \pixel_gen|vga_b[7]~22_combout ;
wire \pixel_gen|vga_b[7]~23_combout ;
wire \clock_gen|Equal5~0_combout ;
wire \clock_gen|comb~1_combout ;
wire \clock_gen|Equal4~0_combout ;
wire \clock_gen|Equal4~1_combout ;
wire \clock_gen|v_sync~combout ;
wire \altera_internal_jtag~TDO ;
wire [3:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w ;
wire [11:0] \clock_gen|v_count ;
wire [3:0] \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR ;
wire [11:0] \clock_gen|h_count ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [3:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w ;
wire [15:0] \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w ;
wire [6:0] \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [0:0] \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|locked_wire ;
wire [2:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [23:0] \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [3:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w ;
wire [3:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w ;
wire [0:0] \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire ;
wire [2:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b ;
wire [3:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w ;
wire [3:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w ;
wire [3:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w ;
wire [0:0] \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|fboutclk_wire ;
wire [3:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [4:0] \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [3:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [3:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w ;
wire [3:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w ;
wire [3:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w ;
wire [3:0] \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [8:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;

wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTBDATAOUT_bus ;
wire [19:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus ;
wire [19:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTBDATAOUT_bus ;
wire [19:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172_PORTADATAOUT_bus ;
wire [19:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [7:0] \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [0];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a169  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [1];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a170  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [2];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a171  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [3];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a176  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [4];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a177  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [5];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a178  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [6];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a179  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [7];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a180  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [8];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a181  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [9];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a182  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [10];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a183  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [11];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a184  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [12];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a185  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [13];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a186  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [14];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a187  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [15];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a188  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [16];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a189  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [17];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a190  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [18];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a191  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [19];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [0];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a169~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [1];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a170~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [2];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a171~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [3];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a176~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [4];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a177~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [5];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a178~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [6];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a179~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [7];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a180~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [8];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a181~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [9];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a182~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [10];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a183~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [11];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a184~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [12];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a185~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [13];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a186~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [14];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a187~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [15];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a188~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [16];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a189~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [17];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a190~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [18];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a191~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [19];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172_PORTADATAOUT_bus [0];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a173  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172_PORTADATAOUT_bus [1];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a174  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172_PORTADATAOUT_bus [2];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a175  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172_PORTADATAOUT_bus [3];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172_PORTBDATAOUT_bus [0];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a173~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172_PORTBDATAOUT_bus [1];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a174~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172_PORTBDATAOUT_bus [2];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a175~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172_PORTBDATAOUT_bus [3];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: LABCELL_X1_Y4_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\clock_gen|h_sync~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\pixel_gen|vga_r[0]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\pixel_gen|vga_r[1]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\pixel_gen|vga_r[2]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\pixel_gen|vga_r[3]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\pixel_gen|vga_r[4]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\pixel_gen|vga_r[5]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\pixel_gen|vga_r[6]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\pixel_gen|vga_r[7]~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\pixel_gen|vga_g[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\pixel_gen|vga_g[1]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\pixel_gen|vga_g[2]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\pixel_gen|vga_g[3]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\pixel_gen|vga_g[4]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\pixel_gen|vga_g[5]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\pixel_gen|vga_g[6]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\pixel_gen|vga_g[7]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\pixel_gen|vga_b[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\pixel_gen|vga_b[1]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\pixel_gen|vga_b[2]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\pixel_gen|vga_b[3]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\pixel_gen|vga_b[4]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\pixel_gen|vga_b[5]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\pixel_gen|vga_b[6]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\pixel_gen|vga_b[7]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \VGA_VS~output (
	.i(\clock_gen|v_sync~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
defparam \altera_reserved_tdo~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "816.666666 mhz";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 10000;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 49;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 49;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 3;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 3;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 1;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,
\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,
\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 5;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "74.242424 mhz";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N0
cyclonev_lcell_comb \clock_gen|Add0~29 (
// Equation(s):
// \clock_gen|Add0~29_sumout  = SUM(( \clock_gen|h_count[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \clock_gen|Add0~30  = CARRY(( \clock_gen|h_count[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_gen|h_count[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add0~29_sumout ),
	.cout(\clock_gen|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add0~29 .extended_lut = "off";
defparam \clock_gen|Add0~29 .lut_mask = 64'h0000000000000F0F;
defparam \clock_gen|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N3
cyclonev_lcell_comb \clock_gen|Add0~25 (
// Equation(s):
// \clock_gen|Add0~25_sumout  = SUM(( \clock_gen|h_count [1] ) + ( GND ) + ( \clock_gen|Add0~30  ))
// \clock_gen|Add0~26  = CARRY(( \clock_gen|h_count [1] ) + ( GND ) + ( \clock_gen|Add0~30  ))

	.dataa(!\clock_gen|h_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add0~25_sumout ),
	.cout(\clock_gen|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add0~25 .extended_lut = "off";
defparam \clock_gen|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \clock_gen|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N6
cyclonev_lcell_comb \clock_gen|Add0~33 (
// Equation(s):
// \clock_gen|Add0~33_sumout  = SUM(( \clock_gen|h_count[2]~DUPLICATE_q  ) + ( GND ) + ( \clock_gen|Add0~26  ))
// \clock_gen|Add0~34  = CARRY(( \clock_gen|h_count[2]~DUPLICATE_q  ) + ( GND ) + ( \clock_gen|Add0~26  ))

	.dataa(gnd),
	.datab(!\clock_gen|h_count[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add0~33_sumout ),
	.cout(\clock_gen|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add0~33 .extended_lut = "off";
defparam \clock_gen|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \clock_gen|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N8
dffeas \clock_gen|h_count[2]~DUPLICATE (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clock_gen|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|h_count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|h_count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|h_count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \clock_gen|h_count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N9
cyclonev_lcell_comb \clock_gen|Add0~37 (
// Equation(s):
// \clock_gen|Add0~37_sumout  = SUM(( \clock_gen|h_count[3]~DUPLICATE_q  ) + ( GND ) + ( \clock_gen|Add0~34  ))
// \clock_gen|Add0~38  = CARRY(( \clock_gen|h_count[3]~DUPLICATE_q  ) + ( GND ) + ( \clock_gen|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_gen|h_count[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add0~37_sumout ),
	.cout(\clock_gen|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add0~37 .extended_lut = "off";
defparam \clock_gen|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_gen|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N11
dffeas \clock_gen|h_count[3]~DUPLICATE (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clock_gen|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|h_count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|h_count[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|h_count[3]~DUPLICATE .is_wysiwyg = "true";
defparam \clock_gen|h_count[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N12
cyclonev_lcell_comb \clock_gen|Add0~21 (
// Equation(s):
// \clock_gen|Add0~21_sumout  = SUM(( \clock_gen|h_count[4]~DUPLICATE_q  ) + ( GND ) + ( \clock_gen|Add0~38  ))
// \clock_gen|Add0~22  = CARRY(( \clock_gen|h_count[4]~DUPLICATE_q  ) + ( GND ) + ( \clock_gen|Add0~38  ))

	.dataa(gnd),
	.datab(!\clock_gen|h_count[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add0~21_sumout ),
	.cout(\clock_gen|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add0~21 .extended_lut = "off";
defparam \clock_gen|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \clock_gen|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N14
dffeas \clock_gen|h_count[4]~DUPLICATE (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clock_gen|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|h_count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|h_count[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|h_count[4]~DUPLICATE .is_wysiwyg = "true";
defparam \clock_gen|h_count[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N15
cyclonev_lcell_comb \clock_gen|Add0~41 (
// Equation(s):
// \clock_gen|Add0~41_sumout  = SUM(( \clock_gen|h_count [5] ) + ( GND ) + ( \clock_gen|Add0~22  ))
// \clock_gen|Add0~42  = CARRY(( \clock_gen|h_count [5] ) + ( GND ) + ( \clock_gen|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_gen|h_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add0~41_sumout ),
	.cout(\clock_gen|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add0~41 .extended_lut = "off";
defparam \clock_gen|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_gen|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N17
dffeas \clock_gen|h_count[5] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clock_gen|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|h_count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|h_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|h_count[5] .is_wysiwyg = "true";
defparam \clock_gen|h_count[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N18
cyclonev_lcell_comb \clock_gen|Add0~45 (
// Equation(s):
// \clock_gen|Add0~45_sumout  = SUM(( \clock_gen|h_count [6] ) + ( GND ) + ( \clock_gen|Add0~42  ))
// \clock_gen|Add0~46  = CARRY(( \clock_gen|h_count [6] ) + ( GND ) + ( \clock_gen|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_gen|h_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add0~45_sumout ),
	.cout(\clock_gen|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add0~45 .extended_lut = "off";
defparam \clock_gen|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_gen|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N20
dffeas \clock_gen|h_count[6] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clock_gen|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|h_count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|h_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|h_count[6] .is_wysiwyg = "true";
defparam \clock_gen|h_count[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N21
cyclonev_lcell_comb \clock_gen|Add0~17 (
// Equation(s):
// \clock_gen|Add0~17_sumout  = SUM(( \clock_gen|h_count[7]~DUPLICATE_q  ) + ( GND ) + ( \clock_gen|Add0~46  ))
// \clock_gen|Add0~18  = CARRY(( \clock_gen|h_count[7]~DUPLICATE_q  ) + ( GND ) + ( \clock_gen|Add0~46  ))

	.dataa(!\clock_gen|h_count[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add0~17_sumout ),
	.cout(\clock_gen|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add0~17 .extended_lut = "off";
defparam \clock_gen|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \clock_gen|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N23
dffeas \clock_gen|h_count[7]~DUPLICATE (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clock_gen|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|h_count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|h_count[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|h_count[7]~DUPLICATE .is_wysiwyg = "true";
defparam \clock_gen|h_count[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N24
cyclonev_lcell_comb \clock_gen|Add0~9 (
// Equation(s):
// \clock_gen|Add0~9_sumout  = SUM(( \clock_gen|h_count [8] ) + ( GND ) + ( \clock_gen|Add0~18  ))
// \clock_gen|Add0~10  = CARRY(( \clock_gen|h_count [8] ) + ( GND ) + ( \clock_gen|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_gen|h_count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add0~9_sumout ),
	.cout(\clock_gen|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add0~9 .extended_lut = "off";
defparam \clock_gen|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_gen|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N50
dffeas \clock_gen|h_count[8] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_gen|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|h_count[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|h_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|h_count[8] .is_wysiwyg = "true";
defparam \clock_gen|h_count[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N27
cyclonev_lcell_comb \clock_gen|Add0~5 (
// Equation(s):
// \clock_gen|Add0~5_sumout  = SUM(( \clock_gen|h_count [9] ) + ( GND ) + ( \clock_gen|Add0~10  ))
// \clock_gen|Add0~6  = CARRY(( \clock_gen|h_count [9] ) + ( GND ) + ( \clock_gen|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_gen|h_count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add0~5_sumout ),
	.cout(\clock_gen|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add0~5 .extended_lut = "off";
defparam \clock_gen|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_gen|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N59
dffeas \clock_gen|h_count[9] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_gen|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|h_count[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|h_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|h_count[9] .is_wysiwyg = "true";
defparam \clock_gen|h_count[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N36
cyclonev_lcell_comb \clock_gen|Equal0~0 (
// Equation(s):
// \clock_gen|Equal0~0_combout  = ( !\clock_gen|h_count[2]~DUPLICATE_q  & ( (!\clock_gen|h_count[3]~DUPLICATE_q  & (!\clock_gen|h_count [8] & \clock_gen|h_count [9])) ) )

	.dataa(gnd),
	.datab(!\clock_gen|h_count[3]~DUPLICATE_q ),
	.datac(!\clock_gen|h_count [8]),
	.datad(!\clock_gen|h_count [9]),
	.datae(gnd),
	.dataf(!\clock_gen|h_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_gen|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Equal0~0 .extended_lut = "off";
defparam \clock_gen|Equal0~0 .lut_mask = 64'h00C000C000000000;
defparam \clock_gen|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N51
cyclonev_lcell_comb \reset|q0~feeder (
// Equation(s):
// \reset|q0~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reset|q0~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reset|q0~feeder .extended_lut = "off";
defparam \reset|q0~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \reset|q0~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y28_N27
cyclonev_lcell_comb \reset|asynch_reset (
// Equation(s):
// \reset|asynch_reset~combout  = ( !\SW[0]~input_o  & ( \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(!\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reset|asynch_reset~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reset|asynch_reset .extended_lut = "off";
defparam \reset|asynch_reset .lut_mask = 64'h5555555500000000;
defparam \reset|asynch_reset .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N52
dffeas \reset|q0 (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\reset|q0~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset|asynch_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset|q0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reset|q0 .is_wysiwyg = "true";
defparam \reset|q0 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N44
dffeas \reset|q1 (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\reset|q0~q ),
	.clrn(!\reset|asynch_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset|q1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reset|q1 .is_wysiwyg = "true";
defparam \reset|q1 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N50
dffeas \reset|reset (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\reset|q1~q ),
	.clrn(!\reset|asynch_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset|reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reset|reset .is_wysiwyg = "true";
defparam \reset|reset .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N22
dffeas \clock_gen|h_count[7] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clock_gen|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|h_count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|h_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|h_count[7] .is_wysiwyg = "true";
defparam \clock_gen|h_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N54
cyclonev_lcell_comb \clock_gen|Equal2~2 (
// Equation(s):
// \clock_gen|Equal2~2_combout  = ( \clock_gen|h_count [5] & ( (\clock_gen|h_count [6] & !\clock_gen|h_count [7]) ) )

	.dataa(gnd),
	.datab(!\clock_gen|h_count [6]),
	.datac(!\clock_gen|h_count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clock_gen|h_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_gen|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Equal2~2 .extended_lut = "off";
defparam \clock_gen|Equal2~2 .lut_mask = 64'h0000000030303030;
defparam \clock_gen|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N13
dffeas \clock_gen|h_count[4] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clock_gen|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|h_count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|h_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|h_count[4] .is_wysiwyg = "true";
defparam \clock_gen|h_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N6
cyclonev_lcell_comb \clock_gen|h_count[9]~0 (
// Equation(s):
// \clock_gen|h_count[9]~0_combout  = ( \clock_gen|Equal2~0_combout  & ( ((\clock_gen|Equal0~0_combout  & (\clock_gen|Equal2~2_combout  & \clock_gen|h_count [4]))) # (\reset|reset~q ) ) ) # ( !\clock_gen|Equal2~0_combout  & ( \reset|reset~q  ) )

	.dataa(!\clock_gen|Equal0~0_combout ),
	.datab(!\reset|reset~q ),
	.datac(!\clock_gen|Equal2~2_combout ),
	.datad(!\clock_gen|h_count [4]),
	.datae(gnd),
	.dataf(!\clock_gen|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_gen|h_count[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|h_count[9]~0 .extended_lut = "off";
defparam \clock_gen|h_count[9]~0 .lut_mask = 64'h3333333333373337;
defparam \clock_gen|h_count[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N2
dffeas \clock_gen|h_count[0]~DUPLICATE (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clock_gen|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|h_count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|h_count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|h_count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \clock_gen|h_count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N5
dffeas \clock_gen|h_count[1] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clock_gen|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|h_count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|h_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|h_count[1] .is_wysiwyg = "true";
defparam \clock_gen|h_count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N1
dffeas \clock_gen|h_count[0] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clock_gen|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|h_count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|h_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|h_count[0] .is_wysiwyg = "true";
defparam \clock_gen|h_count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N30
cyclonev_lcell_comb \clock_gen|Add0~1 (
// Equation(s):
// \clock_gen|Add0~1_sumout  = SUM(( \clock_gen|h_count [10] ) + ( GND ) + ( \clock_gen|Add0~6  ))
// \clock_gen|Add0~2  = CARRY(( \clock_gen|h_count [10] ) + ( GND ) + ( \clock_gen|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_gen|h_count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add0~1_sumout ),
	.cout(\clock_gen|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add0~1 .extended_lut = "off";
defparam \clock_gen|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_gen|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N53
dffeas \clock_gen|h_count[10] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_gen|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|h_count[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|h_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|h_count[10] .is_wysiwyg = "true";
defparam \clock_gen|h_count[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N33
cyclonev_lcell_comb \clock_gen|Add0~13 (
// Equation(s):
// \clock_gen|Add0~13_sumout  = SUM(( \clock_gen|h_count [11] ) + ( GND ) + ( \clock_gen|Add0~2  ))

	.dataa(!\clock_gen|h_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add0~13 .extended_lut = "off";
defparam \clock_gen|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \clock_gen|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N38
dffeas \clock_gen|h_count[11] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_gen|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|h_count[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|h_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|h_count[11] .is_wysiwyg = "true";
defparam \clock_gen|h_count[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N57
cyclonev_lcell_comb \clock_gen|Equal2~0 (
// Equation(s):
// \clock_gen|Equal2~0_combout  = ( !\clock_gen|h_count [11] & ( (!\clock_gen|h_count [1] & (\clock_gen|h_count [0] & \clock_gen|h_count [10])) ) )

	.dataa(!\clock_gen|h_count [1]),
	.datab(!\clock_gen|h_count [0]),
	.datac(!\clock_gen|h_count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clock_gen|h_count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_gen|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Equal2~0 .extended_lut = "off";
defparam \clock_gen|Equal2~0 .lut_mask = 64'h0202020200000000;
defparam \clock_gen|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N10
dffeas \clock_gen|h_count[3] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clock_gen|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|h_count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|h_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|h_count[3] .is_wysiwyg = "true";
defparam \clock_gen|h_count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N7
dffeas \clock_gen|h_count[2] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clock_gen|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|h_count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|h_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|h_count[2] .is_wysiwyg = "true";
defparam \clock_gen|h_count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N48
cyclonev_lcell_comb \clock_gen|Equal2~1 (
// Equation(s):
// \clock_gen|Equal2~1_combout  = (!\clock_gen|h_count [9] & (\clock_gen|h_count [2] & \clock_gen|h_count [8]))

	.dataa(gnd),
	.datab(!\clock_gen|h_count [9]),
	.datac(!\clock_gen|h_count [2]),
	.datad(!\clock_gen|h_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_gen|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Equal2~1 .extended_lut = "off";
defparam \clock_gen|Equal2~1 .lut_mask = 64'h000C000C000C000C;
defparam \clock_gen|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N27
cyclonev_lcell_comb \clock_gen|Equal2~3 (
// Equation(s):
// \clock_gen|Equal2~3_combout  = ( \clock_gen|Equal2~1_combout  & ( (\clock_gen|Equal2~0_combout  & (!\clock_gen|h_count [4] & (\clock_gen|h_count [3] & \clock_gen|Equal2~2_combout ))) ) )

	.dataa(!\clock_gen|Equal2~0_combout ),
	.datab(!\clock_gen|h_count [4]),
	.datac(!\clock_gen|h_count [3]),
	.datad(!\clock_gen|Equal2~2_combout ),
	.datae(gnd),
	.dataf(!\clock_gen|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_gen|Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Equal2~3 .extended_lut = "off";
defparam \clock_gen|Equal2~3 .lut_mask = 64'h0000000000040004;
defparam \clock_gen|Equal2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N39
cyclonev_lcell_comb \clock_gen|Equal3~0 (
// Equation(s):
// \clock_gen|Equal3~0_combout  = (!\clock_gen|h_count [6] & (!\clock_gen|h_count[3]~DUPLICATE_q  & !\clock_gen|h_count [5]))

	.dataa(!\clock_gen|h_count [6]),
	.datab(!\clock_gen|h_count[3]~DUPLICATE_q ),
	.datac(!\clock_gen|h_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_gen|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Equal3~0 .extended_lut = "off";
defparam \clock_gen|Equal3~0 .lut_mask = 64'h8080808080808080;
defparam \clock_gen|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N36
cyclonev_lcell_comb \clock_gen|comb~0 (
// Equation(s):
// \clock_gen|comb~0_combout  = ( \reset|reset~q  & ( \clock_gen|h_count [7] ) ) # ( !\reset|reset~q  & ( \clock_gen|h_count [7] & ( (\clock_gen|Equal2~1_combout  & (\clock_gen|h_count [4] & (\clock_gen|Equal2~0_combout  & \clock_gen|Equal3~0_combout ))) ) ) 
// ) # ( \reset|reset~q  & ( !\clock_gen|h_count [7] ) )

	.dataa(!\clock_gen|Equal2~1_combout ),
	.datab(!\clock_gen|h_count [4]),
	.datac(!\clock_gen|Equal2~0_combout ),
	.datad(!\clock_gen|Equal3~0_combout ),
	.datae(!\reset|reset~q ),
	.dataf(!\clock_gen|h_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_gen|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|comb~0 .extended_lut = "off";
defparam \clock_gen|comb~0 .lut_mask = 64'h0000FFFF0001FFFF;
defparam \clock_gen|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N24
cyclonev_lcell_comb \clock_gen|h_sync (
// Equation(s):
// \clock_gen|h_sync~combout  = ( \clock_gen|h_sync~combout  & ( !\clock_gen|comb~0_combout  ) ) # ( !\clock_gen|h_sync~combout  & ( (\clock_gen|Equal2~3_combout  & !\clock_gen|comb~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_gen|Equal2~3_combout ),
	.datad(!\clock_gen|comb~0_combout ),
	.datae(gnd),
	.dataf(!\clock_gen|h_sync~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_gen|h_sync~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|h_sync .extended_lut = "off";
defparam \clock_gen|h_sync .lut_mask = 64'h0F000F00FF00FF00;
defparam \clock_gen|h_sync .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N7
cyclonev_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cyclonev_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N7
cyclonev_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N0
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.cout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N3
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datag(gnd),
	.cin(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.cout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .lut_mask = 64'h0000FF0000000000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N6
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.cout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N9
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datag(gnd),
	.cin(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.cout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .lut_mask = 64'h0000FF0000000000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N12
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~29 (
	.dataa(gnd),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.cout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N15
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~33 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datag(gnd),
	.cin(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.cout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .lut_mask = 64'h0000FF0000000000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N18
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~37 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.cout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N21
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~41 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datag(gnd),
	.cin(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.cout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .lut_mask = 64'h0000FF0000000000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N24
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~45 (
	.dataa(gnd),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.cout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N27
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~49 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datag(gnd),
	.cin(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.cout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .lut_mask = 64'h0000FF0000000000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N30
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~53 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.cout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N33
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~57 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datag(gnd),
	.cin(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ),
	.cout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .lut_mask = 64'h0000FF0000000000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N36
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~61 (
	.dataa(gnd),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ),
	.cout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N39
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~1 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.cout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: JTAG_X0_Y2_N3
cyclonev_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: MLABCELL_X3_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 64'h3FFF3FFF3FFF3FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 64'h0303030333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 64'h0000000055555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 64'h0000000033FF33FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 64'h5555555500000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 64'h33333333CCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 64'h5555555555AA55AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 64'hF0F0F0F0FAFAF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 64'h4444444444444444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 64'h000000000F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 64'h33FF33FFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 64'h000033FF000033FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 64'h003F003F003F003F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 64'hFF5FFF5FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 64'h0555055555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 64'h3030303030303030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N51
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N15
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .lut_mask = 64'hF0F00000F0F00000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE_q ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 64'h8080000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 64'h0000080000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 64'h330F330F330F330F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N33
cyclonev_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .extended_lut = "off";
defparam \~QIC_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QIC_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N9
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N11
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(gnd),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 .lut_mask = 64'h550F550F550F550F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .lut_mask = 64'h00330033000500AF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 64'h0000000015151515;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 64'h0000FFFF0080B3F7;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .lut_mask = 64'h0000000055555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .lut_mask = 64'h0F0F0F0F00002200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 64'h0000000033333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .lut_mask = 64'h1100110011001100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 .lut_mask = 64'h5545554555755545;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .lut_mask = 64'h0000000030300000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .lut_mask = 64'h0000000005030503;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .lut_mask = 64'h0F0A0F0A0F220F22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N48
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N49
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .lut_mask = 64'h55FF5FFF55FF5FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 64'h0000000001050105;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 64'h0000FFCC0033FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 64'h0000040000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 64'h050F050F043F043F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 64'h5050505030003000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N15
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 64'h0000000000550000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N52
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N42
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N43
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N47
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N37
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 64'h3333555533335555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .lut_mask = 64'h00330033CCFFCCFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N30
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 64'h00000000FFFF0000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N48
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N50
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 64'h4444444477777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N39
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 64'h0000000000005500;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N12
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 64'h0100010001000100;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N0
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~3 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~3 .lut_mask = 64'h0000101000005050;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N42
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~3 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~3_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~3 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~3 .lut_mask = 64'h0000FFFF0033EFCC;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N34
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~3_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N18
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~4 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~3_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~4 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~4 .lut_mask = 64'h00FF00FFFF00EF00;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N13
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~4_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N36
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2 .lut_mask = 64'h0F0F0F0F0F0F0F2C;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N41
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N24
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~1 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~3_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~1 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~1 .lut_mask = 64'h5555555555554546;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N22
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~1_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N54
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~3_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 64'h3333333333CC23CC;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N0
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~feeder (
	.dataa(gnd),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~feeder .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N1
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N6
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(gnd),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 64'h0000000000005050;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N48
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0 .lut_mask = 64'h5F5F5F5F5F5FDFDF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N40
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N37
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N34
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N31
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N28
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N25
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N22
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N19
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N16
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N13
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N10
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N8
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N4
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N1
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N24
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N26
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 64'h7F007F0000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datac(gnd),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 64'h2277227722772277;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 64'hDFDFDFDF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 64'h0033003300330033;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 64'h0505050505050505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .lut_mask = 64'hFFFFFFFF55555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 .lut_mask = 64'h0303030303FF03FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .lut_mask = 64'hD7D7D7D7D7D7D7D7;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .lut_mask = 64'h5F5F5F5FF5F5F5F5;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .lut_mask = 64'h5A555A55FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .lut_mask = 64'h2D2D0F0FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0 .lut_mask = 64'h0000000000010001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .lut_mask = 64'h25802580BB00BB00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 64'h0000000400000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 64'h0000000000400000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 64'hD8A0D8A0C444C444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 64'hA7B5A7B500A000A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 64'h04150415AEBFAEBF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3 .lut_mask = 64'h1515151515151515;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 64'h2A402A40D080D080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 64'h04150415AEBFAEBF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .lut_mask = 64'h04150415AEBFAEBF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 64'h0000000800FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 64'h0F0F00000F0F0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 64'h3333000033330000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 64'h00CC00CC13DF00CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N42
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~9 (
	.dataa(gnd),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.cout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N45
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N47
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N57
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout  = \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]

	.dataa(gnd),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N58
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N9
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 64'h0005000500000000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N33
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w[3] (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3] = ( !\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & (\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14])) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w[3] .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w[3] .lut_mask = 64'h0101000001010000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N0
cyclonev_lcell_comb \clock_gen|Add1~45 (
// Equation(s):
// \clock_gen|Add1~45_sumout  = SUM(( \clock_gen|v_count [0] ) + ( VCC ) + ( !VCC ))
// \clock_gen|Add1~46  = CARRY(( \clock_gen|v_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_gen|v_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add1~45_sumout ),
	.cout(\clock_gen|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add1~45 .extended_lut = "off";
defparam \clock_gen|Add1~45 .lut_mask = 64'h0000000000000F0F;
defparam \clock_gen|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N54
cyclonev_lcell_comb \clock_gen|Equal1~1 (
// Equation(s):
// \clock_gen|Equal1~1_combout  = ( !\clock_gen|v_count [1] & ( (\clock_gen|v_count[9]~DUPLICATE_q  & (\clock_gen|v_count[6]~DUPLICATE_q  & (!\clock_gen|v_count[8]~DUPLICATE_q  & \clock_gen|v_count [7]))) ) )

	.dataa(!\clock_gen|v_count[9]~DUPLICATE_q ),
	.datab(!\clock_gen|v_count[6]~DUPLICATE_q ),
	.datac(!\clock_gen|v_count[8]~DUPLICATE_q ),
	.datad(!\clock_gen|v_count [7]),
	.datae(!\clock_gen|v_count [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_gen|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Equal1~1 .extended_lut = "off";
defparam \clock_gen|Equal1~1 .lut_mask = 64'h0010000000100000;
defparam \clock_gen|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N7
dffeas \clock_gen|v_count[2]~DUPLICATE (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clock_gen|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|v_count[11]~0_combout ),
	.sload(gnd),
	.ena(\clock_gen|h_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|v_count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|v_count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \clock_gen|v_count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N33
cyclonev_lcell_comb \clock_gen|Equal1~2 (
// Equation(s):
// \clock_gen|Equal1~2_combout  = ( \clock_gen|v_count [5] & ( (\clock_gen|v_count[2]~DUPLICATE_q  & !\clock_gen|v_count [4]) ) )

	.dataa(!\clock_gen|v_count[2]~DUPLICATE_q ),
	.datab(!\clock_gen|v_count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clock_gen|v_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_gen|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Equal1~2 .extended_lut = "off";
defparam \clock_gen|Equal1~2 .lut_mask = 64'h0000000044444444;
defparam \clock_gen|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N24
cyclonev_lcell_comb \clock_gen|v_count[11]~0 (
// Equation(s):
// \clock_gen|v_count[11]~0_combout  = ( \clock_gen|Equal1~0_combout  & ( \reset|reset~q  ) ) # ( !\clock_gen|Equal1~0_combout  & ( \reset|reset~q  ) ) # ( \clock_gen|Equal1~0_combout  & ( !\reset|reset~q  & ( (\clock_gen|v_count [3] & 
// (\clock_gen|Equal1~1_combout  & (\clock_gen|Equal1~2_combout  & \clock_gen|v_count [0]))) ) ) )

	.dataa(!\clock_gen|v_count [3]),
	.datab(!\clock_gen|Equal1~1_combout ),
	.datac(!\clock_gen|Equal1~2_combout ),
	.datad(!\clock_gen|v_count [0]),
	.datae(!\clock_gen|Equal1~0_combout ),
	.dataf(!\reset|reset~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_gen|v_count[11]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|v_count[11]~0 .extended_lut = "off";
defparam \clock_gen|v_count[11]~0 .lut_mask = 64'h00000001FFFFFFFF;
defparam \clock_gen|v_count[11]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N29
dffeas \clock_gen|v_count[0] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_gen|Add1~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|v_count[11]~0_combout ),
	.sload(vcc),
	.ena(\clock_gen|h_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|v_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|v_count[0] .is_wysiwyg = "true";
defparam \clock_gen|v_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N3
cyclonev_lcell_comb \clock_gen|Add1~41 (
// Equation(s):
// \clock_gen|Add1~41_sumout  = SUM(( \clock_gen|v_count [1] ) + ( GND ) + ( \clock_gen|Add1~46  ))
// \clock_gen|Add1~42  = CARRY(( \clock_gen|v_count [1] ) + ( GND ) + ( \clock_gen|Add1~46  ))

	.dataa(!\clock_gen|v_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add1~41_sumout ),
	.cout(\clock_gen|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add1~41 .extended_lut = "off";
defparam \clock_gen|Add1~41 .lut_mask = 64'h0000FFFF00005555;
defparam \clock_gen|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N5
dffeas \clock_gen|v_count[1] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clock_gen|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|v_count[11]~0_combout ),
	.sload(gnd),
	.ena(\clock_gen|h_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|v_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|v_count[1] .is_wysiwyg = "true";
defparam \clock_gen|v_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N6
cyclonev_lcell_comb \clock_gen|Add1~37 (
// Equation(s):
// \clock_gen|Add1~37_sumout  = SUM(( \clock_gen|v_count [2] ) + ( GND ) + ( \clock_gen|Add1~42  ))
// \clock_gen|Add1~38  = CARRY(( \clock_gen|v_count [2] ) + ( GND ) + ( \clock_gen|Add1~42  ))

	.dataa(gnd),
	.datab(!\clock_gen|v_count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add1~37_sumout ),
	.cout(\clock_gen|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add1~37 .extended_lut = "off";
defparam \clock_gen|Add1~37 .lut_mask = 64'h0000FFFF00003333;
defparam \clock_gen|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N8
dffeas \clock_gen|v_count[2] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clock_gen|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|v_count[11]~0_combout ),
	.sload(gnd),
	.ena(\clock_gen|h_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|v_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|v_count[2] .is_wysiwyg = "true";
defparam \clock_gen|v_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N9
cyclonev_lcell_comb \clock_gen|Add1~33 (
// Equation(s):
// \clock_gen|Add1~33_sumout  = SUM(( \clock_gen|v_count [3] ) + ( GND ) + ( \clock_gen|Add1~38  ))
// \clock_gen|Add1~34  = CARRY(( \clock_gen|v_count [3] ) + ( GND ) + ( \clock_gen|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_gen|v_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add1~33_sumout ),
	.cout(\clock_gen|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add1~33 .extended_lut = "off";
defparam \clock_gen|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_gen|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N17
dffeas \clock_gen|v_count[3] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_gen|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|v_count[11]~0_combout ),
	.sload(vcc),
	.ena(\clock_gen|h_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|v_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|v_count[3] .is_wysiwyg = "true";
defparam \clock_gen|v_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N12
cyclonev_lcell_comb \clock_gen|Add1~9 (
// Equation(s):
// \clock_gen|Add1~9_sumout  = SUM(( \clock_gen|v_count [4] ) + ( GND ) + ( \clock_gen|Add1~34  ))
// \clock_gen|Add1~10  = CARRY(( \clock_gen|v_count [4] ) + ( GND ) + ( \clock_gen|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_gen|v_count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add1~9_sumout ),
	.cout(\clock_gen|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add1~9 .extended_lut = "off";
defparam \clock_gen|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_gen|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N38
dffeas \clock_gen|v_count[4] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_gen|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|v_count[11]~0_combout ),
	.sload(vcc),
	.ena(\clock_gen|h_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|v_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|v_count[4] .is_wysiwyg = "true";
defparam \clock_gen|v_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N15
cyclonev_lcell_comb \clock_gen|Add1~13 (
// Equation(s):
// \clock_gen|Add1~13_sumout  = SUM(( \clock_gen|v_count [5] ) + ( GND ) + ( \clock_gen|Add1~10  ))
// \clock_gen|Add1~14  = CARRY(( \clock_gen|v_count [5] ) + ( GND ) + ( \clock_gen|Add1~10  ))

	.dataa(!\clock_gen|v_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add1~13_sumout ),
	.cout(\clock_gen|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add1~13 .extended_lut = "off";
defparam \clock_gen|Add1~13 .lut_mask = 64'h0000FFFF00005555;
defparam \clock_gen|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N56
dffeas \clock_gen|v_count[5] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_gen|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|v_count[11]~0_combout ),
	.sload(vcc),
	.ena(\clock_gen|h_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|v_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|v_count[5] .is_wysiwyg = "true";
defparam \clock_gen|v_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N18
cyclonev_lcell_comb \clock_gen|Add1~21 (
// Equation(s):
// \clock_gen|Add1~21_sumout  = SUM(( \clock_gen|v_count[6]~DUPLICATE_q  ) + ( GND ) + ( \clock_gen|Add1~14  ))
// \clock_gen|Add1~22  = CARRY(( \clock_gen|v_count[6]~DUPLICATE_q  ) + ( GND ) + ( \clock_gen|Add1~14  ))

	.dataa(gnd),
	.datab(!\clock_gen|v_count[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add1~21_sumout ),
	.cout(\clock_gen|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add1~21 .extended_lut = "off";
defparam \clock_gen|Add1~21 .lut_mask = 64'h0000FFFF00003333;
defparam \clock_gen|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N41
dffeas \clock_gen|v_count[6]~DUPLICATE (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_gen|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|v_count[11]~0_combout ),
	.sload(vcc),
	.ena(\clock_gen|h_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|v_count[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|v_count[6]~DUPLICATE .is_wysiwyg = "true";
defparam \clock_gen|v_count[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N21
cyclonev_lcell_comb \clock_gen|Add1~17 (
// Equation(s):
// \clock_gen|Add1~17_sumout  = SUM(( \clock_gen|v_count [7] ) + ( GND ) + ( \clock_gen|Add1~22  ))
// \clock_gen|Add1~18  = CARRY(( \clock_gen|v_count [7] ) + ( GND ) + ( \clock_gen|Add1~22  ))

	.dataa(!\clock_gen|v_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add1~17_sumout ),
	.cout(\clock_gen|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add1~17 .extended_lut = "off";
defparam \clock_gen|Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \clock_gen|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N50
dffeas \clock_gen|v_count[7] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_gen|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|v_count[11]~0_combout ),
	.sload(vcc),
	.ena(\clock_gen|h_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|v_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|v_count[7] .is_wysiwyg = "true";
defparam \clock_gen|v_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N24
cyclonev_lcell_comb \clock_gen|Add1~5 (
// Equation(s):
// \clock_gen|Add1~5_sumout  = SUM(( \clock_gen|v_count[8]~DUPLICATE_q  ) + ( GND ) + ( \clock_gen|Add1~18  ))
// \clock_gen|Add1~6  = CARRY(( \clock_gen|v_count[8]~DUPLICATE_q  ) + ( GND ) + ( \clock_gen|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_gen|v_count[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add1~5_sumout ),
	.cout(\clock_gen|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add1~5 .extended_lut = "off";
defparam \clock_gen|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_gen|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N58
dffeas \clock_gen|v_count[8]~DUPLICATE (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_gen|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|v_count[11]~0_combout ),
	.sload(vcc),
	.ena(\clock_gen|h_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|v_count[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|v_count[8]~DUPLICATE .is_wysiwyg = "true";
defparam \clock_gen|v_count[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N27
cyclonev_lcell_comb \clock_gen|Add1~1 (
// Equation(s):
// \clock_gen|Add1~1_sumout  = SUM(( \clock_gen|v_count[9]~DUPLICATE_q  ) + ( GND ) + ( \clock_gen|Add1~6  ))
// \clock_gen|Add1~2  = CARRY(( \clock_gen|v_count[9]~DUPLICATE_q  ) + ( GND ) + ( \clock_gen|Add1~6  ))

	.dataa(!\clock_gen|v_count[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add1~1_sumout ),
	.cout(\clock_gen|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add1~1 .extended_lut = "off";
defparam \clock_gen|Add1~1 .lut_mask = 64'h0000FFFF00005555;
defparam \clock_gen|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N53
dffeas \clock_gen|v_count[9]~DUPLICATE (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_gen|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|v_count[11]~0_combout ),
	.sload(vcc),
	.ena(\clock_gen|h_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|v_count[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|v_count[9]~DUPLICATE .is_wysiwyg = "true";
defparam \clock_gen|v_count[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N30
cyclonev_lcell_comb \clock_gen|Add1~29 (
// Equation(s):
// \clock_gen|Add1~29_sumout  = SUM(( \clock_gen|v_count [10] ) + ( GND ) + ( \clock_gen|Add1~2  ))
// \clock_gen|Add1~30  = CARRY(( \clock_gen|v_count [10] ) + ( GND ) + ( \clock_gen|Add1~2  ))

	.dataa(gnd),
	.datab(!\clock_gen|v_count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add1~29_sumout ),
	.cout(\clock_gen|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add1~29 .extended_lut = "off";
defparam \clock_gen|Add1~29 .lut_mask = 64'h0000FFFF00003333;
defparam \clock_gen|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N47
dffeas \clock_gen|v_count[10] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_gen|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|v_count[11]~0_combout ),
	.sload(vcc),
	.ena(\clock_gen|h_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|v_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|v_count[10] .is_wysiwyg = "true";
defparam \clock_gen|v_count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N33
cyclonev_lcell_comb \clock_gen|Add1~25 (
// Equation(s):
// \clock_gen|Add1~25_sumout  = SUM(( \clock_gen|v_count [11] ) + ( GND ) + ( \clock_gen|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_gen|v_count [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add1~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add1~25 .extended_lut = "off";
defparam \clock_gen|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_gen|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N44
dffeas \clock_gen|v_count[11] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_gen|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|v_count[11]~0_combout ),
	.sload(vcc),
	.ena(\clock_gen|h_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|v_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|v_count[11] .is_wysiwyg = "true";
defparam \clock_gen|v_count[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N36
cyclonev_lcell_comb \clock_gen|Equal1~0 (
// Equation(s):
// \clock_gen|Equal1~0_combout  = ( !\clock_gen|v_count [10] & ( !\clock_gen|v_count [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_gen|v_count [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clock_gen|v_count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_gen|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Equal1~0 .extended_lut = "off";
defparam \clock_gen|Equal1~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \clock_gen|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N4
dffeas \clock_gen|v_count[1]~DUPLICATE (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clock_gen|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|v_count[11]~0_combout ),
	.sload(gnd),
	.ena(\clock_gen|h_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|v_count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|v_count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \clock_gen|v_count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N30
cyclonev_lcell_comb \pixel_gen|LessThan3~0 (
// Equation(s):
// \pixel_gen|LessThan3~0_combout  = ( \clock_gen|v_count [0] & ( \clock_gen|v_count [4] ) ) # ( !\clock_gen|v_count [0] & ( (\clock_gen|v_count [4] & (((\clock_gen|v_count[1]~DUPLICATE_q ) # (\clock_gen|v_count [3])) # (\clock_gen|v_count[2]~DUPLICATE_q ))) 
// ) )

	.dataa(!\clock_gen|v_count[2]~DUPLICATE_q ),
	.datab(!\clock_gen|v_count [4]),
	.datac(!\clock_gen|v_count [3]),
	.datad(!\clock_gen|v_count[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\clock_gen|v_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|LessThan3~0 .extended_lut = "off";
defparam \pixel_gen|LessThan3~0 .lut_mask = 64'h1333133333333333;
defparam \pixel_gen|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N36
cyclonev_lcell_comb \pixel_gen|Decoder0~1 (
// Equation(s):
// \pixel_gen|Decoder0~1_combout  = ( \clock_gen|v_count [5] & ( \pixel_gen|LessThan3~0_combout  & ( (\clock_gen|v_count[9]~DUPLICATE_q  & (((\clock_gen|v_count[6]~DUPLICATE_q  & \clock_gen|v_count [7])) # (\clock_gen|v_count[8]~DUPLICATE_q ))) ) ) ) # ( 
// !\clock_gen|v_count [5] & ( \pixel_gen|LessThan3~0_combout  & ( (\clock_gen|v_count[9]~DUPLICATE_q  & (((\clock_gen|v_count[6]~DUPLICATE_q  & \clock_gen|v_count [7])) # (\clock_gen|v_count[8]~DUPLICATE_q ))) ) ) ) # ( \clock_gen|v_count [5] & ( 
// !\pixel_gen|LessThan3~0_combout  & ( (\clock_gen|v_count[9]~DUPLICATE_q  & (((\clock_gen|v_count[6]~DUPLICATE_q  & \clock_gen|v_count [7])) # (\clock_gen|v_count[8]~DUPLICATE_q ))) ) ) ) # ( !\clock_gen|v_count [5] & ( !\pixel_gen|LessThan3~0_combout  & ( 
// (\clock_gen|v_count[8]~DUPLICATE_q  & \clock_gen|v_count[9]~DUPLICATE_q ) ) ) )

	.dataa(!\clock_gen|v_count[8]~DUPLICATE_q ),
	.datab(!\clock_gen|v_count[6]~DUPLICATE_q ),
	.datac(!\clock_gen|v_count[9]~DUPLICATE_q ),
	.datad(!\clock_gen|v_count [7]),
	.datae(!\clock_gen|v_count [5]),
	.dataf(!\pixel_gen|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Decoder0~1 .extended_lut = "off";
defparam \pixel_gen|Decoder0~1 .lut_mask = 64'h0505050705070507;
defparam \pixel_gen|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N54
cyclonev_lcell_comb \pixel_gen|LessThan2~0 (
// Equation(s):
// \pixel_gen|LessThan2~0_combout  = ( !\clock_gen|h_count[4]~DUPLICATE_q  & ( (!\clock_gen|h_count [1] & (!\clock_gen|h_count [0] & (!\clock_gen|h_count[7]~DUPLICATE_q  & !\clock_gen|h_count [2]))) ) )

	.dataa(!\clock_gen|h_count [1]),
	.datab(!\clock_gen|h_count [0]),
	.datac(!\clock_gen|h_count[7]~DUPLICATE_q ),
	.datad(!\clock_gen|h_count [2]),
	.datae(gnd),
	.dataf(!\clock_gen|h_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|LessThan2~0 .extended_lut = "off";
defparam \pixel_gen|LessThan2~0 .lut_mask = 64'h8000800000000000;
defparam \pixel_gen|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N51
cyclonev_lcell_comb \pixel_gen|Decoder0~0 (
// Equation(s):
// \pixel_gen|Decoder0~0_combout  = ( \clock_gen|h_count [8] & ( (\clock_gen|h_count [10] & ((!\pixel_gen|LessThan2~0_combout ) # ((!\clock_gen|Equal3~0_combout ) # (\clock_gen|h_count [9])))) ) ) # ( !\clock_gen|h_count [8] & ( (\clock_gen|h_count [9] & 
// \clock_gen|h_count [10]) ) )

	.dataa(!\pixel_gen|LessThan2~0_combout ),
	.datab(!\clock_gen|h_count [9]),
	.datac(!\clock_gen|Equal3~0_combout ),
	.datad(!\clock_gen|h_count [10]),
	.datae(gnd),
	.dataf(!\clock_gen|h_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Decoder0~0 .extended_lut = "off";
defparam \pixel_gen|Decoder0~0 .lut_mask = 64'h0033003300FB00FB;
defparam \pixel_gen|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N48
cyclonev_lcell_comb \pixel_gen|Decoder0~2 (
// Equation(s):
// \pixel_gen|Decoder0~2_combout  = ( !\pixel_gen|Decoder0~0_combout  & ( (\clock_gen|Equal1~0_combout  & (!\pixel_gen|Decoder0~1_combout  & (!\clock_gen|h_count [11] & !\reset|reset~q ))) ) )

	.dataa(!\clock_gen|Equal1~0_combout ),
	.datab(!\pixel_gen|Decoder0~1_combout ),
	.datac(!\clock_gen|h_count [11]),
	.datad(!\reset|reset~q ),
	.datae(gnd),
	.dataf(!\pixel_gen|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Decoder0~2 .extended_lut = "off";
defparam \pixel_gen|Decoder0~2 .lut_mask = 64'h4000400000000000;
defparam \pixel_gen|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N52
dffeas \clock_gen|v_count[9] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_gen|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|v_count[11]~0_combout ),
	.sload(vcc),
	.ena(\clock_gen|h_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|v_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|v_count[9] .is_wysiwyg = "true";
defparam \clock_gen|v_count[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N59
dffeas \clock_gen|v_count[8] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_gen|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|v_count[11]~0_combout ),
	.sload(vcc),
	.ena(\clock_gen|h_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|v_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|v_count[8] .is_wysiwyg = "true";
defparam \clock_gen|v_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N42
cyclonev_lcell_comb \pixel_gen|LessThan1~1 (
// Equation(s):
// \pixel_gen|LessThan1~1_combout  = ( \clock_gen|v_count[6]~DUPLICATE_q  & ( (!\clock_gen|v_count [8] & ((!\clock_gen|v_count [7]) # ((!\clock_gen|v_count [4] & !\clock_gen|v_count [5])))) ) ) # ( !\clock_gen|v_count[6]~DUPLICATE_q  & ( !\clock_gen|v_count 
// [8] ) )

	.dataa(!\clock_gen|v_count [4]),
	.datab(!\clock_gen|v_count [8]),
	.datac(!\clock_gen|v_count [5]),
	.datad(!\clock_gen|v_count [7]),
	.datae(gnd),
	.dataf(!\clock_gen|v_count[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|LessThan1~1 .extended_lut = "off";
defparam \pixel_gen|LessThan1~1 .lut_mask = 64'hCCCCCCCCCC80CC80;
defparam \pixel_gen|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N48
cyclonev_lcell_comb \pixel_gen|LessThan1~0 (
// Equation(s):
// \pixel_gen|LessThan1~0_combout  = ( \clock_gen|v_count [7] & ( \clock_gen|v_count[9]~DUPLICATE_q  & ( (!\clock_gen|v_count [8] & ((!\clock_gen|v_count[6]~DUPLICATE_q ) # ((!\clock_gen|v_count [4] & !\clock_gen|v_count [5])))) ) ) ) # ( !\clock_gen|v_count 
// [7] & ( \clock_gen|v_count[9]~DUPLICATE_q  & ( !\clock_gen|v_count [8] ) ) ) # ( \clock_gen|v_count [7] & ( !\clock_gen|v_count[9]~DUPLICATE_q  ) ) # ( !\clock_gen|v_count [7] & ( !\clock_gen|v_count[9]~DUPLICATE_q  ) )

	.dataa(!\clock_gen|v_count [4]),
	.datab(!\clock_gen|v_count[6]~DUPLICATE_q ),
	.datac(!\clock_gen|v_count [5]),
	.datad(!\clock_gen|v_count [8]),
	.datae(!\clock_gen|v_count [7]),
	.dataf(!\clock_gen|v_count[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|LessThan1~0 .extended_lut = "off";
defparam \pixel_gen|LessThan1~0 .lut_mask = 64'hFFFFFFFFFF00EC00;
defparam \pixel_gen|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N45
cyclonev_lcell_comb \pixel_gen|LessThan5~0 (
// Equation(s):
// \pixel_gen|LessThan5~0_combout  = (!\pixel_gen|LessThan1~0_combout ) # (\clock_gen|v_count [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pixel_gen|LessThan1~0_combout ),
	.datad(!\clock_gen|v_count [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|LessThan5~0 .extended_lut = "off";
defparam \pixel_gen|LessThan5~0 .lut_mask = 64'hF0FFF0FFF0FFF0FF;
defparam \pixel_gen|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N40
dffeas \clock_gen|v_count[6] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_gen|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|v_count[11]~0_combout ),
	.sload(vcc),
	.ena(\clock_gen|h_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|v_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|v_count[6] .is_wysiwyg = "true";
defparam \clock_gen|v_count[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N45
cyclonev_lcell_comb \pixel_gen|xpos[8]~1 (
// Equation(s):
// \pixel_gen|xpos[8]~1_combout  = ( !\clock_gen|h_count [11] & ( \clock_gen|h_count [10] & ( (!\clock_gen|h_count [8] & !\clock_gen|h_count [9]) ) ) )

	.dataa(!\clock_gen|h_count [8]),
	.datab(gnd),
	.datac(!\clock_gen|h_count [9]),
	.datad(gnd),
	.datae(!\clock_gen|h_count [11]),
	.dataf(!\clock_gen|h_count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|xpos[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|xpos[8]~1 .extended_lut = "off";
defparam \pixel_gen|xpos[8]~1 .lut_mask = 64'h00000000A0A00000;
defparam \pixel_gen|xpos[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N0
cyclonev_lcell_comb \pixel_gen|Add1~34 (
// Equation(s):
// \pixel_gen|Add1~34_cout  = CARRY(( GND ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\pixel_gen|Add1~34_cout ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add1~34 .extended_lut = "off";
defparam \pixel_gen|Add1~34 .lut_mask = 64'h0000FFFF00000000;
defparam \pixel_gen|Add1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N3
cyclonev_lcell_comb \pixel_gen|Add1~30 (
// Equation(s):
// \pixel_gen|Add1~30_cout  = CARRY(( (!\clock_gen|h_count [10] & (!\clock_gen|h_count [11] & \clock_gen|h_count [9])) ) + ( GND ) + ( \pixel_gen|Add1~34_cout  ))

	.dataa(!\clock_gen|h_count [10]),
	.datab(!\clock_gen|h_count [11]),
	.datac(!\clock_gen|h_count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pixel_gen|Add1~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\pixel_gen|Add1~30_cout ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add1~30 .extended_lut = "off";
defparam \pixel_gen|Add1~30 .lut_mask = 64'h0000FFFF00000808;
defparam \pixel_gen|Add1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N6
cyclonev_lcell_comb \pixel_gen|Add1~9 (
// Equation(s):
// \pixel_gen|Add1~9_sumout  = SUM(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count [4] & \pixel_gen|LessThan1~0_combout ))) ) + ( \pixel_gen|xpos[8]~1_combout  ) + ( \pixel_gen|Add1~30_cout  ))
// \pixel_gen|Add1~10  = CARRY(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count [4] & \pixel_gen|LessThan1~0_combout ))) ) + ( \pixel_gen|xpos[8]~1_combout  ) + ( \pixel_gen|Add1~30_cout  ))

	.dataa(!\clock_gen|v_count [11]),
	.datab(!\clock_gen|v_count [10]),
	.datac(!\clock_gen|v_count [4]),
	.datad(!\pixel_gen|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\pixel_gen|xpos[8]~1_combout ),
	.datag(gnd),
	.cin(\pixel_gen|Add1~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|Add1~9_sumout ),
	.cout(\pixel_gen|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add1~9 .extended_lut = "off";
defparam \pixel_gen|Add1~9 .lut_mask = 64'h0000FF0000000008;
defparam \pixel_gen|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N9
cyclonev_lcell_comb \pixel_gen|Add1~13 (
// Equation(s):
// \pixel_gen|Add1~13_sumout  = SUM(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count [5] & \pixel_gen|LessThan1~0_combout ))) ) + ( GND ) + ( \pixel_gen|Add1~10  ))
// \pixel_gen|Add1~14  = CARRY(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count [5] & \pixel_gen|LessThan1~0_combout ))) ) + ( GND ) + ( \pixel_gen|Add1~10  ))

	.dataa(!\clock_gen|v_count [11]),
	.datab(!\clock_gen|v_count [10]),
	.datac(!\clock_gen|v_count [5]),
	.datad(!\pixel_gen|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pixel_gen|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|Add1~13_sumout ),
	.cout(\pixel_gen|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add1~13 .extended_lut = "off";
defparam \pixel_gen|Add1~13 .lut_mask = 64'h0000FFFF00000008;
defparam \pixel_gen|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N12
cyclonev_lcell_comb \pixel_gen|Add1~17 (
// Equation(s):
// \pixel_gen|Add1~17_sumout  = SUM(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count [6] & \pixel_gen|LessThan1~0_combout ))) ) + ( GND ) + ( \pixel_gen|Add1~14  ))
// \pixel_gen|Add1~18  = CARRY(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count [6] & \pixel_gen|LessThan1~0_combout ))) ) + ( GND ) + ( \pixel_gen|Add1~14  ))

	.dataa(!\clock_gen|v_count [11]),
	.datab(!\clock_gen|v_count [10]),
	.datac(!\clock_gen|v_count [6]),
	.datad(!\pixel_gen|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pixel_gen|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|Add1~17_sumout ),
	.cout(\pixel_gen|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add1~17 .extended_lut = "off";
defparam \pixel_gen|Add1~17 .lut_mask = 64'h0000FFFF00000008;
defparam \pixel_gen|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N15
cyclonev_lcell_comb \pixel_gen|Add1~21 (
// Equation(s):
// \pixel_gen|Add1~21_sumout  = SUM(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count [7] & \pixel_gen|LessThan1~0_combout ))) ) + ( GND ) + ( \pixel_gen|Add1~18  ))
// \pixel_gen|Add1~22  = CARRY(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count [7] & \pixel_gen|LessThan1~0_combout ))) ) + ( GND ) + ( \pixel_gen|Add1~18  ))

	.dataa(!\clock_gen|v_count [11]),
	.datab(!\clock_gen|v_count [10]),
	.datac(!\clock_gen|v_count [7]),
	.datad(!\pixel_gen|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pixel_gen|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|Add1~21_sumout ),
	.cout(\pixel_gen|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add1~21 .extended_lut = "off";
defparam \pixel_gen|Add1~21 .lut_mask = 64'h0000FFFF00000008;
defparam \pixel_gen|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N18
cyclonev_lcell_comb \pixel_gen|Add1~25 (
// Equation(s):
// \pixel_gen|Add1~25_sumout  = SUM(( GND ) + ( (!\clock_gen|v_count [11] & (\clock_gen|v_count[8]~DUPLICATE_q  & !\pixel_gen|LessThan5~0_combout )) ) + ( \pixel_gen|Add1~22  ))
// \pixel_gen|Add1~26  = CARRY(( GND ) + ( (!\clock_gen|v_count [11] & (\clock_gen|v_count[8]~DUPLICATE_q  & !\pixel_gen|LessThan5~0_combout )) ) + ( \pixel_gen|Add1~22  ))

	.dataa(!\clock_gen|v_count [11]),
	.datab(gnd),
	.datac(!\clock_gen|v_count[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|LessThan5~0_combout ),
	.datag(gnd),
	.cin(\pixel_gen|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|Add1~25_sumout ),
	.cout(\pixel_gen|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add1~25 .extended_lut = "off";
defparam \pixel_gen|Add1~25 .lut_mask = 64'h0000F5FF00000000;
defparam \pixel_gen|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N21
cyclonev_lcell_comb \pixel_gen|Add1~5 (
// Equation(s):
// \pixel_gen|Add1~5_sumout  = SUM(( (!\clock_gen|v_count [11] & (\clock_gen|v_count [9] & (!\clock_gen|v_count [10] & \pixel_gen|LessThan1~1_combout ))) ) + ( GND ) + ( \pixel_gen|Add1~26  ))
// \pixel_gen|Add1~6  = CARRY(( (!\clock_gen|v_count [11] & (\clock_gen|v_count [9] & (!\clock_gen|v_count [10] & \pixel_gen|LessThan1~1_combout ))) ) + ( GND ) + ( \pixel_gen|Add1~26  ))

	.dataa(!\clock_gen|v_count [11]),
	.datab(!\clock_gen|v_count [9]),
	.datac(!\clock_gen|v_count [10]),
	.datad(!\pixel_gen|LessThan1~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pixel_gen|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|Add1~5_sumout ),
	.cout(\pixel_gen|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add1~5 .extended_lut = "off";
defparam \pixel_gen|Add1~5 .lut_mask = 64'h0000FFFF00000020;
defparam \pixel_gen|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N24
cyclonev_lcell_comb \pixel_gen|Add1~1 (
// Equation(s):
// \pixel_gen|Add1~1_sumout  = SUM(( GND ) + ( GND ) + ( \pixel_gen|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pixel_gen|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add1~1 .extended_lut = "off";
defparam \pixel_gen|Add1~1 .lut_mask = 64'h0000FFFF00000000;
defparam \pixel_gen|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N21
cyclonev_lcell_comb \pixel_gen|ypos[1]~1 (
// Equation(s):
// \pixel_gen|ypos[1]~1_combout  = ( \clock_gen|v_count [3] & ( !\clock_gen|v_count [10] & ( (!\clock_gen|v_count [11] & \pixel_gen|LessThan1~0_combout ) ) ) )

	.dataa(!\clock_gen|v_count [11]),
	.datab(gnd),
	.datac(!\pixel_gen|LessThan1~0_combout ),
	.datad(gnd),
	.datae(!\clock_gen|v_count [3]),
	.dataf(!\clock_gen|v_count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|ypos[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|ypos[1]~1 .extended_lut = "off";
defparam \pixel_gen|ypos[1]~1 .lut_mask = 64'h00000A0A00000000;
defparam \pixel_gen|ypos[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N12
cyclonev_lcell_comb \pixel_gen|ypos[0]~0 (
// Equation(s):
// \pixel_gen|ypos[0]~0_combout  = ( !\clock_gen|v_count [10] & ( (\pixel_gen|LessThan1~0_combout  & (!\clock_gen|v_count [11] & \clock_gen|v_count[2]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\pixel_gen|LessThan1~0_combout ),
	.datac(!\clock_gen|v_count [11]),
	.datad(!\clock_gen|v_count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\clock_gen|v_count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|ypos[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|ypos[0]~0 .extended_lut = "off";
defparam \pixel_gen|ypos[0]~0 .lut_mask = 64'h0030003000000000;
defparam \pixel_gen|ypos[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N30
cyclonev_lcell_comb \pixel_gen|Add0~13 (
// Equation(s):
// \pixel_gen|Add0~13_sumout  = SUM(( \pixel_gen|ypos[0]~0_combout  ) + ( (!\clock_gen|h_count [10] & (!\clock_gen|h_count [11] & \clock_gen|h_count [8])) ) + ( !VCC ))
// \pixel_gen|Add0~14  = CARRY(( \pixel_gen|ypos[0]~0_combout  ) + ( (!\clock_gen|h_count [10] & (!\clock_gen|h_count [11] & \clock_gen|h_count [8])) ) + ( !VCC ))

	.dataa(!\clock_gen|h_count [10]),
	.datab(!\clock_gen|h_count [11]),
	.datac(!\clock_gen|h_count [8]),
	.datad(!\pixel_gen|ypos[0]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|Add0~13_sumout ),
	.cout(\pixel_gen|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add0~13 .extended_lut = "off";
defparam \pixel_gen|Add0~13 .lut_mask = 64'h0000F7F7000000FF;
defparam \pixel_gen|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N33
cyclonev_lcell_comb \pixel_gen|Add0~17 (
// Equation(s):
// \pixel_gen|Add0~17_sumout  = SUM(( \pixel_gen|ypos[1]~1_combout  ) + ( (!\clock_gen|h_count [10] & (!\clock_gen|h_count [11] & \clock_gen|h_count [9])) ) + ( \pixel_gen|Add0~14  ))
// \pixel_gen|Add0~18  = CARRY(( \pixel_gen|ypos[1]~1_combout  ) + ( (!\clock_gen|h_count [10] & (!\clock_gen|h_count [11] & \clock_gen|h_count [9])) ) + ( \pixel_gen|Add0~14  ))

	.dataa(!\clock_gen|h_count [10]),
	.datab(!\clock_gen|h_count [11]),
	.datac(!\clock_gen|h_count [9]),
	.datad(!\pixel_gen|ypos[1]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pixel_gen|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|Add0~17_sumout ),
	.cout(\pixel_gen|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add0~17 .extended_lut = "off";
defparam \pixel_gen|Add0~17 .lut_mask = 64'h0000F7F7000000FF;
defparam \pixel_gen|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N36
cyclonev_lcell_comb \pixel_gen|Add0~21 (
// Equation(s):
// \pixel_gen|Add0~21_sumout  = SUM(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count[2]~DUPLICATE_q  & \pixel_gen|LessThan1~0_combout ))) ) + ( \pixel_gen|Add1~9_sumout  ) + ( \pixel_gen|Add0~18  ))
// \pixel_gen|Add0~22  = CARRY(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count[2]~DUPLICATE_q  & \pixel_gen|LessThan1~0_combout ))) ) + ( \pixel_gen|Add1~9_sumout  ) + ( \pixel_gen|Add0~18  ))

	.dataa(!\clock_gen|v_count [11]),
	.datab(!\clock_gen|v_count [10]),
	.datac(!\clock_gen|v_count[2]~DUPLICATE_q ),
	.datad(!\pixel_gen|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\pixel_gen|Add1~9_sumout ),
	.datag(gnd),
	.cin(\pixel_gen|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|Add0~21_sumout ),
	.cout(\pixel_gen|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add0~21 .extended_lut = "off";
defparam \pixel_gen|Add0~21 .lut_mask = 64'h0000FF0000000008;
defparam \pixel_gen|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N39
cyclonev_lcell_comb \pixel_gen|Add0~25 (
// Equation(s):
// \pixel_gen|Add0~25_sumout  = SUM(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count [3] & \pixel_gen|LessThan1~0_combout ))) ) + ( \pixel_gen|Add1~13_sumout  ) + ( \pixel_gen|Add0~22  ))
// \pixel_gen|Add0~26  = CARRY(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count [3] & \pixel_gen|LessThan1~0_combout ))) ) + ( \pixel_gen|Add1~13_sumout  ) + ( \pixel_gen|Add0~22  ))

	.dataa(!\clock_gen|v_count [11]),
	.datab(!\clock_gen|v_count [10]),
	.datac(!\clock_gen|v_count [3]),
	.datad(!\pixel_gen|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\pixel_gen|Add1~13_sumout ),
	.datag(gnd),
	.cin(\pixel_gen|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|Add0~25_sumout ),
	.cout(\pixel_gen|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add0~25 .extended_lut = "off";
defparam \pixel_gen|Add0~25 .lut_mask = 64'h0000FF0000000008;
defparam \pixel_gen|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N42
cyclonev_lcell_comb \pixel_gen|Add0~29 (
// Equation(s):
// \pixel_gen|Add0~29_sumout  = SUM(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count [4] & \pixel_gen|LessThan1~0_combout ))) ) + ( \pixel_gen|Add1~17_sumout  ) + ( \pixel_gen|Add0~26  ))
// \pixel_gen|Add0~30  = CARRY(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count [4] & \pixel_gen|LessThan1~0_combout ))) ) + ( \pixel_gen|Add1~17_sumout  ) + ( \pixel_gen|Add0~26  ))

	.dataa(!\clock_gen|v_count [11]),
	.datab(!\clock_gen|v_count [10]),
	.datac(!\clock_gen|v_count [4]),
	.datad(!\pixel_gen|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\pixel_gen|Add1~17_sumout ),
	.datag(gnd),
	.cin(\pixel_gen|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|Add0~29_sumout ),
	.cout(\pixel_gen|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add0~29 .extended_lut = "off";
defparam \pixel_gen|Add0~29 .lut_mask = 64'h0000FF0000000008;
defparam \pixel_gen|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N45
cyclonev_lcell_comb \pixel_gen|Add0~33 (
// Equation(s):
// \pixel_gen|Add0~33_sumout  = SUM(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count [5] & \pixel_gen|LessThan1~0_combout ))) ) + ( \pixel_gen|Add1~21_sumout  ) + ( \pixel_gen|Add0~30  ))
// \pixel_gen|Add0~34  = CARRY(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count [5] & \pixel_gen|LessThan1~0_combout ))) ) + ( \pixel_gen|Add1~21_sumout  ) + ( \pixel_gen|Add0~30  ))

	.dataa(!\clock_gen|v_count [11]),
	.datab(!\clock_gen|v_count [10]),
	.datac(!\clock_gen|v_count [5]),
	.datad(!\pixel_gen|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\pixel_gen|Add1~21_sumout ),
	.datag(gnd),
	.cin(\pixel_gen|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|Add0~33_sumout ),
	.cout(\pixel_gen|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add0~33 .extended_lut = "off";
defparam \pixel_gen|Add0~33 .lut_mask = 64'h0000FF0000000008;
defparam \pixel_gen|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N48
cyclonev_lcell_comb \pixel_gen|Add0~37 (
// Equation(s):
// \pixel_gen|Add0~37_sumout  = SUM(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count [6] & \pixel_gen|LessThan1~0_combout ))) ) + ( \pixel_gen|Add1~25_sumout  ) + ( \pixel_gen|Add0~34  ))
// \pixel_gen|Add0~38  = CARRY(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count [6] & \pixel_gen|LessThan1~0_combout ))) ) + ( \pixel_gen|Add1~25_sumout  ) + ( \pixel_gen|Add0~34  ))

	.dataa(!\clock_gen|v_count [11]),
	.datab(!\clock_gen|v_count [10]),
	.datac(!\clock_gen|v_count [6]),
	.datad(!\pixel_gen|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\pixel_gen|Add1~25_sumout ),
	.datag(gnd),
	.cin(\pixel_gen|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|Add0~37_sumout ),
	.cout(\pixel_gen|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add0~37 .extended_lut = "off";
defparam \pixel_gen|Add0~37 .lut_mask = 64'h0000FF0000000008;
defparam \pixel_gen|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N51
cyclonev_lcell_comb \pixel_gen|Add0~5 (
// Equation(s):
// \pixel_gen|Add0~5_sumout  = SUM(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count [7] & \pixel_gen|LessThan1~0_combout ))) ) + ( \pixel_gen|Add1~5_sumout  ) + ( \pixel_gen|Add0~38  ))
// \pixel_gen|Add0~6  = CARRY(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count [7] & \pixel_gen|LessThan1~0_combout ))) ) + ( \pixel_gen|Add1~5_sumout  ) + ( \pixel_gen|Add0~38  ))

	.dataa(!\clock_gen|v_count [11]),
	.datab(!\clock_gen|v_count [10]),
	.datac(!\clock_gen|v_count [7]),
	.datad(!\pixel_gen|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\pixel_gen|Add1~5_sumout ),
	.datag(gnd),
	.cin(\pixel_gen|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|Add0~5_sumout ),
	.cout(\pixel_gen|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add0~5 .extended_lut = "off";
defparam \pixel_gen|Add0~5 .lut_mask = 64'h0000FF0000000008;
defparam \pixel_gen|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N54
cyclonev_lcell_comb \pixel_gen|Add0~1 (
// Equation(s):
// \pixel_gen|Add0~1_sumout  = SUM(( (!\clock_gen|v_count [11] & (\clock_gen|v_count[8]~DUPLICATE_q  & !\pixel_gen|LessThan5~0_combout )) ) + ( \pixel_gen|Add1~1_sumout  ) + ( \pixel_gen|Add0~6  ))
// \pixel_gen|Add0~2  = CARRY(( (!\clock_gen|v_count [11] & (\clock_gen|v_count[8]~DUPLICATE_q  & !\pixel_gen|LessThan5~0_combout )) ) + ( \pixel_gen|Add1~1_sumout  ) + ( \pixel_gen|Add0~6  ))

	.dataa(!\clock_gen|v_count [11]),
	.datab(gnd),
	.datac(!\clock_gen|v_count[8]~DUPLICATE_q ),
	.datad(!\pixel_gen|LessThan5~0_combout ),
	.datae(gnd),
	.dataf(!\pixel_gen|Add1~1_sumout ),
	.datag(gnd),
	.cin(\pixel_gen|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|Add0~1_sumout ),
	.cout(\pixel_gen|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add0~1 .extended_lut = "off";
defparam \pixel_gen|Add0~1 .lut_mask = 64'h0000FF0000000A00;
defparam \pixel_gen|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N57
cyclonev_lcell_comb \pixel_gen|Add0~9 (
// Equation(s):
// \pixel_gen|Add0~9_sumout  = SUM(( (!\clock_gen|v_count [11] & (\clock_gen|v_count [9] & (!\clock_gen|v_count [10] & \pixel_gen|LessThan1~1_combout ))) ) + ( GND ) + ( \pixel_gen|Add0~2  ))

	.dataa(!\clock_gen|v_count [11]),
	.datab(!\clock_gen|v_count [9]),
	.datac(!\clock_gen|v_count [10]),
	.datad(!\pixel_gen|LessThan1~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pixel_gen|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add0~9 .extended_lut = "off";
defparam \pixel_gen|Add0~9 .lut_mask = 64'h0000FFFF00000020;
defparam \pixel_gen|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N57
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0 (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout  = ( !\pixel_gen|Add0~5_sumout  & ( (\pixel_gen|Decoder0~2_combout  & (\pixel_gen|Add0~9_sumout  & \pixel_gen|Add0~1_sumout )) ) )

	.dataa(!\pixel_gen|Decoder0~2_combout ),
	.datab(!\pixel_gen|Add0~9_sumout ),
	.datac(gnd),
	.datad(!\pixel_gen|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\pixel_gen|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0 .lut_mask = 64'h0011001100000000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N39
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0 (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout  = (\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & !\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ))

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0 .lut_mask = 64'h1010101010101010;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N42
cyclonev_lcell_comb \pixel_gen|xpos[8]~0 (
// Equation(s):
// \pixel_gen|xpos[8]~0_combout  = ( !\clock_gen|h_count [11] & ( (!\clock_gen|h_count [10]) # ((!\clock_gen|h_count [9] & !\clock_gen|h_count [8])) ) )

	.dataa(!\clock_gen|h_count [9]),
	.datab(!\clock_gen|h_count [8]),
	.datac(!\clock_gen|h_count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clock_gen|h_count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|xpos[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|xpos[8]~0 .extended_lut = "off";
defparam \pixel_gen|xpos[8]~0 .lut_mask = 64'hF8F8F8F800000000;
defparam \pixel_gen|xpos[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N30
cyclonev_lcell_comb \pixel_gen|address[0]~0 (
// Equation(s):
// \pixel_gen|address[0]~0_combout  = ( \clock_gen|h_count [2] & ( \pixel_gen|xpos[8]~0_combout  ) )

	.dataa(gnd),
	.datab(!\pixel_gen|xpos[8]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clock_gen|h_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[0]~0 .extended_lut = "off";
defparam \pixel_gen|address[0]~0 .lut_mask = 64'h0000000033333333;
defparam \pixel_gen|address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N51
cyclonev_lcell_comb \pixel_gen|address[0]~1 (
// Equation(s):
// \pixel_gen|address[0]~1_combout  = ( \pixel_gen|Decoder0~1_combout  & ( \pixel_gen|address[0]~0_combout  ) ) # ( !\pixel_gen|Decoder0~1_combout  & ( \pixel_gen|address[0]~0_combout  ) ) # ( \pixel_gen|Decoder0~1_combout  & ( 
// !\pixel_gen|address[0]~0_combout  ) ) # ( !\pixel_gen|Decoder0~1_combout  & ( !\pixel_gen|address[0]~0_combout  & ( (!\clock_gen|Equal1~0_combout ) # (((\pixel_gen|Decoder0~0_combout ) # (\reset|reset~q )) # (\clock_gen|h_count [11])) ) ) )

	.dataa(!\clock_gen|Equal1~0_combout ),
	.datab(!\clock_gen|h_count [11]),
	.datac(!\reset|reset~q ),
	.datad(!\pixel_gen|Decoder0~0_combout ),
	.datae(!\pixel_gen|Decoder0~1_combout ),
	.dataf(!\pixel_gen|address[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[0]~1 .extended_lut = "off";
defparam \pixel_gen|address[0]~1 .lut_mask = 64'hBFFFFFFFFFFFFFFF;
defparam \pixel_gen|address[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N33
cyclonev_lcell_comb \pixel_gen|address[1]~2 (
// Equation(s):
// \pixel_gen|address[1]~2_combout  = ( \clock_gen|h_count [3] & ( \pixel_gen|xpos[8]~0_combout  ) )

	.dataa(gnd),
	.datab(!\pixel_gen|xpos[8]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clock_gen|h_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[1]~2 .extended_lut = "off";
defparam \pixel_gen|address[1]~2 .lut_mask = 64'h0000000033333333;
defparam \pixel_gen|address[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N18
cyclonev_lcell_comb \pixel_gen|address[1]~3 (
// Equation(s):
// \pixel_gen|address[1]~3_combout  = ( \pixel_gen|Decoder0~1_combout  & ( \pixel_gen|address[1]~2_combout  ) ) # ( !\pixel_gen|Decoder0~1_combout  & ( \pixel_gen|address[1]~2_combout  ) ) # ( \pixel_gen|Decoder0~1_combout  & ( 
// !\pixel_gen|address[1]~2_combout  ) ) # ( !\pixel_gen|Decoder0~1_combout  & ( !\pixel_gen|address[1]~2_combout  & ( (((!\clock_gen|Equal1~0_combout ) # (\reset|reset~q )) # (\clock_gen|h_count [11])) # (\pixel_gen|Decoder0~0_combout ) ) ) )

	.dataa(!\pixel_gen|Decoder0~0_combout ),
	.datab(!\clock_gen|h_count [11]),
	.datac(!\clock_gen|Equal1~0_combout ),
	.datad(!\reset|reset~q ),
	.datae(!\pixel_gen|Decoder0~1_combout ),
	.dataf(!\pixel_gen|address[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[1]~3 .extended_lut = "off";
defparam \pixel_gen|address[1]~3 .lut_mask = 64'hF7FFFFFFFFFFFFFF;
defparam \pixel_gen|address[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N3
cyclonev_lcell_comb \pixel_gen|address[2]~4 (
// Equation(s):
// \pixel_gen|address[2]~4_combout  = (\clock_gen|h_count [4] & \pixel_gen|xpos[8]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_gen|h_count [4]),
	.datad(!\pixel_gen|xpos[8]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[2]~4 .extended_lut = "off";
defparam \pixel_gen|address[2]~4 .lut_mask = 64'h000F000F000F000F;
defparam \pixel_gen|address[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N48
cyclonev_lcell_comb \pixel_gen|address[2]~5 (
// Equation(s):
// \pixel_gen|address[2]~5_combout  = ( \pixel_gen|address[2]~4_combout  & ( \pixel_gen|Decoder0~1_combout  ) ) # ( !\pixel_gen|address[2]~4_combout  & ( \pixel_gen|Decoder0~1_combout  ) ) # ( \pixel_gen|address[2]~4_combout  & ( 
// !\pixel_gen|Decoder0~1_combout  ) ) # ( !\pixel_gen|address[2]~4_combout  & ( !\pixel_gen|Decoder0~1_combout  & ( (!\clock_gen|Equal1~0_combout ) # (((\reset|reset~q ) # (\pixel_gen|Decoder0~0_combout )) # (\clock_gen|h_count [11])) ) ) )

	.dataa(!\clock_gen|Equal1~0_combout ),
	.datab(!\clock_gen|h_count [11]),
	.datac(!\pixel_gen|Decoder0~0_combout ),
	.datad(!\reset|reset~q ),
	.datae(!\pixel_gen|address[2]~4_combout ),
	.dataf(!\pixel_gen|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[2]~5 .extended_lut = "off";
defparam \pixel_gen|address[2]~5 .lut_mask = 64'hBFFFFFFFFFFFFFFF;
defparam \pixel_gen|address[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N42
cyclonev_lcell_comb \pixel_gen|address[3]~6 (
// Equation(s):
// \pixel_gen|address[3]~6_combout  = ( \clock_gen|h_count [5] & ( \pixel_gen|xpos[8]~0_combout  ) )

	.dataa(gnd),
	.datab(!\pixel_gen|xpos[8]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clock_gen|h_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[3]~6 .extended_lut = "off";
defparam \pixel_gen|address[3]~6 .lut_mask = 64'h0000000033333333;
defparam \pixel_gen|address[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N21
cyclonev_lcell_comb \pixel_gen|address[3]~7 (
// Equation(s):
// \pixel_gen|address[3]~7_combout  = ( \pixel_gen|Decoder0~1_combout  & ( \pixel_gen|address[3]~6_combout  ) ) # ( !\pixel_gen|Decoder0~1_combout  & ( \pixel_gen|address[3]~6_combout  ) ) # ( \pixel_gen|Decoder0~1_combout  & ( 
// !\pixel_gen|address[3]~6_combout  ) ) # ( !\pixel_gen|Decoder0~1_combout  & ( !\pixel_gen|address[3]~6_combout  & ( (((!\clock_gen|Equal1~0_combout ) # (\reset|reset~q )) # (\clock_gen|h_count [11])) # (\pixel_gen|Decoder0~0_combout ) ) ) )

	.dataa(!\pixel_gen|Decoder0~0_combout ),
	.datab(!\clock_gen|h_count [11]),
	.datac(!\reset|reset~q ),
	.datad(!\clock_gen|Equal1~0_combout ),
	.datae(!\pixel_gen|Decoder0~1_combout ),
	.dataf(!\pixel_gen|address[3]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[3]~7 .extended_lut = "off";
defparam \pixel_gen|address[3]~7 .lut_mask = 64'hFF7FFFFFFFFFFFFF;
defparam \pixel_gen|address[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N57
cyclonev_lcell_comb \pixel_gen|address[4]~8 (
// Equation(s):
// \pixel_gen|address[4]~8_combout  = (\clock_gen|h_count [6] & \pixel_gen|xpos[8]~0_combout )

	.dataa(gnd),
	.datab(!\clock_gen|h_count [6]),
	.datac(!\pixel_gen|xpos[8]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[4]~8 .extended_lut = "off";
defparam \pixel_gen|address[4]~8 .lut_mask = 64'h0303030303030303;
defparam \pixel_gen|address[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N15
cyclonev_lcell_comb \pixel_gen|address[4]~9 (
// Equation(s):
// \pixel_gen|address[4]~9_combout  = ( \pixel_gen|Decoder0~1_combout  & ( \pixel_gen|address[4]~8_combout  ) ) # ( !\pixel_gen|Decoder0~1_combout  & ( \pixel_gen|address[4]~8_combout  ) ) # ( \pixel_gen|Decoder0~1_combout  & ( 
// !\pixel_gen|address[4]~8_combout  ) ) # ( !\pixel_gen|Decoder0~1_combout  & ( !\pixel_gen|address[4]~8_combout  & ( (((!\clock_gen|Equal1~0_combout ) # (\reset|reset~q )) # (\clock_gen|h_count [11])) # (\pixel_gen|Decoder0~0_combout ) ) ) )

	.dataa(!\pixel_gen|Decoder0~0_combout ),
	.datab(!\clock_gen|h_count [11]),
	.datac(!\reset|reset~q ),
	.datad(!\clock_gen|Equal1~0_combout ),
	.datae(!\pixel_gen|Decoder0~1_combout ),
	.dataf(!\pixel_gen|address[4]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[4]~9 .extended_lut = "off";
defparam \pixel_gen|address[4]~9 .lut_mask = 64'hFF7FFFFFFFFFFFFF;
defparam \pixel_gen|address[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N45
cyclonev_lcell_comb \pixel_gen|address[5]~10 (
// Equation(s):
// \pixel_gen|address[5]~10_combout  = ( \clock_gen|h_count [7] & ( \pixel_gen|xpos[8]~0_combout  ) )

	.dataa(gnd),
	.datab(!\pixel_gen|xpos[8]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clock_gen|h_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[5]~10 .extended_lut = "off";
defparam \pixel_gen|address[5]~10 .lut_mask = 64'h0000000033333333;
defparam \pixel_gen|address[5]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N12
cyclonev_lcell_comb \pixel_gen|address[5]~11 (
// Equation(s):
// \pixel_gen|address[5]~11_combout  = ( \pixel_gen|address[5]~10_combout  & ( \pixel_gen|Decoder0~1_combout  ) ) # ( !\pixel_gen|address[5]~10_combout  & ( \pixel_gen|Decoder0~1_combout  ) ) # ( \pixel_gen|address[5]~10_combout  & ( 
// !\pixel_gen|Decoder0~1_combout  ) ) # ( !\pixel_gen|address[5]~10_combout  & ( !\pixel_gen|Decoder0~1_combout  & ( (((!\clock_gen|Equal1~0_combout ) # (\reset|reset~q )) # (\clock_gen|h_count [11])) # (\pixel_gen|Decoder0~0_combout ) ) ) )

	.dataa(!\pixel_gen|Decoder0~0_combout ),
	.datab(!\clock_gen|h_count [11]),
	.datac(!\clock_gen|Equal1~0_combout ),
	.datad(!\reset|reset~q ),
	.datae(!\pixel_gen|address[5]~10_combout ),
	.dataf(!\pixel_gen|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[5]~11 .extended_lut = "off";
defparam \pixel_gen|address[5]~11 .lut_mask = 64'hF7FFFFFFFFFFFFFF;
defparam \pixel_gen|address[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N36
cyclonev_lcell_comb \pixel_gen|address[6]~12 (
// Equation(s):
// \pixel_gen|address[6]~12_combout  = ( \pixel_gen|Add0~13_sumout  & ( \pixel_gen|Decoder0~1_combout  ) ) # ( !\pixel_gen|Add0~13_sumout  & ( \pixel_gen|Decoder0~1_combout  ) ) # ( \pixel_gen|Add0~13_sumout  & ( !\pixel_gen|Decoder0~1_combout  ) ) # ( 
// !\pixel_gen|Add0~13_sumout  & ( !\pixel_gen|Decoder0~1_combout  & ( (((!\clock_gen|Equal1~0_combout ) # (\clock_gen|h_count [11])) # (\reset|reset~q )) # (\pixel_gen|Decoder0~0_combout ) ) ) )

	.dataa(!\pixel_gen|Decoder0~0_combout ),
	.datab(!\reset|reset~q ),
	.datac(!\clock_gen|h_count [11]),
	.datad(!\clock_gen|Equal1~0_combout ),
	.datae(!\pixel_gen|Add0~13_sumout ),
	.dataf(!\pixel_gen|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[6]~12 .extended_lut = "off";
defparam \pixel_gen|address[6]~12 .lut_mask = 64'hFF7FFFFFFFFFFFFF;
defparam \pixel_gen|address[6]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N6
cyclonev_lcell_comb \pixel_gen|address[7]~13 (
// Equation(s):
// \pixel_gen|address[7]~13_combout  = ( \pixel_gen|Add0~17_sumout  & ( \pixel_gen|Decoder0~1_combout  ) ) # ( !\pixel_gen|Add0~17_sumout  & ( \pixel_gen|Decoder0~1_combout  ) ) # ( \pixel_gen|Add0~17_sumout  & ( !\pixel_gen|Decoder0~1_combout  ) ) # ( 
// !\pixel_gen|Add0~17_sumout  & ( !\pixel_gen|Decoder0~1_combout  & ( ((!\clock_gen|Equal1~0_combout ) # ((\reset|reset~q ) # (\clock_gen|h_count [11]))) # (\pixel_gen|Decoder0~0_combout ) ) ) )

	.dataa(!\pixel_gen|Decoder0~0_combout ),
	.datab(!\clock_gen|Equal1~0_combout ),
	.datac(!\clock_gen|h_count [11]),
	.datad(!\reset|reset~q ),
	.datae(!\pixel_gen|Add0~17_sumout ),
	.dataf(!\pixel_gen|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[7]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[7]~13 .extended_lut = "off";
defparam \pixel_gen|address[7]~13 .lut_mask = 64'hDFFFFFFFFFFFFFFF;
defparam \pixel_gen|address[7]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N39
cyclonev_lcell_comb \pixel_gen|address[8]~14 (
// Equation(s):
// \pixel_gen|address[8]~14_combout  = ( \pixel_gen|Decoder0~1_combout  & ( \pixel_gen|Add0~21_sumout  ) ) # ( !\pixel_gen|Decoder0~1_combout  & ( \pixel_gen|Add0~21_sumout  ) ) # ( \pixel_gen|Decoder0~1_combout  & ( !\pixel_gen|Add0~21_sumout  ) ) # ( 
// !\pixel_gen|Decoder0~1_combout  & ( !\pixel_gen|Add0~21_sumout  & ( (((!\clock_gen|Equal1~0_combout ) # (\clock_gen|h_count [11])) # (\reset|reset~q )) # (\pixel_gen|Decoder0~0_combout ) ) ) )

	.dataa(!\pixel_gen|Decoder0~0_combout ),
	.datab(!\reset|reset~q ),
	.datac(!\clock_gen|Equal1~0_combout ),
	.datad(!\clock_gen|h_count [11]),
	.datae(!\pixel_gen|Decoder0~1_combout ),
	.dataf(!\pixel_gen|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[8]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[8]~14 .extended_lut = "off";
defparam \pixel_gen|address[8]~14 .lut_mask = 64'hF7FFFFFFFFFFFFFF;
defparam \pixel_gen|address[8]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N9
cyclonev_lcell_comb \pixel_gen|address[9]~15 (
// Equation(s):
// \pixel_gen|address[9]~15_combout  = ( \pixel_gen|Add0~25_sumout  & ( \pixel_gen|Decoder0~1_combout  ) ) # ( !\pixel_gen|Add0~25_sumout  & ( \pixel_gen|Decoder0~1_combout  ) ) # ( \pixel_gen|Add0~25_sumout  & ( !\pixel_gen|Decoder0~1_combout  ) ) # ( 
// !\pixel_gen|Add0~25_sumout  & ( !\pixel_gen|Decoder0~1_combout  & ( ((!\clock_gen|Equal1~0_combout ) # ((\clock_gen|h_count [11]) # (\reset|reset~q ))) # (\pixel_gen|Decoder0~0_combout ) ) ) )

	.dataa(!\pixel_gen|Decoder0~0_combout ),
	.datab(!\clock_gen|Equal1~0_combout ),
	.datac(!\reset|reset~q ),
	.datad(!\clock_gen|h_count [11]),
	.datae(!\pixel_gen|Add0~25_sumout ),
	.dataf(!\pixel_gen|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[9]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[9]~15 .extended_lut = "off";
defparam \pixel_gen|address[9]~15 .lut_mask = 64'hDFFFFFFFFFFFFFFF;
defparam \pixel_gen|address[9]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N27
cyclonev_lcell_comb \pixel_gen|address[10]~16 (
// Equation(s):
// \pixel_gen|address[10]~16_combout  = ( \pixel_gen|Add0~29_sumout  & ( \pixel_gen|Decoder0~1_combout  ) ) # ( !\pixel_gen|Add0~29_sumout  & ( \pixel_gen|Decoder0~1_combout  ) ) # ( \pixel_gen|Add0~29_sumout  & ( !\pixel_gen|Decoder0~1_combout  ) ) # ( 
// !\pixel_gen|Add0~29_sumout  & ( !\pixel_gen|Decoder0~1_combout  & ( (((!\clock_gen|Equal1~0_combout ) # (\clock_gen|h_count [11])) # (\reset|reset~q )) # (\pixel_gen|Decoder0~0_combout ) ) ) )

	.dataa(!\pixel_gen|Decoder0~0_combout ),
	.datab(!\reset|reset~q ),
	.datac(!\clock_gen|Equal1~0_combout ),
	.datad(!\clock_gen|h_count [11]),
	.datae(!\pixel_gen|Add0~29_sumout ),
	.dataf(!\pixel_gen|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[10]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[10]~16 .extended_lut = "off";
defparam \pixel_gen|address[10]~16 .lut_mask = 64'hF7FFFFFFFFFFFFFF;
defparam \pixel_gen|address[10]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N24
cyclonev_lcell_comb \pixel_gen|address[11]~17 (
// Equation(s):
// \pixel_gen|address[11]~17_combout  = ( \pixel_gen|Decoder0~1_combout  & ( \pixel_gen|Add0~33_sumout  ) ) # ( !\pixel_gen|Decoder0~1_combout  & ( \pixel_gen|Add0~33_sumout  ) ) # ( \pixel_gen|Decoder0~1_combout  & ( !\pixel_gen|Add0~33_sumout  ) ) # ( 
// !\pixel_gen|Decoder0~1_combout  & ( !\pixel_gen|Add0~33_sumout  & ( (((!\clock_gen|Equal1~0_combout ) # (\clock_gen|h_count [11])) # (\reset|reset~q )) # (\pixel_gen|Decoder0~0_combout ) ) ) )

	.dataa(!\pixel_gen|Decoder0~0_combout ),
	.datab(!\reset|reset~q ),
	.datac(!\clock_gen|h_count [11]),
	.datad(!\clock_gen|Equal1~0_combout ),
	.datae(!\pixel_gen|Decoder0~1_combout ),
	.dataf(!\pixel_gen|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[11]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[11]~17 .extended_lut = "off";
defparam \pixel_gen|address[11]~17 .lut_mask = 64'hFF7FFFFFFFFFFFFF;
defparam \pixel_gen|address[11]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N15
cyclonev_lcell_comb \pixel_gen|address[12]~18 (
// Equation(s):
// \pixel_gen|address[12]~18_combout  = ( \pixel_gen|Add0~37_sumout  & ( \pixel_gen|Decoder0~1_combout  ) ) # ( !\pixel_gen|Add0~37_sumout  & ( \pixel_gen|Decoder0~1_combout  ) ) # ( \pixel_gen|Add0~37_sumout  & ( !\pixel_gen|Decoder0~1_combout  ) ) # ( 
// !\pixel_gen|Add0~37_sumout  & ( !\pixel_gen|Decoder0~1_combout  & ( (((!\clock_gen|Equal1~0_combout ) # (\pixel_gen|Decoder0~0_combout )) # (\reset|reset~q )) # (\clock_gen|h_count [11]) ) ) )

	.dataa(!\clock_gen|h_count [11]),
	.datab(!\reset|reset~q ),
	.datac(!\clock_gen|Equal1~0_combout ),
	.datad(!\pixel_gen|Decoder0~0_combout ),
	.datae(!\pixel_gen|Add0~37_sumout ),
	.dataf(!\pixel_gen|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[12]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[12]~18 .extended_lut = "off";
defparam \pixel_gen|address[12]~18 .lut_mask = 64'hF7FFFFFFFFFFFFFF;
defparam \pixel_gen|address[12]~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_first_bit_number = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_first_bit_number = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mem_init3 = "AC78C0E8E7929D264EFC91416F7802A39E62C903F6C43BB39E3440FE1E96C088C17B933E1EF845FAD443B440CC3E62079291FD2D4FBAC006F79E7209459042588F12820BA41399A9C51F2DF8044B8C463C5E959144EC5A70FB65C12FE891EE24B1AB445BC480214B0BC20563966E8973888A439A069CC47E5121AD8944271A88D4BA6292F2A59A44184F0037C584C780F162400C80A94623BB4FE8A42DBFEC64350D6F9C7379D8EBCF23FF790CD97BEEE6D1C233F9B44D4AD33C4A32DC8E0C32452FFCCFE243E40FA03777DE73229C639FC1F930E68D936EC4D59A9A56DCAF1EBF221A6324296612457548C0A8801BFFC639D3CC76059A23DC02E3E492E24126";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mem_init2 = "8599AA409904173D3FC7234AB466218444BDA9C8AD3B1159A8229B86903E2F637AE92235566A972DC1EEA006848F07BF6150E6EE919CA837C260C27F718B3ABF81D67ACB012D1005E71BF8CE00AA805B2F5BE6E120C63DB51A62A5C0118F6AF881F3E7A97E3B3EB97DF414287D327DB5C67FDCC614AA029223CA64A471F8C735CFC89485E986F1617B28181833F85375910779CA40ED599D17A776E1FA2AECC4317866374816BD0E733BB309E74F4AC163D7D458BDF9FA7A7DCA99B1FC625F0A91BF541CD2E0CC95E1DB0F400D46A96C3EC09880300E17E08E1710123E0CE7C743B8BE1EE2ED9568E065BBAE00AA48C02B67D4A595421062E147F6DCD2F966EE";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mem_init1 = "1C25CF9E3E01A230A950FF5480B077362D888125DA670C450AD9C5F5C3EBC9D941CC82380587F94D26F648F89BC282B85CEAAC8AB8A9C09BC01363D4C251245A4C29CF4119D78B28D3C9653F1BE5C1AA4C8FDC78E7C402B8186AAEE38DEE42B6CF542C9391BB185B5326906D4FD482F051F800489BE218D6BD3B5686963622B858CAED855C4E3CB735F0BC38878B6BDA60D3A2482EC70FF48F3F80B98C41C034A500AB313C23A2E4F83ACC6719B2FF1847E58273A970A05A82DA920B04AA6DE82F0DB5640141961954C4661E8A0192FAF85ACC9F72711ECCD2F23A55E11BA1E1077E39831B9B6DBAD55C0141D3FF8A81ECCC9FFAF1F837FAF8D4DC8711251301";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mem_init0 = "9B7B9FA90252C1BE79F2E4908FC266E50236EF52A533C1783FC0DC4039F9EF815898B929D0FE93469A7A9EB7EC5072B0BD85F44303397D044932986A6585EF37E3021C6BCBF8E6D8C84ED05B06C609FD3A589CF73611C35A37D74F4514D3DB73310612C840F3F09C7C587D93C9080EF890258B15E6C6B515863D7685DDECA610AF68D52601753941F32C989D448E2EC6E14006A43CC7E03590193A9681AA0A5E98985AAFB6C6C79DAE4D5CE9339AC46C9CB24C394BAB8DAEA15741CF214099382A2FCA2B096BD1A67925FE30736DA6A2F17AD1F8357447F3FC36823BC63C357F1E201E2D3337EB30AAAA21470965FD7E01EBEC2076BEF419C83A064282A6C436";
// synopsys translate_on

// Location: FF_X6_Y2_N41
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N54
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w[3] (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3] = ( \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14])) ) )

	.dataa(gnd),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w[3] .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w[3] .lut_mask = 64'h000000000C000C00;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N54
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1 (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout  = ( !\pixel_gen|Add0~1_sumout  & ( (\pixel_gen|Decoder0~2_combout  & (\pixel_gen|Add0~9_sumout  & !\pixel_gen|Add0~5_sumout )) ) )

	.dataa(!\pixel_gen|Decoder0~2_combout ),
	.datab(!\pixel_gen|Add0~9_sumout ),
	.datac(!\pixel_gen|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1 .lut_mask = 64'h1010101000000000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N15
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0 (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout  = ( !\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & !\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]) ) )

	.dataa(gnd),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0 .lut_mask = 64'h3030000030300000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y14_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_first_bit_number = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_first_bit_number = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mem_init3 = "FB29A85018017A2C626F9220A80AA9420636086526F4D5B8B6F469A57129904801F566F8B51650FA5F3AEB123FF3FAC22F6013FD14D6BE596A748A717E27A96696EE28A7A67849206A4A461EEBB64BA19F8BE456246FD366AAE95F7969447E9599B7C5123F5DB5AEE6EE29AEBF5C69BE14D285F48844BFD1F8F0174B43540E48EA106455D8B017B819163A14939E7DB48BD8F2BE5D76BD99FD3AE0088C4FA967B838FC144A93B9DE29F8DC5AD00409F9A0574143F576B5B42C1B94E38118E2011CA984867ACE7E248392E438B2F9D954377AA2D04E2092EE23070039356CA4FEA090F66D40F76B489E6E6ABF5246F9C0D2AD99E2A2E8EBF5500EE567FF08B11C";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mem_init2 = "B2FCF6A5C08B8B1F36BFE806334F88399EA441176779333DE964144ED938D447A010ABE2936950885948848AC66A745A6CBC245D6F5108A4E0BD4EE786BE51D7FF96C67CE75EBC108B187827B0CF39E30D58D0012FF8C4F69CD9D7450D65B7CDE0F01EEEF4E0854BF0F9F86096320DA8D790C21485DB470EB7D06AF20E214DCB12BFD47E84553B330DFDB69D1673E8668D3366D695A3D73A0DD9EF2EB898FB829E7E58093E9D48885055F7B48206A6B5FDDF655F6D0429A7E3FAF5A6A8082ECADB2A163005463D086079B10797C1DAF39D871F8882387BCC960A1B16BEC6D814FC841CFEE8A13DA04FE9B51387022EA6CC42606A027E22B7FE0EC040FDBCB1D5";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mem_init1 = "BE7BF1799E32044B3CD52866902956AC9B3E77BCD00F187ABC0409DA4A9BD130C9EF3D00424612F8F1323B126060BB33A87F80506ED9539C0AB7E7DF7020A2ACBC115A9846E29C5E6CC873C6FE6606F1F7727FD320F3795A9BF748318F6039D697B3157D41D8D0C74A51216442C4C55EC4CA63C77C7E06F4B534551F223A99B2ACC623E864084B04708D1679BEDC122CB2F06315F63B668F1677B6454E06F8F95C68B0AF2035D852C70F282E2FBB3B2B971C37FF3951CE7352A4A064A827D13A02B6FDFF6316FC3900C7842B207820B5011129DD57825BBBA86F37AA6220BC0942FA2AA7F1D8A066E3D4ECFE5EB4DAD30268C62B2245BED5A9EBC6CE8CC36841";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mem_init0 = "1E93D13C48A6A4D9786826BF6814B7ACAD270267FEF55B862E53A92EBF388EEEB6B5D0D46501B6490057568FCC1BB847B61F032E6B62300119413B9223E58A38832E1828B9D60386F8799811B57B56BBD08F4ECEFB679006A8AA9274088B2C1DDB6331C26006F57A02575A665298A599DE8AFCD915CB7CAC229F6349ED8D94D90209E46C6C3CAAC6A9DDFFAC7DC2B7707AAA3063A623E20A85A46A03F1C84D2C1C0EE80941FA00646F00A0D8EC54C9B8D4BE365573CAB07711D18E53A7D4E1653EF9783FF4F070AC0FF813DD4CD30B02B9C9295E6D0BD548C89C7F5771FCD43412D5C6D3CC262B6D2554819783D02CB8523A4861AF53BFA6B02215250E04AA20";
// synopsys translate_on

// Location: FF_X2_Y4_N58
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N55
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N36
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3] (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w [3] = ( \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q  & 
// \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout )) ) )

	.dataa(gnd),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3] .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3] .lut_mask = 64'h0000000000030003;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N0
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2603w[3]~0 (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2603w[3]~0_combout  = ( \pixel_gen|Add0~1_sumout  & ( (!\pixel_gen|Decoder0~2_combout ) # ((\pixel_gen|Add0~9_sumout  & \pixel_gen|Add0~5_sumout )) ) ) # ( 
// !\pixel_gen|Add0~1_sumout  & ( !\pixel_gen|Decoder0~2_combout  ) )

	.dataa(!\pixel_gen|Decoder0~2_combout ),
	.datab(!\pixel_gen|Add0~9_sumout ),
	.datac(!\pixel_gen|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2603w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2603w[3]~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2603w[3]~0 .lut_mask = 64'hAAAAAAAAABABABAB;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2603w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N39
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2603w[3]~0 (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2603w[3]~0_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q  ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2603w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2603w[3]~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2603w[3]~0 .lut_mask = 64'h0000000000005555;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2603w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N39
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w[3] (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3] = ( !\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q  & (!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout )) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w[3] .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w[3] .lut_mask = 64'h0808080800000000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N33
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w[3] (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3] = ( !\pixel_gen|Add0~5_sumout  & ( (\pixel_gen|Decoder0~2_combout  & (!\pixel_gen|Add0~9_sumout  & !\pixel_gen|Add0~1_sumout )) ) )

	.dataa(!\pixel_gen|Decoder0~2_combout ),
	.datab(!\pixel_gen|Add0~9_sumout ),
	.datac(gnd),
	.datad(!\pixel_gen|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\pixel_gen|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w[3] .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w[3] .lut_mask = 64'h4400440000000000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N42
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w[3] (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3] = (!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q  & 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & !\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]))

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w[3] .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w[3] .lut_mask = 64'h8080808080808080;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = "8F9909DAC1B01CFE23192FFC37EFE1C0ECA2FF25B77BFD1B64AD823003F827479326EDE58FD05BFB7FE240A0F200183ED731E7803787E040E5AEF0CB573BE192D823DF84FE19BF4E886007FB3DA7A97A3576FF75BEB7F1179723F803C8031FE0F3F770DDA71BFFB2139319D82477EC489FD81639FFB96E1EFAC7F2EE2F8FE1216DE2FFDE9818F3BF1FC6F0D7070BDF33413981FE01FE800C3BBE1200F468B20F88EA82B529E003D0D220FF1D2378007F0007F1120B831F3BDA89E1E31E0600262263100076429092FFCE70E2ED800390BC05F03B9FF0FFF8E007CE694B0F9E7B846060CCDC0603E722211F7FDAD550A20C6B5C0AC76003982D8DF07933E01E00";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = "1E7098DD5B0E9C793B39D7C03DC8B918FA7C5D0F1E5F44ABB4D61AD5F58400B3ED3D7FE741A009DF1FC71D569DBA7DBCBE936FCC7DC1E0F87DC09F821FFBED1BBC7A8306DD046007EABDC00C440FE1FF1FD1F8DA1F3A1D3C3C13FC0EBFF7E0F87C33ABC00181E7544E082608DAF8C02CD09D9C394C5FE5E0E000E2A91E7ADDB8DA6F843F223E9FFCDDAC643D807D36226C5480A2538470B86C878061BFC4F983F1F9E5291C741C3EC39B807EC23E1F86D33E7A630082AAFC30D74DBDC439E03BCA843C433FD83207FBFFE72538341C3EA98790E73DFE3D37219CD1CE03F64D5073B01B4B34C0C047CBB13FCE20330637EFF70376E0741C3CB62060071D04C0DF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = "0F997DA71CF1C505AA6CDA68269FE34EDE7E011C930B100F0187FF4A70F4E05E51FBA80003FF03D06F3400273F8027C7A9362BBAE39FFFBBAA7A00D903180038FFDBFF4A75E4805F7EC4983FE2FB07C07C3703F0C0060097082DAFD203FFE0EC246A1EF02108FC70FFF7FF4AF0E4C07BD9775F7F1E3807C4D0CFFFCC03FF8EE3A7FEF1ACEF3F0793396A1C88F0FFFFD0FF80FF4AC0F7C0794BC0A1400001FF2F03D32032FFF96D404A1CCE2B3E301E03C6621187C6FFFFC0E3FFFF5BC4F7C3B01BC0CE07E001FE30FC2C9FCDE3F16A07CD7ECA4D900F1838987D1B048FFFFFC0A1C01F34C0E7C2060A41BF3FFFFF6128D4EFFE7300042A64630E51E5E088F8D0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = "1B156664DEF51FC0E007FDA8C4FF03CF959D67D8000421CFD5AE03AC8FFF095B73E43FE403E7E093E81066DCCCF80000FE00FF2B56067FCF16A5D800FFCEC7DF83883FC627BFD3D27BE47FF6C00FF4500DFF6CD89F780000FE00E3DDC8045FEF626D4704E033DFD92B10E3F3307826967F885F5BF8FCD3C6E8FF98F32F3F6000FEFFE3EAB7C1400804550304FE0037D90270C7D8DFBC249C59DFDFA8E2180EAAFBFF9CE39FC7E0071CF801D688F4C0191051D8FEFFFFF8306B77038D8B068D37F9E193B6A847F838BBFFA3CEF907E0075EF80013533CC0138DA29A3B7A3029236D7722A7230789B3531E2D760467FC38D3C7A314E007E0075FC80010AD48CC37";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N3
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3] (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3] = ( \pixel_gen|Add0~5_sumout  & ( (\pixel_gen|Decoder0~2_combout  & (!\pixel_gen|Add0~9_sumout  & \pixel_gen|Add0~1_sumout )) ) )

	.dataa(!\pixel_gen|Decoder0~2_combout ),
	.datab(!\pixel_gen|Add0~9_sumout ),
	.datac(gnd),
	.datad(!\pixel_gen|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\pixel_gen|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3] .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3] .lut_mask = 64'h0000000000440044;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N3
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0 (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout  = (\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q  & 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]))

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(gnd),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0 .lut_mask = 64'h0044004400440044;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_first_bit_number = 2;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_first_bit_number = 2;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init3 = "52900027003693C3FCE513BA0F8F9860638C9FE7EEC35344F230BE7A84DFE1C406516D30E2A1CACE6ACE2E0D03F96B7AC78704AA0160724D3A1303D2D182178CA68F9DF792281C43CF2A1138E7565ADC2ADC2A0D01FE95383F001F5462168CB5991C5FF7BE9B068DF17C06B7A2C5C81F2619E9D08EE45259AADA8A0D03F96886D0FB52ECE15E7AED06EB63DADFB76C1F47AD63435184C9B2FD5A7BC71CA84D615ADE9A0D023C847C3FF455ABE558FC1802C1A7FAFC09CC090C2FBCBC1B461E7D97ADCE061968D9264CDC1A0D02397B01E00BD3B5E158FFE01EFB7FCAF8F9E69DBE0E2EE696E8B1EDC1CDFF0E3340912A5CDC1B0D023A7A81C038D0EA02AE61C4";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init2 = "3041947F4D91C8021450B4C01F76C42AC1B360381DDB936E9B34FDF57E3FEAF8FCC7E9E66BB0CFF74C0180384C0E29EE9F5EFAD081ABFE98A05460391B96BC1C91167FF57C3FF640E337E9AC5BC72C0B730759FB4E1A33FF2289E2F53E90EFD1F1F9A4133A36BE816414FFF5603FF9049CE7E98BFBCC47E2CDB6BFFE0C1DB7FB33ADE506F2D5EF42F88BDDF5E236A2F14CDC7FF1103F0ECF0B9FE99FE63FCA07BBB7D808000CA000A00993441D17580419497D55E06C22DE9B6C3FF1103F0578E07F29972347ED07DD5ACC5800000B9844DC149FADEDD54AACF9AFD2C54C60C4736C7FF1103F1BB09F8709B6EA300E7805CAF8C000224BDE24591ECA4C034D80";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init1 = "A56368DB2D6E39CA0D2A23D01CF8AB58FC07FD85F896E35C0DCB87C0237B4BB5D245F9650890D3FA6E65171FC8EF19CCB0AB1000DCF8E0877D18F7C9BFF50C3CADFCAFC086FA4FB42CCB562E2D21AC0CE7AE553647CF10EDB6A310009CFD804003CFFBC9C41BED89A3FD20C0F0FA6475D3CD5937F407AA7EBA1A9EAA951E314C46D31000BEC011C700672DC9E5893BD3ACFC62CF13F8FC047E4105F8B35137B1D9B6B9EA2378E34245F3A0003F8FF0FFFF3AD0CB7E14334B63CBECC013FD38055F481CD9232FD1BF8C380B5CDF78E3B7CDE3A0007F191AAB63BFEA8B5DE026365CFAE00612057C8146011F4B7557A49DE0E74965C6F38FF74D4BA8003E36ECDB";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init0 = "EF98289944180E348C4D53AF04FD9449E704FD00488FF2A6888509F878C1E6B39EA61E8524CE5368BDF65F3B458F1331428BE00001C5F4493F04CBD98BDC4C6AE4998A18047B2F379EA61E00EEB5ACAA22EDBC2A44881BB74D8D501F044394C8CBB82EBEFB7F213C79C09C4DB4FF0F0C1AA600069B5BDB2A6C067CEE44881B36014002B13FC4153F9ABB10644194B08C47CEB4CE9FCF1C2A3A5600389094DA3B65079CD144881A5380F000C07FC40EF853D91365771EB60ADD0AF1BB943E3817725603B827ABDC074D807CD544881B49A948019C3E6054F9E874F281CC863C29999F097A743060F562060FB7CB57A003CBFF1ED144881FEBE27C70304E4216DB";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N3
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3] (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3] = ( \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3] .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3] .lut_mask = 64'h0000000000C000C0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N30
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3] (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3] = ( !\pixel_gen|Add0~1_sumout  & ( (\pixel_gen|Decoder0~2_combout  & (!\pixel_gen|Add0~9_sumout  & \pixel_gen|Add0~5_sumout )) ) )

	.dataa(!\pixel_gen|Decoder0~2_combout ),
	.datab(!\pixel_gen|Add0~9_sumout ),
	.datac(!\pixel_gen|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3] .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3] .lut_mask = 64'h0404040400000000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N48
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0 (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout  = ( !\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & !\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0 .lut_mask = 64'h4444000044440000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 2;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 2;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init3 = "9FE3F2F488A3E3FC24E62F80D800E8E9F2E7D1A41A29D19C85E7ABAB471508786AA27F3AEF9601F0D8E0B415C91B2FA579C0049E3083EB70F3C7A9BFE25B0666B80496F585532F78CBA26E01AFB9DC3CF9E07535149BCFAE45CF16B83821ED8BC35692587DE9AE2002B0CEAB9E90BFF1CAA8C27E4FBA1FDBFB0F8B6F68B77A610367A31CDFEC97C3E07A76573EE47A3F93E15C9B62878FF0DCA6FE3B3C1D795C019116CBD12023ED5F8F10EEEC3F14437036933635A6F56E89AC4A4F55DFF7C004ABDC04A14366BFE763F6D469279E7B9C75B3933E361041387FF656A8BD4E341B63483D5244B58725A3D8A463C7E7F09F23F47125A7FC494F0093171FF21BCE";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init2 = "F8074E43F810FF8397E5D979636457A083A01FB14DB3D3D00D9F0EB5E55A700235188CF203391FCEE602CF836BB7FCCA8E7600575D9E73B087E2BF01DF4E0B3927BB0C018D5A006624256B0C200117CEE20ABD0116AC0E596B83DD9663CF883820A57F8124ECF0C6E30A1D4B8D5A0022DE9A6337FF77A7CFFE1D9F41777F548F7142F0725075230C29983FCFD9C8F138987A3DF673543F7A2270A3A9FFC6AF81FE138D1AFCB25DBE8FA0914820D414DE3C57C039244030270FE47A05C693DBFAC6B87D311F06AFC1FE15DED99ADE5ED8DA58F886B6673EFF29554023C5D779E06718312188A821FA1B246DF3823EBF93FC06CF7BAE14A7FB9EB1AAC99222FF3B";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init1 = "416F3823C4C79BB4D0DF270B90A870F4003413F9E03F363FFC0C4B6762AA5E2E813D67DF6E7FF8804E7ABF2783C80FE80720FE49364CE130402EEFEBE07B173FFC3CEFA180EA513E90A8098D4912D8845EA65E388130FC1C8001DF623CB3E06671E56DC70FFF063FFC3C96A27FFB7FFA7E95545E7F7A9AD6D6813DC7FA60F863F81F1E563923F8E5375C8DC11FC05817FE47EC3AEFA1E65CCF76FB8F54AA427FD5DD8C3EF2FFF89FDDBAE1954B4B1E7D4F62520117005847FE7BE42264BB7BDECD48FBF72843C773A076A787E53F10D3478503B18A5E065D436539815E00C047FE78FEF21512575D7C8F5B551A48C7A520227F0EE047072DC38243F2C8DC104D";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init0 = "6125C87BE37F90F7200916139075B0A7B7FD5C22CF25BD062E0F0078DFD0FAD824E700EDB6CC831DA0468E81E37788C020F356BE8CA3DE508BDBD6865FA7F1C6A60BE038DDE7E4380FE380EDB09E031503478101EB37884020F1742C90BDF8C847479FAC8F47E0FC37D3E0B83008E6D9FDB8E0EDA91B0124CE47C5030F4E96C801F81454D0B6A48963D37560537FE099D567F30047B7FC7FEE81E8C54B3E008B532CD6781D7864DBFFC70421CAE0C6F2A14F208647681021F7080EC7496019FFE67E0C8D6F3BFD24A5E35ABC01F0C8C9FFF7043886BB4F90D09FAB5E76C81821DE1800C034081BFEDE1C00BA6F3BFD19A7908071E107064B9FDFE43EA9811867";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N12
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w[3] (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3] = ( \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q  & 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]) ) ) )

	.dataa(gnd),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w[3] .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w[3] .lut_mask = 64'h000000000000C0C0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N45
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3] (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3] = ( !\pixel_gen|Add0~5_sumout  & ( (\pixel_gen|Decoder0~2_combout  & (!\pixel_gen|Add0~9_sumout  & \pixel_gen|Add0~1_sumout )) ) )

	.dataa(!\pixel_gen|Decoder0~2_combout ),
	.datab(!\pixel_gen|Add0~9_sumout ),
	.datac(gnd),
	.datad(!\pixel_gen|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\pixel_gen|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3] .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3] .lut_mask = 64'h0044004400000000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N15
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0 (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout  = ( !\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q  & \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0 .lut_mask = 64'h2222222200000000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_bit_number = 2;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_bit_number = 2;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init3 = "8504B96669A2F5CA81994511DF1B43C2BD92300E56D487C073C9A92243E0FDF8CA03120A4E7E00FE3D4756DD4C84A044C8BAB730B810C7937311400E152BA6801C3EEB584BE1F579960420A24EBFA361F4416AF0F3D078C10D1D3407C17A93DB7339200E8A516038E7C9EB59DFE1F4B9943260803CFFAB41E75066D127641806B1A2422BABCD83FDC66DA00EAEAAE0387806CADD8FC1FC49060C6031B3CEA94821421D6FCB22DAE84B2F527BF25503FC9DFC402C14A9E4383F005AA71CC16389EE6AF0379131F94074D4D33023CA51F68B61E243308123FC9DD3600C515B3F57C3C57BA61AC07615E76D283F9FC2D5201B06FB4E586C83543CA0A51E313837FE";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init2 = "BB939FF9515D2FFFE079CAA613C3E5B11CD79CC750E3DBC84C8D80389A08AD9465B3220C9BCC373EE66900140172FFA7EE64A7D6DBDF968925C29D385384FEE00BA9A0AC1D6C761324E4B33C93F56F3E58CE000E006B4F8FE76016A49A3F8889934EC3F95B1CF476E48586C2C5C203A5451A7FFD51A9FF3EB3B3EB9C37725C060FC94829983F94084828CED77FBB2A7F7F538F7BFD710417D28785B439948F1F2673F019D3137820601995A5DA2607D060CD9F847C43207FEC44E084E445B990EDC421FE02CD5F1F68EC23F3D85420C0601D49A54A36CFD07C0FC8987407B067324C733153FF45D0B600FF80B45EFF1F79969FB7CBB681D1630DB9A5662ECFD4";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init1 = "CDBE608AE388347E1972F1276942469D5432A4AAB4225FEF5873E028AA1CFFFF0DF897148C1BA78E9DA28CCEE312246742557B8252FD042FDC78FF3EB06D6FEF52E3FF87615667FE0D21C1AB370F638FAC73A0E603627723C11F00526CEB6C76C1FF8E0F2E093FEF16CCFFF8D4E63BFF0183B4C4C9C477B9A2A68C0707E03303E0B073ABDEC2ED6E70F881C3AA4917EF359421819BE39D00F6CB092E12F03C79C357E81F0F985381018411EAB5C4B44DAC3921155D5AD3CF3533003F293F23FF9BCF0D90ED0E6141003F97D80C15A787701BBC73BF534FC8CBE372CCE1C3A3EF2924E03F570131FFDBCF0CD71182E2C044D3ACF8FC18F707F231FFA1CA9C8746";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init0 = "B28DCAA9C1A113074850FFFCB5DB9C3D83386A68A99DFF0480F05FC0011B92607105FFA0B0DFD63B897B86B16FEBE005CB5E23C3643CE31F85E7CAA8A713E8E4467B4040275C97E4C6EF79E166DFEF681EEF6DB5EBDAD3870A6C7C0766EA7FC03CCE8A93C92291F80D0C532C81DC003AE653C0B55EF7EC37BBF7148A5F9E13CF0B273FFC66358070DB268A96DB7C07FC48CB5B012204ECB9E1BC03B7CE7FB823A0C086F5BBAAB3EF61A7C7F92BDBDFBD80E9DBB72EA02FDE61E57B735008F821C3B378E2A467D601111F811B5F3CDF8869A738075ADD5FF28719EB7650B07FBCE239B3D7201CF041E3830F2D3847A840B0DA90CB86DE0F08EAA73FE692AE51DD";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N48
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 .lut_mask = 64'h440344CF770377CF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N15
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 64'h0000000000000002;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = "D67AE2C6763000000F87F003FFEFFFC00C8000FC700002031B7DFFFFFFF8003FFFE6FFFEDF8CD07D567B157943A000000F8FF87FFF87FFC004000FF8F0001E033FF0DFFFFE18003FFFE01FFFE71E1F3FBAD212A85E2000000F9DFFFFF807FFC000008FF8E00000037CF019FF2400003FFFC01FFFEAF053EDF9FF9A7CF60000001F9DFFFFF807F38000000FF0C00020033CF001FF0000003FFF801FFF1FBBEF8F1FFF04A47A0000203E1FFFFFE000000000000FF1C000E0033D8001E30000001FFE001FFFF0303C67FF1A413DE80000607C3FFFFF8000000000003FE3C00060037B0000C00000001FFE001FFFDC668AA4FC094E5730000060FC3FFFFF00000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = "E00F7FC3C001600177200000000006FFFA005FFFFEA40D1E2223055240001FCFFC7FFFFF00000000E03FFFC3800180006600000000001FFFFC001FFFFFDC1FC29121ABEAE0001FFFF87FFFFC00000000E02FFFC70001E000C400000000001FFFFC000BFFFEDFC242E2E0A350E4003FFFF07FFFF80000001F1FFFFF8700012000EE00000001C17FFFFC10003FFFF6B54DA0DADCC3EC7BFF7FE1FFFFE00003007FFFFFFF07000BE000F800000101C1FFFFF00000030001B9F08A1E1FC7FFFFFFFFC1FFFFC00007C1FFFFFFFF0F000BE00058780018C201FFFF20000000030036FC1414808ECFFFFFFFC1FFFFC01FCFE1FFFFFF1F0E000BE00071FF9FF8E3FFFFDF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = "0006800000000C9DE251E48FDFFFFFFEC3FE01000CFFEFFFFFFFFF1E000B0000F3FFDFFFFFFFFFD0000FFC0000000E5C0E03F5CF1FFFFFF887FA00001CFFFFFFFFFBFF1E001B0000E3FFFFFFFFFFFFC0000FFC0000001E0F0067F987FFFFFFC00FFA00001EFFFFFFFFF7FF1E001B0000477FFFFFFFFFFFC0003FFFF000001FCCFEFFF9C7FFFFFF800FFA00000FFFFFFFFFFFFF1E000800004E00FFFFFFFFFF00003FFFFC00069F3FFBFFF0C3FFFFFE003E7A00003FFFFFFFE3FFFF0E000800003800FFFFFFFFFE0003FFFFFE1C0E9E1FFFFFF0E1FFFFF800781800037FFFFFFFA1C01F0E00180000B1F83FFFFFFF60002BFFFE7FFFFFDE0BFFFFE0C1FFF8F800";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = "FB1000033FFFFFFFE007FF8700000000F3FE07D8000020002BFE002FFFFFFF07FFFFE0C003E0002CF80000033FFFFFFFFE00FF07000000004E3E0000000000007FF80007FFFFFF0FFFFFE0C00000002FFC0000077FFFFFFFFE00FFC3C0000000580E000000000006FFF00003FFFFFE0FFFFFE0E00000003FF800000FFFFFFFFFFEFFFFE1F0000007B387800000000006FFF00000DFBFFC07FFFFE0F00000017FF800001FFFFFFFFFFCFFFFF1780000074FE1E0000000000FFFF000008B07FC0FFFFFECF8000007FF3800003FFFFFFFFFFEFFFFF03F00000FB9F0E00001CFC01FFFF000000307F80FFFFFC0F8000003FF100000FFFFFFFFFFFFFFFFF01F40000F";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_first_bit_number = 4;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_first_bit_number = 4;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init3 = "3E0FFFF80001F03C00018A78FFFF9FE7800000000101BFD5FBFE3FFC3F2BF66E8A17F6C002F1FFC61E01FFF00000F80400030B78FFE007C2000000000E01FF83EAF81FEFFFF8AC8F97FFC6C007E07FC61E03FFF000007C0000030BF0FF800782000000000001FE993FFA07FEFD78214AF552FC000FC07FC71E017FF000001C0000FE05E3FF01E002000000000000FC40C1F863FFBD7BA73C9BC51C001FC07FE70E017FF000041E003FFE0587FC3FF8070000000000007C51D13EFFFFEE7E291D8FB580001F80FFE31C03FFF000000701FFFC040F00F80C1F0000000000007E85AF22FFFFF7FA8E798BBCE0003F80FFE30C03FFF000000781FFFC061E01E0063F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init2 = "000000000000F800442BFFFFEA875438454B8000FE03FFE38F000200000007FFFFF0063E1F8007FF000000000001F80915E4FFFF77C37138DF178001FC07FFF38F000000000003FFFFC0067C3800C7FB000000000001F0013FD5FFFFBF6D7D77DEC3C003FC07FF73CF000000000003FFFF0006783007E7E0000000000000F00005DDFFFF613A7AEFCC0BE007FC07FF33C7C00000000001FFF400067823C7E200000000000001E000EDC1FFFFA83B9710CF89E007FC0FFF39C7E00000000000FF0000067027870000000000000001C00067C7FFFF9E06A7E65EC1F0AFF80FFF39E7E000000000187F0000067027870080000000000001C00170FFFFFF43CE9C5F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init1 = "AFC1F456F00FFE38E3E0000000003E2000000E7027000080000000000001C00BB5FFFFF79F2ED9BA62F87828C00FFE3C73E0000000007F0001001C38400003C0000000000001C00B85FFFFFC7DE64B71EA3F185E200FFF3C71E000000000E1C003C01C38DBE003E0000000000001C38B15FFFFEC6FC59FBBF13B1C9EF41FFE3C31F000000000C07FFFE018389BF007E0000000000003C3FB57FFFFFD6EE01778CA9A2266647FFC3E30F00000000F9F8FFFF8183801E00FE0000000000003C7FB8BBFFFEDE7B40FF0F9A8C789647FFC0F38F00000001F9DE09FFFF07800001FE1000000000003C3FF37FFFFCD579FCE0CCEFDE31B14FFF00F38F80000003F3038";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init0 = "13FFF07800001FE330000000000383FFB7FFFF965FABDFA3DA8E902E0EDFF80F3870000004FC601C03FBE0F800600FE2000000000003C3FFE1FFFBB4177082016FE0DFA7CE7FF00F387000000EF8E0870113C3F9006007E0800000000001C3FFFFFFFF6C3DA0128327D0FD6FFDDFF007387000001FE1E3E1E00183F9006007E1800000400003C3FFEDFFFFF0FB401E84B37B236154BFE00718F000001FE19BF8FC0463F3006007E0000800000003C1FFAFF7FF6EF9E05B12AFE37F3D8B9FC00318F000003FC31FFF3FFC03F3006007E0100000000003C3FFAA7FFFCFC6F824F10789630D44A7800318F00000FF863FFF07FE01F3006003C0000000000001C1FF";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 4;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 4;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init3 = "7FE7E1F0781FFFFF0400038007FFF8000FFBE67FFFF6FE580A1D4282712E40001E1DFFFF007FFFFFFFE083F0F8FFDFFE000000000FFFF8000FFBB3FFF15FFFFF50E9F7FD03E400003F1DFFFE007FFFFFFFE003F0F07FFFFF0000002007DFFC003FFFEFFF794E57FD7FF58B895D0460003E1FFF80807E1FFFFF0007E0E07FFFFF000001000013FC001FF1F19FBD7F07FFBFF8668AADA340003E1FFFC4C3FC797FFF800FC0C0FFFFFF000081E00000FC000FFA32BFEE23008FF17B09B2ABDE0000FE1FFFFFDFFE603FFF000FC3E0FFFE7B000A13800009F80007FE5BDF09A781F3B1BFE42A0A242000FF1FFF7F9FFEE0309F000FC7E07FFC79000313000001F800";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init2 = "07FF3A67C0ACFFBEFE5E5E0DD2B0C0007E1FFFFEBFFFD0000F80FF83E0FE7003000300000000F80019FFDC677F28769B81F75E4DC7B140007E1FFFFE3FFE000007A0FF0780FE0003001A00000000F0001DFF9AFDFF7C21B73817BBB7F887F000FC1FFFFEFFE400000301FF0780FE0003000000000000700001FF5EDDF7F1A1FE8F9FE68A36863C00FC3FFFFFFFC000C00001FF0F00F40003000000080001700001FF7BCC3CFC9ECE937C510FE0D2BF00FC3FFFFFE7C000D80001FE3F01F00003000000000001700001FBF42FFEDC3FB412A02CDCFA493F00FC3D7FFFC7D0001F0000FF1F07E00003000000000001700003FBFF6FAF0617D7468ADE67E8AE3FC4";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init1 = "FC3F3FFFC7C0001F2000FF3F0FE00007000020000000F00003FFFBA5FEFFB1B61E7A5E8A02E9BFFFFC3EBFFF03C0001FF8DFFE3F0FC00003000130000000F00003FFF992E0FEC23B2FBE710D06E3BFFFFC7E1FF8010003E7FFFFFF1E0F8000070000B0000000F00003FFFCA77FF917E4590945F79325FFFFF47801C00000079FFFFFFE0E0F00000700213000003FF02801FFFB7E1FFDB1DCFFD81968570D7FFFF4780000000007FFFFFFE00F1F00E01F0001BC0008FFF03801FFFF3C74FB393FDEF4421A6E4D7FFFE1F000000000EFFFFFFF000F1E01F81F0003FE0001FFF03801FFFC2F01CC5E3866F0746FBC237FFFE1E000000038FFFF7FFE000F1C03FE0F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init0 = "80C3FC041FFFF008DFFFFF5BF05CEFBCFDACB62201D7FDFFE1C00000000FE7FFFFFF001F1E03FC070183FC7E1FFFE03FDFFFFF4FABFFFFC8AEDEE5A817D7F1FFE1C40000021FFFFFFFFB001F1801FC07018FFEFE1FFFE03FDFFFFFD7935BDFB3697177FD1AE7E0FFE1C400000FFFFFDFFDB8001F1800FE07019FFEFCFFFFF03FFFFFFFC79C46DFF7E1C1927D79CFE099C3C000003FFFFFFF0E00003F3801FF0F0CDCFFFFFFFFE03FFFFFFFE2310FABF178E9E26B69180001C387F1003FFFFFFF0600007F380002071EFC7FFFFFFFC03FFFFFFFF0DE4DE9FD7CF9F7040A400001C387FF00FFFFFFFE1F80007E38000201187CFFFFFFFF003FFFFFFFFA3E8B33FC";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_bit_number = 4;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_bit_number = 4;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init3 = "EDFEFF43E3BD0DAB7BB955B7CE0700018C700000781F1FFF000607E700000380000000000001C3FFEDFF7D43F7FFC5009FB6BB4705D70000CE702000783C3FFF000207C700000B80000000000000E0FFE8FFFF9FFBEFC170FD9F0A4079602000CE780000F078FFFFE00307C700000B00080000000000E0FFE5FBFEF73FFFD3DD9FBB3EB25FDE6000CE3C0000F0F0FFFFF80107C700000300800000000001E0FFFFFFFEC3FFFD9AA579FD5A20458C4000C73C0000E0F1FFFFFF01078F03001C00000000000000F0FFBBFFFE7BFDFDC31CA4FCDEEBFF744000C73F0000E1E1FFFFFFC5078E05000800000000000000F0DFF0FFFF9FFBFF43E3E1D2AD201DF5E000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init2 = "E73F8001E1E1FFFFFFF9878E0C001880000000000000F03FFFFFFE38F5FDF9FA895FF195EDE5E000E31FE007F183FFFFFFE1838E04007880000000000003F01FF8B7FF88F2EA4D2737FFE74C81058000F39FE00FF183FFFFFFE1838E04007080000000000003F00990DFFFCAF8DCEF3CA54ECE36C0B04000718FE01FE383FFFFFFC0C38704006000000000200007E00088B7FFBAF8DC721B247FE5EEABFB000071CFF01FE303FFFFE000C38F0401E000000000200007E0001E5FEFB9BC25DC9DA2CA3F3668CBC00039C3FFFFE301FFFFE000E38F04012000000000000007F0187BBFEF3B15F897FDC483E0C829ECA00038C17FFFE203FFFFE300738F00012000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init1 = "000000000007F001FE08F7C0709D246B197E98DFDFF6800038E01FFF0F00FFFF0C00718F8004000000000000000FE000BC95FFCE7DC3A96B9D9067CBEE7E8000386000780E0067FF0C0030C7F000000000000000001FF0003FBBEFE4585076491252B7BD40AEC0003C6000001E0023FF00007C43F800000600000000001FF0001EAFF7EAD4F518FA3B5F3FD343AB20001C7000001C0001000000FC61FE00000600000000007FD0001EDF3FFAC2FE91257710BDB2448EC0001C7000003E0000000000FC701F00003E0000000003FF80000EDB3FF652E7B0A540551F40C92B00001C740000783000000000FC700F80003F0000000003FFF0000F117FEBFBFF3107";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init0 = "3D60FF93FC9770001C380000FA3000000007F8F81F8000FF00002000FFFFF0000F6FBFB144FFA9552DDFEFD26B6F20001E3E0003FA110000001FF8781F0017FF00000000FFFFF0003D300FF8057FF6FDEE57DBC6A02200001E1FFC07F8118000003FF8701F016FFF300000007FFFF0001D882FFDBBFFF1C210BF0F8426E280001E1FFFFFF81BFF8024FFF8700F03FFFF00002000FFFFFC801EC7BDFF477FFFFA55C7D459E2B440001C1FFFFFF03FFFC07FFFF8701E1FFFFF000000003FFFF8003E561FFF3E7FF9CD4DD4478C9C9440001C1FFFFFE13FFFFD7FFFE0F0380FFFFF000060001FFFF0001C27FE7FCC3FFE773A7FB6556B8660001E1FFFFFE17FFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N30
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 .lut_mask = 64'h40434C4F70737C7F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_first_bit_number = 7;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_first_bit_number = 7;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mem_init3 = "FFC4000000000FFF00000001FE004D89522A7E1075B0147FE00963C4470001000000000000000000FFFE000000000FFF00000003FE0046C9D4019C01F00017FFE00B10C4D70001000000000000000001FFFF000000000FFF00000003FE00CE81F4669A69F01017FFE021BAD9778001000000000000000007FFFF800000000FFF00000003FE019CC1E823C587B00402AE7081A88967800000000000000000000FFFFF800000000FFF00000003FE01B4C1C1332B0BBF04020E30CB28890F000400000000000000001FFFFFE00000000FFF00000003FE0094C5001DAE1BFD9C010E2881DCA247000500000000000000001FFFFFE00000000FFF00000007FE0186E5";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mem_init2 = "2A59482F802801DE7C0091114700000000000000000000FFFFFFE00000000FFF00000007FE00CEE5303A28290C2191FFDE0832514200000000000000000003FFFFFFE00000000FFF00000007FE00CBF552687408188093FFFE183A235600010000000000000003FFFFFFE00000000FFF00000007FE0259E5407FEE003880B3FFFE1E7923C60001000000000000000FFFFFFFE00000000FFF00000007FE0121454968CE00188CA7FFDC1C7167C20001000000000000000FFFFFFFE00000001FFF00000007FE01A045C14FEE003DFFFFFFDC1F0466C00001000000000000001FFFFFFFF00000001FFF0000000FFE0048C490CBFE8078FFBFFFDC1F3C5EC2000100";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mem_init1 = "0000000000001FFFFFFFFC0000001FFF0000000FFB8133B40C010E1FF8FDFFFFE307EEDBC20001000000000000007FFFFFFFFE0000003FFF0000000FFC048314122E827FFEFDFFFFFF07DCB3D00001000000000000007FFFFFFFFE0000007FFF0000000FFE00961480B7419FFEFDFDFFFF077D3AC4000100000000000000FFFFFFFFFE0000007FFF0000000FFF000CC42685F0096F877FF7FF0FBA79C40001001C0000001C07FFFFFFFFFE0000007FFF0000001FFF0000442718E909088BFFFFFE0F94F220000100FF000000FFFFFFFFFFFFFE0000007FFF0000001FFF802240D0E76B40B98B7FE7FC0FB48630000101FFF8000FFFFFFFFFFFFFFE0000007FFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mem_init0 = "0000001FFF004CE08090C00C9C4A63FFFF0E89E9B0000103FFE0007FFFFFFFFFFFFFFE000000FFFF0000001FFF0540A49808A01F84F2E3FFFF0E1BDF38000103FFE000FFFFFFFFFFFFFFFE000000FFFF0000001FFFC009ED1941855602B6F707FF0F33AC30000303FFF003FFFFFFFFFFFFFFFC0000007FFF0000001FFFC26125085203779EF77F01FF0F670C30000107FFF81BFFFFFFFFFFFFFFFC0000007FFF0000001FFF40478C300830E2BFF7FF21FF0F6F023000034FFFF81FFFFFFFFFFFFFFFF80000007FFF0000001FFF44CF88116A235F437D9E61FF0F6F636000025FFFFF1FFFFFFFF9FFFFFFF80000003FFF0000001FFF41008C00042415616D1E81";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N57
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3] (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3] = ( \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & (\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14])) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3] .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3] .lut_mask = 64'h0000000010101010;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N42
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1 (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout  = ( !\pixel_gen|Add0~1_sumout  & ( (\pixel_gen|Decoder0~2_combout  & (\pixel_gen|Add0~9_sumout  & \pixel_gen|Add0~5_sumout )) ) )

	.dataa(!\pixel_gen|Decoder0~2_combout ),
	.datab(!\pixel_gen|Add0~9_sumout ),
	.datac(!\pixel_gen|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1 .lut_mask = 64'h0101010100000000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N33
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0 (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q  & !\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0 .lut_mask = 64'h0000000044444444;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_first_bit_number = 7;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_first_bit_number = 7;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mem_init3 = "FF0FFEC3A000067FFFFF1FFFFFFFFFFFFFFFF00000003FFF0000001FFF418C28002605648598028EFE47DFA8A800073FFFFFFFFFFFFFFFF87FFFE00000007FFF0000001FFFC00C280000124E50002408FE77DDCC8000077FFFFFFFFFFFFFFF801FFFE00000003FFF0000001DFFF11C30001108E8BCFB0D0F03F7DC56000007FFFFFFFFFFFFFFF0000FFFE00000003FFF0000001DFFA894000003024D1FABDCF71FDBD61000000DFFFFFFFFFFFFFFE00007FFC00000003FFF0000001FFFA094000040FA040E2238F0DF10BCC380000DFFFFFFFFFFFFFFE00003FF000000003FFF0000001FFFA234100043E4049E03CAF0DF90BCC3A0000FFFFFFFFFFFFFFFE000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mem_init2 = "01FA000000003FFF0000001FFFA00430004C44D3FE20A4681CD13C8100000EFFFFFFFFFFF9F9E0000000000000003FFF0000001FFF5028200302084C03038E001CE1350000000EFFFFFFFFFFFFF860000000000000001FFF0000001FFF5C2740040000A37C420F101CF1148010000EFFFFFFFFFFFE0000000000000000001FFF0000001FFF780A400800021C1EB3B1008CF3010210000EFFFFFFFFFFFE0000000000000000001FFF0000001FFFFC0300000028400401EEC50DE3010204000F7FFFFFFFFFFE0000000000000000001FFF0000000FFFFC4380000431D1605B21133DE212C000000BFFFFFFFFFF0C0000000000000000001FFF0000000FFFE04600";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mem_init1 = "000020664020D91B2DE3210401000C7FFFFFFFFF800000000000000000003FFF0000000FFFD00200000102026AA0040805E3223481000C0FFFFFFFFF800000000000000000001FFF0000000FFFB10500000100018227020803E301E400000D9FFFFFFFFF000000000000000000001FFF00000007FFE1000002606019E424120FE1F70F000000099FFFFFFFFF000000000000000000001FFF00000007FFF4040000041749C8C00B2FE0F30C902200080FFFFFFFFF80001FC00000000000001FFF00000007FFF4020000000098E910122FE0E11E7108001807FFFFFFFFF0003FFFFC00000000000FFF00000003FFF120001002209140161250E0E1180240003003";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mem_init0 = "FFFFFFFFFCC03FFFFE00000000000FFF00000003FFF004000008E0ECD9021A6080E138004F00A003FFFFFFFFFDC07FFFFF00000000000FFF00000001FFF006000018C849202FEC4000E33C0003002003FFFFFFFFFFE0FFFFFF800000000007FF00000001FFFC0000001460BE58E9665000E33F00BB806003FFFFFFFFFFE1FFFFFFC00000000003FF00000000FFF2040000024104A0518240203638004F804003FFFFFFFFFFFFFFFFFFE00000000003FF00000000FFF00400010145AA080A790000373C00FFC6C003FFFFFFFFFFFFFFFFFFE00000000001FF000000007FE0040000148808FC12110C8FF77C00FFEE8003FFFFFFFFFFFFFFFFFFF00000000001FF";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2603w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2603w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,vcc,vcc,vcc}),
	.portaaddr({\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,
\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_address_width = 8;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_data_width = 20;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_first_bit_number = 4;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_last_address = 255;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_address_width = 8;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_data_width = 20;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_first_bit_number = 4;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_last_address = 255;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .mem_init2 = "000020000300003000030000300002000030000300003000030000200002000020000200002000020000200002000020000200002000020000300003000030000300003000030000300003000050000C0000C0000B0000B0000C0000B0000A0000900006000050000300004000040000400002000020000F0000C0000C000010";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .mem_init1 = "000800003000070000C000020000F0000C000010000B0000400007000040000800009000040000A0000C0000700007000070000C00006000060000300002000080000600004000080000F0000000002000010000C0000B0000700004000090000C000050000A0000300004000070000A000080000F0000B000000000C0000D000000000A000040000B0000B0000A0000600007000060000600009000090000A00008000060000700005000060000800007000050000700008000090000C00008000070000700008000050000400002000040000500002000050000C0000700006000080000800001000040000D000000000D0000E00009000040000400004000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .mem_init0 = "050000700003000000000E0000B0000800002000010000B0000A00006000040000A000020000D000010000300004000040000300004000050000600006000070000500006000070000500009000060000500005000050000500005000050000400004000040000400004000040000300003000030000300003000030000300003000030000300003000030000300003000030000300003000030000300003000030000300004000040000400004000040000400004000050000500005000050000600006000060000600006000060000700006000060000600007000070000600007000070000700007000070000700007000070000700007000070000700007";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_first_bit_number = 7;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_first_bit_number = 7;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mem_init3 = "000000003FF8000000043802F5B321061F9A1895FFFD8003FFFFFFFFFFFBFFFFFFF80000000001FF000000001FF4040000080049600201021F965C01FFFD0003FFFFFFFFFFF8FFFFFFF80000000001FF000000000FF82400000000B260431A031FB45C83FFFB0003FFFFFFFFFFFBFFFFFFF80000000000FF0000000007F80000000000536C83CE531FF01C00FFFA0003FFFFFFFFFFFBFFFFFFFC0000000000FF0000000001F000000000005393411BD21FF21E81FFEC0003FFFFFFFFFFFFFFFFFFFC0000000000FF0000000000F84000000000310640D2425FE20E07FFC80001FFFFFFFFFFFFFFFFFFFC0000000000FF00000000007000000001038013F8EB6A";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mem_init2 = "CFF28CC7FFD00001FFFFFFFFFFFFFFFFFFFE0000000000FF000000000030000000004088CC3F68FD57FA9CC7FFE00001FFFFFFFFFFFFFFFFFFFE00000000007F00000000003000000000016D480C001653FBA167FEC00001FFFFFFFFFFFFFFFFFFFE00000000007F0000000000100000000002D13A60220433FBFD03F1800000FFFFFFFFFFFFFFFFFFFE00000000007F00000000000000000000020929242303F9F98D0066000000FFFFFFFFFFFFFFFFFFFE00000000007F00000000001000000000006018921024B9FD20801C000000FFFFFFFFFFFFFFFFFFFF0000000000FF0000000000000000000000402E10004719F5488070000000FFFFFFFFFFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mem_init1 = "FFFF0000000000FF0000000000002000000000018001080278E1B302E0000000FFFFFFFFFFFFFFFFFFFF00000000003F0000000000048000000000004004000318E4E381C00000003FFFFFFFFFFFFFFFFFFF80000000003F00000000000000100000000200E6008A0CE43401000000000FFFFFFFFFFFFFFFFFFF80000004003F000000000000C208000A00010042005B08C670020000000007FFFFFFFFFFFFFFFFFF80000000001F000000000000620D0000002401C1223E088073040000000007FFFFFFFFFFFFFFFFFFC0000000001F00000000000038C0000000720354320BF88D7F8C000000000FFFFFFFFFFFFFFFFFFFE0000010001F0000000000001BE0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mem_init0 = "008000004040218AF5BC61D00000000003FFFFFFFFFFFFFFFFFFE0000000001F0000000000000FF0000000000E04180C81F537D00000000003FFFFFFFFFFFFFFFFFFE0000000003F00000000000007F00000000016163AD8E1FE06800000000003FFFFFFFFFFFFFFFFFFE0000000003F00000000000001F80000000153072AF1E0C000000000000003FFFFFFFFFFFFFFFFFFE0000000001F00000000000000F800000081902217FDE02352000000000003FFFFFFFFFFFFFFFFFFE0000000001F000000000000003C00000003040308693400E8000000000003FFFFFFFFFFFFFFFFFFF0000000001F000000000000003C00000021543D840E9C80C80000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N42
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a175~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_first_bit_number = 9;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_first_bit_number = 9;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mem_init3 = "83AF53ADDC62C7A4BFF155BE81843A061F9FD7B22E4541D372409BB69CCF533FF4855DFBCC78F141E9B93FC4B632C4519D135C790000FA021F9FD3EE8513601C3A40E3E4DCFE0CC0F6C2DCC40640EEFA29D4FBFB384159455BB18AF1000020031FBFC3E526B5DFF372001BF4D4A45247F6035A3F7F019F0667D2A29CABD9B612128CC3700C0002531FFFC38AEA5BA01309DF23C99CABE6FBF0DA6C00AED6D551FC51B9F8F9EC549C7DFDA3CC20000BD21FFFD145FD1EBFF2B88B01DA9E92887B1CB2D43FBE46AA89D59FB9B31970EF72814CD04C000002421FFFC1F4325FBFADEC8B01DA7C25E1811A752FC9CEA1196B50521650375B055D9267D3E020004802";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mem_init2 = "0FFFC3D315F5BC47670803DA86DCD38702D433273F4138CF178C8087E3FA64330181BD2013800D8007FFC3E303F371B21C801BDA3B6783831B5E1DF7F3B7D41DAB8E74B013779A7245F1EB229040D78083FFD3D25AF530411C1813C1E88040031BAF1DA17D1F0A64AE05B751F0168D1B270E0EBE81C314E003FF93FBC821C037B749F3FAE75F9DC703BFD2001FB633DE1489050021562202F67069EFA1C28C6801FFF38BD8E882C45D0710089BFC7C3BEBD0505BFBA3329E14BBE263CC4F62F4173E2B7476E3656001FFFF8BE9C90F752FC1E3F7FC3FE3FC0087C5CED3349CCCE8821775190C1F77FA3196E6AFDEC3A001F7FF88191128DDCDC1E5F802A7823B";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mem_init1 = "530ED2C9D258835B161F15FC1BE25A5F81789BAD7E50FFC800E7FFF89CA9050B4EF8E43801B69D381BCF9093FAFF181C3408227F138F2F4E5043253A036AF95000E7FFA2FEE91FA4373EEC2803919D3C1411F0A8F83FB2DC6E47B3FF111884FB44C31B812ADB3BA000E7FF8E9E3D10FA30BEE0381BE6953817E897D0FFBE361CEE07D3FDB8B3A4B9A48E2180B89E028000C7FFE8D05A66946B8363FFEBDE9FBB3C9F2810FCDDAE34C8C7F5DC7951EE6DA24E375A3D2836800081FF3FE497182B51C323FFEBBE9C3B60BF3B30F820C6BBD3C7E1DF2A4DDF26DCFA634893ABB3800081FF403E9A96AF26C1E1FFE3BE9E070EBA46F0FFD868BC32E2C0D6CAC324C6";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mem_init0 = "83DB18279D0B3D120181003D88ECA9B62B0F1FC01F3FDFC9FC94DD0AFC0E28A5DE64D8DEA2B0EC6F8683999B1699A710018086156FAD768F730FC0181FFBEF879ECCF10C14648C8109D342D8D07EC0CD64230439466F44000181042DE9ACE841130F8D801FFBE7C7DFE896F33C7E2892D9E167218DD9B0517B8AFF9CF73F00010085804D0F0B6C9A539443981C3FE4871FCAC2A6000317B66C0F37C1AF8CCB719F8F17B8FCBFE80100040102F1438C7B13B2422313FFC5010B4B6B8FFF810F560BB063C5339CAD0F0A38F0D7E1FF00110078031CFE51763B739642211BC3CD810B6B1043E3F90051E3379642E3CF2285B5C419C1D8FD0433C03C03D0F0D58D4E";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_first_bit_number = 9;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_first_bit_number = 9;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mem_init3 = "FFFFE07CF73328B9FD48EA700D50E3381C5AD29D0CE706E1A61718E64A0E101534379A000598028EFFFFE057C9C3999F07E81E8F2B47203FE2ABAE2FB6FD1A3B863E4413A5925010254D9D0000002408FFFFE173ED254C38E3D7FC012FB863F8EEADAC2FAAFC24D4865123027AC250183C5EEA0080030D0F03FFE069DD64DC471F2803C1000202001CC3341F4CFC1907234392D2F38BB87E3A18B0A00003DCF71FFFE86FD8D314BFFFCFE021B00702FE1F3A82595B09E1FF93AFF2EB2717981BF9F2FF80000018F0DFFFC23FB2BC747F0220003FB3F8E1DE60403B3443FE4E403BE372C5533AB81052D3EF4000080AF0DFFFC0BFF4A847FFFC0BDFFFAA3FE1C0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mem_init2 = "37C40D315EF299BFC85644A9578338AEE75FEBC0001440681CFFC27E0857204007C7DF800FFFFF97F514E54E568E30FE6395292DD6C4B1B50B336ED0001000001CFFC2FF4868EA7FFFC5FFCCCBFF9FD7F40250D602E3D886B413D8ECFB0338203CAC46FC022500101CFFE27E2C9BFE4003D9038728089B93F62983294AF9B9769768CAD5B03B3CF69D9C867FC00B40008CFFE0FEC1FDE9811C04A22C4345FFBF04E8A7A99BC487EC0087354D6C08FCA76F28847D7AFBF0050DFFE0FD78D28E9FE000106EFC7800001CE823FEFCE32FED066F5E6343A42463860005FF977BFE033DFFF1FE9ABC8C802000EE6A6183FD931FE0B2F26CEC33EC3FBA8738069326C3";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mem_init1 = "8831816783BEFE032DFFC3FD244E507FE010E06A8FCDC34DE0D4FF641FDE13ED759AFD04A7E87640A788643E857A9FC005FFC1FAAA46C044EC2F1C6A89CD8252ECD8C5BD654F5451BC5A7EA5445B6C7EC5241CF840109F9003FFC3FD910CA077E05C1C6AC7C8C3C722EEC502CDDBF6C40EA9A90E7ABF9F684C84192400047F4001FFC1BF7A2B06F7C007ECAA5D0B93B8C27CD4FB667BF5BEC9F7032F4BEBFBE7B8505040040D5FC000FFC3D16E4550C0BC07EEAA481DE03801C9B45A1330FD086236013ECF8B486FF606D08C02903F8000FFC1959B4C36BBBD87EEAA480CA03AE04E5408CEB67F3F0ED042681F45F986AAF2FF000F905E8000FFC7BF551022DF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mem_init0 = "3F06E0EAB48C6038FF259D3851447C0174A8016F06DF6BB9DAC92C4000809F8000FFD79F982DB40FD3001F2AA1C560402ECE01F889A5257474C00C5706A8EAD632BD2794002C6E8000FFC3B7FDA0EFF7D3001D2AA11C23C0FEDE0007EAE7D33824E81A45499D481F62DF01808068A69000FFC1A7BDA77507D377E06AA2FBC25AFFF203BFDD6FCCCADF50C8C994D8661B521FC1ABC850F300203FD7B10A1BD3E020001FC1ACF561980A0810071887DA79CC1855DB74BFBF531A2FDEAE3001FF00003FD3F3C3563FE82040DC41ACC5228888EFF1F76A08D1FB4DC72BDAEAF784149AB5745FC0017D0C0FFFC3B8F16C93B820409C03A8E57E8AE1B014070EAFDF88";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_first_bit_number = 9;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_first_bit_number = 9;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .mem_init3 = "6F48AB3573313074B04E4C3479D0FE07DFFFFF7FFFFFFFFFFFFB63FF9F8F959B8D3BBCF625777FC31D4C283300CE684B0397C038A9F5FF07DFEFDF7FFFFFFFFFFFFB00FF0FA3774C9F1C5C1801778FAB18E3C64FE1CB68D43942D46AF624FF0FFFE7DF7FFFFFFFFFFFF980FE0F8CC6DA5E83BD62C70773D8D3103477133468B30388FFCFFE95FF0FFFEBEDFFBFFFFEAFFFF180FE5F89298E6504A43E4ABFF0441A95818F1CE3348E81FD16704903FF0FFEA3FFFBBFFFFE0FFFF900FE37F798640C9D3FCFE9C6EFE03915E5CF1D27370443C1E541C597FF0BFF87EFFBFFFFFF0FFFFA00FCBF1BE93C8B3C3C186BC7F030512871CF6A2A34CC89E415A7D30BFF2B";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .mem_init2 = "F5474FFFFFFFFFDFFFFD01FEBF8BF9D2DF14875958FFF41F1AB6BB0C6D902626AAF501BF13BFFF2BEF02BFFFFFFFFFFFDFFE03FE3F4DA851FFC88A77B338E407303EC90C73F70B0BDADC0CC18477FE3BEE04FFFFFFFFFFFFFFFD0BFCBF04AC35E1F87BC053BAE107EBFEC8FE3A331A7301D96B1EADF5FA2BFF03FFFFFFFFFFFFFFFEC9FC3F5339EC43F0743317C0E3F3DAB3CD78C3330EB064DF24C00BB9FE8BF603FFFFFFFFFFFFFFFFC1F83EEB29CFFE30B03337F8EBFC5108513E4132C66E47947AA5B4B7DFABFC0FFFFFFFFFFFFFFFFFC5F93D5CE3E863C74C1953FAE5FAD2FFBE01BF34BE133BCF2C6A14A49F2BEC0BFFFFFEFFBFFFFFFFEDE13F24AEC8";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .mem_init1 = "1E20A83B17F8E2CA9CBC697C43D30C6AE3F0020CAA24840BF0200FFFFEFFFFFFFFFFEFE03FC9CF80901029C01FC815C5BF07D897D83807C41E74FF3B4B5E1C2BF80103FFFEFFFFFFFFFFDFC02D66467E1BEBF78017D011C5BF07B937992A8FC10BC79B0985C7100B704801FFFEFFFDFFFFFFFFC03D5DCACBEC28D40135C0D1C5BD27A9339B3B0BD89445B26904F7186BF87800FFFFFFFFF7FFFFFF803DD105451D8041A217FF8F834176A77072F7E4B299FA67F769F6382BD04001FFFFFFFFFFFFFFFF0279C052BBF0F85BD51C05AFB941C6A581E0D7C5B2CF03DA2874E26A0F600003FFFFFF7FFFFFFFFF05F9E4C4003F3FDDEDFA07A7D940DFA7FFE03554BE";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .mem_init0 = "0BAC27CB5905D05F3C0003FFFD7F7FFFFFFFFE07FBA35E14E8B83CB2FC08FB4C750BBBD264F6FD29F243266B30FB613BD0E423FFFDFFFFFFFFFFFC17F66864D60AB8E3D43DF8E934744829D14496F10BE987253CDF31C01210AC6376FFFFFF07FFFFFC2FFADEF562E8509CDE3C00E934704C2EFF64B4A903902F048AC7B4841B71BC6FF6FFFF7F01FFFFF81FF7F56B7DFDFFE5F13F00FB79CC0FBFF3C4680E9CF488BDEC43BE284279EEA072FFFFFF01FFFFF01DF72B3549632FE3F82380FE236A211257D4D7F98586D8DDD315D810167D6B8012437D9E41FFFFF01CE79A4A651EC0E27835460705EB340D3CD4D0834CAA892A72D8443400FA6EC010416D1E81";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_first_bit_number = 10;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_first_bit_number = 10;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mem_init3 = "62B7108ACAF369AEB9181CEEFE7FABF9E060104C2BC5FFF00F409BC90F0FD0FFFB061DFBD0420268D4B85CDF03AC83AF8407DC7F7FFFFFFDE06000445EEC1FFC0740E3DB0F3F03C0F9041CC4187D132994F4B0DBC303CDB6C524BAF6FFFFBFFCE0400002B7BD800F0F001BCB073F0E00F90400077C027DD15CCEBC97DD9256EE0FF2A77773FFFDACE0001069905FE00F07C003FE1F371E00FF1D23008F27E6776110BEBF0ACBE5C8890506F3FFFFF02DE00000791E89FFEFA7C001FC1F1E78001F5D130080A73327BC53BEB3F0F00FB0F579343FDFFFFDBDE000007298ACC062E3C001FC80C4E6781B9FC730D0C1D1A7622B38F7EB260E00B41C13FBDFFFB7FD";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mem_init2 = "F0000016B978C020E0C003FC00E3CC78031FCFD80061D0D9A58C8E801FE46FCF166191DFEF7FF3FFF800002ABC0B8190F0401BFC187F9C7C1A9DC3081C27383412863E9F1EEA0E4E48E8D3FDECFFBF5FFC000024F5AE3FD9F0F813FA07003FFC1BCCC35E9FD7EC2DEEE1C1DEEE174088079866FD7BFFF1DFFC0000745192FE6F50F813FBFFA07FF803CC0FFFFFDFE00D0E8C15FDFE0D7D27FAE849CDBFBE6C7FFE00004F25CAFDA23CFF100FFFFFFFFC13E38FBFFFC6E30D1EBCF85EEBEA53C3E978216F7FBFEEE7FE00006BF88AE2D31F3FE3F7FC3FE3FFF8B3023EFFC5611A1281184DE5CCE0600565FBFEAE925F3FFE080055D9E2CA4BDFBFE5F80027823B";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mem_init1 = "FC121138FFE27D8EB2D8A5FC1FF6F0B04CD5578F6634974FFF180077A172F8E1C20FE4000007013FE4F3330BFB03659C7C08BA7FFFE2D33AD86BA33F27F611FFFF180003C0F2FC15F30FEC000001013FEB1DB318F8C34C9C24CF5BFF1FE8896A37D108A022F612BFFF1801500036E35EF38FE0000000013FEB0CD330FCC3E85C8007983FDBF4BAB27AD10ACA88FFCBFFFF380043EA534696189F6000002001BBE31C2BF0FCE1C755E607B81F5BC54DD07F61F9837BFC37FFFF7E00107E9B237D48DF20000000003BFF3C2870F83CDFD6B007B81D5BC195165DC00280A37E3BFFFF7E00C8909C2782EE5FE00000000007FF3B88B0FC1B2FD5B0FB9CD9CBC16DFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mem_init0 = "5731E4E42DDFE9FDFE7EFFF18F08307267DF003FE0000030FF1F097EFC0F292B60FF64DA638245F0719EE3C0D7AD3DEFFE7FF9F16F48B9CB37DF1FFFE00410789F0F057C14671D17391F3CDC1002FA73F2A911C667FFFFFFFE7E7BC1EF4FCE4337DF13FFE0041838DF0BF4701C7FC11E1F8747FEFC262DFBF47E15E0F7FF3FFEFF7DFFC10FEB5601374C3FFFE3C01B781F0BFBA1E003E93E223F5BC2FC320CBB7787FC60D47FBFFEFFFBFFC211E33280376E3FE7EC001BF80F8BFB88E001E17E66B05BFCF020DC84F1F8E3D7D2FB7FFEFFC7FF9C1EE1BB40D74E3FE7E40413F80F8BF400FC01F978A8F0E7C6E03151E27BC502C9F1BD3BFC3FCBDFD010E1C971";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_first_bit_number = 10;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_first_bit_number = 10;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mem_init3 = "000000400A883F000388E18FFED0FFC01F1AE45DC018F8C9AFDFB37ED1C7A003EF76FFFFFA67FD710000010036549E40FB080170FFC0FFC0FF0B34FFD032E3D7AFD801099B3D204594449EFFFFFFDBF7000000001CA419C71F2003FEFFF8FC00FF0D38FFD83307138F9D41E873136006AA9F8AEF7FFCF2F0FC00000033F809FFFFF7FC3EFFFAFC00FF0320DF9C331E1063196753FA7F80667CBFBADFFFFC2308E00000001D1180BFFFF01FDECFFFFCFEFFC2E46F9F767E2A5872874D1D0AC02FC2DBFB7FFFFFE70F200000801568E4FFFE3FFFC0CC071EDEFF80CC279F00706A98364483915DC0663C57FFFFFFFFF50F200002005EDE17FFFC0FFFC0D4001EC0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mem_init2 = "E800CA229E00E1D5A780E7091DBF00D7BBCFD4DFFFEFFF97E3000280835D964004C7FFFFF000009FFBE026737000C0D7BFC44F9F2FDB811C1BAFDAFFFFEFFFFFE3000040CCA40A7FFCC5FFFB300000DFFBE2831B300300D70445634AB4DBC115BC2CE7EFFDEFFFEFE30002006D901C4000D903F81000049BF9C9D3CD780E21A7CA1773726CEF00A13FD6167F5FFBFFFF7300000153BF7FC10000A2F0A044003FFB0BD8CAC000043B5DB74620464CF0D45269547CFFFBFFFAF200000225FF27DFE00010F000FC003FE30BDCC343042C3A5D10677245BF580DCC0301F7F77BFFFCC2001002C5E0A1C020000EF4017FFDBFE0032CFCB30F3C3B601967C6398AE813";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mem_init1 = "16921E67F7BEFFFCD2000003989007FFE01000F40FF3C37FFF1F007E5007FC3AD5391DCFA092F18D08840053FBFCFFBFFA0000076DA67BFFEC2800F40FF3827FFF1B383E4687BE0663791F24DA1F6049D320380FCFB8EFAFFC0000172FE74FFFE05800F407F6C3FFFD0F380371031C1248C84A360359F29D8080093DFFF61FAFFE0000042C889DFFC00000F48FF793BFFD0F0803B8831E28668043E963E7EA95887850DFFFF61FFFFF00001C1B71A1FF7C0000F48FE3E03FFE0A2882FC471E285747422B8297203D61179AB6FFEB3FFFFF00001F4A7BE1C47D8000F48FF3E002FF8B88C0EF279E2F508003B8B893E1958A17F8FBFF6F5EFFFF00100FC41F3DC0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mem_init0 = "FF0000F43B73E000FFC1C0C061979F2FD0200212148FD8961C0CF8BFFBFEFE7FFF00106A4E162BF0F3001FF42E3BE040FF36D000910AC65280000F1D4571215C559FF9FBFFD3EFFFFF000053DD297000F3001DF42EE3E3C0FF26D007F30A1C560008030DB8214295069EFBFFFF97E6EFFF00103148D05800F30000F42D0023DAFE02D3BFE18A10E6519F71E448CF23D1821FF9FDF7AFF2FFDFC0004974A693E1DF001FFE2F043E780FE8E3FFE0CAC4504118252CED84335B382FFCAE6FFF797FFFC0002FAD05DFE9DF40DFFE2F041D788F0F03FFF0CD1DD25ECF2C1CD682609824F41B7FFFFFDFF3F000103080067FF9DF409FFC2F04C17AEE1F07FFF0CD2BE6";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_first_bit_number = 14;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_first_bit_number = 14;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .mem_init3 = "FFFFFF000000FF80000000014203A74F413995F5CADE6E1BE0EA8CB668A003FFFFFFFFFFFFFFFFFFFFFFFF800001FFE0000000034E034E1DF7EB40ACFBFE36F3E1E43B71D56001FFFFFFFFFFFFFFFFFFFFFFFF800007FFE0000000034E0EC2E101465F6A59BC75E3E1AF7987D06001FFFFFFFFFFFFFFFFFFFFFFFF80000BFFE000000003C20627A610C90447946A5DE0402BDC5FCF4000FFFFFFFFFFFFFFFFFFFFFFFF000000EFE0000000034607D1DB709E591B34EB3D4838279F19FFC000FFFFFFFFFFFFFFFFFFFFFFFF000000EFE0000000034A0625C3E8FEDBB136036CC8680604FB3CC000FFFFFFFFFFFFFFFFFFFFFFFF000005EFE000000006581ECA7B";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .mem_init2 = "76804881CEC7D4D8489F8C71429000FFFFFFFFFFFFFFFFFFFFFFFF00000FFFE000000006080F55706DFBCA95D71855F85CF37EBCEB9000FFFFFFFFFFFFFFFFFFFFFFFF00000FFFE0000000060007E77B65EC8D082FE774FEAEE16293178000FFFFFFFFFFFFFFFFFFFFFFFF00000FEF800000000632050677E721B4B82663C4E6C681E8ABB30001FFFFFFFFFFFFFFFFFFFFFFFF80000FFF400000000432078E7263B321FF367ED44680A140D2474001FFFFFFFFFFFFFFFFFFFFFFFF80000FFF80000000043206B3F0CEB59FFEC57CB5F6C065FCE8A58001FFFFFFFFFFFFFFFFFFFFFFFF80000BFF800000000C22066AE3371AB940C7D46C5C8340F108978003FF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFF80000FFF800000000C00019C2503617CF48478C4583F016FFD210203FFFFFFFFFFFFFFFFFFFFFFFFE0001FFF000000000D8005CFEB1DE319F12A6A8CF81F019C5A570203FFFFFFFFFFFFFFFFFFFFFFFFC0001FFF000000000D900D70745E0B2599D3798EF4CF0167AA69804BFFFFFFFFFFFFFFFFFFFFFFFFC0001FFF0000000004900D4AEE7CF9EBBC08D942B03DD92ECD048003FFFFFFFFFFFFFFFFFFFFFFFFE8000BFF000000001C8105FB69D468B243F7C582801DC90A23BF0083FFFFFFFFFFFFFFFFFFFFFFFFF8000BFE000000001C080576EAEF1CE9F4D74EC2BF821945BD460003FFFFFFFFFFFFFFFFFFFFFFFFF8000BFF00";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .mem_init0 = "0000001C000625B6E71DF8FC51ADD5FF83099898320003FFFFFFFFFFFFFFFFFFFFFFFFEC0001FE000000001E102D6FACECFE7EC7E0F83CFF01093F7CB80001FFFFFFFFFFFFFFFFFFFFFFFFEC0001FE000000001F9A4C41A9FBFE6DDD22D8BAFF0109A034FC0001FFFFFFFFFFFFFFFFFFFFFFFFEC0003F6000000001EBA4528ADFAEF4ED12001FBFB9F8D00537C0001FFFFFFFFFFFFFFFFFFFFFFFFEE0007F0000000001E3206A86966F7FE2C2572DF1B1FAD0163780001FFFFFFFFFFFFFFFFFFFFFFFFEA000000000000001FFC06206B3F97CE173DCA7E5FFFA80742180007FFFFFFFFFFFFFFFFFFFFFFFFE20000000000000009FF0228E62FD9C6A8EF2AFFBF";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_first_bit_number = 14;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_first_bit_number = 14;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mem_init3 = "0000000007FC2C0000100435CBD79B875BDC7ABFD33CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000003FC2E00380805EE8B6416C25B8470358079FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000001F002003000042FA63F88431A3338B189F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000004F02200300040AFFEEABA109B5B18BD4FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000020800003000007FFEB9551A64AB5B3BEBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000008E30003800001CF3C9440AE52BC375BF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000EF0007801033C373B7E36";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mem_init2 = "72D8CA37FD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000F0000F81E4956DF9EB7AD889F7957FA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000003D1000B01F0417DBA9F560B7BE9D3FF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FC000F07C02AEF587D82CEA6070C203FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000002FF000001FA6C39E53A0154B9E36D00BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000001FFC000007E4266308010E0FAED2D00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFF800003C4403F2E00403B9BBE787FFFFFFFFFFFFFFFFFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mem_init1 = "FFFFFFFFFFFFFE0000000000000BDFC20000E001852F0008072819F07FFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000001FFC00380400048CF0012F8293570FFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFF0000062004518C0B588291521FFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF8000000000000087E8010E10002138028EF1424FC7FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000033950000003000BCB1E219D4A1EFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000033F92000FC4202EA2956FDDE12FFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000016E9";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mem_init0 = "3880FF9840BF39D05980203FFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000007DFF3801FEFD0BFF02383787C33FFFFFFF37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000007C7F3807FF3C0E9E02765AE5F1BFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000FF743807FED00028334BBF37347FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFBD387FFE00400C1E43E48EC2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001FFDF3FFFFD08C02F2E719BF4BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001FFFB3FFFFE10449B71A29AF4FBFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_first_bit_number = 14;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_first_bit_number = 14;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mem_init3 = "E3982A5B540003FFFFFFFFFFFFFFFFFFFFFFFFE20000000000000009ED23EA643F2172366BDBD3F7FF90E912D80007FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000010F03FEA740707DDE7C971FC77FF8A5DCF70000FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000019D472C9C40E3C7DBF8A0A22F71F6A038730000FFFFFFFFFFFFFFFFFFFFFFFFFE0000000000C0000199C326E588C06CFACA76FC32E1E82E9EE710007FFFFFFFFFFFFFFFFFFFFFFFFF0000000000C00001FE2107958000FC98773DE13971E83CC47E0000FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000700001FCE39DAC8005E7DBB2F1F1F961F831030F0000FFFFFFFFFFFFFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mem_init2 = "FFFFFFFC000000000000001FE34FF8E003EBBDE603F6678A148B7023D0000FFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000001FF161C3D00301ADB69FB5E4FA148B093580000FFFFFFFFFFFFFFFFFFFFFFFFFFC000000001B80001FF0E149A000004D7902F4DE931C06E95780002FFFFFFFFFFFFFFFFFFFFFFFFFFE000000000180001FF8C347A00C0000FEA9D653C5DD9D423E90001FFFFFFFFFFFFFFFFFFFFFFFFFFF000000000300001FF8073580000008679D712E070CEB13FC00003FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000080000FBCC573400040016A48B1AFB12CEA8482E4001FFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FC2DF9C0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mem_init1 = "000020327EF0DF54E11545964C005FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000002000007FE237D000000008075793842E21D64B8F000CFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000FFDAC7C8000090223BE4A1B57DA1B55699800CFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000010000003D77DFD000000E0DEF4E801DF9F1BD55040004FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000003D66DF9000201957B3A7C081F9F1DE0D184004FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000005FFF87D00000190E59DFE8D269F32971D8401BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003F7AD19001021C0FEEFCF87789F2EBA2940111FFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000F63175000089B01695BF0F907AAE97C305603FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000027FB47300001DB0FF8CA9AFA0FB2AFEC040607FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FBA72000015545EF98927101B3A7D031A003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000008FFE3E00001674FFAF11B3E3A191FB831A10FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000CFD83A0001553D5FF43581A1C056111198007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000007E83C000012046CE8ACA98C4FDC5EA9C403FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_bit_number = 15;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_bit_number = 15;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init3 = "FFFFFFFFFFFFFFFF00000000000FFFFFFFFBFFFFF83FFFFFFFFFF00000003FFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFF00000000003FFFFFFFFBFDFFFC3FFFFFFFFFF00000003FFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFF0000000007FFFFFFFFFDFFFFFE1FFFFFFFFFF80000007FFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF00000001FFFFFFFFFFFFFFFFEF1FFFFFFFFFFE000000FFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFEFFFFF7D7FFFFF9FFFD000000FFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFF7FFF7FC7FFF80807FE0000007FFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFF0000007FFFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init2 = "FFFFFFBFFF81FFCA7FC6FF000000FFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFBFFFFFFC3887FFFE1F210000FFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFF7C077FFFFF8FD00001FFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFDFFFFFFFF7FFFFFFEFE00001FFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFEFFFFFFFFFFF91107DF00001FFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFF7FEFFFFFFF83FF81BFD0003FFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFE3FEFFDFFF0003FFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init1 = "FFFFFFFFF0003FFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFBBFFFFE012FE15F04FFC007FFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFEFFFFF87F20043BFFF087FFFFFFFC7FFF8000FFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFBFFFFFFFC21C1FEFFFC8FFFFFFFF83FE00000FFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFF1FF3F7DFF7F0FFFFFFFF80000003FFFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFF7FFFFF001F07FA7BBF3FDFFFFFFFF80000003FFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFBFFFFFFFDE01CEF5FE3FFFFFFFFFF8000000FFFFFFFFFFFFFFFFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init0 = "00003FFFFFFFFFFFFFFFFFBFFFFFFFFE7CDED7BF9FFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFDFFFFFFFFDFCDAF6F78FFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFF9FFFFDEEDBD6DFEFDFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFBFFDE4FFDC6DD76DBFF3FFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFDFFF7FDC6ED676FFC3FFFFFFFF000000FFFFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFEFEFFF9FDEEEFAD6A70FFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFF7FBFFCFD";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_bit_number = 15;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_bit_number = 15;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init3 = "8FFFFFC000000200000000BD001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFF800000000000000012001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFF800000000000000080000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFF0000000020000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000007FFFF40000000B4000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000007FFFF8000000350000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000C3FFFFC000000FF8000000004007FFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003801FFFFC0000003DC000000D04003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000005801FFFFE000040BDE00000000C001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000005C30FFFFC000078BFF000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FF70FFFFC00017D3FBC00000040000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FE017FFFE0003FEFFDE020001C0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FE84FFFFE0003FFFFFF01000C80001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init1 = "00000000000001FFFAFFFFF000FFFFFFFC00002800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFF87FFFF000FFFFFFFE00002000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFF87FFFFC01FFFFFBFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000003FFFE3FFFFE00FFFFFFBF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000003FFFF3FFFFC00FFFFFFDFC0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFF3FFFF800FFFFFFF7F0020000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFF3FFFFC01FFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init0 = "FFFCC00000003FFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFF0000000000001FFFFFDFFFFC00FFFFFFFFFFC00000003FFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFF0000000000003FFFFFDFFFFF00FFFFFFFFFFC00000003FFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFF0000000000007FFFFFCFBFFFE0FFFFFFFFFF800000007FFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFF000000000000FFFFFFCFFDFFD07FFFFFFFFFE00000007FFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFF000000000001FFFFFFF7FFFFF07FFFFFFFFFE00000007FFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFF000000000003FFFFFFF7FFFFD87FFFFFFFFF680000007FFFFFFFFFFFFFE03FFF";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_first_bit_number = 15;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_first_bit_number = 15;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000067FFFFFFED3FA3D94107001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFEFFFFFF3C0AA060FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000007BFFFFFFFEDFAF84A008003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000007DFFFFFFFEBC11C0E000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000007EFFFFFFFFEE80C2200001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFF605C0000507FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mem_init2 = "000000000000007F7BFFFFFFEC008000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000007FDFFFFFFFF800C00002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFDFFFFFFFE000410003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000007FFFFFFFFF7000010001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000007FFFFFFFFF9000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFC000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFDFFFFFFF80000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mem_init1 = "03FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000BFCFFFFFFFC000000007FFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FEFFFFFFF8000200007FFFFE5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFEF0000200007FFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFDFFFFFF8000000000FFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFCFBFFFF8000000000FC07FF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFCFFFFFF0000040002E8207F807FFFFFFFFFFFFFFFFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mem_init0 = "FFFFFFFFFFFFFFFF00000000000000FF87FFFFC0000040000000083C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFA7FFFFE0000000004000003005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFA7FFFFC0000000000000000600FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FE8FFFFFC0000000000000000E00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003F8FF7FFC0000000400000000F007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003F8FFFFFC0000000800000003F003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 15;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 15;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init3 = "FDAAF7F008FFFFFFFFE000001FFFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFF3EF3FAD7E003FFFFFFFFE000001FFFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFEFFFFDF0FFED74007FFFFFFFFE000003FFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFBFDFFFF6F40C1FFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFEA059FFFFFFFFFFE00001FFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFF1FF808553FFFFFFFFFFE00001FFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00001FDFFFFFFFFFFFE00000FFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init2 = "FFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7DEFFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF9FFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01C7FFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00CFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD81EFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8FFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF28FFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8CFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init0 = "FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N6
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 .lut_mask = 64'h0530053FF530F53F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_first_bit_number = 15;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_first_bit_number = 15;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mem_init3 = "FFE19310400007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000001000418187C0FA97DC8E200D7FFFE142A8E00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000004429ABF8F826B670FE03FFFFF34218400007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000020033BF1F202A64D04DFFF1FF35530000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000200106F3E83210E7343FFF1EFBBDF180000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000219087FFF035787209DBF71EFAA83000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000261216FFE1AF1CA6A02BF61FFAB410A0000FFFFFFFFFFFFFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mem_init2 = "FFFFFFFFFFFFFFFF000000000020001FFC74C60FFCC913EA14F1B11500000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000403B2FFFFE50079CAB10FA14F1A11110000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000040E81FFFFFB881014A20931CF5407A10000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000408F1FFBFFFF800822BCC5DDE581EB00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000C0863FFFFFFF9804852F070CF1A55900000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000C0BFFFFFFE94604601432CF005A500000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000080000063F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mem_init1 = "FFFFDFCF420701E8E1E5667180000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000008001C827FFFFFFFFC6A06C038E3E5446700001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000036837FFFF6FFDC8285E327DBE1360640001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000004002606FFFFFF1F21EF13E00F9FE19A0688001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000004004602FFFDFA7ECC49F3E80F9FE588A788001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000002004786FFFFFEFF00A96170579FC7E68308001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000020043E0FFFFFCB7095128780F9FCBE18600003FFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000300CF84FFFFFEAF1B4B44601F7ECBC63C40003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000001804F84FFFFEA0F80CF5150BFFFCFCF3F80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000001E04589FFFFE69B3F4797582FFFDF45FF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F00745FFFFF0081135AF2C7FDFDAC17E00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000703FC5FFFE8A420A27C7177FFF9CCA7E0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000781FC7FFFECBF38ADB4F1F337014897E0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_first_bit_number = 15;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_first_bit_number = 15;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .mem_init3 = "FFFFFFFFFFFFFFFF00000000000096A857C2401CB521E9F800386F38138001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003A6071F8AB5C8401E1F0003683B99A8001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000139748138E5DE0643E3E00034013E278001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001012C8012C27FC395C3E02034A737820001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000E7498072A2FB5F14E3C8003C7676C20001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000F35188734DF20D9CE1480010F7B5020001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000011610";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .mem_init2 = "034587D30138C3D83094EEF3420001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001971B004331C708E743F820F875AD4B0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001B70B0A0360FF180063F840F865AC200001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000278C318E9487F1884C3E000F8E6C3660001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000071169DE6BE7F0885D3C000FD6E95D20001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000015B1438C9DE7E3887B270007D42B8900001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000004604F1E8C0C03B2F23F8037C43A4700001FF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000327070BDB7B707907C3F83FF94158A20001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000610C3073A9FF1FD0583F81FF931431C0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000060088063746392D0783F40FF95AEEC20001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000026A0C84B5EF346F17C1F001E1D4B0270001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000002E702858CD688080B81F801F1D484410001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000034587C098B70BB88E01E783E1B139380001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .mem_init0 = "000000000001C80A888AA70F3CC103FF83F10D923C0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000044E18100337F79C8523FF01F1AAE8340003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000020A0D940220349EB125FF01F1AA45200003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003219C3550811B9EE924FB9FF1ABC9A00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000410082B908AB4A9EE000DB1FF1A819E00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000041CD00C1683A07FED0019FFFF1AFB9000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000100040C12DD02A1C594F10017F";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_first_bit_number = 15;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_first_bit_number = 15;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mem_init3 = "00000000380FD7FFFFEFC7E2AF396479E0160D6C0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001C07D1FFFFF7F40A4F9FCBFDE01607784001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000E0FF9FFFFFFFA0007CE7D7CE02507FE4003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000030FDDFFFFFFBF437F9B366D606D07FE8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000001F7FFFFFFFFF7819859336DC0CD4D7C0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFCC90C61127DC1CDC5B8400FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFE7EE80AA30AB5";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mem_init2 = "431DCD38021FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000003FFFFFFFFFF629CF4362E3531AC1B8043FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000001FEFFFFFFFFA4DCC160A985A3AF5E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000001FFFFFFFFFFF8C333D05D4B37AA90001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000003FFFFFFFFFF9F9C8087CCFB2E4C38007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000001FFFFFFFFFFF998C43CED2F6CC6F801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000017FFFFFFFFFBBD88D1FFFBA2DD2F803FFFFFFFFFFFFFFFFFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mem_init1 = "FFFFFFFFFFFFFFFF000000000007DFFFFFFFFFFEFEC0F7FEFAAD3500FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFBFFF550FFE802AD2901FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFEFFFFFFFFDBAE5FFE88EADBA03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000007FFFFFFBFFFEDE03EB3AF98DC603FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFEFFFFFFFFFED36CDBF11EAC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000F1FFFFFFF94F31FE51C011A860FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000B1F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mem_init0 = "FFFFFFFF7E51E62421F7231FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000020FFFFFFFFFF220ED6C67F518BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000038FFFFFFFFFE317F22B238C2EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000008FFFFFFDFFFDC6F85483BD0EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000047FFFFFF7C3CC3F4A44043F5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000027FFFFFFFEFBE2DB6D9B118FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFDCFB594684FB0107FFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_first_bit_number = 17;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_first_bit_number = 17;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .mem_init3 = "94BD52F53D52A15398E6C9AA69BCC4002E2F7FFFFFFFE8000003FFC0901A23B2B5BD0FB450F80028ECB51FCFE1CDB025AC1277AFF8F5CF880E2FBFFFFFFFE0000003FFC1103CEA72B4D6FC5BB3F8F03CED4DD572E520C033268B3D868035C3887EE7FFFFFFFFE0000009FFC310E69362B5611F69037F2C37ECB46517FD37D05C9C6ABAB5385DC3C87FCBEFFFFFFFC0000001EF83206DACF06DAE7F4C2EFFF3CBD8927D6C93962CC99E0EC37D951983887F82FFFFFFFFE0000001FE83E0EB0C206DB378A4F10018181817B94FF1081FC28C383F4193C3838077824FFFFFFFE0001002FF02A0D5057C610C33E9683F07C81817A930E1091C807FE7C4D711F1A380";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .mem_init2 = "FD000FFFFFFFC0000007FF0260584EB29B336E0987009DFFF94720A8FEC788F03CF2BEEF14CFA180FE80BFFFFFFF400000007E46E0A90A3105E895F70C4087F803C163887C06835B9BFBD6826CE58180FE84FFFFFFFF600000007E44A01BF4F11E18684067C0F6011E0362487D8783A3A0D9B4EE27CC8190FC01FFFFFFFFC0000001FF05A194EEB2B9CA9C49D7F8E606E14139CC852233B06F1AC741461A8DD1FE03FFFFFFFFD00000017F05A1D474F866375B9B0C0004BAE0FDE44B40294FED52D5D71EC87489D3FD01FFFFFFFFB00000017F0CA3EF5C786223881E0807047AED059C7C192BAFD23BBCFB6D91689CD3F410FFFFFFFF200000007E09212EDEF7";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .mem_init1 = "1DC8AB330801004AEE45BE476031536813367CEA6B4AD9D3F4207FFFFFFFC00000017E1961DF9CFFFDF0043FE83FE8454DDE6841FAC84396F0D6428C1130F997E8411FFFFFFF800000013E1B4113F78003DFBBFCE83728454ED8484723C85356083462E80570F997E9C007FFFFFF800000017C324204EE7F102E943C15C7A8454ADC4BC30730C35685D7CBD87A00EB97DB480FFFFFFFC0000001F830C2E901C1B2D821DFE3FF9483B2855340DD4E2CFE9BFA7DA19F6AFB9FDA5016FFFFFF80000001F830C35C0EBB193723C81E0394F9B205532FDEB42CFED7B5486E9D9C990FD96037FFFFFE00000001F8238455E9419ED823C7F2C39579B3055704DEB42CF6";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .mem_init0 = "F1C7D89A4F16030EDC7023FF7DFD00000001F0E4046DA40A154F8A4D0D339C02ACE7596BDEFE4081183699C67998960C3F182BF7FDFD20000001F0C80FD6F89AF3471C1D7D078039A4F74967D6BC6040F3C89B103684320D1F6D2834FFF920000001F0D00ADE491AAFB7634D05C78C23A0F74DF1DD3EBCC0D210DCEF2138510CFF3A4892FFE920000001F1B000401B45F8081A14FC7B80061CF7CA5CC1029F91E6171D8740B070B23B4A0402FFE000000001F1B0195D2DBDFCC01C17FF3B837810DC9D7CC0FD603979FF1D9FF132E0A1F57E8002FFC000000001F330E9329AE5E3371D95FC870C4700DCDDC9C0FA8039BFF2521FADBFC4A63BFF20004F000000";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_first_bit_number = 17;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_first_bit_number = 17;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mem_init3 = "0001E3B0BD754C46012FF3F702B813B81CF5ADE227393FDD542116963B188C8500BE28000E0000000001E2E032F1ED7FFCDCE3FFE3C7E0462EF5E19F1CEA60033139A452E162EC82222D7900000000000003E240A754A8809CD7FFFFEBF8E3BFCAE5EC9020EA9FE4B4D6C9A2AE2E6C87ECBF8910000000000003E540D11648071D181FFFE3C8E2392AF17C1E14EA23FCD444CCF124A8EC8791FBB080000000000003C5C02E7458BFFDF81FC020373A812C3B6D5D830BA3DCF5AC2C9F55B9ACA7EFBFFA80000000000003C8400D9D41C00247E03F63C012C113C6D75487F07C63CEE2AEEAC43F6CAD968BE2C0000000000003CA407E4C3AFFFA37FFFF624002C0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mem_init2 = "0D866D3083F45C9C2246DC982B178D0B026FC8F0000040000003DB405DFCB1C000301C78D6071ED7F4524271BD29FDC6618D2176C4868D1BBB767DF8605040000003D1000E0163C00037EC5CF4071397F42C5311FCF745EEF44BD0C00FC4443E45095EFEFC914000000792C12FD7FD80002C035717FCE397F1DAD328B6D5B0021E50D66336C755557AA556FFD6F9420000078081E7F6F43F61F8E0CEE105FE1703106F09620A1C80429729D03991FC368145BCFDFBFAD0000003A10352F698411FF800EC02F800491B339336020FE0C040D705C6D12A300C6174FBF79F7BFE200003A319567A1A401FF8E0EEFD3FFFDF131363C9A20886C0AFA4464C387F6480";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mem_init1 = "88E963FC89B9FE000007A20818871E0700070F4E0DD5C3C0130DD3B99338E8F6D1E50E8DE686C45998299BB281B5BF800007A21C5D2223C463F8010ECFC58240132DF3C7702818E75F258DD9C387FC5505BFB7C671375C900003921104AD05C06000030E8FC583401315F3F807E8F8E2F3D64F58670085FD6B70EE84104EDE10000312A639E609183C00010ECFCD80001B067343A408F9F02808F1E11D02897CA2058F228408B7C00007062C9CB1BA58BC7BE08E4FEB9FB0E3885327F347FB84C65DF3EA436AD519D1F425454600BF8000070E0A097C6BFFC140204C4FCBDFF8FC47B3272C8FFB9BCF87E1A3A1FC711137AA6F240601BF80000F0C08D1B72B03";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mem_init0 = "BCC7E2AA4FE99006030D5F3793FEE9CAAEA80F028FF56A6C99E061000080BF80000F2E1E288C3BFEE2801F4591F5A007ED569A7816AFA004B6C0137E3351AB9C2DD3630000002F00000F266293FA1806EA801F45D1F5A3C51D56B987ECAE0190E6E80D04FD912FD1995865808000BE80001FA4472C3593F4EBFFEE85D1F5A1851356BC7FE4AE5E432D50D69BF228F35C908FC268C000D700001F242AE5D9A0229D7F6266AD35BC37F0CA238427C2B3102E184A47B678DBACE3F7EFF19000EC80001F241FC6CA8C32DCC0EC76AD354067F0C0C387E7C5DF86EFC715C930AFF3EEAB1F80F50000C200001F2436BC596EDADCC0EC6CBD34BE37F08F23C006D3A66B";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_first_bit_number = 18;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_first_bit_number = 18;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mem_init3 = "A2E71CDE81D2DFCD9BBFBDEFFFFBABFFFFE02C1AC105FFCE823F003F6F07EE00030A3CC72FC2FFE53EF85CDFE88E3DB70BAA7FDB7FFFAFFFFFE02C15468E7FE3C23F003F2F1F5C80030F207F243DFFF1BEDC98DBDFFEBDB9489B3FF77FFF7FFFFFC02CFEACCBE0318300007F2F0F31FF070A207FE03BF3F95E86A497F17BBFF974FF5FDB7FFFFFFFFF802CB9CBF66011C30801FC3D0CE3FF01CAB0FFDED927D98290BCBE93D0AFDBD303ABDBDFFFFBFFFF006C76A9400FD8E30F60263CE30FFFE0DBA73F8208CFDB7E33ACB3C424F9E15EFDFBBBCFFFFFFFFE007C32C482005CE30F603E7F1EF80FFCDD4DBFBF086F8AB12B31F7F1A275C30C7FD3FFDFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mem_init2 = "FC007C2FFE30004C331F640210C1C000FDCD4D879FCE201A598C88E31DC46D80EA7D59CFEF7F6FFFFC007C0FE0493D971D88DFC166F1C278FDCE8FF31C2F1DF2EE86349F1E25FF800A05EDEDFE7E6F1FFC007C0A012AC0580DC7DC44EF1F9FC8FC678FB1E3B724DE12E1C1DEECFDEC20010F8BDFFFFFE2F7FC007C1902A281A49CF01FC4FF063FF8FC3603091FDF2C4AF08C07FDFE983F141707F6FDFBBD5B3FFC007E603E720A52CDF81FF8FFF87FF806120F04FFC6338BE0BCF07EE98FDAF101FB65F59CFE7D2FF8007E08973201AB60C41FFF01F8FFFF07DA47A8E3E5204DEC81187DE446FFDB02E2EDE37EBC97FFFC003E78AEB22291224C1FFF003AE07F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mem_init1 = "53ED63AAEBFA2CCD82D8A5FF1FE2A1FBCCF74C65E775F96FFC0034CF9B206CD53A081FFFFC070207FD8B336F10FD9B044408ABFFFFFBF42DD93BDDDFFF6FB5FFFC00259F1690722A8FC81FFFFE070207FCE5531610FC318454CF43FF1FE479948D37932A76EE2AFB70000773AA90732A8DC81FFFFC000207FE3490161379B0C4F007A85FDBE4674EA01FD6BFF6FE57FD000006796CD2B0ADF4E89FFFFC0001F8FE768C12101C9ADDB007A95F5BC237BDCCFE867CB7DDBEFC0000004AE093B35112E8DFFFFE300000FCE340161002E2DAC407A95F5BC7232346B1FD7F8FFE77F80000005694DDB3961368DFFFFE380000FEE13817F3E180CB90FE98DB0FC54BD4";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mem_init0 = "E5E0C6F3EB7FF5F80000007DFE69644DCF481FC7FE000038FE71A14603F18F2984FF40DAEF80992BCE01D9D11EEDBDE000004052FA20B7C545481FC4FE0000789E31A55C0218F9B1491B00DC5F029D564EDB79C29FFF7FF0000080B2FA2CCBC425481C06FE0000389E31D033220967B9FF834FFF7E013EEB41D7E27DD3B7FFA000100052FE26C30E656E1C00FC0001789E71D5F3F3F80739723FD3C23C20813F43C7E1D3D3FB7F10003C01BCFF37560E252C2400FC0003F89C78C2791FF8813A14B2D3FC3C221FF555E7FA4BD4BFDC1100200218FF27348EA52C6C00FC0003F89E78D5815FF8183E78F0EFC66021495045E73A37D7BDF833C04832D8FF31B48E";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_first_bit_number = 18;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_first_bit_number = 18;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mem_init3 = "FFFE03B00A33FBB9FE300FF702871FC01F05D97FDF00801B0C37B50976D3F098C4F69FFFF1FFFFFFFFFE02E00E933480FEE7FFFFFFC0FF863105AAE087C1C0196D21A13F5CCD309E8E9D7EFFFFFFFFFFFFFC02C02BB807FFFEDFFFFFFFF8FC3FF505A7EF87C15FFD4CE38931E329F09974B3DBFFFFFFFFFFFFFC06C038BB977FFE181FFFFFF8FC3FD501B76193C17FE544E58B11E8FFD09DB3FBFBDFFFFFFFFFFFFC064037F1223FFE381FC05FFFE4FFD3C3565400805FE7DF8AAB5AD9C2D0BEA252FB7FFFFFFFFFFFFC0C405A96C7400380003F5C3FECFFE007845800F003C4ADCEC8FD40DAB0BB4B6FED7FFFEFEFFFFFFC0D4009B88C7FFBC0003F5C3FFCFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mem_init2 = "EC07AA5D00F403589B9F9F548368F13D726FC6FFFFEBFFFFFFFC1C0089E5B6C000F8038026071F20041C4C42CF27FC2441D3BFE3FAFBB133738FEBFFFFEFBFFFFFFC1EC0F63D02C000F813840407136004305C22CFF0E40CF852935E6697F816AE2C9BEFFDEBFFFFFFF81DC1B2C81C8000FBFC8707FFE36003E35C33CDDD5018BE388778BC57391C9BAA27FFFFFFBDFFFFF81F818DE76AFF61FF1F0F01FBFFC003E24FB5A1F7FF9CA1B8AECD5369C85C156BF8FCFFFFFFFFFFFC3F0197433EC103FFFF0F0303FF801BC2D3BCC0071FDCA3BF86C473406C326A65FBFFFF7FFFDFFFFC2F0152483AC003FFFF0FFE3C000013E2A30AC00079DC9FFC070A0D9CE83E";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mem_init1 = "75CF60FFF7BAFFFFFFF83E03F01729FF00070F8F0E1C3C0013CE13C520C8079B4ADC0F7D20C3E8FE7761A3B7FFB31FFFFFF83E01B65D783F600001CF0C0C7D8013CE13FCBFD817883CDC8EB39A20E8FA961BDBE9CFB7BFBFFFFC2E1D2C182E3F600003CF0C0C7C8013E613FBC718F788A71E0DA563857059EF75E6BDFFB6BFAFFFFC2EE357F6D827FC0001CF0C0C7FC01BF4B343C4FF17985888A27D708BAC983A579FDFFFF39FFFFFF83E2B99D646E77C0000CF8C0E7FC803F2B327E07FF79C8C9AA1B2BB9501F16916F5BFFFFAFFFFFFF82E058D5C57404038008F8C0E3FFF0072F3273317F797AF07A2759135EC719F27FDDBF37F9FFFFFF02C2ED45BBBC0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mem_init0 = "7C3800CB8C0C7006FC315F371F17E7D676200C231DC693586ADDF8FFFB7FFF7FFFF02E0C38A77FFE1E7FE071C2046000FE582E7FE70DFFF53E001C467E397F7BABDFFFFBFFFFEFFFFFF02E2A981DEFFE1E7FE071820463C01E580FF80F0CE065FE080E55F8127F394DFFFDBFFFFFFEFFFFE02C7F38CD9C0C1F0000F18204618012580F80070CBE267D9F67ED2BA5EFB75EFFDF97F7FFF7FFFFE02C0DD560C01E03000258D2C47FF003142C00070C8B1D7F182F15E1E4E7F657FFCFFFEFFFFD7FFFE02C3D546E8C0E023F0048D2C43FE00318EC00070E3F9AA0CF180F647CF7F4737FF8FFFFFF7BFFFFE02C2BB0BFCEC6023F0050C2C581F00317CC00071A65F1";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_first_bit_number = 18;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_first_bit_number = 18;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .mem_init3 = "F8C69D9E7CCE6E91316AAEA2CC0507F800100100000017FFFFFC0000B0757E7C0ADB5C8CCE071FD7FEC14288E02397D2A11F98BF32650FF80010400000001FFFFFFC2001B0220CBC0AE25F388F071FC7FE717A87E4ECB7D689FA92F7540803F80018000000001FFFFFF60003B0A5047C0A7CBF273F00CFCFFF39B2E7FCEBB7F567A1ED5A6C4803F80034100000003FFFFFF60003A005A4384132A0C31E001C3BDF1DB28B6CF11BE17985DBF22EA203F8007D100000001FFFFFFE010320BE543840DEA79C10FFFFF81F1D36880CFF08EA6DA6F5FD3F1003F0007DB00000001FFFEFFD0003607FF5404B2DAF1818C0E7F81F1D26B80CFF0868D0102B0DC9DE03D0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .mem_init2 = "00FFF00000003FFFFFFB0003A063B54323DF3DF860FF61FFFE7DB8300217981F92125D2A2A1E01D0017F80000000BFFFFFFE800720A6D442BDF053F0C3BF79FFFCFDB8300216901408293B53C33E01C000FF800000009FFFFFFF8007E1107842BC1FC7C7C03F0807E0FDB9B00397903453F37B039A3B01D001FE000000003FFFFFFE000661A126433A0FB3C7D007180701BDA3B007161027B1215314AEC705D003FC000000002FFFFFFE80066120510803C7278703FFFA030301263C8314207B1DDB5F458F0701D003FE000000004FFFFFFE800F601EA508FC38580607FFFA030E01C23FC3166069398A571FA2D500D00FFF00000000DFFFFFFF800FE1D15100";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .mem_init1 = "1E0F980F07FFFF330C41D2078314C0410EBAFF14B62909D00FFF800000003FFFFFFE801EE057EA000200FC0307F81E398EDE85CF1925C0F9E7DE5F7088A609D0173FE00000007FFFFFFEC01CC32B027FFFE0F80207F8DE398CD885CFC125207917BFDF34265C09D017FFF80000007FFFFFFE803DC17F5AFF1C3793C212385E398CDC85CFE015A0798257E6925A32039037FFF00000003FFFFFFE003FC1FE7CFCA0FF803B1FFF6E03D3056D27E33B80D987B2FCE8E60613902FDFE90000007FFFFFFE003DC66B18780237803CFE076E01D3056D67E27180D98FA7CF37C9B371803EFFC8000001FFFFFFFE003B828BD9C363008034FEC76E01D205695CE27180D9";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .mem_init0 = "0600D5C9703DE30178FFDC008202FFFFFFFE00F4023581C1078F9E3CF3FF60033F07617DE20AC0C7EBC8915F606B76039B0FD4080202DFFFFFFE00E804D018C103871CFC83FF603A3F07617DEA0AE08610009D801EB3A202BF6BDFCB0006DFFFFFFE00D00A6F8CC153C760FCFBFF60223F07616DE30A7C86CCE0DFF58497F5837FFABB6D0016DFFFFFFE01F008C5400300F001F403FF60071F07E362FF0E7FD720E0FE43EC43D0BDBFEBFBFD001FFFFFFFFE01F00A5EBBC300F803F700FF637F1304F61CFE0B1FDFBB1F1E81BB2DD0BFBFFBFBFD003FFFFFFFFE03B003A4515B1C3803F5007FEC780304F69DFE099FDF1318F30A85C9D0BBFFEF7DFFB0FFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_first_bit_number = 19;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_first_bit_number = 19;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mem_init3 = "FFFFFC0FF3399DFFFFC00008FD7FE0001FFA11BFFF07801DE3C1B7F432A99F2F0426FFFFFFFFFFFFFFFFFC1FF1FCEDFFFF000000003F00063FFA333FFFC7C01DE2C5A7FBC6F97F3F16415EFFFFFFFFFFFFFFFC3FD7D8E7FFFF2000000007003FFFFA373FFFC7DFF9C3028FE0288B7F3A44739EFFFFFFFFFFFFFFF83FF46A737FFFE7E0000007003FFFFE27BFEFC7FFF98B018FF870C3DF3D805BFADFFFFFFFFFFFFFF83FCDA11E3FFFC7E03F800000FFFFFC679BFF87FFF9284BAFCD19E1FF16917FFFFFFFFFFFFFFFFFF03F8B59D34003FFFFC0800000FFFFF8E79FFFF7FFF9830E8F182BA47F3D304FEFFFFFE3FFFFFFFFF33F96A1947FFBFFFFC0800000FF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mem_init2 = "F3F8CF9EFFF3FFE1841F9FB418CFBE3ED86FCDDFFFEFFFFFFFFFE07FE22C92C000FFFFFF06071FFFFBE08F83032003F9DE1FBFA988C3BE6C8B0FEFDFFFEFBFFFFFFFE23FFBC40AC000FFFFFB040713FFFBC09FC303F01BF15F9E93BD3F6D7E59D70FDFFFFDFBBFFFFFFFE03EBD15AC8000FFFFF807FFE3FFFC039FC303DD0FE581B887BC050FEE7BEBAF67FF5EFFBFFFFFFFE07EE67B96FF61FFFFF001FFFFFFFC038FC1DFFF00619F3FAF3F7D81DE7BE16FFFFF6EFFFFFFFFFFC0FFD071BEC103FFFFF003FFFFFFE40313C0FFFF00219C3F874686B4763F8464FDFFF7FFFFFFFFFFC0FDB44596C003FFFFF0FFC3FFFFEC0323F4FFF80021803C07C95C20E4FF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mem_init1 = "00E67FFFFFBFFFFFFFFFC1FF82CE77FF00070FF00FE3FFFFEC0F13FE3FF80062C71C0F8C689FB4FD06693FB3FBBFDFBFFFFFC1FF7A95F7FF600001F00FF3FFFFEC0F13FF3FF81072031C8F1A61B1147D6E3BFFE7CFF7CFFFFFFFC1F79625E3FF600003F00FF3FFFFEC0713FB07F8F072981E0E16571B1DFE0375F6FDFFBEDE7FFFFFC1B984ED07FFFC0001F00FF3FFFFE407334304FFF062C708A380226714FF0257D7FFFFF2BFFFFFFFC1C46507053FFC0000F00FF1FFFFFC033327007FF066431FA2145539F5FE4017D0FFFB7ABFFFFFFFC1EE69DFEC3FC00000F00FF1FFFFFF833327C01FF0659007A397E29DF7FE1023F9DFF7FEDEFFFFFFC3BC7FCEC43F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mem_init0 = "FC0000F40FF3F006FFC19F37E01FE024E1200FC13C69ABFF80DFFBFFFBFEFE7FFFFFC1DE0D7A8001FE00007E03FBE000FFA0CE7FF80EE00681001F858D7EFFFD50DDFEEBFFFFFEFFFFFFC1AA04FB2001FE00007E03FBE3C01FA0CFFFF00FE006E1080F88962FFFFE737FFEFFFFFFFFFFFFFFC3877A56E003FF0000FE03FBE18013A0CFFFF80FFE04621FC704AA6EFD7921FFFBFDFFFFF77FFFFFC3D9FF6C6001FF00027F03FBFFF003E0CFFFF80F7B1E60180CEC99F76D798BFFEFEE2FFF7FFFFFFFC38229BE8C01FE00007F03FBFFE003E00FFFF80FFF9CE0CF1FE436D14F790B3FE9FFFFFFDBFFFFFFC3F97AB2CEC1FE00007F03FB7FF003E70FFFF81BE7FD";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_first_bit_number = 20;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_first_bit_number = 20;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mem_init3 = "0000000003389A0000000000000000001FFFE1C000FF801E1FFE481A4D5A0003FBD98000000000000000000007FC8A0000000000000000063FFFC3C0003FC01E1FFE5800B1508003F9FEA00000000000000000000B3C8800000000000000003FFFFFC7C0003FDFFE3FFD7000C53A8007BBCC601000000000000000001EEE1480000000000000003FFFFFC7C0003FFFFE3FFE701C9D1E20067FA4040000000000000000002AAC15C000000000000000FFFFFF87E0007FFFFE1FF4503DE616002D7FA00400000000000000020017FDD4BFFC000000000000FFFFFF07E0000FFFFE7FF1703FDE7C002EFFB01200000010000000010047E9938004000000000000FF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mem_init2 = "FFFF0FE0000FFFFE7FE06003A5CF400FBF9032000000400000000200D9ED9D3FFF00000006071FFFFFFF0FFC00DFFFFE3FE0401FD4EE401FFCF0100000000000000002C031ED0D3FFF000000040713FFFFFF1FFC000FFFFE3FE16C0F7113801FF8F02000000400000000000177DD8B7FFF00000007FFE3FFFFFC1FFC0022FFFE7FC7781F7B7BC03FF4509800000002000000000133BF81009E00000001FFFFFFFFFC0FFE0000FFFE7FC050300A78003FFE9000000000000000000001B7BD913EFC00000003FFFFFFFFFC13FF0000FFFE7FC0780DB57A803FFF9B0000000000200000000397AD893FFC000000FFFFFFFFFFFC23FF0007FFFE7FC3F801CCB2307F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mem_init1 = "FF1980000040000000000000B1EF3800FFF8F0000FFFFFFFFFF013FFC007FFFC3FE3F0059BEFF07FF99EC04C044000000000000345FD28009FFFFE000FFFFFFFFFF013FFC007EFFCFFE37005EBFEF07FF9C4001C0008001000000000A1FD38009FFFFC000FFFFFFFFFF813FBF8070FFC7FE1F01DD94CF0FFFC8A090210010010000000A23D3F280003FFFE000FFFFFFFFFF83343FB000FFC3FF75C039998F1FFFDA828020005400000000001325F080003FFFF000FFFFFFFFFFC3327FF800FF83FE05C07BDD6B0FFBFE82F05000140000000000B1EBE40003FFFFF000FFFFFFFFFFC3327FFE00FF97FF85C092CD291FFEFDC0604000060000000002087EEF000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mem_init0 = "03FFFF000FFFF006FFFE1F37FFE01FF81FDFF0025556F1FFFF200600000000000000007FF75FC00001FFFF8003FFE000FFFF0E7FFFF01FF87FFFE0021CCFF1FFFF2203000000000000000049BF46800001FFFF8003FFE3C01FFF0FFFFFF01FF81FF7F0011820F1FFFF800300000000000000002A65FF000000FFFF0003FFE18013FF0FFFFFF001F89FE03802009D7BFFFF8000000800080000000021C8AF400000FFFD8003FFFFF003FF0FFFFFF004E09FE7F0009F8AFBFFFC8010000000000000000076EF444C0001FFFF8003FFFFE003FF0FFFFFF000601F30E001752AFBFFFCC0170000000400000000655D4F4EC001FFFF8003FFFFF003F80FFFFFE41801";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_first_bit_number = 23;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_first_bit_number = 23;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init3 = "0FFFFFE0000013000000001C001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFDE00000100400000010001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFE00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000004FFFFFC0000001A4000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000047FFFF8000000EB4000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000047FFFFC000000FF6000000000003FFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFF000000000000000003FFFFE000007FFA000000004003FFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init2 = "FFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFF000000000000000079FFFFE00000FFFF000000D04003FFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFF000000000000000071DFFFE00007EFFF80000000C001FFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFF0000000000000000F0FFFFE00017FFFFC00000000001FFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFF00000000000000006077FFE0003FFFFFC04000040000FFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFF0000000000000000307FFFF0007FFFFFE020000C0000FFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFF00000000000000007C3FFFF0007FFFFFF01000080000FFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init1 = "0000000000000000B23FFFF000FFFFFFFC00000800007FFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFF0000000000000000D01FFFF001FFFFFFFE00000000007FFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFF0000000000000000831FFFF001FFFFFFFF00000000007FFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFF0000000000000000FF1FFFF800FFFFFFFF80000000007FFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFF00000000000000201F1FFFFE00FFFFFFDFC0000000003FFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFF0000000000000020FE9FFFFE01FFFFFFFFF0000000003FFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFF000000000000003FFF8FFFFE01FFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init0 = "FFFCC00000003FFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFF000000000000007FFF8FFFFC80FFFFFFFFFFC00000003FFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFF00000000000000FFFF473FFFC0FFFFFFFFFFC00000003FFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFF00000000000000FFFF61BFFF80FFFFFFFFFFC00000003FFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFF00000000000001FFFFE0FDFFE07FFFFFFFFFE00000003FFFFFFFFFFFFFC000C0FFFFFFFFFFFFFFFF00000000000003FFFFE07FFFF87FFFFFFFFFE00000003FFFFFFFFFFFFF800CF9FFFFFFFFFFFFFFFF00000000000007FFFFE07FFFDC7FFFFFFFFFF00000003FFFFFFFFFFFFF801FFD";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 23;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 23;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init3 = "FDAAF7F000FFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFEFFFFFFFFFFF8000003EF3FAD7E003FFFFFFFFFDF800FFFFFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFC000029F0FFED74003FFFFFFFFF9F803FFFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFE000035FFFF6D40007FFFFFFFFF8F007FFFFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF00003C7FFFEA0000FFFFFFFFFFCFC1FFFFFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF8001FB1FF0080003FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFE00077C000000007FFFFFFFFFFFFFFFFFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init2 = "FFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFF801003FC000003FFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFEC00387E011007FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFF900003634083FFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFFFE600EFE4870FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFE8807A0083FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFF8037B91FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init1 = "FFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_first_bit_number = 23;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_first_bit_number = 23;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000003FFFFFFCC3D2B6624184CEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000037BFFFFEFFFFF8C0010480FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000003FFFFFFFEDD23384001441FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000E7FFFFFEBC33F90001407FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000077FFFFFFEC7CE0000141FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000043FFFFFFFF7FBE0000087FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mem_init2 = "00000000000000033BFFFFFF8B83C000019FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000031FFFFFFFFF00C00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000011FFFFFFFFC00C00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000199FFFFFF6C00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000018DFFFFFF3C00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000018FFFFFFFB800000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000046FFFFFFE0000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mem_init1 = "03FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000C7FFFFFFC000000007FFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000008FFFFFFFC000600007FFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000018FFFFFEF8000200007FFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000018FFFFFFF0000000007FFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001CFBFFFFC000000000FC07FF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003B47FFFFEC000040000E0001F807FFFFFFFFFFFFFFFFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mem_init0 = "FFFFFFFFFFFFFFFF000000000000002F67FFFFF0000040000000003C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000002F47FFFFD0000000004000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000002F47FFFFF0000000000000000400FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000FCFFFFFF0000000020000000E00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000FCFF7FFE0000000C00000000F007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000F0FFFFFE0000000880000003F003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_bit_number = 23;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_bit_number = 23;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init3 = "7FFFFFFFFFFFFFFF00000000000007FFFFF81FFFFC3FFFFFFFFFF00000003FFFFFFFFFFFFF8006FFFFFFFFFFFFFFFFFF00000000000007FFFFF81DFFFE3FFFFFFFFFF00000003FFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFF0000000000000FFFFFFC1EFFFF1FFFFFFFFFF80000003FFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFF0000000000000FFFFFFC07FFEF8FFFFFFFFFFC0000007FFFFFFFFFFFFE0000FBFFFFFFFFFFFFFFFF0000000000000FFFFFFE07FFE7C7FFFFF9FFFC0000007FFFFFFFFFFFFC0000FFFFFFFFFFFFFFFFFF0000000000001FFFFFFF03FF7FE3FFFC0807FE0000007FFFFFFFFFFFFC0000FFFFFFFFFFFFFFFFFF0000000000000FFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init2 = "FFFF03BFFFB9FFC37FD6FF0000007FFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFF0000000000000FFFFFFF81FFFFFE3807FFFF1F010000FFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFF0000000000001FFFFFFF80FFFF7E077FFFFF8FC00000FFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFF00000000FF001FFFFFFFC0FFFFFFF7FFFFFFEFE00001FFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFF00000001FF801FFFFFFFE077FFFFFFFF801EFDF00001FFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFF00000007FF801FFFFFFFF03EFFFFFFFC3FF81BFC0001FFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFF0000001FFF801FFFFFFFF03FFFFFFFE3FFFFFFFF0003FFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init1 = "FFFFFFFFF000003FFFFFFFFFFFFFFFFF0000003FFF001FFFFFFFF81FFFFC010FFFFF24FFC007FFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFF0000007FFF001FFFFFFFF806FFFFFCFF00047BFFF087FFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFF0000007FFF801FFFFFFFFC03FFFFFFFC61F3FFFFFC0FFFFFFFF8FFFF0000FFFFFFFFFFFFFFFFFFFF000000FFFFC01FFFFFFFFE00FFFFFFF1FF3FFDFF7F0FFFFFFFF83FC00007FFFFFFFFFFFFFFFFFFFF000000FFFFC01FFFFFFFFF007FFE000F87FB7BFF3FFFFFFFFFFC2000003FFFFFFFFFFFFFFFFFFFFF000003FFFFC01FFFFFFFFF203FFFFFDE01EEF5FF3FFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init0 = "000007FFFFF00FFFFFFFFF000FFFFFFEFDDED7BF9FFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFFFFF000007FFFFF80FFFFFFFFF8007FFFFFDFEDAD6FF8FEFFFFFFFFC000007FFFFFFFFFFFFFFFFFFFFFF00000FFFFFF80FFFFFFFFFE0001FFFFDEEDBD6DFEFDFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFFF00001FFFFFFC0FFFFFFFFFF000020FFDC6DD76DFFF1FFFFFFFFFE1000FFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFF0FFFFFFFFF98000307FDC6ED676FFC3FFFFFFFFFFB001FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFCFFFFFFFFFF8000001FDEFEFAD7A707FFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFEFFFFFFFFFFF000010FD";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N51
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .lut_mask = 64'h028A139B46CE57DF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_first_bit_number = 23;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_first_bit_number = 23;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mem_init3 = "00000000000FFBFFFDE943D50004D6000000006C0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000007FBFFFFF7F0248000D4000000007C0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000FDBFFFFFFFA0D8000C0000000007E0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000007DBFFFFFFA72C800000000000007E0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000007FFFFFFFFF7AC600004000000007C0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FBFFFFFFFFCC47000040000000078000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000001FFFFFFFFE7C4420001400";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mem_init2 = "00000038001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000001FFFFFFFFFB6341080940000000038003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000001F0FFFFFFFFA121381D5E08000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000001FFFFFFFFFFD22C482DDE80000004001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000001FFFFFFFFFD9324643DCD00000004007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000FFFFFFFFFFB9B6341CED8000000400FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFFFFFFBBC91EFFFB8000000403FFFFFFFFFFFFFFFFFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mem_init1 = "FFFFFFFFFFFFFFFF000000000007DFFDFFFFF7BE79EAD7F0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000033FDFFFFFFBFF3498FFE000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001FFEFFFFFFDFDBB19FF4400000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000007DF7FFF1FFFECF01E90000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000DF2FFF3FF8BFE2A490000000087FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000F1FFFCFFF84F0A1CC000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000031F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mem_init0 = "FF7FFFFF3EAADE100000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000FFFFFFFFEF1DAC2100000C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000DFFFFFFFF618880000001C07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000DFFFFFDFEACE8C000000200FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000005FFFFFF7C2CC4C800000C01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFF43B44E000004003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFCCAB422000004437FFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_first_bit_number = 23;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_first_bit_number = 23;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .mem_init3 = "FFFFFFFFFFFFFFFF0000000000030000001081000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000030000000040000000000000002000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000020000000000000000000000080000004001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000800000000000000081000004001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000060000000810000000000000000100008001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000060000008000000000000010020000008001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000060000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .mem_init2 = "008000000000000000030000008001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000600000180C0000000000000030000008001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000060000018480000000000000010000010001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000040400030000000000000000010000010001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000060400020000000000000000000000010001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000060400060000000000000000000000020001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000020000061000000000000000000000000001FF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000020800002000000000000000000000010001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003080008C100000000000000000000030001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000030800180800000000000000000000020001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000031000184800000000000000000000020001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000071000106000000000000000000000060001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000610102F0000000000000000000000040001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .mem_init0 = "0000000000063000670000000000000000000000040001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000B00064F408000000000000000000040001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000004D0006094488000000000000000000C0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000049600C2854C800000000000000000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000006B011C6B544000000000000000000080003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000423011EE95C4000000000000000000180003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000423013EFD1C20000000000";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2603w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2603w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,
\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_address_width = 8;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_data_width = 20;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_first_bit_number = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_last_address = 255;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_address_width = 8;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_data_width = 20;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_first_bit_number = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_last_address = 255;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .mem_init2 = "2B2CD2D2E231317303162F3042F31E2D3042E31831359303452C31D2B30A2D2FA3333E2F30B2D2E9282943031C2E2FA2D2B62C2B82C2BA2E2E0323252D2F22D2E92B2D62E320322FF2E2D7152823B5CF1E43B173CE0C3170F3310D318123CD204550F2CA1C2FA0D1C8243291C2D61E3392728C7F4C80B24E0B3300A62109C270";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .mem_init1 = "8F250913908A390722105E200551404B1C3F1C003E1704C100802C0942409C23095230993909B3B09C3A09E350A3350A9360A22009E2009E2109E20C94D00B4390B43C0A1200B43C0A8220A9300A8310A9300B5360B4360B1330BD4F0B2340A5200AE370B33A0AB300AB300AF330B2350B1310B9380B7350BD4A0B9360BC380BE490B7330C04C0B7330B8340B7320B4300B6330B7320B7320BD360C0370C1380C1390C4390C5370C7360C9360CE360CE360CD360CE380D0390D1390D43D0D1390D53B0D43A0D53B0D2380D1370CF350D0380D13C0D53C0D93F0CE260C3200D43A0D6310B03AA54050A5330A2200A9430AB300AF340AA300A5300A5300A6320A6";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .mem_init0 = "330A6330A33309E350972708B250842306E2A05110004400591A07D2D094230952109B37095267C3DC4D4DC213B61029613223182031D237232881D276283621D28E1A269273BA38552C4E32CCE50C9E14C5E2AC4E18C3E05C3E03C0DE0BFDCEB9DBCB7D98B2D55AED44AAD20A7CEDA3CDAA0CB99EC8A9DC799AC6C96C2B93C0798C269BC689DC999FCC9A1CE8A4D08A6CF7A6CE7A6CE7A7D09A8CF8A9D1AAAD1CADD3FAFD41B0D52B0D52B3D86B4D96BAD9CBCDBFBFDE3BFDE4C1E07C5E4BC7E42C7E3BCAE6DC8E5EC7E3DC8E3ECBE61C9E5AC9E5BC9E5CCBE70CAE60C9E3EC5E53C3E54C3E54C3E35C3E46C3E46C3E49C3E3AC4E3AC3E2AC3E2BC3E2AC3E2A";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_first_bit_number = 23;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_first_bit_number = 23;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mem_init3 = "00000000100007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000426013FFD9E0000000000000000000100007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000002C003FFFFE1000000000000000000200007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000022C007FFCC75100000000000000000200007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000002260267FE44D20000000000000000060000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000021602FFFAD0480000000000000000040000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000021C02EFFBC1280001C10000000000040000FFFFFFFFFFFFFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mem_init2 = "FFFFFFFFFFFFFFFF000000000021C10FFF903B20001440000000000080000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000041C01FFCFDB520001440000000000080000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000041803FFBFFE510023440000000000180000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000041D03FF7FFFD00A10442000000000100000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001303FFFFFD703910400000000000100000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001B87FFF9B4608088400200000000300000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001B87F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mem_init1 = "FFFFDF000C4700000000000380000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000001DF87FFFDEFC7C044EE0400000000300000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000036F8FFFFE6FDFE3448F0500000001B40000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000026F8FFFD9F1946104B61D0000000E680000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000046F9FFFDFA68A2000F60000000000F88001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000046F9FFFFFF6F45048760000000000F00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000429BFFEFDD07240C8161000000006E00001FFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000EF9FFFF770700048161800000007C00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007F1FFFFE20714000011000000007F80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000047F5FFFFE10740000011000000007F80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000080057BFFFFE034EA080009800000007E00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000401FFBFFFC903255D00086800000007E00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000001FFBFFFEC977600000A6000000007E0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N6
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a191~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N30
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .lut_mask = 64'h0F0F227722772277;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N45
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4 .lut_mask = 64'h5555FFFFFFFFFFFF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N32
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_first_bit_number = 22;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_first_bit_number = 22;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init3 = "F7FFFFD000002C1C0040043B803FF00001FFFFFFFF000000000000FFFFFFFFFC000000000000FFFFF7FFFDD008002E3800080800402FF00001FFFFFFFF000000000000FFFFFFFFFC000000000000FFFFF7FFFF9000003CFC00601800500FF00001FFFFFFFF000000000000FFFFFFFFFE000000000000FFFFB7FFFFB000007E58004012083A1FF00001FFFFFFFE000000000000FFFFFFFFFE000000000001FFFFBFFFFFB0000071CA0482102E340B700000FFFFFFFE000000000000FFFFFFFFFE000000000000FFFFBBFFFFB0000072580B00301C0807700001FFFFFFFE00A0000000007FFFFFFFFE000000000000FFFFFFFFFFD8000181FD0E0010DC18012000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init2 = "00FFFFFFFE00E0000000003FFFFFFFFF000000000000FFFF87FFFFD00007025C868011284005800000FFFFFFFC01F0000000001FFFFFFFFF000000000001FFFF8EDFFFF800181346204001F40003C000007FFFFFFC01FC0000000007FFFFFFFF000000000001FFFF0E7FFFE80028002316F011623000E000007FFFFFFC03FE0000000007FFFFFFFF000000000001FFFF9EF7FFFC004003F1AE2011EA1000E000007FFFFFFC03FF0000000007FFFFFFFF000000000001FFFFCF3FFFEE0C300828D41010445000E000003FFFFFFC03FFC000000007FFFFFFFF000000000003FFFF83FFFFE800BBC6FE79E4100C57804000003FFFFFFC03FFC000000007FFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init1 = "000000000007FFFF4DDFFFF8037FB3EF38D810006300E000001FFFFFF007FFC00000000FFFFFFFFF000000000007FFFF2FFFFFF822FEF797FC04100803006000001FFFFFE007FFC000000003FFFFFFFF000000000007FFFF7CFFFFF090FFFBF2FF60101280002000001FFFFFE007FFE0000000007FFFFFFF000000000007FFFF00EFFFF819FFFFEEBFF02000C0002000000FFFFFC00FFFE0000000001FFFFFFF00000000000FFFDFE0EFFFFD17FFFFF9EFFCE009400060000007FFFF800FFFF0000000000FFFFFFF00000000001FFFDF016FFFFD1AFFFFFEE3EF2001620060000003FFFF000FFFF8000000000FFFFFFF00000000001FFFC0007FFFFD80FFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init0 = "3DFF20007C80200000007FFF000FFFFC000000000FFFFFFF00000000001FFF800077FFFC47FFFFFFEFFFE0028848200000001FFC000FFFFE000000000FFFFFFF00000000001FFF0000BB3FFF31FFFFFDFEFFC0200CB82000000001C0001FFFFF0000000007FFFFFF00000000003FFF00009FBFFF81FFFFFFBFFF80242608200000000000003FFFFF0000000003FFFFFF00000000007FFE00001DFDFFCCFFFFFFFFEE10C82008200000000000003FFF3F0000000003FFFFFF0000000007FFFC00001CFFFFF6FFFFFFFFFFD0A43FC0200000000000007FF3060000000003FFFFFF000000033FFFF800001EBFFFDA7FFFFFFFFC218223E8200000000000007FE002";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 22;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 22;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init3 = "F9FB0CCC03000000000003FF80000000000000003FFFFFFF007F0000000010000000000078BFFF7E7BBB370AA0000000000207FF00000000000000003FFFFFFF007E000000000000000000003C17FD3FD7F296B7AC000000000607FC00000000000000007FFFFFFF00FC000000000000000000001E2FFC8FFFFEBECF3800000000070FF80000000000000000FFFFFFFF00F8000000000000000000000F1FFC2FFFF5FBFBF0000000000303E00000000000000001FFFFFFFF01F80000000000000000000007ADE042FFE13FF7C0000000000200000000000000000001FFFFFFFF01E00000000000000000000001FFF883E401FFFF800000000000000000000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init2 = "00000003FFFFFFFF03E000000000000000000000007BEFFC03FFFFFC00000000000280000000000000000003FFFFFFFF07C0000000000000000000000013FFC781FEEDF800000000000200000000000000000003FFFFFFFF07C0000000000000000000000006FBFFC9CBF7C000000000000600000000000000000007FFFFFFFF0F800000000000000000000000019BF101B78F0000000000000000000000000000000007FFFFFFFF0F00000000000000000000000000177F85FF7C0000000000000000000000000000000007FFFFFFFF0E00000000000000000000000000007FC846E00000000000000000000000000000000007FFFFFFFF1E00000000000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init1 = "000000000000000FFE0002000000000000000000000000000000000FFFFFFFFF3C000000000000000000000000000000000037000000000000000000000000000000000FFFFFFFFF3C00000000000000000000000000007FC8EFFE000000000000000000000000000000000FFFFFFFFF3800000000000000000000000000003FFFFFF20000000000000000000000000000000007FFFFFFFF7000000000000000000000000000000FFFFFD40000000000000000000000000000000007FFFFFFFF7000000000000000000000000000001FFFFF800000000000000000000000000000000007FFFFFFFFF000000000000000000000000000003FFFFFC00000000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init0 = "000000000000000000000003FFFFFFFFE000000000000000000000000000000FFFFFC00000000000000000000000000000000003FFFFFFFFC004000000000000000000000000000FFFFE800000000000000000000000000000000001FFFFFFFFC03C000000000000000000000000000FFFFE000000000000000000000000000000000001FFFFFFFF81FF0000000000000000000000000007FFBE0000000000000000000000000000000000017FFFFFFF03FF0000000000000000000000000002C3000000000000000000000000000000000000003FFFFFFF07FFE00000000000000000000000000000000000000000000000000000000000000000001FFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y4_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_bit_number = 22;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_bit_number = 22;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init3 = "8000000001FFFFFF00000000FFFFF80000067FFFFBFFFFFFFFFFFBC0C558600000000000007FF9000000000003FFFFFF0000000FFFFFF80000073DFFFD9FFFFFFFFFFBE03C3860000000000000FFF8000000000001FFFFFF0000003FFFFFF0000003AEFFFECFFFFFFFFFFFE8A5B060000000000000FFFC000000000001FFFFFE0000007FFFFFF0000003CBFFEF47FFFFFFFFFDF813C800000000000001FFFF040000000000FFFFFC000000FFFFFFF0000001CBFFE7E7FFFFD23FFEF2430A00000000000003FFFF000000000000FFFFFC000003FFFFFFE0000000D7FF7FD3FFFB243FFC7FF610C0000000000003FFFF000000000000FFFFFC000003FFFFFFF000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init2 = "0000F5BFFFA3FFE6FF61FE3DBE94C0000000000003FFFE000000000000FFFFFE000007FFFFFFF000000076FFFFFDDC1FFFFA7F8E6F3000000000000003FFFE000000000000FFFFFE00000FFFFFFFE000000073FFFF7D0EBFFFFFFF83EFB080000000000007FFFF000000000000FFFFFC00001FFF00FFE0000000397FFFFF8FFFFBFCF7E04DA080000000000007FFFF000000000000FFFFFC00001FFE007FE00000001DB7FFFFFFFF603133F825410000000000000FFFFF000000000007FFFFFC00003FF8007FE00000000CDEFFFFFFF8451587FA0DCB0000000000000FFFFF80000000001FFFFFFC00003FE0007FE00000000E5FFFFFFFF1F833C9FF8EC20000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init1 = "000000000FFFFFC0000000000FFFFFFC00003FC000FFE000000007AFFFFC229F000FCB3FE3820000000000001FFFF0000000000007FFFFFC0000FF8000FFE0000000079AFFFFF83E800FB7FCE90C0000000000007FFFC000000000000FFFFFFC0000FF80007FE00000000381FFFFFFFA1E8DEC12F822000000070000FFFF0000000000000FFFFFFC0001FF00003FE000000001C37FFFFBF3FEC37BA7FE9A00000007C03FFFF80000000000000FFFFFFC0001FF00003FE000000000E1BFFE00677BE67DB67F9000000003DFFFFFC00000000000001FFFFFFC0003FC00003FE000000000D1DFFFFE3FFFDCFF2E1FF000000003FFFFFFC00000000000001FFFFFFC";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init0 = "0007F800000FF000000000FCF7FFFFBD709CD4E70FD000000007FFFFF8000000000000001FFFFFF80007F8000007F0000000007DF87FFFFCFDD9D595DCF000000003FFFFF8000000000000001FFFFFFC000FF0000007F0000000001FFFE03FFBDFB5B6D1D9A000000003FFFFF0000000000000001FFFFFFE000FE0000003F0000000000E17FDFFFBC7FFB779F6A0000000001EFFF0000000000000001FFFFFFF001FC0000000F00000000067807CFBFFC6DBA959FC600000000004FFE0000000000000003FFFFFFF003F80000000300000000007C21FFFFFD4996BC588C00000000000FFC0000000000000003FFFFFFF003F80000000100000000000E03FEE7E";
// synopsys translate_on

// Location: M10K_X5_Y3_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_first_bit_number = 22;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_first_bit_number = 22;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mem_init3 = "00FFFFFFFFFFFFFFFFFF000000000000000000000000FFFFFFFFFFCC3D2B6022802007FFFFFE000000FFFFFFFFFFFFFFFFFF000000000000000000000000FFFF7BFFFFEFFFFF800400011FFFFFFF000000FFFFFFFFFFFFFFFFFF080000000000000000000001FFFDFFFFFFFEDD232000100A3DFFFFFF000000FFFFFFFFFFFFFFFFF8180000000000000000000000FFFF67FFFFFEBC33E4180A043FFFFFFF800000FFFFFFFFFFFFFFFFFED00000000000000000000000FFFFB7FFFFFFEC7CDD8002007FFFFFFF800000FFFFFFFFFFFFFFFFFED80000FBE000000000000000FFFB7FFFFFFFF703DB8002437FFFFFFF800000FFFFFFFFFFFFFFFFF4900083FFF000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mem_init2 = "000000000000FFFC5BFFFFFF8B7DB00000671FFFFFFFC00001FFFFFFFFFFFFFFFFF7FC18FFFFE000000000000001FFFCBFFFFFFFFCFEB0000076DFFFFFFFC00000FFFFFFFFFFFFFFFFF7FC1FFFFFE000000000000001FFFECFFFFFFFF3E3000000DCDFFFFFFF800000FFFFFFFFFFFFFFFFF7FC1FFFFFE000000000000000FFFE49FFFFFF63F1E00007FD5FFFFFFFC00000FFFFFFFFFFFFFFFFF7F81FFFFFF000000000000000FFFE7DFFFFFF33B0E01001FECFFFFFFFC00000FFFFFFFFFFFFFFFFC7F81FFFFFF000000000000000FFFE77FFFFFFA688F05803FE4FFFFFFFC00000FFFFFFFFFFFFFFE037F81FFFFFF800000000000001FFFFBEFFFFFFDE0071F8";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mem_init1 = "07F8DFEFFFFFF00000FFFFFFFFFFFFFF601FF80FFFFFFF00000000000001FFFF3FFFFFFFB40073F403B887C3FFFFF80000FFFFFFFFFFFFFF001FFC03FFFFFF80000000000000FFFF77FFFFFF38009BF907BE03C0FFFFF80000FFFFFFFFFFFC80001FF003FFFFFFC0000000000000FFFE7FFFFFEF6E005C410FFF17F0FFFFF80000FFFFFFFFFFE000000FE003FFFFFFC0000000000000FFFE7FFFFFFCF000B8400FE3FDF81FFFF80000FFFFFFFFFFC0000007C003FFFFFFC0000000000000FFFE37BFFFFBA000D001073F83F00FFFF80000FFFFFFFFFF800000008003FFFFFFE0000000000000FFC4BFFFFFE2E00080000F001AF80FFFF80000FFFFFFFFFE0000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mem_init0 = "00008003FFFFFFE0000000000000FFD09FFFFFEF300020003800004807FFFC0000FFFFFFFFFC00000003E037FFFFFFE0000000000000FFD0BFFFFFCF90201010A018280203FFF80000FFFFFFFFF80000000003D7FFFFFFF0000000000000FFD0BBFFFFCF80001029D8120C0221FFFA0000FFFFFFFFF00000000003C7FFFFFFF0000000000000FFF037FFFFC8000020F180818107007FF80000FFFFFFFFE00000000020FFFFFFFFF0000000000000FFF037F7FFD800000026200911DE003FF80000FFFFFFFFE00000000000FFFFFFFFF0000000000000FFF0F7FFFFD802007F440013173F003FF80000FFFFFFFFC00000000000FFFFFFFFF4000000000000FFFF";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N6
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_first_bit_number = 22;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_first_bit_number = 22;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .mem_init3 = "FF000000000000000000000000000000001081000000000000000000806000FF000000003FFFFFFFFF000000000000000000000000000000000040000000000000000000006000FF000000007FFFFFFFFF800000000000000000000200040000000000000000000000080000000000FF00000000FFFFFFFFFFC00000000000000000000200040000000800000000000000081000000000FF00000000FFFFFFFFFFE00000000000000000000200000000000810000000000000000000004000FF00000003FFFFFFFFFFE00000000000000000000200080000008000000000000010020000004000FF00000007FFFFFFFFFFE000000000000000000000001A0000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .mem_init2 = "008000000000000000030000001000FC00000007FFFFFFFFFF8000000000000000000000000A00000180C0000000000000030000001000FC0000000FFFFFFFFFFF0000000000000000000004000A0000018480000000000000010000008000FC0000003FFFFFFFFFFF000000000000000000000400000000030000000000000000010000008000FC0000003FFFFFFFFFFE000000000000000000000400020000020000000000000000000000000000F70000007FFFFFFFFFFC000000000000000000000400020000060000000000000000000000018000F7000007FFFFFFFFFFF0000000000000000000000000060000061000000000000000000000018000FF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .mem_init1 = "E00007FFFFFFFFFFF0000000000000000000000800060800002000000000000000000000008000FFFC0003FFFFFFFFFFF000000000000000000000080003080008C100000000000000000000008001FFFC0007FFFFFFFFFFF00000000000000000000000000B0000180800000000000000000000038001FFFFC06FFFFFFFFFFFF00000000000000000000000000F1010184800000000000000000000028003FFFF007FFFFFFFFFFFEC000000000000000000000000031010106000000000000000000000000003FFFFC87FFFFFFFFFFFEC0000000000000000000010000210002F0000000000000000000000060002FFFFFF7FFFFFFFFFFFEC00000000000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .mem_init0 = "00000010000A3000670000000000000000000000060003FFFFF061FFFFFFFFFFC000000000000000000000100008B04064F408000000000000000000000003FFFFF8E3FFFFFFFFFFC000000000000000000000100008D000609448800000000000000000000001FFFFF89FFFFFFFFFFFC0000000000000000000001000448000C2854C800000000000000000040003FFFFFFFFFFFFFFFFFFE000000000000000000000000042A001C6B544000000000000000000000001FFFFFFFFFFFFFFFFFFEC000000000000000000001000023001EE95C4000000000000000000140007FFFFFFFFFFFFFFFFFFFC000000000000000000001000003003EFD1C20000000000";
// synopsys translate_on

// Location: M10K_X5_Y2_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_first_bit_number = 22;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_first_bit_number = 22;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mem_init3 = "000000003007FBFFFDE943D50004D6000000006E4001803FFFFFFFFFFC0001FFFC0000000000000100000000100FFBFFFFF7F0248000D40000000078C000801FFFFFFFFFFC0003FFFC00000000000001000000000C13DBFFFFFFFA0D8000C000000000794001000FFFFFFFFFFC000FFFF80000000000000100000000031BDBFFFFFFA72C800000000000007DC006000FFFFFFFFFFE001FFFFE000000000000010000000001DFFFFFFFFFF7AC6000040000000078400C0007FFFFFFFFFF00FFFFFF000000000000010000000000EFBFFFFFFFFCC47000040000000034400C0003FFFFFFFFFFE1FFFFFF0000000000000000000000006FFFFFFFFE7C4420001400";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mem_init2 = "0000003002080003FFFFFFFFFFFFFFFFFE0000000000000000000000002FFFFFFFFFB634108094000000003004700000FFFFFFFFFFFFFFFFFE0000000000000000000000001F0FFFFFFFFA121381D5E08000001470400000FFFFFFFFFFFFFFFFFF8000000000000000000000001FFFFFFFFFFD22C482DDE800000030008000007FFFFFFFFFFFFFFFFFC000000000000000000000000FFFFFFFFFD9324643DCD000000030038000003FFFFFFFFFFFFFFFFFE000000000000000000000000FFFFFFFFFFB9B6341CED8000000301FC000001FFFFFFFFFFFFFFFFFE000000000000000000000000FFFFFFFFFFBBC91EFFFB8000000307F4000001FFFFFFFFFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mem_init1 = "FFF0000000000000000000000003DFFDFFFFF7BE79EAD7F0000000F0FFC0000007FFFFFFFFFFFFFFFFF00000000000000000000000013FDFFFFFFBFF3498FFE000000071FFE0000003FFFFFFFFFFFFFFFFF8000000000000000000000000FFEFFFFFFDFDBB19FF4400000123FFE0000003FFFFFFFFFFFFFFFFF80000000000000000000000009DF7FFF1FFFECF01E900000001C7FFE0000003FFFFFFFFFFFFFFFFF80000000000000000000000001D92FFF3FF8BFE2A49000000004FFFE0000001FFFFFFFFFFFFFFFFFC00000000000000000000000017FFFFCFFF84F0A1CC000000005FFFE0000000FFFFFFFFFFFFFFFFFE0000000000000000000000000E0F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mem_init0 = "FF7FFFFF3EAADE100000001FFFF0000000FFFFFFFFFFFFFFFFFE000000000000000000000000271FFFFFFFFEF1DAC2100000003FFFF8000000FFFFFFFFFFFFFFFFFE000000000000000000000000720DFFFFFFFF618880000000003FFFF0000000FFFFFFFFFFFFFFFFFE0000000000000000000000007885FFFFFDFEACE8C0000000007FFFF8000000FFFFFFFFFFFFFFFFFE0000000000000000000000007FCDFFFFFF7C2CC4C800000000FFFFF8000000FFFFFFFFFFFFFFFFFF000000000000000000000000FFE3FFFFFFF43B44E000002801FFFFF8000000FFFFFFFFFFFFFFFFFF000000000000000000000000FFEBFFFFFFCCAB422000002803FFFFFE0000";
// synopsys translate_on

// Location: M10K_X14_Y1_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_first_bit_number = 22;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_first_bit_number = 22;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mem_init3 = "00000000100003FFFFFFFFFFFFFFFFFFE0000000000000000000001000246013FFD9E0000000000000000000000003FFFFFFFFFFFFFFFFF9C000000000000000000000100062C003FFFFE1000000000000000000280007FFFFFFFFFFFFFFFFC00000000000000000000000100050C007FFCC7510000000000000000010000FFFFFFFFFFFFFFFFFC0000000000000000000000000002060067FE44D200000000000000000100007FFFFFFFFFFFFFFFF000000000000000000000000000003600FFFAD04800000000000000000200007FFFFFFFFFFFFFFFF00000000000000000000000000001DC00EFFBC1280001C100000000000100007FFFFFFFFFFFFFFFF00";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mem_init2 = "0000000000000000000000100046C00FFF903B200014400000000040500007FFFFFFFFFFF9F8E0000000000000000000000000100020C01FFCFDB52000144000000000C0100007FFFFFFFFFFFBF8EC0000000000000000000000001000C0803FFBFFE5100234400000000200100007FFFFFFFFFFF8001C000000000000000000000000000082D03FF7FFFD00A10442000000000190000FFFFFFFFFFFFE00000000000000000000000000000000C6303FFFFFD703910400000000000100000FFFFFFFFFFFFC0000000000000000000000000000000080B87FFF9B46080884002000000000E0001FFFFFFFFFFF00000000000000000000000000000008000CB87F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mem_init1 = "FFFFDF000C4700000000000340001FFFFFFFFFFFF00000000000000000000000000000080002F87FFFDEFC7C044EE0400000000340001FFFFFFFFFFFF0000000000000000000000000000000000EF8FFFFE6FDFE3448F0500000000A88001FFFFFFFFFFFF00000000000000000000000000000000076F8FFFD9F1946104B61D000000006C8001FFFFFFFFFFFF00000000000000000000000000000040026F9FFFDFA68A2000F60000000000780000FFFFFFFFFFFF00000000000000000000000000000000002F9FFFFFF6F45048760000000000388001FFFFFFFFFFFF000000000000000000000010000000200869BFFEFDD07240C8161000000000F00003FFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mem_init0 = "FFFFFFFFF0000FF900000000000000000000000200D6F9FFFF770700048161800000003B40001FFFFFFFFFFFFC001FFF00000000000000000000000100EDF1FFFFE20714000011000000007C40007FFFFFFFFFFFFC001C3FE00000000000000000000001A08DF5FFFFE10740000011000000007F08003FFFFFFFFFFFFC001E7FEC0000000000000000000000504D7BFFFFE034EA080009800000007F08003FFFFFFFFFFFFC00000FFC0000000000000000000000203FFBFFFC903255D00086800000007D0800F3FFFFFFFFFFFC00001FFC0000000000000000000000600FFBFFFEC977600000A6000000007C8000313FFFFFFFFFFC00000FFC00000000000001";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N36
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a190~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .lut_mask = 64'h30503F50305F3F5F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N48
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .lut_mask = 64'h303A00AA353F55FF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N50
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 21;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 21;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init3 = "DF3FA193E4FFFFF8000003FF80000000001BFFFFC001FF007F8F000000001003FFFF00000741FF7B242AB9B55CFFFFF8000207FF000000000002FFFFC001FF00FF8E03800000000FFFFF00003AE83D3A26D177C051FFFFF8000607FC000000000002FFFF8001FF00FF1C07F80000000FFFFF000011D12C8DFFF4BF38DBFFFFF800070FF8000000000000FFFF0001FF00FF381FB800000007FFFE00002AE0F82F8FFB06C477FFFFF0000303E00000000000007FFE0000FFC0FE783FFC00000001FFFE00000552204FFED84419CFFFFFF80002000000070000E0007FFE0007FF80FE607FFF00000000FFFE00000100388A5BFE3E87BFFFFFF000000000000001C7";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init2 = "F0397FFC0007FFF0FCE07FFF000000003FF00000006408FD93FFEFB6FFFFFFF000028000000FE18AFC78FFFC0003FFF8F9C0FFFF8000000000E00000011008C691FEE3F8FFFFFFF800020000000FFF9FFE7FFFFC0003FFF8F9C0FFFF800000000000000001E687FFC9CBD7CD7FFFFFF800060000001FFE3FFFFFFFF80003FFF0F387FFFB800000000000000001F9941501B48F07FFFFFFFC000000000007F87FFFFFFFF80007FFFCF307FFFBFC00000000000003FCFE174F85FF4DFE7FFFFFFC0000000000DFFFFFFFFFFFF80007FFFCF60FFFFBFC00000000000007FFFFF070C846E3FC3FFFFFFC0000000001FFFFFFFFFFFFF80007FFFCE60FFFFFFF381C00";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init1 = "00000007FFFFFFCFFE37FDFC3FFFFFFC0000000003FFFFFFFFFFFFF0000FFFFECC3FFFFFFFFE1F000000000FFFFFFFFF237FC8FC1FFFFFFC0000000003FFFFFFFFFFFFF0000FFFFECCFFFFFFFFFFFF000000008FFFFFFF80371001FC0FFFFFF8000000000FFFFFFFFFFFFFF0000FFFFEC9FFFFFFFFFFFFE0000000FFFFFFFFC000000DFC07FFFFF8000000000FFFFFFFFFFFFFF8000FFFFE91FFFFFFFFFFFFF42F3CFFFFFFFFFFF000002BFC07FFFFFC000000000FFFFFFFFFFFFFF8000FFFFEB3FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000007FF801FFFFF8000000001FFFFFFFFFFFFFF8000FFFFE33FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FF001FFFFF8";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init0 = "000000003FFFFFFFFFFFFFFC000FFFFE67FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000003FE801FFFFF8000000007FFFFFFFFFFFFFFC000FFFFE4FFBFFFFFFFFFFFFFFFFFFFFFFFFFFF000017FF001FFFFF800000001FFFFFFFFFFFFFFFE000FFFFECFC3FFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFE003FFFFF800000001FFFFFFFFFFFFFFFE000FFFFE9E00FFFFFFFFFFFFFFFFFFFFFFFFFFF80041FFE00FFFFFF800000003FFFFFFFFFFFFFFFE8003FFFE3C00FFFFFFFFFFFFFFFFFFFFFFFFFFFD3CFFFFC01FFFFFF00000000FFFFFFFFFFFFFFFFFC003FFFE78001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC003FFFFE00000001FFFFFFFFFFFFFFFFFE003FFFE";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_first_bit_number = 21;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_first_bit_number = 21;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mem_init3 = "FF000000000000000000FFFFFFFFFF00FFFFFFFFFFFF03E5FFFFFFCC3D2B6600180400000001FF83FF000000000000000000FFFFFFFFFF00FFFFFFFFFFFF03F17BFFFFEFFFFF8C050031D0000000FF83FF000000000000000000F7FFFFFFFF80FFFFFFFFFFFE03FCFFFFFFFEDD231843613322000000FF83FF000000000000000007E7FFFFFFFFC0FFFFFFFFFFFF03FFA7FFFFFEBC31C407F33A800000007F83FF0000000000000000012FFFFFFFFFE0FFFFFFFFFFFF03FE37FFFFFFEC009D9FFB22800000007F83FF00000000000000000127FFFF041FF8FFFFFFFFFFFF03FB9FFFFFFFF6C9847FFAC8800000007FC3FF00000000000000000B6FFF7C000FFC";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mem_init2 = "FFFFFFFFFFFF07FC8BFFFFFF887EEFFFFC08E00000003FDFFE00000000000000000803E700001FFEFFFFFFFFFFFE07FC4FFFFFFFF2824FFFFC89200000003FDFFF00000000000000000803E000001FFFFFFFFFFFFFFE07FEAFFFFFFFEB1D7EFF7DA3200000007FDFFF00000000000000000803E000001FFFFFFFFFFFFFFF07FE29FFFFFF4B0EDE9E7A02A00000003FCFFF00000000000000000807E000000FFFFFFFFFFFFFFF07FE15FFFFFF004F1C6D3801300000003FCFFF00000000000000003807E000000FFFFFFFFFFFFFFF07FE47FFFFFF95740CA7B801B00000003FEFFF000000000000001FC807E0000007FFFFFFFFFFFFFE0FFF82FFFFFF99EE8E07";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mem_init1 = "D207200800000FFFFF000000000000009FE007F0000000FFFFFFFFFFFFFE0FFF2BFFFFFFEBFFEC0BF047784A000007FFFF00000000000000FFE003FC0000007FFFFFFFFFFFFF0FFF4BFFFFFFA7FF1484F041FC31800007FFFF0000000000037FFFE00FFC0000003FFFFFFFFFFFFF0FFE57FFFFEC11E713BAE000E83CE00007FFFF00000000001FFFFFF01FFC0000003FFFFFFFFFFFFF0FFE57FFFFFB8FF7D5BBC8160207600007FFFF00000000003FFFFFF83FFC0000003FFFFFFFFFFFFF0FFE2FBFFFFFD7FBBFF289A9B417880007FFFF00000000007FFFFFFF7FFC0000001FFFFFFFFFFFFF0FC4A7FFFFEF17F81D875C1DE267EC0007FFFF0000000001FFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mem_init0 = "FFFF7FFC0000001FFFFFFFFFFFFF0FD083FFFFFDCFFE9F2C75FFF617FE0003FFFF0000000003FFFFFFFC1FC80000001FFFFFFFFFFFFF0FD0B3FFFFCE6F572A2787E7D7857B0007FFFF0000000007FFFFFFFFFC280000000FFFFFFFFFFFFF0FD0A7FFFFA87FE7AAF787EDF3EADD8005FFFF000000000FFFFFFFFFFC380000000FFFFFFFFFFFFF07F033FFFFA7FFEF9B7C1F7E7E6F764007FFFF000000001FE03FFFFFDF000000000FFFFFFFFFFFFF07F037F7FF97FFFFFF7F5FF6EFA17F4007FFFF000000001FC007FFFFFF000000000FFFFFFFFFFFFF07F0FFFFFFF7FDFFE196FFECE893BF8007FFFF000000003F0003FFFFFF000000000BFFFFFFFFFFFF0FFF";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_bit_number = 21;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_bit_number = 21;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init3 = "800FFFFFFE000000FFFFFFFF0003F8000003BFFFFC3FFFF8EDBF601FBAA71FFC01FFFFFFC07FF900001FFFFFFC000000FFFFFFF0000FF8000007CDFFFF7FFFFFF343FF03E3C71FFE00FFFFFF80FFF800000FFFFFFE000000FFFFFFC0001FF000000146FFFD9FFFFFFFF7D535DBDCDFF8007FFFFF00FFFC00000FFFFFFE000001FFFFFF8003FFF0000002B7FFEEEFFFFFFFF899A7A43D7FF0007EFFFE01FFFF04000FFFFFFF000003FFFFFF001FFFF0000001B3FFE7ABFFEF2EFCFCBDBCF17FF400083FF403FFFF00000FFFFFFF000003FFFFFC07FFFFE000010029FF7FF3FFF0B28FEFE249EB3FF40000000003FFFF000003FFFFFF000003FFFFFC1FFFFFF000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init2 = "0000EBBFFF93FFB09DE3363A6D6BBFF80000130003FFFE0000001FFFFF000001FFFFF83FFFFFF00000002BFFFFFDEC0FFFFE3FD6D0CEFFF00000000003FFFE0000009FFFFF000001FFFFF07FFFFFE00000007D7FFF7A04DF85EF0F4415087FE00000000007FFFF000001FFFFFF000003FFFFE0FF00FFE0000000BEBFFFFDCBFEF4E361D1BAD87FC00000000007FFFF000001FFFFFF000003FFFFE0FE007FE00000008A17FFFFFFFF40C074617AACFF80000000000FFFFF000000FFFFF8000003FFFFC3F8007FE000000C876EFFFFFFF2FACB6C581A36FF80000000000FFFFF8000001FFFE0000003FFFFC7E0007FE000000C0F8FFFFFBFF4F6CDC41E9135FFC0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init1 = "000000000FFFFFC000001FFFF0000003FFFFC7C000FFE00000040647FFFC1D06E15E1349B641FFF4000000001FFFF00000001FFFF8000003FFFF078000FFE0000004056EFFFE7B7DC70831833443FFF4000000007FFFC00000001FFFF0000003FFFF0F80007FE000002402FCFFFFFFE5BD4886ED9655FFF400070000FFFF0000000007FFF0000003FFFE3F00003FE000000400BCFFFF94FBFDBC0048C075FFFC0007C03FFFF80000000003FFF0000003FFFE3F00003FE000003E005E9FFE06270E1C8628634FFFFC0003DFFFFFC00000000001FFE0000003FFFC3C00003FE000007F008E4FFFFF8DBA1316B8018FFFF80003FFFFFFC00000000120FFE001F003";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init0 = "FFF87800000FF000000C00D33BFFFFF02AFBB53891AFFFFE0007FFFFF80000000000FFFFE000F007FFF8F8000007F000001C006A1BF9FFC2DCB7DE8373D7FFFC0003FFFFF80000000000FFFFE000D003FFF1F0000007F01F009C00041BA09FF5B47D17EF36DFFFF40003FFFFF00000000000FFFFE0009801FFF1E0000003F01F01FFE00BE84DDFF30A01CA43093FFFF400001EFFF00000000003FFFFE000FF00FFE3C0000000F01FC3FFE0657F84F7F30BCDB8714A9FFFE8000004FFE00000000003FFFFC001FF00FFC380000000301FFFFFE006BDEBFBFD8CCBF6A6EDBFFFE8000000FFC0000000003FFFFFC000FF00FFC7800000001001FFFFE0005FC7EDF6";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_first_bit_number = 21;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_first_bit_number = 21;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init3 = "FFFFFFBFFFFFEC9FFFBFF83FDFF00FFFFE00000000FE0000FFFFFF0000000003FFFFFFFFFFFF0FFFF7FFFD9FF7FFEE3BBFF7F430B7C80FFFFE00000000FC0000FFFFFF0000000003FFFFFFFFFFFF0FFFFBFFFF4FFFFFE9FFFF9FE02FABE00FFFFE00000000FC00003FFFFF0000000001FFFFFFFFFFFF07FFB3FFFF6FFFFFBEFAFFBFEDF6C56C0FFFFE00000001F8000003FFFF0000000001FFFFFFFFFFFE07FFBFFFFF2FFFFFE375FB7DE551CB748FFFFF00000001F8000003FFFF0000000001FFFFFFFFFFFF07FFBFFFFFEFFFFFF101F4FFC0EB37FA8FFFFE00000001F0A00001FFFF8000000001FFFFFFFFFFFF0FFFFDFFFF97FFFE0E0571FFE13B27FADFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init2 = "FF00000001F0E00001FFFFC000000000FFFFFFFFFFFF0FFF86FFFFFFFFFB0180797FEC0FFFF87FFDFF00000003E1F000007FFFE000000000FFFFFFFFFFFE0FFF8EDFFFD7FFEC1C0E5FBFFCFB9FDC3FFDFF80000003E1FC00003FFFF800000000FFFFFFFFFFFE0FFF0FBFFFC7FFCFCFC7290FE99D0EFE1FFDFF80000003E3FE00003FFFF800000000FFFFFFFFFFFE0FFF9CB7FFD3FF87D013F1BFC3156FDF9FFE7F80000003C3FF00001FFFF800000000FFFFFFFFFFFE0FFFCE5FFFC1F38FC7DDFBFFE5A12DFE1FFE7FC0000003C3FFC0000FFFF800000000FFFFFFFFFFFC0FFF825FFFCFFF843906EA03F003A87E3FFE7FC0000003C3FFC0000FFFF800000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init1 = "FFFFFFFFFFF80FFF4D3FFFEFFC834C13D17FF7029CF71FFF3FE000000FC7FFC00007FFF000000000FFFFFFFFFFF81FFF2F2FFFEFDC450BE9CEBBF713FCFF1FFF3FE000001F87FFC0000FFFFC00000000FFFFFFFFFFF81FFF7C2FFFF36D5205E9E68FE3CC7FBF5FFF1FE000001F87FFE0000FFFFF80000000FFFFFFFFFFF81FFF00B7FFF1E7F527911997D05D3FFF1FFF1FF000003F8FFFE0000FFFFFE0000000FFFFFFFFFFF01FDFE0A7FFFCE8FF9E37BF2B20F4BEFF5FFF1FF800007F8FFFF0000FFFFFF0000000FFFFFFFFFFE03FDF016FFFF9E4FFEF8C7433E03E9DFF9FFF0FFC0000FF0FFFF8000FFFFFF0000000FFFFFFFFFFE07FC00057FFFF7EFFF6CB";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init0 = "DAEBE07BC25FDFFF0FFF8000FF0FFFFC000FFFFFF0000000FFFFFFFFFFE0FF800053FFFC38FFF9C1931FA07977F79FFF03FFE003FE0FFFFE000FFFFFF0000000FFFFFFFFFFE0FF0000A93FFCBF7FFFB675E7ECD7F3431FFF03FFFE3FFC1FFFFF000FFFFFF8000000FFFFFFFFFFC0FF000082BFFF0EFFFFD6E41FB4CAD5F71FFF03FFFFFFFC3FFFFF000FFFFFFC000000FFFFFFFFFF80FE0000127DFFE37FFFFF71F1B0379FD71FFF03FFFFFFF83FFF3F000FFFFFFC000000FFFFFFFFF801FC000017BFFFF1FFFFEF5C17F14BC43F9FFF03FFFFFFF07FF306000FFFFFFC000000FFFFFFFCC003F800001D1FFFD1BFFFFFBE63427DDE171FFF01FFFFFFE07FE002";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N6
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .lut_mask = 64'h447703034477CFCF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_first_bit_number = 21;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_first_bit_number = 21;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mem_init3 = "FFFFFFFF0AFBFBFFFDE943D50000D6000000006D82297FC00000000003FFFE0003FFC30000000001FFFFFFFF8D79FBFFFFF7F0248000D4000000007B00097FE00000000003FFFC0003FFDF8000000001FFFFFFFFC2E7DBFFFFFFFA0D8000C00000000076C800FFF00000000003FFF00007FFDF8000000001FFFFFFFFE6EFDBFFFFFFA72C80000000000000780921FFF00000000001FFE00001FFCF0021200001FFFFFFFFF0ABFFFFFFFFF7AC600000000000003E8243FFF80000000000FF000000FFDFC07FF00001FFFFFFFFF847BFFFFFFFFCC470000000000000789B93FFFC00000000001E000000FFFFC07FF00000FFFFFFFFFE2FFFFFFFFE7C4420000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mem_init2 = "000000361D37FFFC000000000000000001FFFFF87FF00000FFFFFFFFFF0FFFFFFFFFB63410801400000000179A0FFFFF000000000000000001FFFFFCFFF00000FFFFFFFFFFBF0FFFFFFFFA12138195E00000001B803FFFFF0000000000000000007FFFFEFFF80000FFFFFFFFFF9FFFFFFFFFFD22C48215C800000022037FFFFF8000000000000000003FFFFFFFF80000FFFFFFFFFFDFFFFFFFFFD9324642CCD000000000087FFFFFC000000000000000001FFFFFFFFC0000FFFFFFFFFFEFFFFFFFFFFB9B6341CED000000020103FFE7FE000000000000000001FFFDFFFFE0000FFFFFFFFFFEFFFFFFFFFFBBC91C1DFB80000002800BFFC7FE000000000000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mem_init1 = "000FFFDFFFFF0000FFFFFFFFFFF7DFFDFFFFF7BE78E8D7F0000000E8803FF03FF800000000000000000FEF9FFFFF0000FFFFFFFFFFFB3FDFFFFFFBFF3490DFE000000031001FFC1FFC000000000000000007EFFFFFFF8000FFFFFFFFFFFCFFEFFFFFFDFDBB11F84000000142001FFC1FFC000000000000000007EFFFFFFF8000FFFFFFFFFFFEADF7FFF1FFFECF01E90000000120001FFE1FFC000000000000000007F3FFFFFFC000FFFFFFFFFFFF7D32FFF3FF8BFE02490000000020001FFC0FFE000000000000000003FFFFFFFFC000FFFFFFFFFFFFAF8FFFCFFF84F021CC0000000060001FFC0BFF000000000000000001FFFFFFFFE000FFFFFFFFFFFFFDEF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mem_init0 = "FF7FFFFF3EAACE0000000000000FFE03FF000000000000000001FEFFFFFFF000FFFFFFFFFFFFCABFFFFFFFFEF1CAC2000000C0000007FE03FF000000000000000001FEFFFFFFF600FFFFFFFFFFFF8DB5FFFFFFFF618880000001C040000FFE03FF000000000000000001FFFFFFFFF800FFFFFFFFFFFF8761FFFFFDFEACE8C000000200800007FE01FF000000000000000001FFFFFFFFF800FFFFFFFFFFFF8021FFFFFF7C2CC4C000000401800007FF01FF000000000000000000FFFFFFFFFE00FFFFFFFFFFFF031FFFFFFFF43B44E000002003000007FF01FF000000000000000000FFFFFFFFFF00FFFFFFFFFFFF0293FFFFFFCCAB422000000436000001FF01";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_first_bit_number = 21;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_first_bit_number = 21;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .mem_init3 = "00FFFE000001FFF8FFFFFFFD001D00000000000000000000000000008040A700FF00FFFFC000000000FFFC0000007FF8FFFFFFFB0C1D00000000000000000000000020000041E700FF01FFFF80000000007FFC0000037FF8FFFFFFF8081800000000000000000000000000000023ED00FF83FFFF00000000003FFC0000007FF8FFFFFFF8001C00000000000000000000000000000023CC00FFC1FFFF00000000001FFC000000FFFCFFFFFFF8400A00000000000000000000000001000041CC00FFE1FFFC00000000001FFC000000FFFCFFFFFFF0401200000000000000000000000000008088CC00FFF3FFF800000000001FFC000000FFFCFFFFFFF600080000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .mem_init2 = "00000000000000000000000080CBCC03FFFFFFF800000000007FFE0000007FF8FFFFFFF600340000000000000000000000000000006B8C03FFFFFFF00000000000FFFE0000017FF8FFFFFFF00014000000000000000000000000000080F78D03FFFFFFC00000000000FFFE0000007FF8FFFFFFF0001C040000000000000000000000000000639903FFFFFFC00000000001FFFE000001FFF8FFFFFFF00018040000000000000000000000000000C38908FFFFFF800000000003FFFF000003FFF0FFFFFFF00018040002000000000000000000000101C38B08FFFFF800000000000FFFFF000001FFF0FFFFFFEC001C0000060000000000000000000001018FA300";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .mem_init1 = "1FFFF800000000000FFFFF000003FFF0FFFFFFE4000C0000000000000000000000000000000AC30003FFFC00000000000FFFFF000003FFE0FFFFFFE40008000008C0000000000000000000000346CA0003FFF800000000000FFFFF000003FFE0FFFFFFEC000108000800000000000000000000010147CA00003F9000000000000FFFFF000003FFE0FFFFFFE4001500101840000000000000000000000047D80000FF80000000000013FFFF800001FFE0FFFFFFDC0018001010600000000000000000000006B7D000003780000000000013FFFF800003FFE0FFFFFFCC000A00000F000000000000000000000003379100000080000000000013FFFF800003FFE0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .mem_init0 = "FFFFFFC8001020002700000000000000000000000113B000000F9E00000000003FFFFF800001FFF8FFFFFFC80018200064F400000000000000000000060FB60000071C00000000003FFFFF800001FFF8FFFFFFCA004CC0006094400000000000000000000A0F340000076000000000003FFFFF800001FFF8FFFFFFC000089000C285440000000000000000000E0FBE0000000000000000001FFFFF800001FFE8FFFFFFD01048B011C6B5440000000000000000000C896E00000000000000000013FFFF800000FFE0FFFFFFC000082011EE95C400000000000000000000C96400000000000000000003FFFF0000007FE0FFFFFFC000022011EFD1C20000000000";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_first_bit_number = 21;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_first_bit_number = 21;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mem_init3 = "0000000000C7600000000000000000001FFFFE0000007FE0FFFFFFC080066003FFD9E00000000000000000001403740000000000000000063FFFFC0000003FE0FFFFFFC00078C003FFFFE100000000000000000004037800000000000000003FFFFFF80000002000FFFFFFC91066C007FFCC750000000000000000003911E800000000000000003FFFFFF80000000000FFFFFFD1005060267FE44D2000000000000000005153E00000000000000000FFFFFFF80000000000FFFFFFD2003B602FFFAD048000000000000003007002280000000000000000FFFFFFF80000000000FFFFFFD00025C02EFFBC1280001C0000000002000016680000000000000000FF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mem_init2 = "FFFFF00000000000FFFFFFC8403FC00FFF903B200014000000000240301268000000000006071FFFFFFFF00000000000FFFFFFC02153C01FFCFDB5200014400000000240D012F80000000000040713FFFFFFE00000000000FFFFFFC08020803FFBFFE5100234400000000001102278000000000007FFE3FFFFFFE00000000000FFFFFFD080C1D03FF7FFFD00A104400000000000000070000000000001FFFFFFFFFFF00000000000FFFFFFC880C7303FFFFFD7039104000000000000200270000000000003FFFFFFFFFFEC0000000000FFFFFFE80847B87FFF9B460808840000000000036012600000000000FFFFFFFFFFFFDC0000000000FFFFFFE4204BB87F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mem_init1 = "FFFFDF000C470000000000000C10C000000000000FFFFFFFFFFFEC0000000000FFFFFFE00434F87FFFDEFC7C044EE040000000003802D000000000000FFFFFFFFFFFEC0000000000FFFFFFEC1420F8FFFFE6FDFE3448F04000000013D002D000000000000FFFFFFFFFFFEC0400000000FFFFFFE4060EF8FFFD9F1946004B61C0000000444800D000000000000FFFFFFFFFFFCCBC00000000FFFFFFF0467EF8FFFDFA68A0000F60000000000C4420C000000000000FFFFFFFFFFFCCD800000000FFFFFFF642FEF9FFFFFF6F40048760000000000C8C01A000000000000FFFFFFFFFFFCCD800000001FFFFFFF2532C99FFEFDD07200C8161000000006148112000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mem_init0 = "000000000FFFF006FFFFE0C800000000FFFFFFF9E2A0F9FFFF7707000481618000000066C02020000000000003FFE000FFFFF18000000000FFFFFFF9E352F1FFFFE20714000011000000003B002000000000000003FFE3C01FFFF00000000000FFFFFFFC4F31F5FFFFE107400000110000000078920000000000000003FFE18013FFF00000000000FFFFFFFC2FB17BFFFFE034EA000009800000007F1210C0000000000003FFFFF003FFF00000000000FFFFFFFE8161FBFFFC903255D00086800000007890008C000000000003FFFFE003FFF00000000000FFFFFFFE0BFFFBFFFEC977600000A600000000780000CEC00000000003FFFFF003FFF00000000001";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N24
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a189~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .lut_mask = 64'h4403770344CF77CF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N54
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .lut_mask = 64'h40407F40407F7F7F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N32
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_first_bit_number = 20;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_first_bit_number = 20;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .mem_init3 = "00FF01E003FE0006CEF1001BD3E10000000000000000000000000000003F4900F0FF007FC000000000FF83F01FFF80065EE0000043AF000000000000000000000000200000561900F0FE00FF80000000007F83F81BFC80067E04000167EE0000000000000000000000080000007C1280F07C00FF00000000003FC3F803FF8006981C0003C3A40000000800000000000000080000005C7380F03E1FFF00000000001FC3F003FF000287F824030BF4000000080000000000000000000000FE3380F01E1FFC00000000001FC3F003FF000393C1000C88E6000000000000000000001000000080773380F00C1FF800000000001FD3C003FF00030000000ADEEC0000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .mem_init2 = "008000000000000000000000006C3383FC001FF800000000007FC1C001FF800600000005DDC8000000800000000000000000000000947383FE003FF00000000000FFC1C001FE800600000006B180000001840000000000000000000001A87203FFE03FC00000000000FFC1C0007F800600000006B3880400030000000000000000000000011C4603FFF07FC00000000001FFC1C000FE000600C02007338C040002000000000000000000000001FC7708FFF8FF800000000003FFC0C000FC000E0020200972CA0400040000000000000000000001037C7508FFFFF800000000000FFFE0C000FE000E0471201CF2EE000000100000000000000000000101F05F00";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .mem_init1 = "1FFFF800000000000FFFE0F800FC000E05C10004B3F2000000200000000000000000000001753D0003FFFC00000000000FFFF0F000FC001E00218003BF7B00000001000000000000000000000039360003FFF800000000000FFFF0F000FC001E0040202B9E72080010080000000000000000000101B81600003F9000000000000FFFF0F000FC001E0020001D956600101008000000000000000000000038220000FF80000000000013FFF07800FE001E007D0335816F101000000000000000000000000004482C000037800001F8000013FFF07801FC001E005830001EF4000020000000000000000000000002C86D00000080000138000013FFF07B01FC001E";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .mem_init0 = "0FFF2E24D8A2100040000000000000000000000006EC4C00000F9E00000000003FFFF07E01FE000607FF6E26B328800040000800000000000000000007F0480000071C00000000003FFFF07E01FE00070FFF60259B00000040800800000000000000000005F0CA0000076000000000003FFFF07E00FE00073FFF200AFA08100080054880000000000000000009F0420000000000000000001FFFF07F00FE00161FFF003E22361000C014400000000000000000000F769000000000000000000013FFE06301FF001E07E0E02754900011C084400000000000000000000B169A00000000000000000003FFE0E201FF801E0FE70C317F3A0013C090800000000000";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_first_bit_number = 20;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_first_bit_number = 20;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mem_init3 = "DF00E000A01FF3FFFC6040C00004040000000060BD947FC001FFFFC003FFFE0003FC3CFFFFFC0001FF07E0001A37DBFBFFD1B0000000C000000000727B737FE001FFFFC003FFFC0003F8207FFFFE0001FF0364000121DBFFFF6400000000C0000000003B27B0FFF000FFFF8003FFF00007FC207FFFFF0C01BF0140000401D9FFFB000400800000000000003EB655FFF000FFFE0001FFE00001FC30FFDEDFD821FF6F40000123F9FFFFFCD3040000040000000071B9A3FFF800FFFFD800FF000000FC203F800FF021FFCC400006633FFFFFFEE4C4200004000000006D2013FFFC00FFFFC0001E000000FE003F800FF070FEC4C0000116FFFFFFFC784000001400";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mem_init2 = "00000039B037FFFC00FFFFFC0000000001FE0007800FFFE0FE73700000B3FFFFFFFF242000008000000000246C4FC27F007FFFFE0000000001FF0003000FFFC0FF790000002F0FFFFFFFFA00000040008000000E883F003F003FFFFF00000000007E00010007FFE0FF1E0000006FFFFFFFFCFC200000C82000000066837F001F800FFFFF00000000003F00000007FFF0EF73E000000FFFFFFBFFC8000001104000000078027F000FC007FFFF00000000001F00000003FFF0FF400000000FFFFFFFFFF000000040180000005F383F0187E03BFFFFFE000000001F00211C01FFF0FF7FE000000FFFFFFDFFD800802E60000000007FD0BF0387E033FFFFFFC01F80";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mem_init1 = "000F00211400FFF0FDE758000003DFFDFFFFF08001028000000000B6603F0FC3F807FFFFFFF8FDF8000F9060EF00FFF0BBF7500000013FDFFFFFF201000820000000004C801F03E1FC07FFFFFFF8FDF800079001EF007FF0BB30F0000001FFEFFFFFF8458009D70400000118001F03E1FC07FFFFFFFFFDF80007D001EF847FF07FF8500000015DB7FFF1F802C801080000000196001F01E0FC07FFFFFFFFFE070007EC01EFE03FE0DFF85000000035F2FFC1F901082A000000000068001F03F0FE07FFFFFFFFFFFF0003E001EFFC3FE0BBF8500000003AAFFF4FFE04F080000000000029001F0374FF07FFFFFFFFFFFF0001E0000FFE1FF03F0060000000071F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mem_init0 = "FF1FFFBB1400501000000000000F81FC3F07FFFFFFFFFFFF0001F101FFFE0FF43F00000000005C47FFFFE6EEE0100010000080110007C1FC3F07FFFFFFFFFFFF6001F103FFFF09FCBFE0C000000089D1FFFFEF3F0000000000014061000FF1FC1F07FFFFFFFFFFFF6001F80FFFFE87FC9878800000008555FFFFFCD020008000000000610007F9FE1F01FFFFFFFFFFFF6001F80FFFFFE7FC8FC0000000018639FFFFFE402000C800000801430007F8FE1F03FFFFFFFFFFFF6000FC07FFFF61FCEF4D00000001049DFFFFFD8008000000004002870007F8FE1F03FFFFFFFFFFFF6000FE7FFFFFE0FCBFCF000000031D51FFFFFFC808000000002831070001F8FE";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N39
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a188~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .lut_mask = 64'h041526378C9DAEBF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 20;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 20;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init3 = "A49D608983FFFF07FFC003FF803FFFFFFFE40003C3FE00FC8E931FFFF80010FC0000FC0047459165CBB6D2E55DFFFF07FFC207FF00FFFFFFFFFD0003C3FE00FE1FB63C7FFF0000F00000F80005FA4D142939DAE0FFFFFF07FF8607FC01FFFFFFFFFD000787FE00FF0F647807FFF000700000FC047CD29C8EF804F974C9FFFF07FF870FF803FFFFFFFFFF000707FE00FF0FC8E047FFF000780001FCC05DA77D0672E2D8153AFFFC0FFF8303E003FFFFFFFFFF801E0FFF003F1E9BC003FFFF003E0001FFDFF6D24079FEAA63C933FFFE07FF02000003F8FFFF1FFF801E0FF8007F1EA38000FFFF9F9F0001FFFFFDE7689520775DDB87FFFA0FFF0000001FFFFE38";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init2 = "0FC6803C1FF8000F3D278000FFFFFEFFC00FFFFFFF542CB6323CF06900FFFF8FFF8280007FF01E750387003C1FFC00072A4F00007FFFFFFFFF1FFFFFFEC203092DE28EEF00FFFF07FF8200007FF000600180003C1FFC00070ADF00007FFFFFFFFFFFFFFFFE16443F89E3334280C0F807FF0600007FE001C0000000381FFC000FD19800047FFFFFFFFFFFFFFFFE05DDA021B32F78007FFC03FF800001FFF80780000000381FF80003F538000403FFFFFFFFFFFFFC0301947005D57001807FFC03FF800003FF200000000000783FF800037270000403FFFFFFFFFFFFF800000D7F6A56A5C3C0000003FF00000FFE000000000001F87FF800032A70800000C7E3FF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init1 = "FFFFFFF800000FAEDFCBD5C3C0031C03FF00001FFC000000000000F07FF0000140C3C0000001E0FFFFFFFFF0000007F0DD80C8C3E0001E03FF00005FFC000000000000F0FFF0000155038000000000FFFFFFFF7000000780371001C3F0001E07FF00007FF0000000000000F0FFF000015A1FC0000000001FFFFFFF00000007C1A4000D83F8001C07FF00007FF0000000000000F87FF00001A27FFC000000000BD0C30000000007F000002B83F8000003FF8000FFF0000000000000F87FF00001D4FFFF000000000000000000000007E000007F07FE000007FFF801FFE0000000140000F83FF000017CFFFF07000000000000000000CC07C000003F8FFE000007";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init0 = "EC6C03FFC00000000000007C3FF0000129FFFFFFFC000000000000007FFF03F000003F97FE000007E0FC03FF800000000000003C2FF00001D3FBFFFFFFC00000000000007FFF87F000017F0FFE000007E3FE0FFE000000000000003E07F0000173C3FFFFFFFC8000000000003FFFEFF00001F81FFC000007EBFE7FFE000000000000001E07F00001A600FFFFFFFFC000000000007FFFC7F80041E01FF0000007FFFE3FFC000000010000000E83FC00014C00FFFFFFFFE000000000007FFFCFFD3CFFE03FE000000FFFFE3FF0000000070000000FC1FC0001B8001FFFFFFFF4008000A0007FFFCFFFFFFFC03FFC00001FFFFE3FE000C000070000000FE1FC0001";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_first_bit_number = 20;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_first_bit_number = 20;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mem_init3 = "0F03FFFFFFFFFFFF0000FEFFFFFFF0FE9BE0000000031C13FFFFFE0000000402000086C50001FC7C0F03FFFFFFF8FFFE0000FFFFFFFFF0FEE0E0000000031C0C7BFFFC4000240C01002088070000FC7C0F03FFFFFFFAFFFC0000F7FFFFFFF07EEF00000000021C383FDFFE0000013802E16B22050000FC7C0F01FFFFFFF8EFF80007E7FFFFFFFC3EF8C0000000033C3DC7E0BF08040290123328C04000007C7C0F03FFFFFFF89FF800012FFFFFFFFE1FFE70000000033C7F97FF03004008E01E7B08800000007C7C0F03FFFFFFF8DFC8000127FFFF041E07E2C0000000033C6ACFFF1C6301B3BD274AA0800000007E3C0F03FFFFFFF8DFC0000B6FFF7C000F03";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mem_init2 = "3B0000000003387C5BFE9FE082441F640118E00000003E201E01FFFFFFFB0280000803E700001F013E00000001C2797C47FFEFFEC9461ECC21A9200000003E201F01FFFFFFFB0180000803E000001F801DC0000001C279FE1FFFF7FED79CBAC82D23200000007E201F03FFFFFFFB0180000803E000001FE0810000000003387E29FFFFBF632A58E1BB82A02000003E303F03FFFFFFFB0000000807E000000FE03C00000000033BFE4DFFFFFE0B4953EE7B01301000003E301F03FFFFFFFB0000003807E000000FE03880000000033BFE2BFFFFFE0F4323E50301B03000003E101F03FFFFFFFF00001FC807E0000007F028000000020273FFB07FFFFBB591E706";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mem_init1 = "AC072077F0000F001F01FFFFFFF800009FE007F0000000F00C000000230671FF00FFFFFF5B011C49C2477801DC0007000F00FFFFFFF80000FFE003FC000000788C000000060331FF65FFFFFF87003706AA41FC486C0007001F00FFFFFFF8037FFFE00FFC0000003CC8000000000331FE63FFFFCF5019BBBCF40CE80A920007801F00FFFFFF801FFFFFF01FFC0000003CA0000000000331FE7BFFFFF858081235ECA5FE344C0007801F00FFFFFF003FFFFFF83FFC0000003C80000000000331FE07BFFFDB5904000F6E74062A440007801F00FFFFFF007F7FFFFF7FFC0000001E80000000000731C4BFFFFFE94867F3FA881C3B9C630007801F00FFFFFE01FC3F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mem_init0 = "FFFF7FFC0000001E30000000100733D09FFFFFCE602199D348FE9054210003C03F03FFFFFF03E007FFFC1FC801E4E01F00000001180733D0ABFFFFD96888CDE84FE6DE00E20007C03F03FFFFFE07C003FFFFFC2801E7FF0F80000007100733D0BDFFFFEF2818653523EC6A13498005C03F03FFFFFE0F8000FFFFFC3801A7FF8F80000000C00F39F025FFFFCC041056492F747CC4E80007E03F03FFFFF81E1FC07FFFDF000177FF8F00000001000F39F039F7FFF42600070D93F6E87F406007E03F03FFFFF81C3FF83FFFFF000177FF8F19000009800F39F0F5FFFFC135009BC45BE8E30C4A3007E03F03FFFFF038FFFC07FFFF000177FF8B20000002403F30FF";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_first_bit_number = 20;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_first_bit_number = 20;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init3 = "E1FFFFC85CC00A8D07BEF63130400FE01E03FFFFC0F1FFFF03F3FF0000E7FF8300000002400730FFFBFFFD880400430A43F7D02198500FE01E03FFFFC0F38FFF0003FF0000A7FF0380000003604730FFEFFFFFD8C7005D540F9BC2006E2C0FE01E03FFFFC0E307FFC001FF0000E7FF019C000007C04738FFBFFFFFABE340022F1BBECD0541A00FE01E03FFFFC1C607FFFC00FF000007FF018000003F807E38FFB9FFFF82C10034183BFDFA9C08968FF01F03FFFF81C600FFFC00FF000007FF018000003FE0FF38FFBFFFFFBE000B661876FF1F7ED01C8FF01E00FFFFC1CCA007FE00FF800007FF018C000007E0FB31FFFFFFFFE4080E8798F1FF7E1D62CADFF0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init2 = "1F007FFF818CE003FE00FFC00007FF00E000001EC07F33FF87FFFFCFAE090A0C3D4FEB67FD817FF20F019FFF0399F003FF80FFE0000FFEC00000003FC3FE31FF8C5FFFF78F6830BB4FF7FB6BE1263FF20F801FFF0399FC00FFC01FF80007FE8000C0007FC1F671FF0C7FFFC7814EBB9D998B967101869FF207801FFF03937E00FFC01FF80007FC00B30000FFDF7E73FF9F17FFDB33197C0BB1982D5CA8231FF187801FF903339F00FFE03FF80003FF800000087FDEBE73FFCDAFFFE843BF33DDE2D63BEAF7801FF187C00BF803231FC0FFF01FF80007FFC080000027DE8C71FF830FFFF77F84C69D600BFF0624007FF187C001F803220FC07FF00FF80003FFC0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init1 = "0000008FFFF8F3FF4C87FFECCE60EF5C3D38C0CD8608DFC0C3E000000E27FFC07FF803F0001FFFC0800020CFFFF8E3FF2F57FFFFC238C86918D060CDA0805FC0C1E000001E67FFC03FF003FC000FFFC0800020FFFFF8E3FF7CA7FFE16BADFC0B0350343F41785FC0E1E000001E66FFE01FF001FF80071FC080801EFF0FF8E3FF003FFFF9E58AD83F3E282FBE42515FC0E0F000003E6CFFE03FF000FFE007FFE0C0007FFE0FF1E3DFE0DDFFFAED00618471C0DD226545FF80E0F800007C4CFFF01FF000FFF007FFF00000687E03E1C7DF0105FFFEF640005143DADD78F4D07FC0F0FC0000FCC8FFF80FF000FFF007FFF000002101CFE187C00051FFFAEB800932";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init0 = "FA532D3783607F80F0FF8000F0C8FFFC07F001FFF007FFF000007DC1FFE30F800041FFF868800F3878362FF594903E00FC7FE003E1887FFE07F001FFF007FFF8000060001FE70F0002963FFE2E80005E894862A94F9CBF00FC3FFE3FE3187FFF07F001FFF80FFFF0310163003FC70F0002AB3FFE0C8000685B813BD3597C9F00FC1FFFFFC338FFFF07F001FFFC0FFFF000837B1BFF871E00FE413DFFC7C000009ED955D64870B200FC07FFFFC731FF3F07F0007FFC1FFFF000017B3FF81E1C01FFD39FFFE5782019E773B69303183000FC00FFFF0E70F30607F0003FFC0FFFE00203F0FCC03C382FFFDB0FFFD1381000419BF745B49BB000FE003FFF1E70E002";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_bit_number = 20;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_bit_number = 20;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init3 = "87F0003FFE07FFE0002005FF00FC787FFFE7EEFFFE781007121F20BB8EAAA003FE000FC03C70F90007E000FFFC07FFE0000003F00FF078FFFFF0C5FFFC380C000CA5C91CB5E0D001FF00000078F0F80003F000FFFE07FFC000031FC07FE0F1FFFFF3C2FFFEFC06010028B3F2530B5007FF800000F8E0FC0003F000FBFE03FFC10001F787FC00F3FFFFFFEBFFEFA507B4ABE465F5ED93200FFF810001F1C07F0400F00020FF03FFC30000FF1FE001F3FFFFFCF1FFE7C20016352F0CCDBFB5600BFFF7C00BF3E07F0000F00020FF00FF830019FC380007E7FFFEFEEFFF7FD381E0F1BF56541AAC200BFFFFFFFFC3C17F00007C003FFF00E00300031CE03FFFF7FF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init2 = "FFFF883FFF9BFF34FE065E4772A32007FFFFECFF8381FE00203FE001FF00FC01000798C3FFFFF7FFFFFF69FFFFFB551980F703908740F00FFFFFFFFF838FFE00001F6001FF01FE01001FF39FFFFFE7FFFFFFCAFFFC6300B93A17A1EEF876F81FFFFFFFFF078FFF00005E0007FF01FC0300DFE71F00FFEFFFFFFF667FFFFE70FD061FF8B6F774783FFFFFFFFE070FFF00007E0007FF01FC0300FFEF3E007FEFFFFFFF5AE7FFFF7ECE806C5EA44FB0FC7FFFBFFFFC0F0FFF00007F003FF807FE03047FCC78007FEFFFFFF34E7EFFFFFE385AA03322B526FC7FFF046DC00C3FFF807CFFE03FE00FFE03007FD8E0007FEFFFFFF3F9AFFFFF47C71948DBA84799FC3F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init1 = "FF0040000E7FFFC0FFFFE01FF00FFE03001FD8C000FFEFFFFFFBF937FFFC22D592BAD6666D39FE0BFF0000001FFFF001FFFFE00FF80FFF03001F398000FFE7FFFFFBF560FFFDB153C00AAC7783B7FE0BFF0000007FFFC000FFFFE007F03FFF0301FF3380007FE7FFFFDBF964FFFFF7F897E93E00407DFE0BFF070000FFFF0001FFFFF803F03FFF03077E4700003FE7FFFFFBFD15FFFFF94ADED7679E7F75FE03FF07C03FFFF80000FFFFFC01F07FFF034F7EC71E003FE7FFFFC1FE1E1FFC088EF15E5A0F7447FE03FF03DFFFFFC000203FFFFE01E07FFFE3037CCC3F003FE7FFFF80FFDE27F9D67A530C2E931E07FE07FF03FFFFFFC0007C3FFEDF01E0FE0FE3";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init0 = "8DF9B87E000FF3FFFFF3FCBB11FFEDEF5A6258C70867FF01FF07FFFFF800003FFFFF0001E0FF0FC703F938FF0007F3FFFFE3FC560F85FC7BB028CEC6CB1FFF03FF03FFFFF80003FFFFFF0001E0FF2FE303D670FF0007F3E0FF63FC108647BE0F41CA1A92C407FF0BFF03FFFFF00000FFFFFF0001E1FF67F103F6E1FF0003F1E0FE001C0D6A946E0B84ED08C0C82FFF0BFF001EFFF007FFFFFFFC0000E3FF00F001E4C3FFD000F1E03C001C7CD1B8BF89055F3D9832CFFF17FF8004FFE00FFFFFFFFC0001C3FE00F801CD87FFD80030E000001C074DF4CBC062D92265F9BFFF17FF8000FFC00FFFFFFFC00003C3FF00FC00DB9FFFF80010FE00001C00BFD3EECC";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N24
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .lut_mask = 64'h40434C4F70737C7F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N12
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .lut_mask = 64'h012305AFCDEF05AF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N14
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_first_bit_number = 19;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_first_bit_number = 19;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mem_init3 = "20FF1F20BB3C5F73EB9FBF3EFFFB6FFFFFFFC3F87157FFC17E00003F93F81E0003F33CFFF003FFF900F81F205DBFF77CFC3E5FFF7FFFBFFFFFFFC3A144F47FE03E00003FD3E0BC0003F6207FFBC1FFFD00FC9B248C07FD7B30DBFFFA7FFF7FFFFFFFC35DD850FFF07F00007FD3F0F00007F3207FFFFCF3FD40FEBF60551DBFFF04FFFBFF7FFFFFFFFFFFC3564127FFF03F0001FFC1F3E00001F330FFDEDE27DD0090BF406B3D3FFD20033DFFFFFFFFFFFFFF83A3CDE7F0381F000027C0FF000000E3203F800F0FDD8033BF4C341FEDFCA1011BBF8FFFFBFFFFFF83F86F43003C1F00003F801E07F000E1823F800F8F8C013B3E080D50FFFCF383A7FBDFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mem_init2 = "FFFF83EC41B6003C0F000003EF003FFF01F18207800FC01CA18C8F180005DFFF1182DFEBEF7FEBFFFFFF83EC20FE3D8F03800001FF003FFF01F0C00303CFE03C1086FF60E033FFFFF1FBF5FDECFE6E9F7FFF83F5093CFFC703C00000FFE07FFF0079C0011FC7D81C00E1FE2001DBFBDFF0FB13DD7B7DE7F7FFFF83CBC2FCFE6383F00000FFF9FFFF0038C000FFE7D00C108C180201DFF8CFF4FF37FFF9FD27AFFFFF81B4457CF431C3F80000FFFFFFFFF81CC003FFFBCC0C00BFFF8010263DCEF004CEEDBFBF3BAFFFFF81D8EC3CE198E3C4000001FFFFFFF81C8026E3F9DF8E10801F82002F8FE4FA01275BFE7A886FFFFFC1B800BCC388E1CC0000003FE07F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mem_init1 = "FC0E8026EBFCDF0E2A18A600E003FFE730008F5BDFD77C9FFFFFCB191C3C8E4CF9F8000000070207FE0C506710FEE40E4408AC000001F9E026C40DE6FFFFEA9FFFFFDA28791C82667C38000000070207FF06700E10FF4E0E44CF0C00E0197FD8720067927EFE27BFFFFFF911F11C82667C38000000000207FFC7300E107A4F0E8007AFA004181F4C7FEE077536FED6FFFFFFF961F31CC1630C180000000001F8FF870C0E101F271E2007AEA0843CD24F303E06FF7FFDB7FFFFFFFF67FF1CC2330E18000000000000FF03900E10033F1C4407AEA0843B5F1438B001FB1FDFF3FFFFFFFFECEF1EC2B50F18000000000000FF01D00FF0015F0CC0FF9F20F03BF8A6";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mem_init0 = "1AE00044E9D573EFFFFFFF9BFF8E793CC338003800000000FF81C93E0001EFCAC0FFFF21107FCA4E30001911CE357DEFFFFF7F8EFFC7393CC338003B000000009FC1C93C0000E9C2401F3F2380FF14F7B00091C4FE77FFFFFFFEBF7EFFCF0D3CE33803F9000000009FC1E470000177C26787700081FF9D97BE0003AFDF573FFFFFEFFFDEFFC705FEE31E03FF000000009F81E670000017C2703FFC3CC3FEAF57BC0003ABF73B37FFFFC3FE3CFFC784FEE31C1BFF000000009F80FBF8E00091C312B2FC03C3FF2C03AE00034BE7FBFFFEFF8FFD78FFC7C6FE631C13FF000000009F80F980A00010C34030F0399FFD25E3BE00C637F7FDFFFC3FC7CCF8FFC1C6FE";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_first_bit_number = 19;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_first_bit_number = 19;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .mem_init3 = "00F8E11FFC3E1FE4310EFFC164AEF807FFFF7EFFFFFFFFFFFFFFFFFF0FD379C0CCE73F83C1FFE00000FE630FE01F8FE5A11FEFDFF8C6F007FFFFBFFFFFFFFFFFFFFFDFFE0FBE28C0CCFE3F0780FFE000007E6307E41C8FE581FBEFFDC2A7FC07FFFFFFFFFFFFFFFFFFF7FFFC0F346200CC7C7F1F00FFF000003E3B07FC1F8FE767E3FFF5FECFFC07FFF7FFFFFFFFFFFFFFF7EFFC1FB033408E3E603F01FFE004201E3B0FFC0F07F37807CBF5A4BBFC07FFF7EFFFFFFFFFFFFFFFFFFC1FCAF3408F1E607C0FFFE007E01E3B0FFC0707F06C3EEFFF1FB1FC0FFFFFFFFFFFFFFFFFFFFFFFFC9FDB92008FCC60F807FFF807E01E2B3FFC0707F2FFFFFFF37935FC0F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .mem_init2 = "FF7FFFFFFFFFFFFFFFFCFFFC9F4C9203C3E0E3F81FFFFE00007E3D3FFE0F87E5FFFDFBDCE297FE0FFF7FFFFFFFFFFFFFFFFDFFF81F347303C1FFCFF03FFFFE0000FE3D3FFE0E8FE5F7D7EFE94EE7FE0FFF7B7FFFFFFFFFFFFFFFFFF89F981283C01FDFC03FFFFFF800FE3D3FFF8F8FC5FFFFFFE96847FA0FFDFFFFFFFFFFFFFFFFFFFFF81F5C6583C40F8FC02FFFFFF801FE3D3FFB0E0FC5FF3FDFE8F867FA0FFFFFFFFFFFFFFFFFFFFFFFF81FFC1688FC071F80FFFFFFFC03FE38BFFF0C1F8DEFDFDFEEB5A1FA0FFDFFFFFFFFFFFFFFFFFFFFF01FBC3388FFC03801FFFFFFFC0FFE1CBFFF0E1F8DCB8EDFE72F01FF0FF9EFFFFFFFFFFFFFFFFFFFF01F725900";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .mem_init1 = "1FF07800FFFFFFFC0FBE1C87FF0C3F8DFA3EFFD34B11F60FFFFFFFFFFFFFFFFFFFFFFFE01F473F0003FFFC00FFFFFFFE0F210E8FE71C3F1D1FDE7FF54099F60FFF3EFFFFFFFFFFFFFFFFFFE03E1B4C0003FFF801FFFFFFFE0F270E8FFF1CFF9DFFBFDFD1F182F60FFFFFFFFFFFFFFFFFFFFFFFC13E987B00E03F9001EFFFFFFE0F230E8FFF0C7F9D7FDFFF6AAA06FC1FE7BFFFFFFFFFFFFFFFFFFFC03CB885035CFF8000FFFFFFFC13FA8E47FF067F1D7F82FCD67F23EC1FFFFFFFFFFFFFFFFFFFFFFFC03808ABC7FC378003FE07FFFE13FA8E47FE0C7F1D7FA7CFF1E119FC0FF0FFFFFFFFFFFFFFFFFFFFC07F0825FFFC00800BFEC7FFFE13FA8E64FE0C7F1D";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .mem_init0 = "F000D1152757CC1FDFFFFFFFFFFFFFFFFFFFFF03F8EC5EFFF80F9E03FFFFFFFC3FF88E41FE063F05F800918358EFD81FBFFBFFFFFFFFFFFFFFFFFF07FDF149FFFC071C03FFFFFFC43FF88E41FE061F04F0009FC1EEF7241FBF7FBFFFFFFFFFFFFFFFFF0FF9D1C9FFFC076003FFFFFFDC3FF88E41FF060304C000DFEF3FBB761F7FFABB7FFFFFFFFFFFFFFE0FF9F847FFFF00000BFFFFFFF81FF80C40FF060015E000FFD1CD95570E3FEBBBFFFFFFFFFFFFFFFE0FF746957FFF000008FFFFFC8013FB185CFE07001DF81F1F58ABF3E70F3F7B3BFFFFFFFFFFFFFFFC0FED37BAFFFFC0000AFFFFF38003FB18DDFE07801DF018F3DECBF1FF1F3F6F7DFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N18
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a187~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_bit_number = 19;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_bit_number = 19;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init3 = "98F01FC00E38001CA9DFFA7F1F3C8987FB91B5FFFB27EE5ED9CA830642F99F03FE0DF03F3A69390019E03F00FC78001808BFFCF070719B07FF8C6AC7B897F3F75C4EF89E49F8EF01FF00FFFC76C938000CF03F006E3800384BFCE0CF81E3127FFFC9FBF794ABF9FC7F990D04B0DB4F87EB8027F8C4993C000CF03F040E3C0039807E08981C0F14CFFFE11DFF5E06F84B94959C18B2361F0FF9810001CDBB8F043F301FDF3F1C003BC17F0327E03E14CFFFE284FF99AFF1DBC57A2258E0ED7F0BF9F7C00B8B1F8F00FF300FDF7F1F0073FBE60C48FFF808DFFEFCE6FFD6315E7349AD7479018E5F0BF8FFFFFE3B3E8F00FF9C0FC01F1F1FE20FFCED27C000F93F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init2 = "FFFC06F17FF0EFB197A7074C5E14DC07F07FECF8737E0603DFCFE0FEAF1F03E1CFF86B4C03E1F93EFFFCF6BBC1F9DC0CC7B05489BEC14E0FD03FFFF87270061BFFE760FE8F1E01FDCFE004A0FFF8EB3EFFFD55B8E3F50F5662594AA15A56861FD0187F80F670271FFFA600F8DF1E03FBFF20296700F9673EFFF9075CFFFBEF93F9C03466351F073ED0006001C4F06F3FFF8601F8FF1E03F3DF0023CE007577F9FFFD55FFFFFF3D36007419143F98837F50404003CCF02F1FFF8101C0F83801F3FB80DCB8FC7177F9FFF37EDD038375DC4708DA16BB09037F40FB923F8BC07F9F8300E0C0E07021F2CF806967F07F77FFFFF3CB66F8BB23D16D3EA5A7D0E3033F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init1 = "C0FFBFFF8987FFDF0000E060F070F1F2DFE0EBCF80FE73FFFFFBF3CA878F9A4474B5E0CDDCF5218BF0FE7FFF180FF0060007E070F870F0E25FE11E8FF0FC6BFFFFFBEEE1F9E1A17C440CDD72FC2F010BF0E07FF4701FC0070007E039F0C3F0E27E01749FF07C693FFFDBF3CFF9FFDBDC7C184A4F626D010BF0E71F00C07F002A001FF81CF1C7F8E2F8B2093FF83E6A3F5FFBF14B9F874892F92F5C1AF5210183F0E7C03FC6F800FF00FBFC0E738BFEE2B0871F61FC3E6B7FFFC1F0F2AFAF08A36CAA280F09BE0183F0E3DFFF3FC007DFC0FFFE3E639FFE025C85F440FC3C697FFF80F21A0BB6CD5BC6545AF61B262187E0E3FFFF3FC01F8340FEDF3E671E0F13";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init0 = "72028981FC0E14FFFFF3DA9F947F923C44C4DEFC84AC00C138E7FFDF381FFFC00EFF000E630F0F3EFC0A5B00FC07F4FFFFE3FA6B0BBA432EE87E0B1F29DC00C31CE3FFDF781FFC000EFF000E671F2F9B9D229700FE07F460FF63FA579C3FD983ABB31D37325C00CB1EE3FFDFF03FFF2003FF000E661F67CDFC1A6600FE03F260FE001A10C914448F4E05925298B000CB1CF01EFF70F8000001FC0007E43F00CCFE2D5C782FC0F2603C001A676FA5C64982E7E4F2E61800D73E7004FFE1F0000000FC0006CC3E00E61ED6B8F827F0376000001A1592A93021EC40E569941800D71C7000FFC7F0003FE040001CCC3F00E31F48A3FE07F0177E0000122163AD0569";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 19;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 19;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init3 = "FDAA8072043B00C79E2003FF8FC0217FF024007CCC3E00F391242FFE07F0173C0000F3FF774E7F241FCCD2571D1BE0C7DE2207FF0F0FFFFFF01D00FDDC7E00F160D25C7EC0F807300000F7FF036EEDBE8F66FB765E1820C6E86607FC1E1FFFFFFFFD00FBB87E00FCF3ADB807F00FFFB11E00E3FB9A18B48AB91EB034EE0000E7F8670FF81C1FFFFFFFFF00FB387E00FCF3532047F80FFFB81801E33FD0C9852751DC877C8D0003EFFC6303E11C3FFFFFFFFF80E2307F003CE628C003FD00FFCE0001C0202F96EBC9FFBA4D8B0C0001E7F8E20003FC38FFFF1FFF81E670F8007EE3CD8000FFC060670001000004DE53B9A38A6333080005EEF0E00001E07FFE38";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init2 = "0FC683C461F8000FC4489F00FFC00107C00F00000CBCF31468701345DF00004FC372800780F01E75038707CCE07C000750D31F007FF00007FF1F007F1EDB32D702DC4ABC1F0000E78272000F83F00060018007CCE0FC0007FF631F007FF80003FFF8007FFE91875839C7A0229F3F07E780E61E1F8FE001C000000FD9E1FC000F24A8F9C47FF81F0000FE03FFFE76B451C52D02E81F8003E3C07C117E2FF8078000000FD9E3F800031F59F84403FFFF80007E07FC030116E2BD9EB0798F8003F3C0743FFC3F210003F8180F99C7F8000398B3F80403FFFFC0005E8FF800080A6FD62BFABAC3FFFFF380F17FF03E030007FFF9EE1B8FF80003C0B77FF800C7E3FE";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init1 = "00081FF800FCF01B8FEA35BBC7FCE3E3C0FDFFE03C070007FF87FF138FF0000195CC3FFF0001E0FF4C1F1FF013FFFBE8D9E748B3E3FFE1C3C0FDFFA13C0FE01FFF8FFF130FF000018B3C7FFF000000FFFFFFFF701FFFFBBF3610C132F07FE1C780FDFF80F007FC3FFFFFFF130FF00001F0603FFFE000001FFFFFFF003FFFF9DE5BFFCD73F80FE3E780FDFF89F007FFFFFFD8FF1B8FF00001278003FFFE00000BD0C30006FFFFC9F0FF9C2B63F80FFFE3C07FFF07F07FFFFFFFFFFF1B8FF00001A90700FFFFC0000000080007FFFFC9E802087EE7FE0FFFC78007FE07E1FFFFFFEBFFFF19C7F00001550F80F8FFFC00082018000FFF33F8D800003E4FFE0FFFC7";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init0 = "9393FC27C3FFFFFFFFFFFF8CC3F000012A7FC00003FFDC38F007003F8080FCF000003857FE0FFFE69F03FC1F87FFFFFFFFFFFFCCD3F0000105FBF000003FFFFCFCFFFFDF800078F0000160CFFE0FFF679C01F0FE07FFFFFFFFFFFFCE79F000015DC3F80000037FFCFDFFFFFFC00010F00001E79FFC3FFFC7940180FE03FFFFFFFFFFFFE639F000016E00FC0000003FFCFFFFFFFF80D038F800419F1FF07FFF060001C03C07FFFFFEFFFFFFF29C7C00015400FF0400001FFEFFFFFFFF80D030FD3CFF1E3FE00FFF0E8001C0F00FFFFFF8FFFFFFF1CE3C0001C8E01FDEE0878BFF7FFF5FFF80D030FFFFFC203FFC07FB1F8009C3E0DF3FFFF8FFFFFFF0623C0001";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_first_bit_number = 19;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_first_bit_number = 19;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init3 = "F6FFBBF7B32F7C0C3C8F2221AF090FD1E63C00043EED80FF3C0D7F01FF180063EFF069FDBFFB437FE6FECF66418EA518DDF36800DF250FD1663C1FF43CCA707F03FC7F03FF5800E37FF9D3FC9FB9437FF3F366C738CE3C7EF69C8A244DC20FD1663C1FF43892B807C3FE7F03FF1800E163CF8FF83FBBDB7FAFEF9E4414ACF6B9943FFE076A880FD9663C1C0039B51801FDFF3F03FFF800F97FFFDFC07F82DB7FA9EFFF6D3AEF915A4074BA8825B08FC9673C000079341F00FC7B3F03FFF800F96F957FC01F03DB7FB4FFFF5BF9C4F54ED17BCB57C5B88FC9663F0000392AA7F81E011F83FFF800F972D33FF81F05D27FFD7FDFD3F4F6967C149D9E3E2D13DFC8";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init2 = "673F8000796AE3FC0E030FC1FFF800F81E007DE13F83D0DF840F67E951F96D7C63B418B480897F0A331E6000FB55F0FC1F8303E17FF0113CFFFC7FC03C02D25F8E3D7F77728CD99E1B8CB2E8306ABF0A339FE000FB553C7F0FC1E3F87FF8017CFF393F803E0A927F08DFFF0C4EAAA2D02CC546CCF9D81F0A198FE000FB4E8E0703C1E1F8FFF803FC4CFF3F002086B4FF9B3CF7F98DD612239887F69551E51F09998FE006F2AA670303E1C0F87FFC007CFFF677802146B47FCEB6FFFDB19F23CF4BC3DB009A405F0998C7F407E2B2E3C303F0E0F83FF8003C7FC03FD82174B67F82F7FFECA66D2DE0AA98CB0E82243F0988C3FE07E2B3F1C381F030F83FFC003C";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init1 = "FFFE7F700001147F4D0F88053A4CD737784877CF506F583CCCE7FFFF8D343BC783F8FC7007E0003E7FE3DF3000092C7F2F2BF3939E397C200ADE24DD4E5C183CC663FFFF1D541FC3C1F03C7C03F0003E7FF7DF0000192C7F7C61FB4B272DD6589F42C44905601C3CE261FFF919411CE1E1F07E1F83F8E03E7F67E100F01B24FF0298FDF8770BF8FA3449FFAA13003038E73063C0315B1CE1C0F03F0FE1F8001E3FDF8001F0326CDFE0CAFFFDABCEF0A236CBAD1EA1709078E718000063631CF1E0F00F0FF0F80C0EFFBF9781FC66C8DF0142F7FFE6A3B0FD54E1E537B9C38038F31C0000E2A71EF8F0F02F0FF078140EFFE7DEFE306699C00021C33156FF3937";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init0 = "E732493D492C6070F11F8000CCA71FFC38F03E0FF0D81C0FFBFF823E00E41380003CCFDA0E7FA66D55ADE737893021E0FD87E003994F9FFE38F03E1FF0D97D86B91F9FFFE1E93304FDA7DFFF7AFFF6A3761B467EB04D80F0FDC0FE3F12939FFF38F03E1FF8317C8ECEFE9CFFC7CB3707FFD4FFAEC4FFF5AA6B364A3488F5A0F0FDE03FFF32B31FFF38F01E0FFC703F0EA77C84E41F9B262F0126FBEF2EFFFFFACA0E7540553B8DE0FDF81FFC242A3F3F38F00F80FCE01F0C9F7E84C3F8266C3E001B2E79F8C7DDD0A82185D860730FC0FC7F07F8ED49330618F00FC0FC70001C9DFC2F3CC0CCD8D01D921F887AA7EE777BEDE5DF24E68F80FE7FC000D9492002";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_first_bit_number = 19;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_first_bit_number = 19;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mem_init3 = "731C0FFF00000000FF80F900FE0000C1E41FE01803FD64C5BB0081FFFFF4DFDA1FC7853AFFC1C27C371C0FFE00070001FE00FC00FFF808F11F1FE0051FFD64F5BF8E02BEF45BFBFC07E7D4F8FFC0CA7C371C0FFE00050003FC00F400FFFF0C7D10FF80003FFC64C0FF2211FFFEFFC1B1B3AFF2FAFFC4DA7C371E0FFE00071007DC07E607FFFFE339073F5C01DFFF4CCC3F1FC0F5D3CE441C53C4C1BFFFF8627C371C1FFE00076007C0012E7FFFFFF99C018F70015FFF4C868DF0FCFFBB97F89980B4CFFFFFF8637C771C1FFE00072037E00127FFFF0419861D3F40311FFF4C907F7CE39CFF3F8FD8B142A17FFFF8613CF71C1FFE0007203FE00B6FFF7C000CC3";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mem_init2 = "C4FF1000FFFDCB8C87FD601F7EE82F9FE9D8E3FFFFF43920621E1FFEC004FD7F600803E700305CF1C1FFFD07FE3E8A9C6B9D1201B8E961F20C9923FFFFF43920631E1FFEC004FE7F000803E003D85C7CE23F2604FE3E8A1E351C0A054F9F2CB615E323FFFFF47D20631C1FFE4004FE7F000803E007C85E1C7EFFE000FFFDCF8E563E0240BCA44CE18402A0DFFFF43D31C71C1FFFC004FFFF000807E00FFF0F1EC3FFF037FFFDCC0EEE1F0881EB787BC6038130EFFFF63D31E71C13FFE004FFFF003807E01FFF0F9ED77ECF37FFFDCC0E5BF8C861D5635A87D181B0EFFFF63D91671C1BFFE000FFFF1FC807E01FFF07CED7FE6F37FDFCB40FAFA0802403DB5832";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mem_init1 = "7D8720BC0FFE0C80671E03FFE007FFF89FE007F03FFE00CEF3FF7037DCF8B61F2F36006167AF494C9747780723FF06C0F71F027F2007C000FFE003FC3FFC006673F47026F9FDF63F7A370F0E83A4B648C849FC7893FF06E0E71F037F6007037FFFE00FFC7FFC003237F4723FFFFDF67E98139FBA711DD7034E11E952CDFF0677E70F037F407E1FFFFFF01FFCFFFEE0335FF9FF3FFFFDF67E383FFF9728CB12B3AE7D02405BFF0676E70F037FC0FC3C3FFFF83FFCFFFFFC337FFFE33FFFFD567E3377FFE3D8E4903EF7EA8BC54BFF0674E31F037F80F87087FFFF7FFCFFFFFE115FF7E5DFFE015644EAFEFF9B9DDE1AF68100791FA8FF0776E71F037FC1F1E3C0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mem_init0 = "FFFF7FFCFFFFFF11CF09478FEFF9D4D0D87FFD5A22711A5309F5F63732FF0333C70C01BFC0E39FF87FFC1FC8FE1B1FDCFF5BE39EE7F954D0E97F7FB5E29865EBA9CB8005B9FF07B3C70C01BF01C6301C1FFFFC28FE1800CC79D95938EEF954D0FBC3FFD2D5386DF625B89313347F05B3C70C01B8018C60070FFFFC38FE58004E7F047CFF3FF3DAF03A73F94FC314C8E5354E0583ECBF07D3C70C000787999FC38383DF01FE88004EFF1A84FEFFF3CAF022EBFB8FC768C30EEDF42C7A047F07D3C73C000007133FF8C003FF01FE88004FE69BCBF67FF3CAF0E2F3F9D6ECE88EC666E92011C90707D3C71C00000F36C3FCF803FF00FE88004BDF8471FDBFC3537F";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N54
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N24
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 64'h0007888F7707FF8F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N41
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N48
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a186~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 64'h55330F0055330FFF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_first_bit_number = 18;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_first_bit_number = 18;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mem_init3 = "952C7000FE0003F0FC78DD0301FE08BD64DF3FE7FC01AD2444F97F7BC6FD9224680C59BAFF3DB9045B6473FDFE070F85C1C8FA7F0007FC8D3F10DFD2E007AD2EFC74FF359F0B7C0228518B78FF3EB344DB6C73FDFE0507C3C3D0F67F0000EB71128F5FF74006AD45DCAD084DA3FDD60FBD04BB3AFF3AE3545B6E33FDFC0713C6A3B7E5F8000012B51738A3DA3FCDD756780F5EB77BDC97FDE46BDEBFFF075F44DB6C01FDFE0761873FF92D80E1FFF55A01888FFABC5DD78CAA3F9CEE1F863B510A7491FFFF075EDCBB6C01FDFEC720371FC12637FF0415650D39BFCAFC0DD70EF09BA3849E0A1663C0C41EBFFF075CBC332401FDFEC7203F1FCB6E7F7C000AA2";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mem_init2 = "E4BEEFFF4FE77FB4879F60177C8ECA9AFE36E47FFE4A05A3A666E0053DC4FD799F48026703C8BACDD87E02F84E34BEA5C96295090A968E3FFE0D2CFFFECA15A7A7EEE0053BC4FE79FF0802600C27BB72E23ED9FB4E34BE225AABBD098F48383C3E67247FFECA58A7A76CE005B804E67BE008026019B7999F78891FFF5FF77BB227F5FDFCA06E46F11B02A71FFECB31BE032460003C04EFF8E00804601380ECD51B8809C8DFFF783213BCF43CEA06A8124381376FFEC9B3B6236C2C001BC403F0003805600300EE556D6532C89FFF78720C1F3591B1064BD95B41B75FFE493B56A36C240019C061E01FC804602F0007ADD1E590C8FDDE00F1BB977D55F4C0FC4B";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mem_init1 = "BB5F272E0FE18E67A3627C001F0700079FE007F01F8180EDF3248DC8DC8202E34341FF9BD31396B3525B798163F0E4B71B23FDBFDF003EF8FFE003DC7FE3FE55530B8FD9F90542C3B849D0F187560132DB71DDA153F0E59F0B23FCBF9F00E37FFFE00FDCBFC3FF23378B8D400F04428A22ED4276969EC82CF53EF84E99F0E5480B333CBFBE79DC3FFFF01FDC3FE11FAA54C400C7EC064ABEC5C11E0A3A6C26978D7EC3D23798F5690B337CBF3CF333CF03F8BF9CFFF003A21F631CC0EC06AABE1A48049F6E760E87BD5359120FB8F76B27637CBF7CE46CB81BFF7F9C7FF001DC2F8A1A27EDFBA2C4CB0100310A363E3B9811C8980298F6C9E3637CA73D89D34F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mem_init0 = "13FF7FBC7FF7FCDDCFF6B871EF3B715719810BC1D44484D45DF85233F880E2AD4B74FE40389F500B80041FCB3E1B1F9298A45C6EE77B815728809C401F8C63EA01A56E06A980E76D4B7CFE40F935AFE4E003FC2B7E1800EFF626A6C9ED3B8157B23C28D18793CBC832F884A39040E56D4974FE47C16A501B1003FC397E58006D46FB83FF3E310FF0638C07CAFF53072308FB68AA5EF0D70D4B74FFF877557EC48C7DDF067E88037DB0ED7B06DC311437EB7C05F05A9772609205D9E20C08D70D4BCCFFFFE6DAA0FBC7C47F067E88036CE0E434167C311C33F34C072E9E5696D2B9F48087D4A0D70D4BECFFFF8C2DFC3D38043F037E88036A1C7B8E3DBE41859F";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 18;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 18;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init3 = "96999C4E4744FCA4613003FF90DFDE800EE4EF8554C600EAE13177C5C7CFB35C1FFAEA005BB1A235E5AE6289D7E41CA421B207FF17300000EFFDEF1EEC8600ED0F88EC7D30E7F9533FFAEF0FE31F03B66D7B57F55567D0A5177607FC26200000E0058F19888600E07D0A98068F0801F6E1F8F3FBA468F4D970BCF36BF07FF09407770FF864600000E003071D598600F23D09C044870FDF8BE789D33F8E0D75EA3520C14EAD3FE3DC035303E2FDCFF3FFFC018324F38F3E3B2B9C420382F0FFD6FFB920A05CFF857969917768FA07E1D406D200051DD8FFFF1FFF8E6AB718227D6E86A638D8306068FB81E3C212D14CC50B96D8C3900405DD0ED91006E39FFE38";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init2 = "0FC68CD9A6183E0C43FB80E0C1B88108C00F87FFF256FF69AF96FF40AB00186C3C4A8018BF101E7503878855219DDE07D88020E0438FA0187F188780E2D3991FB55E42BD630010D47D4A3FF3BCB000600180EA552F3DDE07D24F20E040079F9403F787840342F4BD134CBE93A13F07D47BDE61E7B06001C80000F7C26E7D1E0F247906257FF7E0C7DF018C0FFE8C90F398BFDADB208003123F406E8A51FB17B7FBFBF7EA6C7BFD83006A07A503F0007F9F81980C033F0D6D25284FC5B18003023F49C03CC326D0FC07E7F7AAD83BFD83985427E5C3F01F3FCFA1700900F7FAD9831FDB7DDDFFFF0370CE8031DE1CE4F81006163D9079FC836AF37C0780C7E3F1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init1 = "FFF7E4D91F0316C95215A9F6D9FCE3933CC200E3DCF8FFF800780F30B0F3FF81DC543FC0C001E0F8B3E0E4F36C000DFABDF0046AEC7FE1B33E821EA6DCF01FE300700F3030F3FFC17E5D7CC0FF0000FE00040F73E0440C81771121A9F387E1B67C82FF8F10F803C7FC000F3030F3FFC1FEE33F051FDE001E7F3EFF07C1FE0E4ED9733C6A18F7E397702AFFB630F80001FC270F78B0F3FFC1568FC33F61FF980BD0C3001903FEBE9B3C632A7218F4FF932668FF38F3800007FE001F2C90F4FC415518E0FFFC3FDC1C7F74FC3803FCBEF41DB77F94EEF41C26600FFE7BE600A03FEA381F0AD9F4FC41777060F8FE03DFF4DFE7E0F73F338B461F9F312C0E773E34";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init0 = "5393FCDBCC00E03FFE000095CCF7FFC1D386380003FC23C40FF8FFC68378ED51FC4427571E77FF155F023CE3987F3BFFFC0000D554771FF128FB0F87003EC00383000026A3F87B510001508EFE77FC965C05310638FFEBFFFC0100D29A70DFF156C307FFE383780342000003C1FC11510001875EFDC01E26543DA30E3DFFE03FFE0000EA5A30DFF10A00F3FEFFF82C03C007E003812E390880417EDF718410E5C00DC3CCF8FFFC3E1F400116AC9C7FF1BDE4F8FBFFFF1F39E037F803812E310D3CFCDD3960F418ED41FDC331F3FFFDB81F4001D652DC7FF11B161A211F786BFC7C775C03812E311BFF03BF313C7C049C43F5DC2B273FFDB81F4001D0AEDC7FF1";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_bit_number = 18;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_bit_number = 18;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init3 = "AB33E0C7F2D87FD216D3FA836F4DB288045F2768FEA4E9931FF45826090418F38272303CB7665900EA6C4F07009B1E9EF76FFD13B1B2A978026B4778767FF34A7C5D8BFF85BECCF1C17D0FC34CA65840F5374F0092D8E434B7BCE15786E17480832B2D98DE3E51C004E97B726BA92C47D5B9D804B6D64C00F5164F04F2DCE0257F8A0BBB20336130FB198DF01F6E1B6B121E1D7D9F4338CCC2813FF5A925971CCF53E7DFC36C00269A9B04606FC6FF30FB184320BF6B8BBE547F66CFAB4758CAC277C00A4693B7192F50D3DF8167004E856204D81E3BE320FAE57DE0E8C262104301A6C7EECAF8CAC11F7FFD3632B70B6CAC1040E1231FD9F054C400C34712C0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init2 = "1BC6DFEB3FD0F60437858164DA03BB860BBEECC64A660EFC5CD7FF3E516B03DC3B3A7D94FC1E32C11BC341799CFA510C597A4448E899E98E29D83F866B406AE57CEB6F7E716A01E03B7E1187FFC72CC103F2C9BF1F960C26EF01998CA182659C2927807CC579D96121A203F8236A03E6C1224A2B00C6B0C103FE4B9B5C7B0DEB83B1B21231F6E4B9283E9FC1B6F79141238266F80FEE03AE2F007756914AA00603FB27D9C38CF970203155403B9162FCA846A18338F7D06BFF872E41F8C861CACAA275CB034EA80603F776837D7BBDBEFC5C3F14BCA6E2FCB8FB923C67CF87AF83192143E097DD893686C2280E40A80003F7883C574773D2D632E9CE8467F2BC";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init1 = "38CEBFFC65986FCF200D07A0F4970D81FFE4715778C5A40001FA04296A56644C65F41F86F6E2554B0881FF709430F01E008807B739B30CD1BFEE6A100CE3BC0003FAFB630703297B8107D4C94FCE358B089E800B4C67C3E31CF800CA734C0C918E63DDA00E72BAC001DAE4C41607CBBF3093DC1BAA34158B08D760E0BF9F07D63FE0D8E736D906D1C8C9925F87303DC0A0FBE36D3C5E4E9AEF7F82EFFB3415430894F03F39380F213F04FCF294B5F1F1B0EA6BB1F3382CB800C1EB009B54868D64FA12561CDB754308915FC0C4C018DC7F03FE0285A3FD13BCFD5D98D33A2EB80084DEA38471E9C0CFEA6B65004D554618902000CEF0E1A1FF02DF0A8B220E0A";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init0 = "52C81285D38DFD1FDFF327E33CBFDA6C254FA2AE8593FC85C6D72027D8E00358153F00928D330CB5DD870D44F3C6191FDBE30753359B72BDE5AC09B6EB23FE83E2D3E02799E00438110700D28B632E524EB033FCF1C619A0C363E51E6055F48C4EDA6079A8ABFE8AE1FBFFA033CFFF5F047F00928AE36729C1B72AFCF1C316A0FE001506A640FBC089AD0AE3A027FC8AE2E81EC7B318007FE0FCE0DB3CCF00AA42DAE4872E38D4A03C0015EA07959B61CC39FF25A617F894C06804FF2630007FFD7CECFA04CE0095635C6B07270831A00000152CBC447A950409A0736D67FC94E36800FF483423C01E01ECE454CF00DA6721EC81874E939E003809D66EA3F2D8";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_first_bit_number = 18;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_first_bit_number = 18;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init3 = "1E71C538895025965BB5C625F006EF3E2ACC7FFB39D80701C40EAF0E7F180352B00F9685B279958B6970D361B379A3290A54B021821AEF3EAACC600B3BA77380BFFDAF0C7F581BDB6C022DFC90BB958BF469BED20C3889E9CB1D78084B912F3EAACC600B36585878C5028F0C7F181BDD683251F83CB94D9BBC14671CD8975E51ADA510B71EC30F36AACC63FF3567680E7E01CF0C3FF81AC5F80D20C04F806DBFBA16039734DDC1E67D892693EFBD8F26ABCC3FFF75A10F070185430C1FF83C87706E81C00F314DBFA7C317715C34B670949DBF67A88C8F26AACF3FFF359EA8F863FF209C1FF82487712C40D89F06668FE0CE3F9FA79AEA8DA54EE4A420E1DF25";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init2 = "AB4B9BFE64C8E4FC323D30CE1FF83CF619DF82E1BF89652991F599BB90F6F089B883F3F0321E70E6D42E7FF8C27F331CE79C1DE2BFF06D3AFF1281DFBC2466A98823A2A201CAECB8D4EF52C35F9130E644A3E3F8C644CC8373CEFC7BBFF8797AFB36C398BE0E268B00F187D927C021B8AA3467B9D71DD0E62E91E000C61392FB0FC2EE393C3863F248F0CD70A0BA9807905B0E71CC7E2E8AB47F3008A26ED0C5AAB3E0068BE76B1D3DEE4FD9AFFDE062BF0D94A7A143908BC9B9F657D2DA3B728FEDE5C9EE3230C5AB5834071B58E4CD3CF32719C7F910332F3FCBDFA17502AB83E4F141E6370B360A80060CD2F030C5B95C1E071019F2CD9E11D31943FD0033";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init1 = "7641A3580C0B38F24CF17DD094DD503DE81454CBB9B82732D129DFF86F9244D88DF83CB0F8E00031625D43381C1345F42EBC8F603DF201DAC645D01D70FA0730CAAC1FF0DBE2204CC6F0DC8C3CF00031538F5F00002B45F07C82D4B6D32514F572FFB521382943B06E86000615D5232662709EE78CB8E0355D5C6100F06D493700899AF4E55FC24272AE3BA4EC3E4F34ABD39C3F2D0763224730C7F3E2791F9D3CAC8001F0D6B550E2430FEAAEB8BF2748E939432DBA4F74A978FFFC5A3B23326730F7F3730BF3CDFFC41781BDA3595F03B368C8299E5654EEF0F8456D0C5F34B52C1FFCD1E1211B3330D7F01189EBCD1F395EFE31AAAA40E0B6FCD9C55C9036";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init0 = "C493CC1E3ADFF04C922393C02A1960055B31C670132BE3CC850FE23EC629218EFF7B97696D7FD63B9FCBC9916C03219E8E9861837731A22259334E60712E826546E69FEBEEF25D3B00B1FF924FFFFFC30D9AC845B745B0CE8CC73E3ECBDDE63B5B314E6079C6836D0EE29CF9C8D15B38FDD97059AF07EB17C80B69317666A0CC80E3CFFCA9256FFCDB33E6302D97C0E94974A4E4E6ADCA5103EE4797D3BFB861A35771F7DFF8AD9C8C3863FB369C5F3D5B13F3BF0D27E0EF6092A4CC08EAB4EEFF6BDB67FA47D3141290D3FAF33A2F34899F1806CBE353062B13F3CF04B0FFDAF95CCF5CC7514B10E0345437B15FA940B1D9E0CC7BD8AE648398CFFC34624032";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N24
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N24
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 64'h01AB45EF0303CFCF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N26
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_first_bit_number = 17;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_first_bit_number = 17;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mem_init3 = "3C575EF925AF7AB01666B24C0000C000001F2470845503C28CC0EC1062C77200F3EAFCB8CFBB1C06106124C483985915B4091BD500004000001F2C755C3B802FCEC0EC1822D84D7FF3EDB040C43F1E0AC02CDAFB06B6F514829BB7F500000000003E2CDD13C07FD28F7FE0402ACFD2C0F6C8BC781FC67263E24ABA1C95D3FD1BBE3CC79400000000007E2CF48307B026CC37E1FB21ED64FBF12572805ED1A6531D91A3F9EB93F8AA5C0F2C880000000000FE6C16FBAF0FEF65389E25221037FB1C36EA9B39081FF50067B3B34CE86E5972C57B006000040001FE7C2C5E5CFF8C2D389C3D7E12280800311D7ADFEF49AC6F520D5021056C39B87BCC4020000400";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mem_init2 = "03FE7C73C4341E14D1209BC390324FF8652FFD74A3AD3057558CA6E4C1157478FE1DBEB00000840003FC7C3AFA4DBC3B0EB7203D89CE1D8763EC332BE01D1AAFA98E6E9011BDF07814C1473203C1D0E083FC7C1780FBBF8F1EC823BA141BA037235533497C6D27B3AC05A751F30DCB2BEBB70C12C842822803FC7C30825941CC8FF7E03B24F643C763ACACF603962FA716891700201DF0EBE50827246581630003F87E3CEE4988C450F8E003FC069C3715C8B089FFB3334612BBE843CCF53C65E8E2A2317181095007F07E0410399CC1BD44E00001F71FC87F17EB22E3DE3E01EA8217441E87474B07F49C8C61203E8003E03E0587B9A33BCE8C8007FC3D2047";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mem_init1 = "AFC8C527EBF43283101F103F1BF6B80B1661780819001F4003D034FFA0B2FFA4EA16E3BB03FAE207E37E5CDB143F8AA8780802BF1392FEFB57366F310800F34003D0255F4802E9A7B5F6E3BB01FFE20762919C8217FEE1680347AA3F13B5BE3CBCEFCD3BDC18B9448FD006E39AC2FFB0B276E23903F02207212E133A107B4088A307E45DBBE5E7CED34EBDA33700C902FFF00697980908FB39F363FF223AE5F8E10DD13C139ECD90AEC7FD597BFAC20F6EEDF70087080303FFE000EC00DE6B3CF77B23FF61CAEC00E2986BFA17C3C5B597C7E15D2BC58A42C4B0816FCCA1C207FFE400067AB1EBC425BB23FF21C2EC00FC9D8C33F01CBBAEE2E504D52CC669C2";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mem_init0 = "24AB3A6EB30A4C07FFCC5C53015DD3165598ED47E1FAEBC7FD6D251A1C0D46B8EA60FEDEE8BBD4F289DABB37BD40000FFFC8BC7155357C7C8F98FFC4E1FAEB879D3D782DFDE0096ABFD53ED81B05233B69E550E39C48000FFFC3BED4153B83F96F98FC06E1FEEBC79D3DA290DDF16F3BEDE46F20C2BD318EF02BCFEFAEA9405EFFD1FE9DF13195322FB67C78E200EA879D6DB8B1EC0406BBDE0CAFC1219D7ABF233DFB87237C08ECFFB1FC84E02662BA68F54478EFC098019346B1FF1C06898499B2ABC53D9C6D4CB39AF561055883ED7FDBF828E037AD7A89F52C38E7D8E0039964A9825FFF208AD3300842419CE59F2319282F0C2487CADFFFE1A8E0A96DF2";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N6
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a185~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_first_bit_number = 17;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_first_bit_number = 17;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mem_init3 = "3EE53078FDD81C0EF346A77501F9E834C597DDC79DF2386BF4055976E0FD6FF73F970D7AECF14B4CF08D3403FDDF1441F936E40303C72E6D1FE7BEEA3FF91BE897111311CCED0CF1C99D8A38ECF5751870853003FDD5001A1B28F3FFE2381E237577EC4FDBFA3BBD183A6F3D7150FE0B70F0667AECF1A52CF0834003FE47100D724EE07BE23BE86C0F372024239405C63C104447EB9153D580A06EBFECE459FD70856203FDF762463C042FFFF2F800170189CC36A3B8052A3A642DF893197DB0CDB8FE7FECE65A6590856203FD3F23F61E342448E1041FD715362048E21405B619ECF71A6A8DAE7CC7EFDEBFECC6198578CD6203FD3F23BE1E0E6C077CFFF018";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mem_init2 = "65C5E8071413C19DD72DCF2DF9CB39B71F6BECBFEDBBB02CECBB0203223CE54E9E8811A7E7CF95AF617C02F8163C28A8963A3494CC547EE96108257FED3BAA23ED320203243CE24EE0E811A0D0209248BA3CC90316281F2FA2E378D91CA31A9974192CFFED3BF32BEDA403F3A7FCFA5C7E2811A74A77B15AFE965C3FA3E9D1B4FF1F1806F7B85AF435CEA34FED3E8A9248C9803623CC10C71D0817A79140CA9851A74E0B2275707463E20777FBE7881D57593F0FED3C6CFA69B16C3B043CFC48E038D2A4AD800DF8800871C8609D6134050305B8F0D8824F5DBDBF6FE1ACA512A9B1640006389E183FC8D3A73380C640D6BB96C80DA40512054C6FEE86DD06BD";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mem_init1 = "0D2321212C15EAC189AE9C3F10F8C0C29FE0D41147717CBAFBD7AA4CDCF8B3AD796D1E0EA4134B9846E47F011206D12831C905C0DC34B947FFE0E3ADDD96E157FBEAA81919C7430DD6C696C750EFE8F46CD7A42AB206D2D721C90CC09C00C37FFFE0EDAD30B6E0898448AD8070835FB4116E6D377878FE0291DE88A09E0ED22020D1CCC0BD411AC00030D82D7F9D1F764826030F187803E2F2F201B761001D23EB4EBAD22F66CC0921D12CC033E8AA50FC2870693FEBE3EE60941CC6F83DF3E2F0681B5839542CD7B8A58DED5B46C98BCD892CC07A124A88E4375069BFCFFD8933481A28F9CA4B85107DEC21C9A7611E5021DE8A0C64C869298DAC98337D8E97";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mem_init0 = "8C275849BFE802EFBC72EBDEEBC38DD35026364E8FFFF3B888C281E5D1947BE4A1BD1A47A6726F99B3F91FC9E2131F7525A73C66E4B3F5DBA4F1AB27D1DA9D288A274DC7E24C7E24A1B51A40E527EE0D2207FC29BA1800824462E6DAE943115BB83D16EF26DC9675B265D77620347DA4A2B51A473C5BEC2FF0051D3BBA5F1B71B87B814101C668370787ADA5C2DA11B6960AF52CCEEC2F98B5BD1BF86678C549B0545FD2BA8EFCE9CF9D7BDAA3C67B70201D3CCA3D842A46B2D0CF582DB82F98B5451BFF0108673D003DBFD2BA8EFCFEB664350742067274D7AF5E9439111A0EF3666A1232FC2F98F72503F862B0ACC64B815FC5BA8EFCF9D946AEC9F000E323";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 17;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 17;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init3 = "94EF13EFA10CF2466399F38727CFD280EF46109FBCCA1A8F919B5BBBB72F11C5E004F03FF56CC66CBC572FD6EFFC0276A10317C3335000000FED1205559A1EC8C3F2944308D78B24CFC5E4F4984881956333FBCF13E7CE51D644D7FCCACFE03F180D722CD38A12923450E80448C7879201C6D983C74E70992166B502007FE8468651EFFBAC8FFE3F1C34783BAA9A3EE75532634744EF20190774AB3F87DD74AF51FCCAF0DDC7F32E12F9D3E66017EC00E3FEA44654B3C13648AD053ADAC8DFF23B45BF601B22CA17E5E87B1F0CF8312247BFD8082FC8E03F1C01B2B313E05D79A72099448728607B057CC4BD8DB2AB9E248A4F250CE3E5290DB40BDA258FEA38";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init2 = "EF72B44C2AEBC10A5A6BA07BBE77A532C46828D713C7665C6FE19F64557F177AA023BFE883700E55E3BF62024EA621E6121E403B3C48DFC087102880E18B4146499401F38D40C882C1235C149C5FE07FFDB01D9F714E21E674C8603E3FF0A04C244E29B31A35C7ABBB2D11F60F3F170347B5A1EB908FE1D71FFFE26A328CE1ECB0FA96345FCFFCBEEF19F413FC091D0196713194630012B1A6F6AEB69299CFCBF41C8FC2A03D025AE20EF7B4C2C81F464799E874024CB716706E628C928002ABA03A005D413A2F0403E3EF9F08FD025AAAB1D7F49E2800B619B904FEE337FEFFDF25E1226EFFF8A84EBC3E7262EDDB78E806366A229B034AEEDD53E360C4A389";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init1 = "CC340B2A6F036450026849E2CA7CE35A0B93FF644D18E039FC5813E5F775007D050098382301E0E7B264EBF58C7C0CDCF6C46A9F148FE16200DFE1AEDD501FE4FC5015E577FD1C3DDEEE533FC0FE1CF10C1B115561BB0D0A3910F8D31587C16D427F1E933118E3D9021815E573FD1C3D6BACBCFA1E21DC1584DD0309C20582A35BDF2FC1EBD0C34EEEDF1CD2D338002E03A711AD97FC003D541723C09DF865EBD0D21CE91C047217C26BAA19E9D31C4A9955117B75871C789DC0C1D9B7FB03BD2C68C007023F2BE384B202CE1C0632206D5877F6161BE3B54F651AA52A3F5C40C9C740204AFB03BD53375BF8FDFBBC12DF66FF30DF3045A16778FF5EF290C1A6";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init0 = "3691055D54FF1FC0BDF81FBA7530003DD2BD278703CAA3C78CF8E3C93C4496B203BFA694E2BFFCC31F0465C5A880C43F03FF017E91B0FC0C922A0878FFBD1C027B0000299CF468B2FFCD6ECD1EB803843DF8721A5980143F03FE0107ABB73C0C0E43DF061C47463FB23FFE0C7EFB86B6E34057DD1CCFE13434C08412E4C0FFC001FF0338A8F03C0C9A0E8E25A004333F21F81C013F29AB77634551909683EFD1A3F160D00B3BE3C6E3B91AF435BD9C0C6E1FE4FAFFC4FCC5DEC8E7C13F29A7753C0283F683F3E68B6A097F12F4FBE240E3BB1A32A76D9C0C3D6D15A51F5C6B27628E53C13F29A764DC803C0EDCBBF476683160E73B3BE240E3BB1A36244D9C0C";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_first_bit_number = 17;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_first_bit_number = 17;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init3 = "750CC74E3B8327963F29A62F5CF4CCDA7E55BFFAB5A95B7ED80CD7762310FC7B780C977DFDF8D2150C27A20EB7C73D59DCED8C306EB008FA8E75A00AB60914835DF0D53C2251E4FE30362CBEDFFAD215663CD9DCA0A525B3C9D6DA02042CCCFAAE75A00AACCB498058FFB57C2211E4F5C6F070FA83B92A24ACF6C3181DA87835E3F0C9BFD300ECB28855A3FCA32C90F6BFDB717CC3F1E5A76DE6A15EFE8619403ED1F701728C1C38C9516C91ED8EACA08105FFF841CD67003F858C3CE3C143DD9C6BA0FF9FC93B402A3C5951E2F055B32D43C7E72BD42CA2800303FCA03DBBF8A27F63ACE1C15A7D073EC1606F1B00F07FC423B7D740D670DA09771C03BC5802";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init2 = "819587F951542C04D2CC5376E3D9420C05FF3E611F944C26201989F61CA080F50230FFA2C8FDDC8E7D726217B78C05602BAF2E669FD72932DBE132681CDE63A602BE8FE10005AF86354B1FF50AB87ECA118DFC07F220058595D2E099DC3E357285E369A21EECA38400FCFCF357E664EF61ED00DFD742DCCE7AB21FFFB24BA638358E72C25FFF3BFBCDC04E00609F5529946A294AF5CBF84C7DD4AEA3C7BDD80DC619200E6FC4640F5CE2932A96261851DEE8A7107D4A0DB545153901E68A0121A1396BE81A6F8C0DE5EBD407F4BEE9DE5D1549EAC832EC0257B15D407D73921435301259C63A20D3F03BB20B4A6F5C89F2092E07DB4190142AE275EA8C241C06";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init1 = "88259C37129A71BD4D56DCF2D1ABA2B4E5CA0188A13817F0CC7A20074B0F856B30CF5D912B67E00C759E9C1702A212BB29C0C40C1E3AB57B64F9719EB6A8C7F25FD0E008347060DD4A076DBCC737002CEDCC9C28DE62F2BF793E3492C2BA83702C24849188E75372B7AADFFEC637436AA687222B917CFFF8C23A6930F4BBFC6801555F6F142DCA65243E8F7E95FB5EA751559C3C98CF236E8B47CB396E8AE05183336831F341230FCAFAE1DC67997E7EE19451194F9DFACF43AB3FFB7518EF5EA907F33891F5F38F004B85B14E8A323701AB1B3C31917674D44C5D564F52BEAF5AD06003091C65C81507D33E72870B8FA3D26A6EB6930CF63FCD34DE5670B37B";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init0 = "B249C02D2D4FCE2B63448C3C960B2F38ED464A947525E3EEC73782EA891D74B12332D3BD76C827C31A7BCA45EFE8515159ABBA4358A1CDD7CEC492A296328247D369C0D5F62BE6437C04CFE83BC00B6F830DE20B13E2C08153DB5E3D1F94B9C5ECC6D2AF8AD283481C749C7AD85CF0490082F87F133870229EAD561D960190835644F1C022F4320368D46AC0DCA1C0DC7E7D94AD28377A9603B3BAF38D8F77ABEA12F5519BA20D525258A40382B83F32A0FDD59FF44860CAE6EC9C1538639F521C81B5B6EBD09A9F74B6C78052482FAA45A62805817E132670FD5C7009973FB165FD0CE4CFFD8D53E2D509726BC6E6E0E914203BD2C56D5A4AA7D7F891F9000B";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_bit_number = 17;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_bit_number = 17;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init3 = "F0DD4F18F7CFA308D7CC2A85B79019B007164CF7A73BC78F545E31D6B034B6C348D0F7BE79DF69E43AB3D3390D89F17497530C659293ECBBF940E3D02E7308ADADA52FD9B3C7E3C9030F33BEE5EF2DAC3F58D23F976B1BEEF58CAB8B3A2D260F7C3C474FBF3EAAA8A2138756F4CEA37634CC7BC2F0773464F231D23CF0690CB77316F36DCD759F3304050CAF9F4F69AA37CF3CE63F27708617095FE97A57242561810B5FC1B11F83A6E7F549B04B693705FCBFD41F937CEF86294A87E46950FB14B7FFE92E190C220003345F9F2B006256EE15B321C961E306180D37CB832C9FBC33B72C4CD690FB1664BFE180A70035B785E300626D1F93D8AFEE6BDCBB727C";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init2 = "E5AA36528562D6C45EB0491AA412B771CD892CB57CDA6A5DC778EFC653B5037D37DF69941D1A5E7DE5FE7E7424F74D1BAC79680C88931D49EF64FF655DF3AEE6A3FD738673B6010124AA7C832023447DFDCBBB5F3BA20FE54B0322849D5A115BEEEEBF42AFD6CEA25EA83F3821B402060E2C879CF1E6C0E199F55B4BAA99CEC7EF7B7D8123F876052F4D9F3D7398B2DA5C899A79F332234A107A9D726E6ACA06FDCEFA1BFD65386D60B35B4C32EC7042AF693E42AE175534308A12C62858BD2C191D369D606EC386FDC00B5FF8753A1A75551596B556904AB08AD23A4FD7A891A3ECCE046FA05163D9BDAFA34D608370FDC27527AF535BE284FE9BF1DD370932";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init1 = "30353FFA4CA8B3EF5CF218E7F3B3294AFCE8657874B0873B1E31E6397D615A4DE5D08FDA6D30DA2A6F7983AECC57306E1F700898CA970A2BE0FF79BF8ADA983BFC790EB1D29745FB0E2E243D18A9DACA6F711F0B6BE8DC51630803D88595FAEB1296F1C8CD4B8EE8025BCC90BB00C3A33754736C04788ACA6F0F20176E802854C0E72829DA6AF5AB6EC88C7474BD8DFFA3CA89E77B0AAF30AC0B82E51B948A026C446FBF0D381557010511373C16ECC3829269298AB59087FBC516E82D5FCA8138C039F92EAD9A026C429FBFCA26E851C37CEACF2EC4F3198886D3F722F7A2B7E33A20243C66C8EF2BEF9B4426C3CA05744BDFFF55CF0ED2DD3EC35221EE0CF0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init0 = "173FDFFB236BF86BA0FA2BA90CE51EBF74D226748CA3FA21C7BDDFA0C908EFAFD1C4FF72265D0E668C5EB8BACF351C7FA4EAE812E58F6ECFA9FC93746CBBF9B6FBBB1EA0BA2FFC4FE57C9D32218D2D2CF1B03F46CD3514E0BC6E8A08A5827048412314941B2BF9B918D7E0E7D1D70FD06C87FD723E2D668B1C133F72C933CCEBC2080ACFC29B6547C23F627F0B8FF368EF801AB8F52800201FFD1FA968C3103D9F31CF8429342EAB3DBFEA0489EB7A0F818B5AEE5867F777CD4B04876A17E3BFE3BD13DE50C61E40E237DC0736CE3BEFC23FEB86D835FD11B238704C0437F3726E4AFCC59853DC401EE2F36900C71A30487CC74557B9112EFFC71F7AB6FA97F3";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N51
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 64'h018923AB45CD67EF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N42
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 64'h01AB45EF0303CFCF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N44
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_bit_number = 16;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_bit_number = 16;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init3 = "9D51A7EDBC6F9CB95AADD215207BC06B052047D82D7E714D131429B99342D5CA73A248478347A538C4838472052CED44694430BD44C1D00C0543E6A8B0F4027863B68E8C2483E2E52A9A647A5FC61AB0DEF085039CC91836490D4051ADDCA0B37E2101BDBDDEA322DE599DFC1C1B12259616CF8C6A7F30B82C618547E61C135B480407A870C0E07606979B27DE4EE14DB957E349C8DA154BA09D100725F6BBE751CCDC98583CE016CE0CFF9BE7B60072065771E3C8EB46960E3F141A0A3FDD09A6545FDEDF6793C255D33C1F22BBFC49C724FCF065C5B62704E5C8B88A763C3B38AF248D62E72D89A4AAFFF0FAAE1FDE304AD486B1581C27242BF04901832CC4";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init2 = "E7F2F8582F3AFE8B5FA2935CDF487BC499156CE9E0CC34219A9FE57A528703B8A6085879205A763DC5A0001030F72B0921F547CC7C3FBC38BA0B4059C1379448275474B072C4FCC43182B54BEF13DBFE9DBA44FBCFA601D6E21344240EC5DE92B857E2E0CF12E3E86EA7CD7B3C868707B9BD03A10E82D35D67C32199BB5B55DAD2B2267B5F4A0E83BD970C95ED00812621BDA83A21667E5FB502810F6ACB798E83F078CBDED07A0973851077EF5BC3F89F541E07CA3CA3A36D9F50BA73B31936B49C6118924F574EFBF04281927E2C9AD8F21795C28E40F48A7FF238CAEF3009F7637F84A431AE36B561D1D8BD35778B1837C825A95392F5A023964AEF086EFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init1 = "31353F31CDE61791041F20EF383D476960FC690D467B2DFCFA0B92B855CB1F96F06CE4EDB6B4891002FDBDFD568743BA3CFEC9F3C4FDD990CDF7CBB84796B93C1D3B95CF025922F0E712A0B858FDC9F002D923F0A6B8C3E18094EC16970E0F50C21C2648906037D01F99B6F51EF4FBD8F7B83A3F030908F002944E8C352F581652E0393D474AF858E12C07BA546DFD38BD7409D9FECFC866B97FC6B2CB8F28D8032B4C81B8FFC2FD4243ED1E351C0C07F590D9654665F83B074DCCE0661C71229F5FB2FA4C5FA808032AD3DFD799DF2B8081F74A6CA9EA9FE922240CAC23D0203D85AF5F73546134C8EF076F3684999F1B73C3F9FF48060632E4DD64F15C038F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init0 = "7A8648F9EC51B390C291F5FEB67CAC62F372F7889CD15790571EC0687A03AF13AF4314C1E7110AE517936F3F1320C46BC7E7D511A1DF7A45958CDE05EB0DD44022B9FD78A8FFF937C38B7E807D292D17602AA9C3B9A0D44B1D6B57D7AD2DD3EC0C8081D48A5BF408EC93F30770D807A09D3EE6C03D597F12CB545689AF6A151FBE3701A44DA2BBA443FBFD23CAFFFACBFBDF1798CF98039FE6BC1D6729150C4A2E6B4D33E243F65F3E7F010D95386A39CF1545099AABF4D6F524F578CEC81DBFFE3B11295132C0CFE887917CEF6D371BB9C100CD12C5E7AFA72F73028EE812D4B7959312D28BC1600DDF11A1AF33C5B5ABBD377F6EA9293B8F861FB6817B7D5E";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 16;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 16;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init3 = "E9CD2095DA446392FC8F01C19747CEA0296DF0887B7EC547D6B321D14C80D82C2FFD84C4977732A22CF46EDEA3C41113663BE89E68BFE3BE1FAA8526E623C11D8DBF6409BC8FB2F7D09CC133FBDEE37A38F893400B97DD3306B12DC466E01C40F4106531F9970D6253245F81C42F9A8E2186BAC87E7D005DC120F1FE8B042606C6CD1809D9A0E1C0904EAB6C66E8C1885D604F7293C8A7F6AF751FC7F2BAE3E34E62A3C949443E1F2B132FEDAEC82C0703F22D8A05F541881E51D9797A201C6A9946612752DC73AC65519F478C0FC11424A237DC5E607FC703FA24D529299D62E06A39A434BF436136799E95718CFCB309CF586A460BF58BCB68EF8B0AB8F60E";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init2 = "0CCEFC75C46D418C00C42EB4403F7915EA1C3BA893BC18831D8D72ECE63FECB9DBE82FF34DA0123DE22265047E2C3CD551BD2EFC7C6B1C20A81E738758EAAF1B0CEE0BA9B5BF2CC7612883FEC4700060E18EF462C2D43CD4E7841EF9FFF7606C7DA5FECB6698A9E45DA654E3C600DDA766B63C3551FC6580E7F0E468BF96FC4AEF73763F4023E246312984A9FE0AA4CC773CFB7CC5BFCE5AF9492ED4560CE08D01E170C43C987E6678DC97BF85280CC62B84FD9C007D3A69E5602F6BD38001644E4ADC262F2EE17C17E0F3A261587E660E4CC7FF23DFE0CEB7A4B2981DC7C5EAED1CDDA67DC016660F489DF26F2B2BB31FDACA28B56E6730FDC4EBD4DFC74365";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init1 = "3F228021B13FEE7354E3176D40BCE225222F1E6F647B1FCA9A38E4DD89995C400174341EBEFDFC94A323FB9F8C8293F72E79ABB06137FDE8AD63FF3A6FB71C2FFE3F1AD84B53419EA51CFB0722C517CD92E3127FB2BA1116765CA28B38B82DE93E539C7C7E6803EA018F0AD84F53419E19BFFAFA01E13361A3C11DCE5EC0CE4F5BACFC76F024235C4EF2C7BA65DF1C160260FF8859555C1E61BF82878EC7460E640F822521F13245061FCE57E3EB1300A10ECEC993BDF7B460B82BE92353E79EBE289CF8E03837EC3A05E177BC037B33E7B0508703631F47DCD446F85CC047842A87AD40B053F78EA89CF4F07FD2FBB7488413D8633273CFA22E856AE0AFC16B";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init0 = "539EF8DBD83F1FFF54CFEF9E03D00C38ACE83178FE74D3C26F801FD9BD336504E38AC5441390023D213B8FEAF9BFC7C002F702091980E1E8E659CF78E07FB03867071C2908CB6D3CE0353F890398028CDEF8840AEB40F7C06636628E2E0021E86DCEB6F9EC7A1502AEC01C841BF25722E0BDCFCB1E7FFFB5D7CF8C434AFF13C71DD859864F4021E07ADC4F1C40021382A2F018343A68DF59EB79CD9BBB83FFA3DD048D1DFB7C03CE189E46E8878921E790F2D6F5E038D2C7ADC714143A68D3D9FC0430B7A533E7551614857EFF5C0E68589C4638548B21E7471F8D641F66E89A47A949943A68D3CF93425A344FEBE47815848D752B1C0E68589C4639D13321E7";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_first_bit_number = 16;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_first_bit_number = 16;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init3 = "DFE157A982E2D29D7AFAB61533DB0D2F24AFDFF8FEFB4FBA81CDD99A9C1BDE1D100A96FB3EF9F328114FD7B9CC6B0A1F0AD9758BBC87C51DFC8F600F12E39F3C5FCB8AF58148C6B6C80C8DF403BBF32B501A1D261424F1F25A61E0ECA000C10DDC8F600FF74542BFD8C2EAB5891AC6BABB21F3C5667E3D6F2E1CBB38CDCB55732B8913D5BC223150E62F23FE0D9B38720C23C3B458CA6583F6591BE1E5B8C63E7DDB19DF21D22B20DB202771B2CBF1C203725A0CEAE5F4CB3FFFD174997AC2E505E082581648E2BE00EA2BEEA78EF05148AF4EC393523BC03E715DFA0CEF353BE2BA4D24D3F89BF1D6A4BEA8F464D7F0BBBD60C578929494F719DBCF5A39D4AB";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init2 = "40C72405F55E6939F57115D33DE2D0CC978F82C91CBF32238C5A90ED96248616F2B7BA4F60004A480F4269E9F47650ED59B1DCA7C0308F25BE6F8EC3315AEEA2A6B6F45B578A187C2B210104D16DAD0EB5C00C03B3B3119FBC63ED3C80198D655E12D7AD7B60200002644A81E79876DBA4FA509C609F5B0A49DBEBF9F06E9DDDD85C800B0248900CE58D30683EEB27529EBD5A9865C4173E58EB80030FE884E8B8944FF6773803ECF322552CDD9C141EFF84A2EC214660E64CFCEA4159A55BEF4DD6B009DAEE82E8C999D609D0A58D54193E236F7C88098C76E7B5D42D7DF0DD9F5632BD1EF6EE0335840B18C8AE6A6C9384520028B1725AB733C867C71EF98E";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init1 = "BA12DF4B133B352D7942799B01244CB0E449D260F93E848856D03C0971DC58C9A61927C2FBAFE0B411B77130E37BA4AB252557EDC4D561B4E292C2FE5165948B13A7E00FE34CF9B63BD350144D50FF9C65A8F34831D264AF76340ED25ED49B8CE21E5535DD17AA0B8CE23FF60D743FDA2833AC7DA54BE0896610AD6FFBB76F54987662B8A409AF360753B89CA6BE919E19A2BDBA2BEB300F45836735B19CEC5A9CA201E104B5AC5F354BD05D19C652DA8C7FDF233D51C5F212E9E3C332FB53B42EC33F31BD3813F3DAD0162B47C37358FD569B7A80C7C3D4740F27CEEB7279963568BFFBA28ADD2166C15F35A1B2E8B17C98D4967E4BA2E95D46F81E7B7AFAB5";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init0 = "4576076280683F7F1F892DBEFBB83CCFD8921AA6E83763BAA44432165D78ECF07D09EE98FFB07F94D8A80980C24259D95DD4A64444DA281F733DC38DA3283E75F3E5DCFE62219408A33DD89F13802D2B264F88D717632A0D4A4F0239BF348166513F8380A0D027780A82DC8F31A399FE3973685D7608A8A011F1C3F7E75CC80E4EAC523AC298AC20450D3856D2935CEC154BE177CDC104131D3F660234D09B121E45D52C1284F9DD52DF8C0682EFCF2CC9733AC81B6CBE1AEA9FD4B8D3506DD4428306E0DB6B0A7DEEA7E185F3A158CF12F973F9A02FBBDC7923B0DF0147DF16C499594959361A5162C657FD6551781B3CFC5E38444AABD5E6076003EF27A44F";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_first_bit_number = 16;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_first_bit_number = 16;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mem_init3 = "3B5793BE60E0E189EA257D081DFDEA6A311FE2184BDDCA739E6B3DC90B29DEDF38ACAB52713B3050872F88017EE782FB94B579BFE830CF6E055C9D3A4E31A919DF0B8BC3004369657BCB61B07130F0FC27378C017EEDEBA5A6A8118301C01E4F41C0F3F027C51A8FBAD1043C83812FC18CFD4C72713B2CC8A7363C017F87A5B7214DCC7DE1FC3F87073BDA232C3961897F2DEA72085BE0B45BC25518F152BA5F07300A017FC87A59A2F13E3E1F07F3D9FD86E809AFAD571CDD7DB273044DA7ABCEEDB3FFF154BA720727EA017D1239B5CCE9344EF37C1DC1F122D00FEDF967D4FDAA8A9B84FD7356B2F286FFF16079D81F7FAA013D103C05CCBB7B847D782C75";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mem_init2 = "9D80633F287B9931BD0AA95A1E457853F27CDFBFF1AFBAF7AE8E69F92A1429368DB6D1E80D8F9289A3C912A42A2BD498C4EA7D81414BE8A5366B063FF32FA4F8AF2769F92C1426366C17D1A825E79FE560C1C0FB2A04289D82D789B216D4D1229A2F199FF32DC3F7AD916809AFC4FA659D5711A0A2B737029E22067BAC252B5B87F700FAAED2B368FB6A8DF7F328FA73496D23C9383413F47ECEFBA0A601A7EBA950DF4C398089041B74C7780A8D7B5A972F11EBF3280BAB28C1CE045C14FC8C7C3E3EAB22DFCD4B7931350B7368998EF69D21057E7953C8E4EB9BA01D98D72FD8C1C7BF561082D4DC4E3FA810C337891555E489757E912734C779DE82D184EC";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mem_init1 = "0D852BB106124B7AC89CA47F1C36F9349C662AA2F8CD73ADC6CA360B064A0C60F57CEC3386F44E6B6D3D6AA14EEDBDF4F0FC4980CCCF5D0BFFCE1069425B01266E8066593CBA548BA1FAFC69DE78CD0089412B53FCED29F8E0FE44808CC79E7F000E0E6A8F2BFF3F1443DDC7B8470386E935017B18D7E6506CFA5EEA7D053F28611EE480A075A45FFFD637AA20500201BA13C288FF87F2D9BE6309FE18E9F46AE086A79389652341405EA4801A82C130FE1628EF7FD4035F7E986019FE73CE59F2FE1B3FD569A1AFF5309ABC604504438C86E48055E9C5FE078FF8EDFE77E367516A1A201DA2AA879FB616420C27B1FE608F75A3BA631561688360D81C41AB80";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mem_init0 = "6F9C00CFA3D015D8C833BC53D3092218A9F2764E51CAB7DD0B7168B2CD88987656FFC4403D46AC408DFC6C4D5E1BFCAA90A19D915E892A10EE0AD4A3E1E3D7BB0A3F73B37EB29E2056F7C679C5EC2DE9C9FD18290607FEE20F23B09D0579AC91BB7C53C490F960FB4DA04497E62A9C44570FC679BD603E1D70001ABA064004AE6AD38323A5BD2763F48D16BB428368E4497C0DAB0E12AE754AF7C607472661BF846B296806E1F86B8AA57BADF63D2823273B850A3ED3609467923E50265EAE754B07C607F5B89F4FCBBBBD6806E1F878360C36826C5D3D7CF639B74C9B7107DEDEE45F2A39FAAE770967DE0B48C125CDFC4DBD7F06E1E07AAEBF0F94B7C1C6A9";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N12
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 64'h028A46CE139B57DF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_first_bit_number = 16;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_first_bit_number = 16;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mem_init3 = "0001DE3748DAF8031D9F1187A2F96FC4C34D8FC8A95B8FE5A80CAE7B994F728C6C0CD7E00E00000000019E67F8408EB703BB1DF01E6101C72F64118F6E50CFDF8D1040549F01D286EFDDC7F800000000000398C749D5B6077FC7E3C077BF6FF93B356C804AD0DFE70B804AB20D7DFAA21F0833E830F80000E0039F4F1F521340F637EC3F9C3525873BE8943A70509C788D13FFA11685DAAF7564095F18C80000E103308FF22CB43FFCB43FC073CFDA406D9AF4AE95A5B1E8236EFF2322876A2EB36101FF8DFE2408E1033C0F86A7234000601FFF3FC7131C4DBD73B2B3399DA40F0B9DB94D61880957E80D3FD9FFF409E003280F69F93B7FFAFFFEBF3F80039F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mem_init2 = "CDD81DDFBD44B8B9391590751F2FEA1F6E80090FFF6FFC15EB02100E36BE5AFFFE8FF047C7071DC4159BAD02F426FF75F11C981578B8690C084036079FBBFF05EB021B4EE267B6FFFE880C6474021297F43AFCBBB1F2A60D833F9003C09AB650C04D0401035AFF6CE306424CBA95268002941F69F4FB0297F2377BDEFBDDB3B95B7F4C9CF070AC1292DDB4002902BF3A2206519C5A950CE06009FD757DBBFDA861518C38020902B8A07F044470CC4434D04E170304052FF8F302623DB2D5E2C1C2FAEF57630DFC763971724999F35CF0BC84D3A66A04D84C9C014200688001DCD3036166F5F562C0C208F15567BDFC607159828BC1FB86F8316534EA9FB01C10";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mem_init1 = "C7A6DC03724201FF1E0600F5059D77381F370E75C01943FF7126907BE837F9988F9205475E1724737B42EC597A4CE07F1C0600E6013927E37007FD3512CB3E40F106D1BB78AF0DEA20D286D9860334FAD9A6288FAAC02368240230E08EFEFD4763F81F3552CB27473144D13297A80DEB9C6B3F5483C864B33984187BEFF101B06002B4DE0CA856185C7FEDB592E03CB8F92E30407787EE9312452B1D3229C05181FA58C77BC108306006AA2270DD51D8FDBC0E34D2D68077036130E3FB200D7554B52B7DBE36D4DD540E95F3B94960786004A20E8261B98782C7C2F292F6DFFFE34BB0E33D5FED68BAC0B26C89DA316BA84592F5F9470170600CA41476E6A834";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mem_init0 = "99413C99DADC303E02A6BDB0EC890E58E8BFAB01CFFDD1D10C199FFDFF036160810C82340EFBDFFA8C801E6F38EB7FF073580440E559480ABEB7EB8A53CEA525B4EC96CBF083D0C0000C8A73F5EF57FED5800E0C702B7FF21E582647FF50AE2C32C51DE05B2765A814A7965F78014040001C087E55225BF4D761F16C702B7C32705820C823505317051FF07474A9F5EED4D0290730012880001C8CD862D96FC961BF8E25CB2B2257F3BBEC43D2C8BBCE10B003CAD64B4F1E6008121E3809938000188CC0CB32FF93384071F54B2B9D27F3342CD012C86C89D42E82176B86318AC4A94A4AF411BFC080188C1418B4C2E7384071AA932A3257F376F807E39992A8";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_first_bit_number = 16;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_first_bit_number = 16;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .mem_init3 = "7FE459C3B99BF7232D14A10E3AEA23CBD1CC7E837FFFE807FFC7903C07709F8820D1F314F2709BEEF0BE347FC2EEE3FEAB7DB75E613CAC43F1CEB4837FFFE00FFFCBDC3DA76B2488238CC70E9770DDFBF12E5BEDC7359B699F71E95B647BA24B81273281FFFFE01FFFC9FE3BBF8DC75822F4DDC24487A9F7322B83991F658B115C7A458514F7BA1B804B2F807FFFC01FFFC9687A0F48773EDDFC24B5C640E3D3C255245C9D7A49C95BD3D517DC797A7E808AEF04FFFFE037FFC1F97ACF27A494DA7A38A4664017C812D0F227E7DB3002CE15DA02D8877A76880A4E0CFFFFE037FFE0F8FB0F035D72959A7162B97F179812DFEE7FB00E73804B85597CFB755B57";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .mem_init2 = "03B8082CFFFFC027FF65F0F84FCBA079861C75972B0093C807F179DF6C21EF30650AB76653715857013CE028FFFF4007FF0361B44688BF737AC6C213547F84FFE28E8DF0FAE2F082BFB85577ED4F7C470378C000FFFF6007FF0071B60E28AA332427C39BCBC0F0060CBC8EF083A1A042610559362C40F94F02FD8000FFFFC01FFF00F0F58D443061783D17927BF8E7F5FC4251CB441F4C50E3F4FCAF809AF18E07FBC000FFFFD03FFF0170E1AD5219C998202FAD04071D4632C5B4B2F911F056B545F2943B20F58C06F1E001FFFFB00FFF8170C9ED25F26F9C14C3FAEBF0EDB86CFE307BA413F056406F4095AFA9E89C01F4FE3FFDFF2007FC8071CC6E46A220";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .mem_init1 = "1C2034D7EBBE38CFD3418CD64D6D0C8AF329FF37C3FEA59CFBDC7E0FFFFFC007C00171953D2471BF13E02C750B87F5C7D09EC9CED96B40D8ED5D2D181F018D58EFFC1E0EFFFF8007E0012197891E1ABFE2374C260B8F21C71398EB8834630010E2EC517F59BA9D5BF63487C6FFFF800BF001633B9E50E23C0ED9BC06B9E7B1C7179CE84CD9079010E8EDE1B7DD29870BD4F60FCBFFEFC00FFE01E7285E6D6DC4ACA7932D0DF8937B107DF8CFAA1EF110CEC3CA2D1D782217E5AF16FFFFFF8007FE01E72970CCA081F4B089BDC2049B0510BDF810A814F1309AA35E97C4C0A097CC9F37FFFFFA00007C01C610B2D7330498A09DB5AEC49B85118DFC402014F138";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .mem_init0 = "F7887C0916F06A06A78F2BFF7DFD00007C01EED5FF880533464E96FB0ECC8BC0F11AEEA5BC34DE27178125FE71D274040443EBF7FDFD2000FE01CCA3F671A36118F01C097CF89C7B9968ECA9B47602EEE3BC2A6B9D39D215C092F434FFF92000FE01CC83F7352B61BB787D93063891E1DD68FA1EBE85D87EB5CED860DB31A39C80449092FFE920046001CD57F343E6D964E006E4FC849C05DF4FAE2C02182033ED61E0A99AA1B61246059C83FFE00024E001CD57E736B103FEF741EF8344934473647D4A1B96BF892CD500ADDD8106A06A10FFEAFFC000200001CA971D6293E3E2A01E6DFF380C1C6364A4F4BBD6A009F4F879FBB7661AB7ED95DFE44F000000";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_first_bit_number = 16;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_first_bit_number = 16;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mem_init3 = "01FB45529D9EBBBFF1990C27F0002D0000188C2035A209B32E4071AA4E70A4FFF09DBC7DC1DD6395029A8F512E323707E426440870003A00001884657F80C3D56C4071A70E18517F72DDEF3BD419EDE152FC09573F8F93DC6277100FF8007E80003984912BD39FE7ADBF1C7907C0533F15BCE338104F91B77F593848F42CF211F4F7186FC004DD80007184F777C0CFF347071DC630C6AD84ED889DFFE21D75E70308E235A8886C54CFB190D3C786D88000F1C41A006EEFDB98B38C643ED440FC1EFA5D248524A8591C3AF25A9C70F4DF5EB548FFCF9EF98001F14C26F7887FE5C7B3863850CED6CFFEFA75BD029C76262915BB1FC50BF4F20C084BE7DFDCA1C8";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mem_init2 = "83E144B1903F819D4428983976FAC0809BC355FBE303F9B81664176425ED3E3F37E26752B7FD05FC83E344F91E9C3DB464373C3D90AA5D87859C37383C0E54600396FB78E59D90062A9C48DFEC3E176F83C340C109ADBE4B3FD03F85F29003F3C6D5376DAC7263530FE9F161149BF0B436512ECD93BF8543038354990124200DA5400C3EC3AA1D819F44BC326C7D6AAF72CC32C5D67CF167E79388AB9A3D309803077E5CF9D4CA32F27BFFF41FF1A3CF011DA75D1FC273EA1EDEE9012E04E201BBE8A744AF3E5A2D070F7E18CC8C1575AC870C087DCF3FF794B7F412C09D6C6E02C40083E817BFBBF66209F30FB102DC431E3E557FAC37397F486A007F35C03F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mem_init1 = "BB09CA1F084871EFD21535FD179BACFF48CF1465EEFD63F8032E34DF52D3784358E9D87CFF358E030C6E737F1AFBDECE0567A17FEFF9FAFF09EA9082C7F30594032E258B564B61DFFCC9D87C7CF70E038F7E57B618BA74CF36EE1DFE0FC27C7F7149B3AD89D351008F2E06A01F4B68CC00C999FE1E0FC600CD3E37D01CC3D0AE00DB3A09E1AE5B6F88F0EE2ECDDE3CC2FE0E37B97DB47D86506C7939CFEDB9FD246456F61ED6FD616318250D294CE2CFCDD05FFC54639D83FE1F52069FEAA4FD2EB539FF8C8DF0077FDE042619F1A91A843B39095B98CA55F580C310F38E9987FE1B7F475E00628FD77531C1CC85F3F91FD4922DF5D1F566F097C6D8047FF463";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mem_init0 = "3079834E40AFE117FE32A3F5F461D2B92497D2870CBDF440EE5E4C4F000B33CB0EB42516270650EC847B6BD44297F41FF837C352B5122E0A19948FFC6CCDF73B8F2F2D6719E6EB81C8B67D117D79B76FD44E1ACB4327C40CFC3D81B9F50B2E4D5B9489C66401F67B8F2CD6E5C1F546764A9509D85F666157A1298C6AD5FE04597C14C0CE0195871B282AAF807FFF16B0815FD9940C02051F916B9A03BC0ABF999EA29444D80320EA3F6E09406EE96830D741E63B723865F69BA545BA03FDA7B838E2CC3E9C064E2A5DCDC73AFAA343A0A45872C862FCC030466F8E697AE21DF4959388075C04CEF1424FCF976040804D8AF1B61C7ADB5747E400CD587E650B1E";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N48
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a184~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 64'h03CF03CF44447777;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N48
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 64'h550C553F0C0C3F3F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N50
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N36
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a183~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 .lut_mask = 64'h0434C4F40737C7F7;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N12
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 .lut_mask = 64'h070007778F888FFF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N14
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N54
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a182~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 .lut_mask = 64'h3535353500F00FFF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_bit_number = 14;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_bit_number = 14;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init3 = "001FFFFFFFFFFFFF000000FFFFF0000000061000047FFFFFFFFF63C2C5787FFFFFF8FFFE001FC000001FFFFFFFFFFFFF000001FFFFC0000000051E00021FFFFFFFEFFBE03DB87FFFFFF03FFC001FC000000FFFFFFFFFFFFF000003FFF800000000030D00018FFFFFFFFFF7E8B5B83FFFFCE003C0003FE0000007FFFFFFFFFFFF000003FE000000000000820010D7FFFFFFFDFDF8B3D8BFFFF8000000003FF0000003FFF87FFFFFFE000007F800000000000103001023FFFFD23FFCF2E32B7FFFF8000000007FF00000009FF030FFFFFC00000FE000000000000083C08033FFF7203FFC7FF698FFFFF8000000007FF00000000FC000FFFFFC00000F8000000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init2 = "000003C0073BFFA5FF717E3DFE947FFFF800000000FFF800000000C000FFFFFC00001F0000000000000041E20003DE1FFFFB3FAE6F70FFFFF800000001FFF8000000000000FFFFF800003F0000000000000010F800020EBFAFFFAF93FFB1FFFFF800000001FFFC000000000000FFFFF800003E00000000000000287C00018FFFF2F0F5E87DF0FFFFF800000003FFFE000000000000FFFFF800007E000000000000001037C001FFFF423EB3E0AFC3FFFFF800000007FFFE000000000004FFFFF00000FC000000000000000C1D0003FFFC400107FB1DCDFFFFF00000000FFFF800000000000DFFFFF00000F803000000000000023EF0013FF1F103E9FE8EC3FFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init1 = "F00000000FFFC000000000000FFFFFF00000F800000000000000044FE003C2BE1EAEE32FE783FFFFF00000001FFFC0000000000007FFFFF00001F0080000000000000103FE007CBEA82EF5F4A10FFFFFF00380007FFF0000000000000FFFFFF00001F00F0000000000000085FF67FFF85EBBED00D067FFFFF007C01FFFFF0000000000000FFFFFF00001E01E00000000000000007F83FBF7FEC3E386F817FFFFF007FFFFFFC00000000000001FFFFFF00003E01C00000000000000801FFD8137FBC77C667F27FFFFE007FFFFFFC00000000000001FFFFFF00007C01800000000000000600FF5FE3FFB3C7E2F1F87FFFFE007FFFFFF000000000000001FFFFFF0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init0 = "0007C02C000000000000005801FFFFBDF19CD4E70DDFFFFFF00FFFFFFC000000000000001FFFFFFC000F8004000000000000002C0079FFFCFED9F59DDCEFFFFFE00FFFFFFC000000000000001FFFFFFC000F8040000000000000000480603FFBDFB536D1D8BFFFFFC00FFFFFFC000000000000001FFFFFFF001F000000000000000000040021BFFBC6FFB375C2DFFFFFC00FFFFFF8000000000000003FFFFFFF003F0040000000000000000102000BFBC6DBA959FE7FFFFF800FFFFFF0000000000000003FFFFFFF003E00C00000000000000001810007FDD59963D58B7FFFFE000FFFFFE0000000000000003FFFFFFF007C01C00000000000000000A040027E";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_first_bit_number = 14;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_first_bit_number = 14;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000001FF9B3FFFFE03824C3F355E5DF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000001FFC33BFFFE0000004E0019C93FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FF85FFFFFE000288FEE405CE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001FF827FFFFF00416A3AE00144FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000001FF813FFF0000027E3C6003C0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000001FFC03FFF000001FE280002C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mem_init2 = "000000000001FF809FFF000023FF700001EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000001FF803FFF000007FE1000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000001FF002FFF00001FE9810082FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000001FF8009FE00009FF0C00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000001FF800DFC0000AF30E01001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000001FF0007F800007E0860D903FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000001FF00250000007E0061FA";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mem_init1 = "07FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000001FF4034000000340073FC03FFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001FFC0140800006800D3F807FFFFC6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FF000E0B00108E005C010FFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FF002E0F3007F800900007E3FFF85FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FF00360FF007A0009001073F83F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FF00361FF80EC00080000F020CF81FFFFFFFFFFFFFFFFFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mem_init0 = "FFFFFFFFFFFFFFFF000000000000FF007E0FF83F30202000B800004007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FF005E0FFC17902010008000081007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FF005B07F8BF800000219010080021FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FF017707F138000000F340000107007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFC07703F030000000A6200001DE80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFC07780713002007B4C0001033F003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFFE";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_bit_number = 14;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_bit_number = 14;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init3 = "7780803000003D1C0000049A803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFFFF780C07000003E3C00000920402FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001FFFFF380007000003CFC00000800580FFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFF000000000001FFFFF7C000E000007F9C000012003A0FFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFF000000000001FFFFFFC0008000006E4A0080102E3407FFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFF000000000001FFFFFBC0007000007CBE0300305C0807FFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFF000000000000FFFF3DE800380000F09F040010DC3807FFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init2 = "FFFFFFFFFFF800FFFFFFFFFFFFFFFFFF000000000001FFC7FFF800200003FC3F00801128C001FFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFF000000000001FFA7FEC00010000BF427804001F40003FFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFF000000000001FFA3CFE0003000187403D08011623000FFFFFFFFFFFFFFE00003FFFFFFFFFFFFFFFF000000000003FF008F70003800282C15A06011CE1000FFFFFFFFFFFFFFE00003FFFFFFFFFFFFFFFF000000000003FF01FEF800140050100AD01010545001FFFFFFFFFFFFFFC00001FFFFFFFFFFFFFFFF000000000007FF017B30001800E006BE6984109C57807FFFFFFFFFFFFFC000013FFFFFFFFFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init1 = "000000000007FE00053C0808026BA30F385810006300FFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFF000000000007FE000798E008237CC381DC0410080200FFFFFFFFFFFFFF8000000FFFFFFFFFFFFFFF00000000001FFE00079FF00800FFF1E4FF6010128020FFFFFFFFFFFFFF80000007FFFFFFFFFFFFFF00000000001FFC0001DF800611FFFFEE7FF02000C000BFFFFFFFFFFFFF80000000FFFFFFFFFFFFFF00000000003FFC0000DF800205FFFFB1EFFCE20940003FFFFFFFFFFFFF00000000FFFFFFFFFFFFFF00000000003FF00000DF800713FFFFDC6BEF208162007FFFFFFFFFFFFF00000000FFFFFFFFFFFFFF00000000007FF00000CF200200FFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init0 = "3DFB22007C807FFFFFFFFFFFFE060000007FFFFFFFFFFFFF0000000000FFE000002FB800C0FFFFFDEFFFE00388483FFFFFFFFFFFFC060000003FFFFFFFFFFFFF0000000003FFC00000233C00F1FFFFFDFEFFC0200CB87FFFFFFFFFFFF80F0000003FFFFFFFFFFFFF0000000007FF80000031D80064FFFFFEBFBFC02426787FFFFFFFFFFFF00F8000003FFFFFFFFFFFFF00000001FFFF00000034C00024FFFFFFFFEE10C820187FFFFFFFFFFFE00F8000001FFFFFFFFFFFFF00000007FFFE0000000C600008FFFFFFFFF7D0A43FD07FFFFFFFFFFFC01F8000001FFFFFFFFFFFFF0000003FFFFC000000080000243FFFFFFFF8B98723E83FFFFFFFFFFF801FC000";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init3 = "F9FB0CCF97FFFFFE001FFFFFE0000000000000007FFFFFFF007801C40000000000000000000000FE6BBB370FFDFFFFFC001FFFFFE000000000000000FFFFFFFF00F807FC00000000000000000100003EC7F296FFFBFFFFFC001FFFFFC000000000000000FFFFFFFF00F007F800000000000000000000400FFFFE9FF3E3FFFFF8001FFFFF8000000000000001FFFFFFFF01E00FF000000000000000000000013FFFF5FBA60FFFFFF0001FFFFE0000000000000001FFFFFFFF03E01FF800000000000000000000000BFF617AAC3FFFFFF0001FFFFE0000000000000003FFFFFFFF03C03FF8000000000000000000000003E407E0203FFFFFF0001FFFFF00000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = "00000003FFFFFFFF03C03F0800000000000000000000100111821003FFFFFFE0001FFFFF0000000000000007FFFFFFFF07803F08000000000000000000040039000006047FFFFFE0001FFFF80000000000000007FFFFFFFF07003F000000000000000000000180000000002C3FFFFFE0001FFFE00000000000000007FFFFFFFF0E00FF8000000000000000000000700CE00070E07FFFFFE0001FFFC00000000000000007FFFFFFFF0E00FF80000000000000000000000CC0780081E03FFFFFC0003FFFC0000000000000000FFFFFFFFF1C03FF80000000000000000000000030F631B3003FFFFFE0003FE380000000000000000FFFFFFFFF1C01F80000000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = "000000000000000005FFC0000FFFFF80003FF300000000000000000FFFFFFFFF3803F0000000000000000000000000003F60000007FFFF000027E100000000000000000FFFFFFFFF381FC0000000000000000000000000000000000001FFFF0000270000000000000000000FFFFFFFFF701FF8000000000000000000000000000000000000FFFF0000D70000000000000000000FFFFFFFFF707FFE000000000000000000000000000000000000CFFC0000730000000000000000000FFFFFFFFFE0FFFF0700000000000000000000000000000000001F200000000000000000000000000FFFFFFFFFC1FFFFFFFC00000000000000000000000000000000080000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = "018000000000000000000007FFFFFFFFC3FFFFFFFC00000000000000000000000000000000000000000030000000000000000003FFFFFFFF87FFFFFFFFC0000000000000000000000000000000000000000020000000000000000003FFFFFFFF8FFFFFFFFFC4000000000000000000000000000000000000000000000000000000000001FFFFFFFF0FFFFFFFFFF8000000000000000000000000000000000000000000000000000000000001FFFFFFFF0FFFFFFFFFFF4000000000000000000000000000000000000000000000000000000000007FFFFFFF1FFFFFFFFFFFE800000000000000000000000000000000000000000000000000000000003FFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X25_Y16_N24
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 .lut_mask = 64'h00530F53F053FF53;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N18
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 .lut_mask = 64'h010345CFAB03EFCF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N20
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_bit_number = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_bit_number = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init3 = "FFE0000000000000FFFFFF007FF0000000058FFFFFBFFFD8C91EB81DBA87380000070001FE1FC000FFE0000000000000FFFFFE07FFC003F0000683FFFFBFFFFF5051C91FE267FC00000FC003FC1FC000FFF0000000000000FFFFFC1FF80027F80002B3FFFC5FFFFD7FF19935CBD4BC00031FFC3FF83FE000FFF8000000000000FFFFFC7E0000E7F8000065FFEEAF7FFFBFFA83A7042F780007FFFFFFF83FF0003FFC000780000001FFFFF8F80003EFF80001E4FFF79FC1CF247C6FBD1CD4F80007FFFFFFF07FF0003FFF600FCF000003FFFFF1E003FFFFF80000F43FFF03C3FCB48B66E24967780007FFFFFFF07FF0007FFFF03FFF000003FFFFF380FFFFFFFE";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init2 = "0000307FF8B5FFF39D92961E3D6B600007FFFFFFC0FFF8017FFFFF3FFF000003FFFFE307FFFFFFFE0000761DFFFE448D81F75796D08E700007FFFFFF81FFF8017FFFFFFFFF000007FFFFC71FFFFFFFFE00000A07FFF304DF50015B440D5AF80007FFFFFC01FFFC007FFFFFFFFF000007FFFFCE3FFFFFFFFE00003683FFFC4BFE0D0D62D18F89F80007FC7FC003FFFE007FFFFFFFFF000007FFFF8E7FFFFFFFF900001F403FFE3FFE214FD478753DF00007E0000007FFFE0020FFFFFFFB00000FFFFF0C7FFFFFFFFB00000A62FFFC3FB4D7148C104A31F0000FC000000FFFF80000FFFFFFF200000FFFFF18FCFFFFFFC0000001010FFEC7D40938E4099137C000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init1 = "0FC000000FFFC00000FFFFFFF000000FFFFF38FFFFFFFFC0000007F01FFF202516BF3A50326300000F8000001FFFC00000FFFFFFF800000FFFFE30F7FFFFFFC00030008501FFB5F8E819720B48E540000F8380007FFF000000FFFFFFF000000FFFFE71F0FFFFFFC0003800440098FFE6D57E071A291360000F87C01FFFFF000000DFFFFFF000000FFFFE63E1FFFFFFC0004000F0807C10DEFD9C9829C6EB60000F87FFFFFFC0000000FBFFFFE000000FFFFCE3E3FFFFEED8007800E020020646803903D860B200001F87FFFFFFC0000000FFFFFFE000E00FFFF8C7E7FFFFEFF0007C005C100AFF0806E09799007200001F87FFFFFF000000007FFFFFE001E00F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init0 = "FFF8C7D3FFFF0FFC81FE00463E01FFF08B63B43803A000000F8FFFFFFC000000003FFFFFE001FC03FFF18FFBFFFF0FFF80FE00230387FFC2DB36FE8A438000001F0FFFFFFC0000000007FFFFE003FE03FFF39FBFFFFE0FFF00FE000378609E85A47997E7074000003F8FFFFFFC0000000027FFFFE001FF00FFE71FFFFFFF07FF8030000750619E832B01CE4F3C4800003F0FFFFFF80000000003FFFFC007FF00FFC71FBFFFFF8FFFFC00000082030FE5094DB87140E800007F0FFFFFF00000000001FFFFC007FF00FFCE3F3FFFFFFFFFFC000001410003F3AD49FE36EC400001FF0FFFFFE00000000001FFFFC007FFC0FF8C7E3FFFFFFFFFFC000000D843F3F4";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_bit_number = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_bit_number = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init3 = "707F7FAFFFFF718DFFFFF09EDF7FFFE0003FFFFFFE000000000004FFFFFFFFE0FFFFFFFFFFFF0FFFF07F3F4FFFFFF20FBFFFF490B7DFFFE0003FFFFFFC000000000006FFFFFFFFF0FFFFFFFFFFFE0FFFFC7FFF4FFFFFC947FFFFF0EC23E7FFE0003FFFFFF800E000000004FFFFFFFFE0FFFFFFFFFFFE0FFFF03FFF9FFFFF80C6FFFFEDBE45FFFFF0003FFFFFF801E000000001DFFFFFFFF0FFFFFFFFFFFE0FFFF83FFFBFFFFF9700FF7FE451CBFBFFF0003FFFFFF803F0000000009FFFFFFFF8FFFFFFFFFFFE0FFFFC3FFF0FFFFF46E6FCFFC0AB37FBFFF0003FFFFFF807F8000000003FFFFFFFF8FFFFFFFFFFFF0FFF3E17FF87FFFF53667BFFE13F07F9FFF0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init2 = "003FFFFFF807FF000000000FFFFFFFF8FFFFFFFFFFFE0FC7FE07FFFFFFFC8E63BF7FE80F7FFDFFF0001FFFFFF00FFFC0000000037FFFFFF0FFFFFFFFFFFE0FA7FE1FFFCFFFFBA76FFFBFFEFB9FDCFFF0000FFFFFF01F7FF0000000037FFFFFF8FFFFFFFFFFFE0FA3CE1FFFEFFFF074A5CF7FCB9D0FFEFFF00003FFFFF01E3FFC000000017FFFFFF0FFFFFFFFFFFC1F008E0FFFE7FF682FE7BFDFC3316FFFFFF0000BFFFFE01E0FFC000000007FFFFFF0FFFFFFFFFFFC1F01FE07FFCBFFEF1BFFE7FFE5B92FFF7FF00003FFFFE03C0FFE000000003FFFFFF0FFFFFFFFFFF81F017B4FFFC7FFDFC044F663F086A87F7FF000017FFFE03C07FEC00000000FFFFFF0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init1 = "FFFFFFFFFFF83E000543F7E6FD1454F311FCF70A9CFF7FE00001DFD8007803FFC000000007FFFFE0FFFFFFFFFFF83E0007C71FE7DDC23C7F2ABBE413FDFFFFE000001FF0007001FFF000000003FFFFE0FFFFFFFFFFE07E0007A00FF3F9500E5E060FE14C7F9FBFE000000000007000FFF800000000FFFFC0FFFFFFFFFFE07C0001E07FF7EDF12010D81FD01C3FFFFFE0000000000070007FFF00000000FFFFC0FFFFFFFFFFC0FC0000C07FFBFAFE906C372B20F4BEFF3FA00000000000F0003FFF00000000FBFFC0FFFFFFFFFFC1F00000E07FFCEDE3E026CC33E23E9DFFFFA00000000000E0000FFF000000000FFFC0FFFFFFFFFF81F00000D0DFFBFAFFB003";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init0 = "DAEFE03BC25FBFE00000000001E60003FF8000000003FF00FFFFFFFFFF03E000003047F9BFFFA943131FA37877F7FFE00000000003C60003FFC000000001FE00FFFFFFFFFC07C000002CC3FCFE7FF6B675EFECD7F3433FA00000000007CF0001FFC000000001FC00FFFFFFFFF8078000003A67FF39FFF5C3E05F74CADD877FE0000000000F8F8000FFC0000000017C00FFFFFFFE001F000000303FFFEB7FFFFA71D11037DFE77F00000000001F8F8000FFE0000000003E00FFFFFFF8007E0000000A9FFFFE7FFDCD5C18914BC42F3F00000000003F1F8000FFE0000000000000FFFFFFC003FC0000000F7FFFD37FFE77BA649278DE977C00000000007F1FC000";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init3 = "D43FA19863000001FF1FFFFFE00000000000FFFF8007FFE0FF987E3BFFFFFFFFFC0000001801B0F9102AB9BA86000003FF1FFFFFE00000000000EFFF000FFFE0FF38F803FFFFFFFFFE0000000D022E3B305177BFF8000003FE1FFFFFC00000000000EFFF0007FFF0FF71F807FFFFFFFFFF00000006014F0DF9F49E43EC000007FE1FFFFF8000000000002FFE000FFFFCFE63F00FFFFFFFFFFE0000000399FAFF87FB87A63000000FFE1FFFFE00000000000023FE003FFFFCFCE3E007FFFFFFFFFE00000001A03FF6FE7A22AD0000000FFE1FFFFE0000000000002FFC003FFFFEFCC7C007FFFFFFFFFC000000007767FF7BF960234000000FFC1FFFFF00000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init2 = "00001FFC00FFFFFEFDCFC0F7FFFFFFFFFC000000001808F2E98210240000001FF81FFFFF0000000000001FF8007FFFFFF98FC0F7FFFFFFFFF00000001C4BABC17E4116FB8000001FF01FFFF8000000000000DFF800FFFFFFFB1FC0FFFFFFFFFFE00000001C3263FF37F71FD3C000001FE01FFFE0000000000000FFF801FFFFFFF23F007FFFFFFFFF80000001FFFC81971FF80F1F8000001FE01FFFC000010003F009FFF803FFFFFFF67F007FFFFFFFFF00000003FFFF93BF87DF4E1FC000003FE03FFFC000010001F807FFF007FFFFFFE47C007FFFFFFFFF80000003FFFFFFCF09CE4CFFC000001FC03FE38000030007FFDFFFF00FFFFFFFECFE07FFFFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init1 = "C0000003FFFFFFFFFA023FFFF000007F803FF30000070007FFDFFFF00FFFFFFFC8FC0FFFFFFFFFFFE0000001FFFFFFFFC09FFFFFF80000FF0027E1000007E01FFFFFFFF00FFFFFFFD9E03FFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFE0000FF00270000000FFFFFFFFFFFF00FFFFFFF93E007FFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFF0000FF00D7000000FFFFFFFFFFFFF00FFFFFFFB78001FFFFFFFFFFFC000000FFFFFFFFFFFFFFFFFF3003FF0073000000FFFFFFFFFFFFF00FFFFFFF270000F8FFFFFFFFFF000001FFFFFFFFFFFFFFFFFFE0DFFE0000000001FFFFFFFFFFFFF007FFFFFF4E00000003FFFFFFFF800000FFFFFFFFFFFFFFFFFFF7FFFC";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init0 = "0180000000FFFFFFFFFFFFF803FFFFFF4C00000003FFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFFF80000300000FFFFFFFFFFFFFC01FFFFFF98000000003FFFFFFFC00000FFFFFFFFFFFFE3FFFFFFFFF80000200001FFFFFFFFFFFFFC007FFFFFB0000000003BFFFFFFF00000FFFFFFFFFFFFC07FFFFFFFF00000000007FFFFFFFFFFFFFE003FFFFF300000000007FFFFFFF00000FFFFFFFFFFFFC00FFFFFFFE00000000007FFFFFFFFFFFFFE001FFFFF700000000000BFFFFFF800007FFFFFFFFFFF0007FFFFFFC0000000000FFFFFFFFFFFFFFF800FFFFFE0000000000017FFFFFBE0007FFFFFFFFFFC0003FFFFFFC0000000001FFFFFFFFFFFFFFFC007FFFF";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_first_bit_number = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_first_bit_number = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mem_init3 = "001FFFFFFFFFFFFFFFFF18000000003FFFFFFFFFFFFE1F98C00001C9821C211AA5BC17FFFFFC0000001FFFFFFFFFFFFFFFFFE8000000003FFFFFFFFFFFFE1FC0400001FC00000005EE3CFFFFFFFF0000001FFFFFFFFFFFFFFFF9FC000000001FFFFFFFFFFFFE1F84000001FE009D2DABFE357FFFFFFF8000001FFFFFFFFFFFFFFFF8FC000000000FFFFFFFFFFFFE3F82880000FE42AE057FFABA3FFFFFFFC000001FFFFFFFFFFFFFFFFEFE78E0000007FFFFFFFFFFFE3F810000FFFE10FE83FFFC33DFFFFFFFC000001FFFFFFFFFFFFFFFFFFE7CE0000007FFFFFFFFFFFE3FC00000FFFF090F97FFF9AB9FFFFFFFC000001FFFFFFFFFFFFFFFFFFE7FFFF30003";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mem_init2 = "FFFFFFFFFFFE1F808000FFFF8703CFFFFC9007FFFFFFE000001FFFFFFFFFFFFFFFFFFFFFE7F8C003FFFFFFFFFFFE1F802000FFFF84002EFF7FB007FFFFFFF000001FFFFFFFFFFFFFFFFFFFFFFFFCC001FFFFFFFFFFFE1F003000FFFF1916BFFEFF8007FFFFFFF800001FFFFFFFFFFFFFFFFFFFFFFFE7C001FFFFFFFFFFFE1F801601FFFF1D0F7F907E0007FFFFFFF800001FFFFFFFFFFFFFFFFFFFFF9FFFC001FFFFFFFFFFFE1F800203FFFF2CCF186D390007FFFFFFFC00001FFFFFFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFE1F000807FFFF7DF49826B80007FFFFFFFC00001FFFFFFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFE1F0022FFFFFFC1FE9E05";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mem_init1 = "DE0003FFFFFFFC00001FFFFFFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFE1F403BFFFFFF0BFF0C03DA0003FBFFFFFE00001FFFFFFFFFFFFFFFFFFF9F7FFE0000FFFFFFFFFFFE1FC01BF7FFFF17FE5C05FA0007F5FFFFFE00001FFFFFFFFFFFFFFFFFFF9FFFFEF800FFFFFFFFFFFF1F0001F4FFFC71FF13FAE40007FC7FFFFF00001FFFFFFFFFFFFFFFFFFF1FFFFEFE00FFFFFFFFFFFF0F0021F0CFFF07F73CFBE437E5F7BFFFFE00001FFFFFFFFFFE1FFE2FF13BFFFFFE00FFFFFFFFFFFF1F0039B00FC0DFFADFF6ADE187FF8FFFFF80001FFFFFFFFFC004FF3FFB1BFFFFFF00FFFFFFFFFFFF0F0031E007C93FF81F963CB7F5FFFFFFFF80001FFFFFFFFE0000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mem_init0 = "FFFFD93BFFFFFF00FFFFFFFFFFFF0F0079F007E0CFD89F0C45FFFA9FFFFFFF80003FFFFFFFFC000037FFF473FFFFFF00FFFFFFFFFFFF0F0059F003C86FDF2A3227FFF617FBFFFF80001FFFFFFFF000001A3B6373FFFFFFC0FFFFFFFFFFFF0F005CF807007FF3BAFD4FEEF720DDFFFFC0003FFFFFFFE0000008010BF3FFFFFFE0FFFFFFFFFFFF0F0170F80E87FFFFBB6A9FFFFC6F7E7FFFE0003FFFFFFFC00000038074FFFFFFFFE0FFFFFFFFFFFF07C070FC0F8FFFFFE78D5FFFFDBFFCBFFFE0007FFFFFFF000000000074FFFFFFFFE0FFFFFFFFFFFF07C0707F8EEFFDFF858EFFFEF49FBFBFFFE0007FFFFFFE00000000003CFFFFFFFFE0FFFFFFFFFFFF0FFE";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N6
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_first_bit_number = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_first_bit_number = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mem_init3 = "FFFFFFFF36E2287FFC06A017760392C637A086D06CC2800FFFFFFFFFF0000000000000000003FFF0FFFFFFFFB36A3A7BC7D9A3E7EE6C16021548A5CEBF868003FFFFFFFFF000003F000000000001FFF0FFFFFFFFD5F6327BCFFFE10D97FFB38045B5C5CB360B0000FFFFFFFFF80001FF000000000000FFF8FFFFFFFF67F71BFFCFFFE83FB547DEDE44282DC3712E0000FFFFFFFFE00001FF000000000000FFF8FFFFFFFFF18F79FFCFFFF03EF52C23343AA84384D45C00005FFFFFFFE00007FFE000000000003FF8FFFFFFFFFCD189FFC7FFF9B671E922AD7B80C60E036800001FFFFFFFFF001FFFE400000000001FF8FFFFFFFFFC310FFF87FFF805252A2A35";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mem_init2 = "69B05BC8148800001FFFFFFFFF003FFFFC00000000001FFCFFFFFFFFFF50FFFF07E1FD177E8A6D19EE5E8E0409F000000FFFFFFFE7807FFFE400000000001FFEFFFFFFFFFE128FFF4FE0FC52BF99D57521211EE675E000000FFFFFFFFFFFFFFFE400000000000FFEFFFFFFFFFFC03FFF0F83FAE3F4DEDA2C9CD3EBB7E8E000000FFFFFFFFFFFFFFFFC000000000003FEFFFFFFFFFFC00FFFFFE05CCA3FEB83B7E3C7C7A6F700000003FFFFFFFFFFFFFFFC000000000003FEFFFFFFFFFF9003FFFFF81C02F73A7E88478AF7AFEF00000000FFFFFFFFFFFFFFFF400000000001FFFFFFFFFFFFE8007FFFFC3C019F3ADF8593373787FE000000007FFFFFFFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mem_init1 = "FFE00000000001FFFFFFFFFFFFFA203DFFFF1780873BF7E4B073CE0F7E00018001FFFFFFFFFFFFFFFF000000000001FFFFFFFFFFFFF9401FFC7FBFC5CB88FF893376B51CFF00018000FFFFFFFFFFFFFFFFE00000000000FFFFFFFFFFFFFE000FFFFF9FFF95993C2A9D6652D9FFC001C0007FFFFFFFFFFFFFFFF000000000207FFFFFFFFFFFFE3A17FEF5EFFEED3DFA5A7F010E37FFA00080007FFFFFFFFFFFFFFFE000000000007FFFFFFFFFFFFF5C27FFF3FFDB7918935DED9C0F8FFF6001E0003FFFFFFFFFFFFFFFC00000000000FFFFFFFFFFFFFFFCE6DFDF0384F8F03A6DBB288D8FFF6001E0003FFFFFFFFFFFFFFFC40000000000FFFFFFFFFFFFFFFD16";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mem_init0 = "C77F0067F0AA5809712A807FFFF000F0003FFFFFFFFFFFFFFFE000000000003FFFFFFFFFFFFF8D90C7FE0102E7DF0B092D8CA75FFFF000C8003FFFFFFFFFFFFFFFF000000000001FFFFFFFFFFFFF8470C7F800C300FB3D0A4565B97FFFF00040003FFFFFFFFFFFFFFFF400000000001FFFFFFFFFFFFF0163C7F8012E513818FC021A0DFFFFF40000003FFFFFFFFFFFFFFFF400000000003FFFFFFFFFFFFF3FA8C780017CC30721FCC07EB6FFFFFC0000001FFFFFFFFFFFFFFFF400000000007FFFFFFFFFFFFE1FD8C00002EA849E371BFB0CF1FFFFFE0000003FFFFFFFFFFFFFFFF408000000007FFFFFFFFFFFFE0FFCC00001D90032AF22A90C53FFFFFE0000";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_first_bit_number = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_first_bit_number = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mem_init3 = "1D752B1DB7FFFFFFFFF71FFFFFFFFFFFE000001DFFFFFFFEFFFFFFC612CC15143F077F391F5EF37901CD52CD8FFF7BFFFFF7FFFFFFFFFFFF0000003FFFFFFFFCFFFFFFDF0FA79F380707D50581A8DCB8FEE7B44A3FFFF7FFFFFFFFFFFFFFFFFF0000003FFFFFFFFCFFFFFFD62BDE9C940E0DFD07634139A81F8E49BB0FFFFFFFFFFFFFFFFFFFFFFF0000001FFFFFFFFCF3FFFFD463C919390C0EFF1F4F7112D11E46E35226FFFFFFFFFFFFFFFFFFFF010000000FFFFFFFFCF3FFFFD01DEA9CA0004FD2B4EAB583671EE734F39FFFF7FFFFFFFFFFFFFFFF2100000007FFFFFFFCF8FFFFF831D98239001E98E33C40A14E1F45D4E307FFF7FFFFFFFFFFFFFFFF3F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mem_init2 = "00000003FFFFFFF8FFFFFFD01C75F06003817D6D7DA41722F41AA1F93FFFF7FFFFFFFFFFFFFFFF6000000003FFFFFFF8FFFFFFF00EBFAB300203EFE59E243E92F468B279E7FFF7FFFFFFFFFFFFFFFF2000000003FFFFFFF8E47FFFD00F1D2100040057FD3C16DBC31CE59994EFFFD7FFFFFFFFFFFFFFFF6400000001FFFFFFF8FE7FFFD087BD7360040000B5EAA67CC35D766DB26FFFEFFFFFFFFFFFFFBBFFC000000000FFFFFFF0FCFFFFC8073D4780001000E7D5486E606C8958CC7FFFCFFFFFFFFFFFFF03FFC0000000007FFFFFF0FF7FFFCC433B0900003C910B8BD9D598EC8B9C487BFFFFFFFFFFFFFFFE000240000000003FFFFFF0FFFFFFE403DB814C";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mem_init1 = "000820183F608129A0FF6B3233FFBFFFFFFFFFFFF0003C80000000001FFFFFF0FDFFFFE401D5219C001801005E7824CD63062A60CFFF2FFFFFFFFFFFF0007D800000000007FFFFF8FFFFFFE40252649C000C0023B47B164FDB045817E7FF2FFFFFFFFFFFF8013C000000000001FFFFF8EFFFFFE828C3E11E0260E4FE810C87E49E9438A2F7FFAFFFFFFFFFFFF0006C400000000000FFFFF0FFFFFFF229B3F01E03E4927A630C0D9CDAD056BA73FFBFFFFFFFFFFFF0001FC000000000007FFFF0FFFFFFF54007771E0FE184E93D064E714AA20C76B3FE5FFFFFFFFFFFF0001FFD00000000003FFFF0FFFFFFF54AD0533E1FE3324AA5A1058F82BCC55A3FEEDFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mem_init0 = "FFFFFFFFC0001FFF00000000001FFFF0FFFFFFF8C914793C8FE1DA25D0BB93CF76646E00BA9FDFFFFFFFFFFFD0001FBF00000000000FFFE0FFFFFFF962F07D3DFFD43AE06E020D8F17E0C3E9BF9FFFFFFFFFFFFFD0001C3F00000000000FFFE0FFFFFFFC9EEE643EFF878C6064D20F6F159148B8EDFFFFFFFFFFFFFFD0001C2500000000000FFFF0FFFFFFFD1E4BA43FFF947FFF429967D57A3CAA3DEDEF2C1FFFFFFFFFD0000007F0000000000FFFE0FFFFFFFEA946223FFCBDB0FFF132F8F23177A56C6FFF4017FFFFFFFFD000000770000000000FFFE0FFFFFFFF27F6357FFF148C7DFCF8F82D6FEA42D4BBFC4007FFFFFFFFD000000510000000000FFFF0";
// synopsys translate_on

// Location: M10K_X69_Y4_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_first_bit_number = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_first_bit_number = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mem_init3 = "F80000FFFFFF007EFFFFFFFFBDFCC59DB1E70E6E0E97BAEDFD3F8AE839DFECE0000000001FFFFFFFFE00007FFFFE001EFFFFFFF9B1BCC42E6D611E959E676315F827563A991FEEF0000000003FFFFFFFFF00007FFFF8001EFFFFFFFAB1F17A1A0DFF66CE3A25E4EDD85437B03B5FFEA0000000003FFFFFFFFF80007FFFF4001EFFFFFFFA3DBA73A02F158F0FBD60CD739DC4AE7B27F3FFF0000000003FFFFFFFFF0000FFFFFF101FFFFFFFFAB9BC41CB86962CE72E896CFB75EB2CFD7D7BFF80000000001FFFFFFFFE0000FFFFFF101FFFFFFFFEB5BC1D0E2D14E557FA6932E3BDC86EDD12BFFF80000000001FFFFFFFFE0000FFFFFA101FFFFFFFFBA7EDF646";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mem_init2 = "433B24CABCC7C9580F8CE4AF22CFFF80000000003FFFFFFFFF0000FFFFF0001FFFFFFFF1F7F54F118E7C165B1538641CD33CD918A9EFFF80000000007FFFFFFFFF0000FFFFF0001FFFFFFFF5FFFC519516603E6DD4AB711935164F0A62FFFF8000000007FFFFFFFFF40000FFFFF0107FFFFFFFF5CDDC2A110496B7CF7919996139F0C26138FFFE800000000FFFFFFFFFE000007FFFF000BFFFFFFFFFCDFF720274084621FC8A1849DFD16262CFBFFE800000000FFFFFFFFFE000007FFFF0007FFFFFFFFFCDFB6D197A2D11FE4D393D919C18CE22FEFFFE8000000007FFFFFFFFE000007FFFF4007FFFFFFFE7DDFAD60D23019546EED1242B43330DF42CFFFC00";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mem_init1 = "00000007FFFFFFFFE000007FFFF0007FFFFFFFE3FFFCE006A00184B2AB054AA022F4EEC9AFFDFC800000003FFFFFFFFFC000001FFFE000FFFFFFFFE27FFC171D1E5EDD354513031ADFF408BA77FDFD800000007FFFFFFFFFC000003FFFE000FFFFFFFFE26FF0DF4CAFA3322D4EC401542FF461AB307F9500000003FFFFFFFFFFC000003FFFE000FFFFFFFFFB6FF01F9D33E15F9090B0D503C1B58B6E707FFF800000007FFFFFFFFFE0000017FFF400FFFFFFFFC77EF8CC14BFEF5E05F2A3A538202500585BFF7F800000003FFFFFFFFFE0000007FFF401FFFFFFFFD3F7F82A98C0CD448EC3542C1F91F4A9B3B5FFFC83C000001FFFFFFFFFE0000007FFF400FF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mem_init0 = "FFFFFFD3FFFA5C48903CE08A4C9A0A0CA3AFD9E611FFFFAB1100007FFFFFFFFFC0000013FFFE01FEFFFFFFD1EFDBDE14EB181010FDFBA71F21AF660553FFFDA9F10000FFFFFFFFFFC0000013FFFE01FEFFFFFFD065A6B14868F30420DE23724F618F5E028FFFFF99FF8003FFFFFFFFFFC0000013FFFC09FEFFFFFFD145FEBA50DAE7701A07EABB13936BE1539BFFFD83FF001BFFFFFFFFFFF0000011FFF80FFEFFFFFFC1CDB25D3267BD5BA26AE0039B1F4BA2DFDFFFFF37FFD01FFFFFFFFFFFF4000015FFFFFFFEFFFFFFD003B7D2372EB5F0D0A7E7A20CE34D07040FFFFFFBFFFF1FFFFFFFFFFEF400001DFFFFFFFEFFFFFFC600B49A382FF5CF0809D93EA4";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N42
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a181~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 .lut_mask = 64'h55000F3355FF0F33;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N48
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .lut_mask = 64'h220072F0270F77FF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N50
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_first_bit_number = 12;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_first_bit_number = 12;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mem_init3 = "1EC43AC828F778000008E000000000001FFFF81DFFFFFFF15FFE4C229297D26C3F2365E3C2FDB0E8E27DEBF11CBEF8000008000000000000FFFFF83FFFFFFFE37FFFF83B0F624B4E0707D27F46419F6DE16E4EE1CF1A70000000000000000000FFFFF03FFFFFFFE37FFFF839294A64600E68FEB74E1BA63800810D23A113FC000000000000000000FFFFF81FFFFFFFE3B3FEF82F616648C00C115EF909B76F490234DDA28AF3F40000000000000000FEFFFFF80FFFFFFFC333FC782A1DAED2480002297DA6B5BE41EC059FD8D213F40000000000000000DEFFFFF007FFFFFF83F8F9F81031896BD9005E5461357FEBAF21A1D7C15C37F00000000000000000C0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mem_init2 = "FFFFF003FFFFFE067FFFF838DCBE9BB093AF3918243B6103175CA2BD303EFC00000000000000009FFFFFD803FFFFFF067FFBF010EE1EF7E0E011ED1327B16B2B173068A9A917FC0000000000000000DFFFFFFC03FFFFFF06647BFC3CEFDE1183C47857264326B4A3ECECDBF1A727D800000000000000009BFFFFFC01FFFFDE067E7FFC2C07991C8FE47F8078551F2F20F17F8FE03303E000000000000044003FFFFFFF00FFFFF80EFCF8F8208638841FE0EFA0BB26616C929E5160CBA703D8000000000000FC003FFFFFFF007FFFD00EFF7FF838CBB84E7FE1C7F87C950118C68E547ACEEB1768000000000001FFFDBFFFFFDF003FFFC00EFFE7F8146E55E4F3";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mem_init1 = "E177E0FEE3D8E99AC19B5FEE43DFB800000000000FFFC37FFFFFFF801FFFE00E3DE7E2140DFC4123F147E181DEB938B9A7B55AD10FDF2800000000000FFF827FFFFFFFC007FFE006FFE7E01E16481423E9F3E523409E1893E9B537BD2FBF38000000000007FEC3FFFFFFFFFC01FFE006EFF7F41B6CC79561EDFF29E637EDCE3A646C92A8953FA800000000000FFF93BFFFFFFFFC00FFE00E3FFFFC09ED918261FE1F3C195EC57D0B5D26BFFC783F8800000000000FFFE03FFFFFDFFD007FE00E3FF8FC0C82136061F0D9B3F429B3228E814F86BA409E4000000000000FFFE002FFFFFFFF003FE00CFFFFFC0D88166441E5FD95ED4B59E65459D444F9AFEEF000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mem_init0 = "000000003FFFE000FFFFFFFF801FE00C3FDFFC07EB3A6943775537A7B65A3C5275EE67FAB2BBE000000000002FFFE040FFFFFFFF600FF81C7FFFF00559A06D420F2893371995EAFC0493A0DA4792A000000000002FFFE3C0FFFFFFF8000FE01CFFF7FC0229157EC11F56FFA23219013DEEF329ECA5FF0000000000002FFFE3DAFFFFFC40000FE00CBFE03E02E9A0B6C03DC809914E2EF32337F3E17FC9ED53E0000000002FFFFFF80FFFFC00000F201EBFE7F8018FB13DC0FF79B95FAA00F8568AEFC82F6FEEFFE8000000002FFFFFF88FFFFC00000FE01CBF30D000A1DC2C8078F4857F7BE5F122AB2A46D6BBFCBFF8000000002FFFFFFAEFFFF800000FF00C";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_first_bit_number = 12;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_first_bit_number = 12;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mem_init3 = "FF40EC00C3133581FFF37C3F02FBB3C2E54DCED6ECC27FF0000000000FFFFFFFFFFFE2042003FC0EFF47E000681D2B84C6264EFD07073519A6C4C4CB3F8F7FFC000000000FFFFFC0FFFFE33BE001FC0EFF0B4C00280B07844E40019A034784557DCED547FE0CFFFF0000000007FFFE00FFFFFFF88000FE06FF0140009E52F201CF011CDBD76AA89AC6CCB8B07805FFFF000000001FFFFE00FFFFDFFF7000FF86FFEF40000C4EB801CFFBDF5E937DA3197B793080D783FFFFA00000001FFFF8001FFFEFFF7F003FC6FFEC400002E10E0DC7FFE5052A36CAFA79E58DC888D7FFFFE000000000FFE0001BFFFFFF3F001FC6FFC4C0000398083F87FEFE5096EA0539";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mem_init2 = "9FFBB11309F7FFFFE000000000FFC00003FFFFFFFF801FE3FE7370000080DC3F07E149898955B2B052BE9B4BB24FFE7FF0000000187F80001BFFFFFFFFC01FE1FF79000001A221BF4FE0F1108C2E27589D764565B21FC03FF0000000000000001BFFFFFFFFE00FF1FF1E000000383BFF0F83F671DB183FB07005D9AD961F001FF00000000000000003FFFFFFFFE003F1FF73E000003F8FDFFFE0464A29F58D5E1153BF2902FF001FFC0000000000000003FFFFFFFFF803F1FF400000007FBBFFFFF81282F318107C2540AF6038FF000FFF0000000000000000BFFFFFFFF801F0FF7FE00000079E7FFFFC3BC31734206790B56A6011FF0007FF80000000000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mem_init1 = "001FEFFFFFFC01F0FDE7580000018F3DFFFF107EC73BFC1970FDFA3841FF0187FE0000000000000000FFCFFFFFFC01F0FBF740000006479FFC7FBEBA73EDDE40C1EEF12A80FF0183FF00000000000000001FCFFFFFFC00F0FB30E0000001C38FFFFF9F442D9B3B3FED97D605803F01C1FF80000000000000000FEFFFFFFC2070FFF860000001CB57FEF5EF361336D242A70F442E005F8081FF80000000000000001FF7FFFFFE0078FFF840000000FC56FFCDFFFD8426C1F92EAEA85E009FC1E0BFC0000000000000003FF7FFFFFF00F8FFF8400000001C86DF2703AC7E05E9305ECCF05C009FC1E01FC0000000000000003BFF7FFFFFC0F8FF0460000000F5EE";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mem_init0 = "C68F0067899128FC643E6288000FC0F01FC0000000000000001FFEFFFFFFC03CBF00000000018778C67E0103D1C02F77E6767260000FC0C80FC0000000000000000FFEFFFFFFE01CFFE0C0000001A300C7F800C3E68B1F4F83125CE0000FF0400FC0000000000000000BFFFFFFFFF01CF878800000017FCDC7F8032C222D9B99074DE800000BF8000FC0000000000000000BFFFFFFFFF03CDFC080000001403CC7800143F32FEC1B18F193800003FC000FE0001800000000000BFFFFFFFFF07CFF4F800000026152C0001A90C8A5F86B5F5E9E000001FC000FC0001800000000000BF7FFFFFFF07EFFCF00000002F3FAC000FDB418B3EAFF1DDB68000001FE00";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_first_bit_number = 12;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_first_bit_number = 12;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .mem_init3 = "07FF00FE3FFF0079CEF18062953E0B794D066DDB04C67D3E1BE33432A5D03D1FF8001FFFE000000001FFC07FFFFE0019FEF800669C5E9FFBA7540A3BFA36C7361EDED22292003E0FF8003FFFC000000000FFE07FFFF800197EBC0065A03359A2376C2924F5F4386E36D40DED82802E5FF8007FFFC0000000007FE07FFFF4001D9C3C00360C5C20B75476833777EAC3ACF382FCE8156C4F0FF8007FFFC000000000FFF0FFFFFF101C9FF8E517A8433A2E0A4D8CA28183C10813AF72BFE8844F7FF0007FFFE000000001FFF0FFFFFF101C9FE10016955A8C2ECA321F12F15BFAF43FB100E6CBC0CF7FF0007FFFE000000001FFF0FFFFFA101C50100001A6135E0B";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .mem_init2 = "AC5897FAEED7EDF2FC954025B4E88C7FE0007FFFC000000000FFC0FFFFF0001C1410180FF632391D42451446A2C0D86A60E15A7ADFB28D7FC0007FFF8000000000FF80FFFFF0001C0103020DFF8B1ACC894302FDE05D0E699AF9F620FE379D7FDFE7FFF8000000000BFF80FFFFF0107C73F7100D8933A29735308F45CCCB972DCC74070FE3E7DC7FFFFFFFF0000000001FFF807FFFF000BCBBE07307CD90AB9AF7B9A09E5BF3B29070513B9B6407987FFFFFFFF0000000001FFF807FFFF0007C0DFF370FCD845FCEFC65B5FE0D489BF03D537275CA4F8B7FFFFFFFF8000000001FFFC07FFFF4007C0DFF7313DC53C1087D6BD9794915B23A3D26D39D040FA1FF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .mem_init1 = "FFFFFFF8000000001FFFC07FFFF0007C1FFFFC1FF3FD27C331BBA41413E95FBF3FA02967FD8CC17FFFFFFFC0000000003FFFE01FFFE000FC07FF801A7FED1402248B77E41FD4364D2EA33F3AB98DCA7FFFFFFF80000000003FFFC03FFFE000FC17FE60126EE5384DB1E9C7B5B5E41797ACA3B2E624CFA2FFFFFFFC00000000003FFFC03FFFE000FC03FFC00F6F71500A48BB5E64433A2A1D73767611F1EFD87FFFFFFF80000000001FFFF017FFF400FC07FF9B237E7DC5836F12D476071ADA0BD122BCF0B63F787FFFFFFFC0000000001FFFF007FFF401FC1FFF3827F7C52B0B69DEF67D198CF35B2B372CB25E17FF7C3FFFFFE0000000001FFFF007FFF400F8";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .mem_init0 = "0FFFFE2FFEFF975BBFC946D1E3ACABB3835DC6A961F7B454EEFFFF80000000003FFFF013FFFE01F90FFFFF29EBC29D598DE6AB6FB7549FC06D5DEF5FD1FFBC560EFFFF00000000003FFFF013FFFE01F91FFFF82A65FA9057FE4EEA34D75C2ABAB17D6CBCE04F2C66007FFC00000000003FFFF013FFFC09F9FFFFF829450CBD75F95837234A272BAAAF65ED9E684E3E7C00FFE400000000000FFFF011FFF80FF13FFF4031DD0C5C077011974E79853912E348415428CC3EC8002FE000000000000BFFF815FFFFFFF13FFFE020034B56CF31BFF5CBBB6450D7FD51A3BF14C436040000E000000000010BFFF01DFFFFFFF11FFF5C26004BDF6E2DF1D11336B84313";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N51
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a180~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 .lut_mask = 64'h0F330F330055FF55;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_bit_number = 12;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_bit_number = 12;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init3 = "0FE0000000FFFFF80027EF1F80F0FFFFFFC46C7FFBA0002734A188BD8E9AE7FF80070001F198C3FF03E00000007FFFF80007FE783FC3FC0FFFC4417FB8500000AF163782B45863FF800FC003E318C3FF03F00000003FFFF0000FFCE3F807D807FFE2DBFF956C0002800E4DF2E38363FF831FFC3FC730E1FF01F80000001FFFE00007FD9E007F1807FFF14DFFCA848000408618F55FA547FF87FFFFFF863170FFC0FC0007800BFFE18007FB383FFC1007FFF99EFFA1C63E320EAB93CD1FD887FF87FFFFFE0E73F0FFC07F600FCF03FFC3801BF6E7FC000007FFFC9A3FFEE83C0C470599541A6287FE87FE7FF00C77F0FF803FF03FFF00FE030007F49F00000001";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init2 = "FFFC7D3FF87EC74B167DA2622AB35FFE07F000003CEBF87E800FFF3FFF000003000FED3800000001FFFE789DDFF9E98A7E396848BF818FFF0700000079CFF87E8007FFFFFF000006001FCB60FEF80001FFFF07C7F88AB000D7EF54BEE02587FF07000003F1DFFC3F8003FFFFFF00000600FFD2C7FFF80001FFFFE7C3FFFA80C1F9EE3306422607FE0703803FE39FFE3F8001FFFFFF00100600FF968FFFF80006FFFFDEC03FFE7801728DB81FF0200FFC061FFFFFC79FFE0FDF007FFFFB00780E047F349FFFF00004FFFFE8A2FFFC545E6DDFF348A5200FFC0E3FFFFF0FFFF80FFF002FFFF201FC0E00FF293CFFE0003FFFFFE4010FFE1BE0F975A1B747FC3FFC";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init1 = "0E387FF80FFFC00FFF0000FFF007FE0C40FF5B3FFFC0003FFFFFF7501FFF5F55F8A1295989DCFFE00E7003001FFFC007FF00003FF80FFF0E01FE5377FFC0003FFFCFF04E01FC2FD537F1C7F87F52BFF00E6380007FFF0001FF00001FF03FFF0C03FEB670FFC0003FFFC7F9B6009843DB68368BF7A3A09FF00E67C01FFFFF0001FF200007F03FFF0C47FEA4E1FF80003FFFBFF841407C0C248823D87846909FD00E64FFFFFFC00000FF040003E07FFF0ECFFD2CE3FF801127FF87FEFBE00358E18E2D8DFC03CDFFE01E643FFFFFC000007F000001E07F1FCE0BF959E7FF80100FFF83FE7BE00A449DBEF3ABB19F0DFFC01E641FFFFF0000203F800000E0FE1FCE";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init0 = "9FFB59D3FE00F0037E01FE458602A0ECA1DA59C4D227FFC00E4F001FFC0000001FC00001E0FE03E38FF2B3FBFC00F0007F01FE30FD9A4038A7A98A8F3B47FF801ECF000FFC0000000FF80003E1FC01E30FF5A7BFFC01F000FF01FE03123791705186989831AFFF803E4FE39FFC0000F003D80003E3FE00F8DFE967FFF800F8007FCFFE16AFA3AD7B852D0CCCBD27FFC03CCFFFFFF800007F01FC0001C3F800F8DFCB6FBFFE00700003FFFE20D3A5871F06DF3D982897FFC07CCFFFFFF00FE3FF01FE0003C3F800FC7FD6CF3FFF00000003FFFE055F09E78E409B2AF5DC3FFFC1FCCFFFFFE00FFFFFFC7E0003C3F8003C5FB49E3FFE00000003FFFE7E867C05CA";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_first_bit_number = 12;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_first_bit_number = 12;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mem_init3 = "0FE00008000000000000E7FFFFFFF03E99E700000002E39EC000F9F7E0CD906A7D61B0000003FF000FE0002C00000000000017FFFFFFF83EE4E000000002E3C1440E71D3C0211C0CCD6210000000FF000FE0003C00000000000603FFFFFFF81EFF0400000006E38F000F01E1E080166D1562800000007F000FE0003C00000000000703FFFFFFFE0EFCC00000018EC38F880080F981E2F53A6361A00000003F800FE0003C00000000000101871FFFFF07FE600000001EC38369FEFFE1D39B21A045EE200000003F800FE0003C00000000000001831FFFFE07E2800000000E43C4077C9FE0C0F631000518600000003FC02FE0003C0000000000000180000CFF03";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mem_init2 = "EF8400000406E381A3FCFFF527E90804013FF80000001FC03FE00004000000000000000018073E03BE44000007E6E38120FCFFFE434101C0A00FF80000000FC03FE00004000000000000000000033F018FC0000007C6E30070BCF7FED6960981227FF800000007C03FE00004000000000000000000183F81C500000000266380003DFFBE5A2FA9EFB5FFF800000007C07FE00000000000000000000060003FC11D000000000667803013FFFC6B8D47EE72FFF800000003C07FE0000000000000000000000000FFC1BC800000000E630008073DF0F3C3976453BFF830000003E13FE0000000000000000000000000FFE1980000001F066700337FEFE171891714";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mem_init1 = "21FFFC2F000003F07FE0000000000000000000000000FFE14E00000027066740333FFFC38301CC41E5FFFC77000001F47FE0000000000000000000608001FFE0CE0000001E0267C01BF7FFF857014F87A1F7F86B800001FFFFE000000000000000000060000107F0CC0000000003670001B4FFE2F001837CFBFFF83A720000FFFFE0000000000000000000E0000101F0A00000070803730039B0CFA51008EB75C3C41A042C0001FFDFE00000000001E001D00EC4000001F080000000E80327003D700FFD5105600A5BA8B6126800007FFFE0000000003FFB00C004E4000000FC810000000803330035E007A5606731EBC8CA15642F00007FFFE000000001FFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mem_init0 = "000026C4000000FC30000000000333007DF007B5625799F33AF4957822C0007FFFC000000003FFFFC8000B8C000000FC000000001803330059F0038F6A10CDFDB89EE1EA6360007FFFE00000000FFFFFE5C49C8C0000003C80000007000333005CF807632D0C753AE8AB06D94BE0003FFFC00000001FFFFFF7FEF40C0000001E80000040800F330178F80EE406006656ECC5868EE4C0001FFFC00000003FCFFFFC7F8B000000001E00000000000739C074F40FEC26001AF2900D3A6FC7A8001FFF80000000FF07FFFFFF8B000000001F19000008800739C0747F8EC83C00E4595AF23E1F4A10001FFF80000001FC00FFFFFFC3000000001F28000002400F31FE";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_bit_number = 12;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_bit_number = 12;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init3 = "6C7F7F001CC09D7204C6EE1C3094001FFFC0000001F800FFFFFFFB000000001F00000003400731FFE47F3FE00C001D104059C0899A0C001FFFC0000003F8007FFFFFF9000000000F80000017404631FFE67BFE28840028900E78D203E70C001FFFC0000007E0E007FFFFFB000000001F9C000047C04E71FFFA3FFED9C10037ED1074C04DCB15000FFFC0000007C1E0013FFFFE200000000FE000007F807E71FFF83FE3F240007B152C02BB982D1B000FFFC0000007C3F00007FFFF60000000078000007F80FE71FFFA3FC1CE0000AE67581B0F3FD09E000FFFC000000787780001FFFFC0000000078C000007E0FB73FF3B1783B5000A256B9A1D7E1940C5000F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init2 = "FFC0000007863F00003FFFF000000007E000005FDFFE73C7FC87CFF7800173EEE6000FE67985000FFFE000000F8C0FC0003BFFFC8000000F1000007FDFFE73A7FEFFFFE703004529200411EBE123000FFFF000000F9C87F00019FFFC80000007800001FFDFFE73A3CE5FDFEF012EE742A67134DDC090800FFFFC00000F19C3FC0000FFFE8000000FF0000CFFFFFCE7008E07FFE521CF26040EE02D38A941800FFFF400001F11F0FC0000FFFF8000000F9C000CFFFFFCE701FEA7FFDA4CE010220EC63BE2F581800FFFFC00001F33F07E00007FFFC000000F87000BE7FFF867017BAFFFD0665BE942186BFFCB2221C00FFFFE80001F33F83EC0003FFFF000000F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init1 = "000000DFFFF9CE000433F5C509D718E4F88B40E58020C01FFFFE2027FC67FC1FC0003FFFF800001F800000FFFFF9CE0007271FC201BF379664D07BCDA198001FFFFFE00FFC6EFE0FF00003FFFC00001FC1803FFFFFE18E0007000FC8B72F0BB7E2D026B94158001FFFFFFFFFF86C7F03F8000FFFFF00003FC0801FFFFFE39C0001987FFA2F0EC781F5A02FFF4251201FFFFFFFFFF04C3F81FF0007FFFF00003FC0007FFFFFC33C0000A87FFD3A016E5B89C89F026555A05FFDFFFFFFE0C83FC07F0007FFFF04003F00000FFFFFC6300000887FB6091C0FFAFBC8DDF0F4D0205FE0FFFFFFE0D03FF03F0003FFFFF0003F00002FFFFF8E700000CCDE9184004EFA";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init0 = "E2170FF78368201FC0FFFFFFC1961FFC1F8000FFFFFC00FE00007FFFFF1CE1C0000647C42F0056AAD83FACB49DB0601FC06BFFFF83B60FFC1FC000FFFFFE01FE00005CFFFC18C1F4000703F20F8009020142422FFFDCE05FC0007FFE072F0FFE1FC001FFFFFE03FC30005FFFF83B83FE002DE7FE43800A3D4FC1CB13D50C801FC0002FFC0E6F8FFF1FC000FFFFFE83FC00037FFE00E707FF0038BFFF18C000058A7835D61D48A0FFC00003F81C4B8FFF0FE0003FFFFFC1FC00013F780F8E3FFFFD091E6FF1C00232A22F26934368E0FFC00000003CD98FFF0FE0000804FFFFFC0203FDC1FC3C7FFFFF2AFD0B78C001884587D54AB45BE3FFC000000078D9C7FF";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init3 = "AB9D20840BFFFF01FCDFFFFFE00FFFFFF87F000787F8001E5FA99E3BFC00000003FFFFFFBF9C4867B5B6D2D528FFFF03F0DFFFFFE00FFFFFFC1F10070FF0001F7F5B3803FF00000001FFFFFFDF1459F53FB9DB86A9FFFF03E19FFFFFC01FFFFFFFFF10070FF8000FFF967807FF00000000FFFFFFEEEEF4CEF604D03BF7FFFF07E19FFFFF801FFFFFFFFFD00E1FF000037EA4F00FFE00000001FFFFFFFF66002678E25EA647FFFE0FC19FFFFE003FFFFFFFFFDC0E3FC000031D6CE007FF80000001FFE7FFFCDCDB80FE181ABDCBFFFF0F819FFFFE003FFFFFFFFFD01C3FC00001FD59C007FFE0000003FF47FFFF88B9D88EF8E6A781FFFE0F031FFFFF007FFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init2 = "FFFFE01C3F0000017CD3C0F7FFC0000003FF07FFFFE3E084A5B2F312007F901F871FFFFF00FFFFFFFFFFE038FF8000007AB3C0F7FFC000000FFF07FFE3A85CC711B2E5AB8047401F0F1FFFF800FFFFFFFFFF2038FF000000DD63C0FFFFF000001FF007FFE3CC43B88A24FA13C000C01F1F1FFFE007FFFFFFFFFF0038FE000000F44F007FFFFFE0007FFE03FE000308621F0DAE5F8009001E1E1FFFC02FFEFFFC0FF60038FC000000FA8F007FFFFFC000FFFE03FC0000734C8724721FC000003C1E3FFFC003FEFFFE07F80071F8000000E9BC007FFFFFF4007FFC83FC000001EC2B8A4CFFC000001C3C3FE3803FFCFFF800200071F0000000657E07FFFFFFF800";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = "3FFC00FC0000003FDB35B3FFF000007C7C3FF3001FF8FFF800200071F0000000DB7C0FFFFFFFFC001FFE00FE0000007FC19E21FFF80000F8FC27E1003FF81FE000000071F00000004AE03FFFFFFFFF001FFF03FE0000005FFEE8801FFE0000F8F82700007FF0000000000071F0000000A5E007FFFFFFFF000FFFE3FF000000FFFFE00007FF0000F0E0D70000FF00000000000071F0000000998001FFFFFFFF8003FFFFFF0000007FFFE00007FF3003F0E0730000FF00000000000071F00000006B0000F8FFFFFFDC00FFFFFE0000007FFFC00003FFE0DFE1C0000003FE00000000000071F80000001600000003FFFFF8007FFFFF0000000FFE800000FFF7FFC3";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = "C1800003FF00000000000038FC000000DC00000003FFFFF8003FFFFF0000001FFE4000003FFFFFC78000300FFF0000000000003CFE00000028300000003FFFFC003FFFFF0000001FFC001C001FFFFFC78000201FFE0000000000003C3F800000903C0000003BFFFE000FFFFF0000000FE0003F801FFFFF0F8000003FF80000000000001E1FC00000507C00000007FFFE000FFFFF00000007E0003FF00FFFFE1F0000003FF80000000000000E0FE00000B1FF00000000BFFF0007FFFF800000038000FFF800FFF03F0000003FF00000000000001F83F0000063FF0000000017FF00041FFF800000000003FFFC007FE03E0000007FE00000000000001FC1F80000";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N54
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .lut_mask = 64'h0055FF550F330F33;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N30
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 .lut_mask = 64'h010345CFAB03EFCF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N32
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_bit_number = 11;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_bit_number = 11;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init3 = "70617FFBF3038DA73F381A32BFFBFD1F4FC07FFE81E61F001FFFFB002020FF1CFFF029FCBFFBD2FFFA621ECB098BC404DBA632545D6BFD1EC7C03FFE8386078007FFF90020209F0C7FF9CBE8BFBAD2FFF57564C76B8E7638C1C31123C6ABDD1F47C03FFE871CE1F80203FB002020DF1C63CF8FB83FB292FFC126034E36EE39FF8BCA0D4CF12EDD0F07C07FFC073960FEC000FE2000007F0E1FFFDF807F82B6FFEDBE1CADB3CF2DB155FD63840A08FD0E07C02A08863A306FF800BF6000007E066F957F807F02B6FFF5BF36DBF8CFBD03ACE49B36FC07FD0E47C021EC86749803FE001FC000003E0672F73FF81F07B4FF3FD67C62FC9527F061C2063ADE0BFC0F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init2 = "47C001D80475C7017FC01FF000007C061F887FA02002B5C7FE4531DB3EAF6869570FE515E48FFE0F7FE002080E6A71C11FC41FFC8008700EEFFC7F802006B5A7FDBC077B8C5CC4F38BE3F848F36BFE0F03F000000E72B8F01FE603FC800860067FC13E002006B5A3CA1C2FA0C61A4720ECFEA5603ACF5C0F01FC00000CD5CC7C0FFF007E8008700E0FC73300003C2B008FD807A29EE859F2DD7FB6F8528BD80E01F400001ECDF71C3FFF00FF8001E00E63E6730000042B01FE84078ABF2A034FDF93DB0498607C0E00FC00001CABF38E003F80FFC001200E78F034180109AB017A5C038FBC5DC1506AE08BCF84C43C0E007E80001CAA79CEC01FC0FFF001000E";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init1 = "FFFE7F290F9A52200543F229D4B4C77143F3C817D657B01F00FE2027F3543CE3C000C01FF800001E7FF3FF001FBAD67006EF133DDAA365AB9D54331D4F64701F007FE00FE35D3E70F000FC07FC00001E3E77C0001162B67007B80021DCA0DE9BA1DEDE870548781F007FFFFFC74B9F3C3800F007FF00003E3F76E0000EE5A4C001847818428C1AB14397FBE99338501F000BFFFF8F63C78E3F00F8017F00003C3FFF80000FC54DE000C7600483890EC2F8834D22A168F05F0200FFFC1EA4C3C38F00F8011F04003CFFFFF0000FCA53F700877049605C1CA9BE92050DA9C2A05F1F001FFC1898C1F3C700FC001FF0003CFFE3D0038792B3FF00D7D163E0C05148";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init0 = "9F560D4D4976601F3F0013C0395E60FD67807F000FFC00F9FB7F800FC725263F202147F804F85F92B0A05C56E6D2201F3F9401807226303C63C01F0003FE01F1B90FA3031CEBCE0BFE2ED3CD88F8095F881117C907BD805F3FFF8001E699301E63C03E0000FE03F3CFF7A009F9DC9C01FFB560208A386A551D664AF77285A01E3FFFD003CD59B00F63C01F00007E83F3A7FC801E0F233800FFB25A83E63B300596A4C7478AC280FE3FE6FC079F65900571E00FC0007FC1F39E7EC0B9F1B6C3F40295D99067F8A23B4553499B330B80FC3C007FFE32F6901F31E00FF7FB1FFFE29DFC224E1C4D8FFF00D0B294B6F6B1C82599D250673EA3F430000FFC6696D87F";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_bit_number = 11;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_bit_number = 11;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init3 = "10E000FFFF0FFFC6BFD813679F333FFFFE2577E805F8D03606BF5571FACDA7F870070FC1CD574C1F0CE002FFFF837E061CB80299C1C47C0FFE3C0A8045F70C42A3B28A61FC4603F0600FC0039BD74C5F0C7000FB05C0A00C5FF0056CF839D807FF1BFF17F9DA060380A00F764C7383F8631DFC3E36AF660F063800F000E0201CC078E6A61F871907FF0C477F35858334AB727F5C0D4947F077F83FFC658E971FC31C0007807400194178E9DBC1FC1207FFC650FFDF443E263B08825E4B9227E077F813C1C96C170FC19F600FCF3C00337FE43268FC010607FFE2CB3FFBAF3C68B6ADC47DEF38E7F17481800F0B48331F80CFF03FFF1F01F20FF819A7003F0601";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init2 = "FFE31B6738E0F87DE0231C2906E79F71E40FFFFC3094098E8037FF3FFF0FFFE2CFF2E658FFFF0601FFE1C89DA1E19E61C6E94AD086314F60E4F87FF065B008828018FFFFFF0BFFE5CFEEC1A701070601FFFC842607AB40B07156751567A48700E4F03E03CD20FCC3800403FFFF0BFFE5FF00C64800070C01FFFB2FB27C1A61B8D9CAEBBA9AAC8701C4E3803F9A60FE43800201FFFF0FEFE5DF00BB111B070C06FFFB3D783E037ECE3C2E57B380680F03C59FFFFE34677E73DF0180FFFB1F878DFB835DA7FF0F0C04FFFB17CB7E01EAC66898E2626BFB0F03CD305FF8EC0FF813FF01D03FF23E0389CF07624CFC1F0C3FFFFF10ED0CF2E3E3DD3C0B87348A3F03";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init1 = "CD278007C81FC010FF00FF0FF038018BBF01094FF83F0C3FFFFF8D5F1FDA2DE69EA1FF3CC214FF1F8D487CF8981FC008FF001FC7F873F8C9DE0EF597F838003FFFCFEDFD01E387FD28EA4988DD0EBF0F8D539F80707F03E6FF000FE3F0C7F8CB7C0212B0F038003FFFC7F46E8099F3A0773A3576F9BC9F0F8D54C01FC0FF00227F2001F9F1C7F8CBB87B2C21F078003FFFBFF6CA007CF52FD724BEE737249F2F8D533FFF03C000F53F0401FC638FFEE930147563F0781127FF87D1553104212FED26D3D2F479FF1F9D53C0800FC007F99F00001E679F1E2D541A8AE7D070100FFF83EC56743B32C71C5E85271BBDFF3F9D53E0003F000FDC5380001F671E1F2D";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init0 = "6019FAD3C1F0F0037E01FD65C0B84F2061FC87A28E17FC3E0968FFE01C18EF7FE3C0000EE71E031A701614FB83F0F0007F01FDA8D665704397AD6F592057FE7C19E8FFF03C1BFFFFF1F8001CE61C019BD19CC9BF83F1F000FF01FDC81D69F97F185F961AB58FFE7C39281C60FC1FFF0FFDD8001CEC3E00C4202229FF07E0F8087FCFF9E72286237049C5064E1597FC3C32A8000078BFFF80FFFC000ECCF800E6205DB3BF01F0700003FFF9D97E72A6D682A3E4829C87FC2872A8000070701C00FEFE001CCCF800E380E2573F00F8000003FFF9FB899BDA441DCAE8DB21BFF829E2A80000E0F0000003BE003CCCF80033A09DA63F01F8003803FFF981C1F138EE";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 11;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 11;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init3 = "9D2AC0146067F8E1C2900000E4700000079F003998F80019A3F2AE3B83F0007C03FFF800372855667ECC62A752E7F0F38EB10000E470000003E7101B30F0001C8FCD5803C0F8007C01FFF0001DDC129F16E6F28589C7E0F39D700000C6E000000007103B31F8000E0F329807C0FF10FF00FFE004917A7A18283EDAB62047E0E71D50000787E000000003D03261F01E0386CC100F81FF9E7F51FC0007820456AF5AFC42D3680001EE3950000E0FC7E0000000DC36C3C07F03E4376007807F9FFF41FC18FFCB394C3EFD49C884600000CC7150100E1FC72007E007D064C3C03F0103CAC007901FDFFF43FCB8FFF00A7E0B517238B5FE0001CCE3D51BDF1F8003CF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init2 = "E03FE0E5C7017F818E64C0F6C03FFE6543E0F8FFFFB4AD22878E27199F806FD866981FFF3F0FE08AFC3FE0491F83FFF08BDCC0F6C03FFFC00FC0F87FE39A53C13C8CC6079FB8BF98CE983FF83F0FFC9FFE3F20C91F03FFF02B2CC0FEC00FFFC01F8FF87FE3C7305CF938C95BCFFF3D189C987FE0781FFFFFFFFF00DB1E01FFE01AD3007F00001FE07C01FC3E0002EA12866E9B1E87F6FE119D9C7FC1D01EFFFC0FF600DB1C0BFFFC7237007F80003FF0FC01FC1C00002F222691235FC1FFFC331DBDFFC1FC1EFFFE07F80192380BFFFC04C4007FC0000BF07E037C0C00401B5B570D0CE1C1FFF013333FE383C1FCFFF8002001963003FFFCB21E07FFFC0007F0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init1 = "3E03FF1C00BC6EC29AFF7400F0780073633FF307E1F8FFF800200FB6700FFFFC51BC0FFFFE0003F81E01FF0E00FC9F9A801DD600183000F6E327E107C3F81FE000001FB6F00FFFFCEF603FFFFF0000FC1F00FC0E03FF1FA049175FE01E0000E4C627000F8FF0000000001FB6700FFFFC1C6007FFFFDE00FC0F801C0F03FF8700801FFFF80F0000CCDED7003F0F00000000001FB6700FFFF4428701FFFFFF007F03F0000F1FFEC781001FF7F8073003C89C73003F0F00000000001F96300FFFE84D1F80F8FFFF0023E0F8001E3FFEC581803FC3FC01E0DFD93000007C1E00000000071F92380FFFD0C23FC00003FFD007E07EA01F1FFF81F0017F81DF00F7FFB3";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init0 = "318000FC1F0000000C001DD93C0FFFC0B47F400003FFD807E03F003F3FFF03E001BC000FC07FFE36600030F07F000000FC0700CC2E07FF8028CFF000003FFC03FC3FFC1F3FFFE7E003FC1C0FE03FFC26600021E0FE000000FC0701CCC780FF8041C3F800003BFF81FC0FFE9F03FFDCF01FF83F87E01800CE600003C1F8000000FE0003E663C0FFC06783FC000007FF81F70FFC5703FFC3F81FFE3FF3F000019CC00003C1F80000071F471BF230E17C005600FE040000BFC0FD07FFC781FFC3FC7F00FFF97F000F38800003C3F00000051F471BE19C717D802C60FFFE000017C8FF041FC781FFC3FFFF03E03C3F801F3180380F8FE00000071F471BE0C6397D80";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_first_bit_number = 11;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_first_bit_number = 11;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mem_init3 = "30E1FFF7FFFFFFFFF000E7FFFFFE0E3DE618EF98CBFC2484FF7F0537D9E884209020C23FFF83F8E070E3FFD3FFFFFFFFD00017FFFFFF07391B1FFE847FFC25F3CFF18D73B747800510000FFFFF40FCF070E1FFC3FFFFFFFEC00603FFFFFF071D00FB8CC03FFB2DB59FF2FD9DB022800260637FFFFF807CF870E3FFC3FFFFFFFE800703FFFFFFE1CD033F5C01FE724D823F2F00C57423A9019B7A803FFFF83E7970E3FFC3FFFFFFFE800101871FFFF0C6019FFC01FFE24D8CDE2583DD782C489FB96E60FFFFF83E79F0E1FFC3FFFFFFFF800001831FFFF1C61D7F4031FFF2CDDAF88FE01ABDBAA6A7425561FFFFF83F39D0E3FFC3FFFFFFFF80000180000CF0E3";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mem_init2 = "107B1000FBFA2D9E4C1E800A7AD7477B6937F8FFFFF41F3FC0E0FFFBFFFFFFF9E0000000180739E341BBFF07F81A6D9E271A860147A2AF0E800EF8FFFFFC0F3FC0E0FFFBFFFFFFFF00000000000338F1703FA604F83A2D1F234AAA05D4379A09045CF8FFFFFC073FC0E0FFFBFFFFFFFF0000000000183879BAFFE000FFDAAD8FFFF10041822E502E02A0F8FFFFFC073F80E17FFFFFFFFFFC0000000060003E31E2FFF037FFFAA9870A2A0002E44A15568A00F8FFFFFC833F80E17FFFFFFF1FF8000000000000FE31437EEF27FFF2AD07BC0CC20FAD9E977E0940F84FFFFC831EC0E17FFFFFFF1FF0000000001C00FF1967FF7FBFE0FAAB03FFBC101EEFC0D0EC";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mem_init1 = "B200FCD8FFFE038F80E07FFFFFFFFFF8000000001C00FF99B1FF787FD8F8A14176FFA0BCBBAEE3D432007CC2FFFF018B80E0FFFFFFFCE008000000608001FF9C31F4783FE1FCA1C14A17878713A53099D4087838FFFF01E000E0FFFFFFF8000000000060200107CC33F47F3FFFFDAB014154FF99F10498CE741D7942EDFF00E003E0FFFFFFC40000000000E0200101CE5FF9DF38F7FDBD016D70CFD680C8F37294DE9E5003FF01E024E07FFFFFC001E001D00EC42CC001CE7FFF2FFF17FDE90029F00F3F5465603BCA3B25355FFF007005E07FFFFF003FFB00C004E43FC000E25EF71FFFF7877D003520062635DED8AF4008189E6CFF007005E07FFFFE01FFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mem_init0 = "000026C43FE000E3CF03E7DFFFFDD500FBF02743058F027E1A0A441CF73FE07C27C0FFFFFE03FFDFC8000B8C200000E3FF53F3FFE7FD55005FF0739AE56065DDA7693F823B9FE07C27E0FFFFFC0FC40FE5C49C8C3F00003379D3F978FC7D550052D9E73A92EC5DCCCB47E4C9B59FF03C27C0FFFFFC1E8007F7FEF40C3F0700117F07ECBF7FF3D50176D9EEB3C540300583B1FA47E1FFD81C27C0FFFFF0383003FC7F8B003F66E819FF1FE4FFFFFBDAC06AEC0F9A4F00596EE7F3DA718B17C81C2F80FFFFE0F0F8017FFF8B003F66EA1CE69FEBF77E7BDAC06E478EE6A544FEA4E50ADD33DC0FC01C7F80FFFFE1E39F003FFFC3003F66E11CD78429FDBFF3D6FE";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N12
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 .lut_mask = 64'h0F5533000F5533FF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_first_bit_number = 11;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_first_bit_number = 11;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mem_init3 = "00000000134C02000008E000002F00001FE5071DFFFFFF0CBFE1B386123C00013801000000000000000001001741A60000080000003F0000FFF4C73FEFFFFC1A9FE407FD8580000103F0400000000000000001000B052E000000000000070000FFF2CF3FE7FFF81ABFE007A0BB2880470EA8611000000000000000003FEC6A000000000000050000FFFCC71FE3FFE01A53E507B663CA40018DE00520000000000000000058456F4000000000000000FEFFFD078FE0FF8032D3C387BDDD2E406C312D0080000000000000020045CE030001C00000000000DEFFFF0FC7E0FF807268C607057B65406BF0000080001C1000000002000A98EE0003F00000000000C0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mem_init2 = "FFFF0FC3E1FF01E79FE007F07F8C00C86AB018000010000000000280C18361BFFB3800000000009FFFFF27838FFF00E59FE40FD9BF3941939869A50000144000000000804ADAF180033A0000000000DFFFFD03E3CFFC00E5A46403B19F4400ACF0975D10022000000000020110DA5FBFFF26FC000000009BFFF603F187F021C5BE4003A8767BD0B3D4B8788001040000000000001CBC643EFFFF5D000044003FFFF400F4FFF807CD3CC707AC8B57018B910E78800000000000000001B8B654201FFFEF0000FC003FFFF400FC7FF82FCD3F4007B172D6385E1267B8080880002000001002508AFE3FDFFFF10001FFFDBFFFFC20FF3FF03FCD1FD807CBA34EB172";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mem_init1 = "DE9D20980C00000000000003B5B6BC001FEFFF000FFFC37FFFE0007F9FF81FCDCDD81DE2171FD863CEAF9F8C004F2000000000033FB3340013D7FF000FFF827FFFE4003F87F81FE51F981FDFE2AA19E316DB1AA4040FD05000000018484220001FA7FF0007FEC3FFFFF0000381FC1FE52F080BD08E9C782113FEF6C21003A1D0000000A5EFE480003FFFFF000FFF93BFFFF00003C0FC1FCDDF0003CD6ABE612906858F200005C0000000001D0B66840003FFFF000FFFE03FFFF42002E0781FCDCF8703C6F64012E191250B0100828000000010137F3C6C00027FFF000FFFE002FFF40000F0381FCA3F0003CDF9741149F22104200801E100000010441BCAE000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mem_init0 = "00FFFF003FFFE000FFFE00007E181FCACF2003E02D4CAC4B78A00100040001000000100E2A1BD0000CFFE0002FFFE040FFF900009E0C079BBF000FE025EAC18A00E00114000001000000101D3E2F00000CFFE2002FFFE3C0FFF90007FC0C1F9B1F0803F0B3C9F14961E10700000008000000001F4250A0000CFFFF002FFFE3DAFFFD03BFFE0C1F0B4E1FC132CBD09B4C420026EA00000D000000003D062A73E000FFE0002FFBFFF80FF703FFFF0CDF9D5E1806F0447C02CC03D023404000048000000038E7543FE800BF20002FFBFFF88FF003FFFF0E1E1F40CF2FE067EF388FBD03E7E000008600000000147BCCBFF800BF60002FFB3FFAEFE007FFFF0E0C0B";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_first_bit_number = 11;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_first_bit_number = 11;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mem_init3 = "07F4FCC1C01F0075312E7F9FAC8100000010000000000000000000008028751FC7C0E001E000000001F13440003E00150107FF9C21EE00000000400000000000000020000030578FC7E3C007C000000000F81870003800178143EF9E09100000000000000000000000000000005044DF877F801FC00080000078187800F4001363C3FFC735440000000800000000000000000000005C148F87F380FFC040000000F80CF803FF101260070AEE19F8000000000000000000000000000000C494FF8FE380FFE000000001F808F803FF101A601EFFE0ACCA0000000000000000000010020000003814FF0FF783FFE000000001F40CF807FA1012AFEFFFF18F220020";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mem_init2 = "008000000000000000020000006B57FC1FFF83FFC000000000FC3CFB03F0001AEBEFE7FDD5C600000080C0000000000000020000009552FC3FFF87FF8007000000FC7EFB01F0001AFEFCFDFC381E000000840000000000000000000001606B78201807F8000500000BFC7EF901F0107A8C08EFEC4CA800000200000000000000000100000119827000000FF0003F00001FFC7E7F00F000BB441F8CC72848002002000000000000000000000000F8477000000FF0000700001FF47E7F80F00073F200C8C0405A042000000000000000000000000102723E7700003FF8000500001F003E7F00F40072F2308CD8F1AC002004000000000000000000000101FA5BB7";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mem_init1 = "E1C07FF8000700301F003E7F80F00072E58003D9BF04002000000000000000000000000000D12D7FFFE0FFC00037E0383E001F1FE7E000F2F8007FCE3C19000000800000000000000000000001D04C7FFFF4FF80002FE0383E003F3FE6E000F2E8019FAE0F590000000800000000000000000000011637FFFFF7FC00023F20383E003F3FE4E000E2FC203F8F0D0110401008000000000000000000000216FB7FFFFFFF800BFF60001F800F97EFF400E0F87C64FD0444104000600000000000000000000006C35C7FFFFFFFC003FF40001F000F07FFF401E0E0F8C7FC96B400400E000000000000000000000003EBB37C3FFF7FE001FF40001F000F07FFF400E4";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mem_init0 = "F7D00139DDF010E06500000000000000000000000619C854EEFFFF8103FF04003FF00F13FFFE01C5F3F800BFE650312024E400000000000000000010024141560EFFFF0103FF16003FF08F13FFFE01C5E3F807E90F1090E000044000000000000000002007B5D766007FFC0103FF16003FF08F13FFFC09C50FF007F37EA48C60C001480000000000000000000FB9C47C00FFE40000FF04000FF00F11FFF80FCDC3F0BFF9CC3E280042A4440000000000000000000F136FC8002FE000007F00000BDE0715FFFFFFCCC3E01F3412C80801AE0004000000000000000040155968040000E000003900010BCB0E1DFFFFFF8DE7E0A3A74FCE10032291800000000000";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_first_bit_number = 11;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_first_bit_number = 11;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mem_init3 = "9CBF137098D6C0D27BEFE3D4000084000000007BA4ADFFF000BF64000FF02FFFFFF81DFBDF83E38D3EB81F204DBB6B9445AA538080008000000010263BF27FFC00BF1C000FC0FFC0FFF81CC41F81E3CDFEF4B32414BEFB9D898317050000C0000000003B2ED63FFF00FFE40007C0FE00FFF800077FFCE1E5BEFEBF609EB8221848FEDFA4000000000000004773431FFF003FFC001FC0FE00FFE020008FF8F8659E10BF400C8AB23E4E04A9A440000400000010325F23001FA03FFE001FE1F8001FE0100080F83C35FE13BF4C034CC4724680DF44600000000000007B9FD7001FE03FFE0000FBE0001BE00000C0FE1E35BC3B3F08038545C087F9840420001000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mem_init2 = "0000002C8936001FE03FFC0000FFC00003E00000007E1F12F98C8F78007983C007E07E3000008400000000095CCC018FF03FE400187F80001BE0000000381FD9FC86FF60E1FAFE414FE0EE000380052000000015CB583FC6F007EC04000000001BF0000000180FC910E1FE200021A40708838C220080C24000000038D79CFFE0F007EC040000000003F00000001803E9E08C1A02000878EFF1E77602024087500000007C44F4FE61FC00EFF00000000003FC0000000403E9E0BFFF80106C47CFF0F8C703C1009B000000003704F4FC30FF001C0803C01C0000BC0001000601ECFC801F82020E6D4FF8FC271951674E7000000033E1FCF4383F801A07FFD87DC4";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mem_init1 = "001D1007000301ECEA18A603E00777AE33E30CD88129EB800000002E21FCE1983E001BFFFFF8FEC000FC3004040381EE8408BD800015C87D2474B57ACC81EFE00000003640FCE18C0F0013FFFFFEFEC0001E3007070380EE94CF1C00E010E45DFB20929B6F103244000000006038FDC60F801FFFFFFFFEC0000F100F0303A06E70079FC004089ABDFEEEECC97101140000000049045C788A07809FFFFFFFFE44001FC80F0301C0669007BFE0843A7E2FFCBEFF74BE21C10000000050009C3DE347C0DFFFFFFFFFC4003FC80F07C0E0E48007BFE0843E1CAFDEF9037F9C80C8000000001F609F3961E1C01FFFFFFFFFF8003BF08F03E430E600FB9F20343F6747";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mem_init0 = "C5F70262F42A921000000006700F3EF1E0C0FFFFFFFFFFFF001FF10103F0363240FFFF211C7EAF79C5860103290AC2100000401E900F3EC8F0C0FFFFFFFFFFFF600FF903EB98121A801F3F230FFED0A6C458E9C2988080000001401E100F0F40F0C0FFFFFFFFFFFF200BF80FE3800E1B8787780003FE3F7BC7F9EA2B882080000002007EF00B8700F0C3FFFFFFFFFFFFE00BFC5FFFFC0E3BA03F7C3C03FF90BEC780FBFB23000000000C017DEE03C300F0E1FFE7FFFFFFFFF00BFC77FFFE0E7B80B07C030FFCA2B0C007E65C3C00A000002003E3E101C38030C1FFE7FFFFFFFFF00BF7FFFFFE0E7D1030F8391FFC34EAC03B03762E00E0000008242FEF01F180";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N24
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a179~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .lut_mask = 64'h03CF03CF44447777;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N0
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 .lut_mask = 64'h505C535F00CC33FF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N2
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_first_bit_number = 10;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_first_bit_number = 10;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .mem_init3 = "978BD2A1C0EF0E6A39DA2F988C890000200000800000000000049C00C078B0DC363F600EE0FF803CE18E2B78FFDE07860D67AF802179000020102080000000000004DF00401CB90E241CC0F8C0FFF054E08717481FD8070D8F43BBB414850000001820800000000000067F004047485C648080E5C0FF7C272067DF47FF1407497BDBED493CFA0000001C12004000015000067F00002CED08460CBF01C5BFE03FE0E66AF7EC1F13D867871AE6C964000000541004400001F00006FF0000AC6D784F1CBF00E6FFF01FC1E60EF7ECDF10D0E19EEFE9D460000000781004000000F01005FF00804C1C40CFCBBCC7E4FFFFCFA1CB0AF7F8DA1018AFEFEB5F14F80000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .mem_init2 = "00B8B000000000200002FE0080F7CB239FE3BC87C7FFFFE0E0C33EF4FC700011EBEEE34F74180020017D0000000000002001FC0000293E22BFF7B98F8FF8FFF8C0C37CF4FE100015B6F4ED4BF730002001FB8000000000000002F400803B82C6A01838382FFAFFF80B037DC6FE1010658C08EFC9E5EE042003FC0000000000000000360000E2280F800033F0EFC0FFFC1F027140FF1000A645DF8C361104040001FC00000000000000003E0001BBEF8F01C073F0CFF8FFFE1E0B61407F11387AF260C8573C54040001F000000000000000003A010271F308FFF8C3F8AFFAFFFC1CFE217EC3156069C6488CBF9B8D000005F40000010040000000120100D35CC8";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .mem_init1 = "1E3F87F8EFF8FFCC10FFB57F7F30F041E27B03BEEAC708000FDFF000010000000000100000EF9F00001F07C3EFC81FC631FF161F18E318E8F9FF5FBD0038082007BEFC00010000000000200001FC8D00E00B0F83EFD01FC631FF36BF19E1F0E8E87DBFFF6510082007F7FE00010002000000000003B1B0B4F3C82C03CDC0DFC631FF36BF1BE0F0F06C562F44A2D410401FFFFF0000000008000000000059EE03FE003F99F4009FFC9E7FCA57907418DA7BB3648A72A400403F9FFE000000000000000002048C2747FF0027CBFC00BFFE9EFFCAE7003439DA6314C74E41FB02203EFFFC0000008000000000040729937C3FC0A3E3FE00BFFE9EFFCAE7007428D6";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .mem_init0 = "F02F0D98780220C03AFFFC0002808000000000080168B354EEC7E38EFC00FBFEBE0FCED3800E01B6F58408CE3D1E10801B7FD40002000000000000000A9794560EC7FF0AFC00E9FEBF0F5ED2800E01B4E40007942492E9609FFFD409000000F80000000001FB1266107FFC02FC00E9FEBF0F5FD2800C09B430C807C541C7FC40BDFF9889000080FE0000000008E5977C00FFE40FFF00FBFE0F0FCCD100980F28CC6FBE17ECA7D811FD7ADB8D000000FE000000000CE8C6C8002FE00FFF80FFFC0B21E4F5000FFE29C1101EF842FBF0111FFB3FEDBC8261BE0000004005AB7C040100E18FFEC6FFF90A34E9DD000FFC68F912A34A20E3C0129EFFBDEFBE92E17E";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N24
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a178~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 .lut_mask = 64'h220A225F770A775F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_bit_number = 10;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_bit_number = 10;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init3 = "0F5F71A4402CA88F5A493F776CC102D8B0C38001791DE300E1C3FB00DFDF009AA00FD6CCB279660B9B7C2184FB6402AEC5AA5801BC0982F938C3C00173751B803801F900DFDF600A6C0235E8B2B8660B8DE6FB435363363CF2A19F0E04BFA2F8B8C3C001669A2E381DFCFB005FDF201EEA3251B826B0261B2F9D90B63AC50A15BDABEFFB9610A2C8F8C38003E4B4A70EC3FF1E20FFFF808D9C0D20834F86927F15019DF7B9AC13B05277411D50AC82E9F8C3D5F765A55693F87D4B60DFFF8185746E819F6F30927FF3EA3B71413AA07672615726056382E9B8C1DE13656EA0FC3E05E0C0DFFFC1357508C0F89F0591FF241575668865E5717AA89FB80EF2B3E8";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init2 = "B8C17E27E7405B3E8FC1E0F01FFF83351C5780A0A03C88C7C22237B97E5C5F85DC541E217612F1AC80E3FDF7894FB6C6EFC4E07D9FF78EEDEE02839FA0FAB0A7FE330ABEFE967632AD9FA946FCB1D1A8FCF1FFFFC9588B73E466FC149FF79CE57CB6CA3AA1F2BAA3CF33B329886C0C9E0BC3643834CBE3ACFEDCA3FF8FE7549C701B7F829C378DCD8F38C370C1CD710089660A7750E05C2F5A4C5EEBA097A70D2635230819987B64401F3F078FFE1DCD631D9327DBFD6101FCD2F8634F74CCB2195565C8E9DAE30D271C0000127634B61FC38F07C7FEDC0D788FD41F8EF2E1396BEBD47D1FCE83E6ADF84209C41E730D678E800012619A52DFE1C30773FEFC0D";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init1 = "FE419F26F06886DF04C3E602FE07EBDE66BBBCD03798EF1CCF1E2027EA765D2C47FFC0E0F81FF41D73CD7F0FE0587A8F07BF1EB38590E056E8CAD05C71CCCF1CC38BE00FDA694EB334FF3CF83C1FF019360C406FEEA39A8F07C80E2B14A2E33741A3B08FB815471C4181FFF8261EA34CD87F70980F0900311F496C7FF1288D7F01537D69E8C5C9BA0EE824476C8E4F1C80F463C06C3858B24F3F388E83010432BC8809FEF05F16DF0C247F9C1740B19C3E45F93D2DA28F5C823F0003D9C34CCDB73F08CEE3040022FF887038F0D0E4E8F3E7604EAFD722E2DD5708527D1D5F5C9F0BE00384384EF4DB3F0CFF60F000323F3C500C79A695F0FF9F9976D5BC27B7";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init0 = "427578773BA5FE1CBF006C3F2486070EA99F870E30DC00E58587A0E139484A3CDE6A760C5B27F03B85FE44E780197C10BD943E7C6B6853C5A4C96F1F5C9E01ED46F4A30CE521560A01A9C82EE967EFE88F15EBB15B4FBA50B0FF81C1943E53E6A4C94E1F6F1E03EA0FEBA0361AC9AC817535744E4B478B37565CD3FD73CEB819A0C0D003AFC693F0A4C3E70E4D9E83EA49F4912213697BF4FFED386667C4C8634A81A931BBA320F1B0192C04526CB1FAB6EBF3C0009FC1EA6192D88A12924C0B02E89C11AF875308659B277CA382A0E3A3FE87F9AD9330E156E1F037FB68FF91F95CD2F7E494B3F07E8E2EE481E949005B5853B1B8E0830BAFF8700354727881";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init3 = "2D895040411007D9303FF8076B90000027A300CAAB39FF172CEBF63A738F8783C3F914004735E2327026D254F8980ECA4C1EFD83EBB00000E3EE10E91373FF1A932BE80238E7FF83E1E9083F6313959586F35A794C381EC25BD9FC3FD927E000F00210CD767BFF0D513A380638F0EF00FCC018FB06BBA8DB9E0690DDADB818D493F9F07898EFFFFFFC3CD0D6A6F1E1E28B39330C79E06180A983E0F8566A3C2F59462866B6FFF1CD35FDFCF211C81FFFFFFF5CD20CC180FAE8ADA30478706000B1031900B9433580FE0910B39C3FE0AA687FEFF2E3C8DFF81FF851A94DC7C0F90CAA06066C182180A383AB05DFF98A3E019EA8AAF23001A2D2BAE423EF9FFC30";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init2 = "1FC1632E5B0E807D365440F53C38819AA39F89001F23E21E803EC62E67806C364455600FC3101F7503C0E09A27BC040F27B7C0F53C3F803FCE208987E3B97B95A7AF177CA1B8B874AC55C018DF30036001C6205B2F3C040E383F40FD3C0FA13F1C6F81B7E3C19D60BDEDA9CD53FF32F45E159E67B8EFE01F1FA71F4D2E7E041EE6BD1078DDC01E1C638184CE0078E6FB10DD8795B8F6F11D5B5F9FCA53E2D83C0FF61FED2C750402919B107C7EC03E0CD3C184EC00F8630261A1F0185E3F033B813E3FDE7DE6D0FE07F81EA458350402689C70783E200BCE41C324F401BC4613A5DF1A0E5E000F1B2EB963BC421CECF81020FEB2D07D0402E9AE87F8C3B8078C";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init1 = "3D83FF6C1F43915A4AE924871387FE6A5ABDF3186EF8FFF80027F09BB0F10002239C8FFFE1FE03871DC1FF761F0360A76387FE06F8CFFCE5D2A5E158DCF81FE3000FE09B30F17C02BE213FFFE0FF00C31CE0FCF67C00E1AFB7957BE0E62FECD2A525007090F000077FDFE09BB0F17C0272AF87FFFC21E0E38F781CF7FC00781D611313F8F30000EAB9D50049F300043FFFD8E09390F0E00AD718E1FFFE00F874E30C1C77E00538BEE09F8BF9183003A4436300C7F3000007FFFFE0B3D0F0E0167F6060F8FFC0FC231CD6FC66C0053A827037340406E0DE15AE0C0184E600A03FFFF8E0A449F0E02EA858300003FC2F861E7151E7E0007EF1F16442270337FC7A";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = "AD840334EF00E03FF3FFE24A4CF0003E70BCB80003FCA7C61D30FFCF41F0FCE1C1BBC077C18BE1AD5C0033319F001BFF03F8FF155238007E13CE0F87003EC3C303B803E740FC18E303F39C23E1C803155EFE2EE33E8003FF03F8FE54CBBF007E66C307FF003AD859F38F01633CFC23B31FF62788E0E7FCAD5CFFFCCE78C0DFFF01FFFC2AA4C7003E1383C3FEA007F859E8CFE3AB3CFE3C189F2123F510FFE15A21FF8C0EF83FFFF8E0B8E436536283FF3E60F1FBEFC0BE3CE2C7F039BEFE3C3C7CFEC01A9F000EF443FFDCDCF0FFFC3AE0B8E426A5B2827FF594F801FFDC17B6E4C4183BBEC63C3BDCC39FC5C58010AD43C7D3B3E3FFFDB8E0B8E4205ADA827F";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_first_bit_number = 10;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_first_bit_number = 10;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mem_init3 = "D76E2FF7FC041FF80F80E441FF81F93166D8306735B36D3FC0A11204061F14FC9783CD400073C49F97EC27D3FDC00E24AF00147FFFC0F4B53B14C1538E7F6C78D715888238DAF4F003C6130000B4CA8F97EE27C3FC4405293F0602FBFF00F6D96683D33743F8669C8F141B5C1FDD508261D0350000765BC797EC67C3FDC6E1397F070BFFFC00112B1B3BA3DA1E5316B05BD61E20BFECA4051BC957C00006BC4697EC03C3FFDA81397FF101871FF308B5019803FA1FE306B5AE119C1BA3F3E88A238121002007BD7637EE03C3FFDC00007FC001831FFFE9B51D77BFCA1E3396E4408A6CC531549A9EF996424020073CB6576C03C3FFD810007F840180000CEC92";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mem_init2 = "313AEB7F5BF366A6B42EDFEA0478430436CB1B00E64BD830C7631FFBFFDF02061FC01818180727924F3A00F8581B26867B27E10DB39BAF2CECE11B02EDC3C83CC7231FFBFFDF0300FFA01818000326CCFC3E59FB58337603ED505D090151F05D3E813B00FDA3C43FC7631FFBFFDF0300FC201817079827652A8B1FFFFFD0F6B3224A3AFD73BD5CCD8C5F3B27FE63E4BF876A9FFFFFDF0003FD00900F6F80312DEE884948FFF8E2BB8F8F0CB32ADE1A80C09F090BFE6362BF876A93FFFFDFE007FC00100C1F00FDAD596D12D8FFF0A71BD412CB6E482FF244A34F09EFFFC362DEC76A9BFFFFDFE00FE03810042305FED565E48440E0F8E00CB082F1DA6CC7F729";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mem_init1 = "F1070D4CFFE1E26F876383FFFF3000070000E00023C0FE57B1E68786D8CAEA4EA3DC477D8F13750635059D4F5E70F96B8FA3027FE3031FF70000E060BFF1FE52398B87C0E1862ACE9F335844E75F4AEF6C0999F0FE70F1900FE3037FEB07E040000020601FC1072F33CB80C03F07010E1E74C24CDE876210DFC1922B89F4F8970CEB037FE33BC000000080E05FE101AD5CC423C8F406367E30D1CE533E6F39DDCAB74AAA2BBCFDFD3BE3837FD03681E001D0CEC4D33001ED7FE3D006143F427B63980EFB3AF7A69B860408865FB8FC6F1AE3837FD0E43FFB00C084E4C03FFCD13ECAE00FF47DD623018CE5F4AE36C56FC90070B5C0FCFF6FFAE3827FD1E1FE0F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mem_init0 = "000026C4C01FFCD2CFFC1820FB077E006D1155A3A1C690B16003B614193E1E63D8C701FFE1E3C021C8002B8DDFFFF0F298AD4C0FE63FBE00D913A37999C043BFED1A2F8F6B961F62D8E7013FC30C3BF0E5C49C8CC0FFFC2AF62C0698FFBF8601C8AA7629C2BDB3CE27214CE444940FA3D8C701B802197C3877FEF40CC0F8FF0D46F813BF64312001ECA2185EE98FF8B0950B68E5D3FF27D3D8CB0007AF34303C2C7B8B00C09917D5B2E81B77D4392FC0F9D479A796FFA7D08BFCD668274F37D3D08B000018ECD83E87F38B01C09915D2E2E014176D996FC00D79881D55BA46361218FD13EC2F3F93808B0000119B6F03C0034301C0991ED2D47BD63DB671623E";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_bit_number = 10;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_bit_number = 10;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init3 = "77E1FF3FCF307F35C8D815A9A351CFFF0130C3970E673E683C8E54A8474A87274BC5303DB9E194E715203D21019C81E1E36B062A4ED9BC0F01A570800338FBB57C156239CE40236F7808C7C2528194A215903F04FA4B5FCAE3B7A83578CA5807F4D4F628C038F3EA063EE40C635F1327531A6C3DAD793AF20AD82F0F8721DF9A3F8914CAEFBB1EC7FCEEA8A04D7E8DABD3C71F3BDC80650C47E6C1E2732ABB23CD2C0FC78095FE943E98146DDE0C15C7FF217A20E2AE303C15B09AC9D4ED051C44802C35BC5C3B73C2AB660FCF4C002E7365CB333C0EE987FF19A3205D1F9DF44CF4CFC15197470D477980CCC6691527A353F03FFD2301EBF85BF50B1FC0E9C1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init2 = "FF9A260A7B9CAE3B81E00569A30D3889D7083FFBAA54769280D80D3FED31FF103F35150B0078C9D1FFDD224460BF1C92EA9565BD499F8C98D6F79E0C5733F38E80EF00FFCF35FE173BF15D0B2100C9F1FFC3E517E667859D5C0BF0C09AC284F8D68841E329AF044DA0FDFCFF9F35FE17C90F6418FF84D3C1FFC420EB82061C162FBD12AFACBEC4F1B613A03E536F068D803C0EF3FF31EE152F0382A6E4C433C6FFC4919A0189CD454D6F109BB8DCCE83377C7FC1AF688EBCDF0B8300FB678779CABC3BEB20CC32C4FFC4DBFE818089641CCDA952FDAA0C8329ACA004C83038FC7F0ED0C0724E227C37385914E39C12BFFFE8EA584B0A1C5476D19AFB21953E83";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init1 = "29969FC6A420C2B73F0F3F70F0D9F96E9F1E84DFC73092BFFFFC6FF41FADB3A30E308FEFE91EFE1E6BEF9CE75467C7F01F07E1D8F9B404A47E128737C7378C3FFFCC089119DEC89558A16F82ECEEBE0E6BDBA0744B8F1C121F07F0E5774804AE8CFF98D08F36883FFFC48302989B373A39B190DD07E49C0C6BC35F1FAF1F2FDE8320FE1A76DBF6AEAB1799610E770C3FFDBC0481B65F8C5F8AD49FA9B4D89CAE41077FC0CC000F0BC104E204A4B1F9C4336A67A30A671527FD87289C0E0991098E5734383899689E7007DF4CF0E7F866A100E3E2A9A31D38B56102262A6F000FFD8311D3B21B8DE2D5E1CB2111C94C3C7803E030CF3FF0D3ED83E1E3AB261EB9";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init0 = "4CEDEE53398CF0035E0901E2CE75D81BDE8A7B518397F325C438FFE06C27129BCCC0E0D26B6E02D151E5817A738CF0305F09C16F9B60EE6E2587654DE9441173D4B8FE70DCE407FF52F8E0E06AEC115EB23282BE738DF0FCDF01E14C62DBBFEFFA2E8B2A3697F162347C1C601DEF0F0F0ED8E0E034CE18A223D39AFEE71EF8F77FCFF5E6820147E0EC2D963CFD13E302AFCF613FB95FFF80FEFC00F254081CD5209365BCF10F70FD03FFE5D62271D6914B9D5A754DC3E3146F010037B3901C00FE3E1CE454089EFA81537B3CF8C78EFC83FFE5FB235AE7CA43D22DB1A8C40715D900FC372710000003F20CCDD408FF2A23530A3ED1C787C7C3FD1585D3DE0BD2";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N24
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N54
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 .lut_mask = 64'h010351F3AB03FBF3;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N56
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N24
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a177~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .lut_mask = 64'h553355330F000FFF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_bit_number = 9;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_bit_number = 9;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init3 = "230F0F0F305780A931C3F063C5F450C001982EA08FA4290BF299548E4DCCF7D464A704816A777CE03FC86D5E06AD91D4EB542D84966C8C0CEF717B872098F72DA1CA7F4648FDD29CD4CD48315E845DA560B04F04C2955E6FA9815D8F39D39BF50A275BB01CD009B5012F7A750BDF02D67F1AB4B97488AE7523485708786AC050BB121AAF738C0A9502889C3116E692EAF362F0B84373522E68D95E075D34F4E84059173791B60145DAEB1F484E35FD9580336E575B853A8447E627796E9892526844CC292D8860996D0769CFCF90FC1A48EEC1C9DDB2D544C3F53EB5F2D52CA4B23EE5CA2FA540036361BF2EAA3A4ECB8580D230FE4F71C5F4A3F89523C481BD";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init2 = "5C5BA650F998CE879A120CFBB7473C85928C7FF212D5BAE0A170F21B1252DEE833D128B43FBC29AD1E1B3658368A7C3AD1F67DF5E4EA988093ECA1EB117C791CA10107C330541FCF262118B8DD04AD0DFC32CDC60DDFB8713E8D0B4EE40D52E0904E819B92292D378C08CCC160541D000797C193F8422E31FC3CB8DF0C6C62BDA23A1D7860BB268D728ADFBD15EF7BD4A4C6720C0CD22D02157D22B2E486DC167C3C26259D54C5A3A46DFEC9BAAF0D7AA152FFBD1270B6955FFCA1772BA9A47A1D84BFFDD8AED93464341AFDDD77C57E3901B2A2EE59CF7ABAFE3FC29BD04931A550514792D61B64DC41BADC1B52E97F1C13474DBB0C2680EF6E7B148F761C60";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init1 = "A23D1FA50CCF454BC107CF32146A34769FECBD37B6B821401FFA7C39BB614DC9CFE6080DE39740B5C1067C9707A8D813630E8EEB2E98F2282AFDA30732A63F80134AD3BAE5BDFBB2EC8B5B7F2C392084412BC36AE4170DCF6308D02EB193F213D179BB387A01043FDCC27525549F87B97A85CCEB7AA8828E403B4EDC337FD7DCBC270ECA9A6C0DE38C2B405DC9460E3F02BE8E48C9FBA692D9618D4C621E022C6AE30400F4C7F7EA03471E898C12E48574ED3E02855619210284E41C0AAF22F63777F6DE3587D61C5BE36F7317D808B463031DEEC2CD1F01E2E1E515ED4C140862BFD3E9E7AE5A4851B97360B1D9B2BA53C7E3CF1530F54DEEBDFE6891CA1F7A";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init0 = "F1EFAF12B57FE6FB62D5CB97804D65267FB1D9EC2E8C0F9DEF2C6027B0C411BC2744FF3F39B2F382579C5CF9EF46E6C863153BB38230AE634EDF4CC89B37E9461FA4E1B7C52C0378A77EFD0D3E71EDF3F358A0BD7F63E73BA10C99B35773351B34CCEB77665809519841FC672EF0F06FF7189D0D61DBE674E13F83F9FEDDCF307FCFED5D7117815503119CD9659412203B3092C40B4FFF80E2BCFFB69739E3B86D9BF6BB88CC575A02391D72884C2308CA3DA5421AC4123640FEFB4895A01C00E74203E1EF3B61D05ACF17BBD637519B7EB71D365695D9AFF9CBA5D59753F43196C703084B37E3C102CC13F67F3B003FAC8F7E05E9365C442202ED8BC5145E45";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_bit_number = 9;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_bit_number = 9;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init3 = "5FD3BA6C89621A3CE22C2F1D36CAD274B04D800D45F78F3F263D7BCB1CD30070680CD7363DFFEE55D3D1A29D481E2FAF0EEF10141B725A553C4D60054AE0B803DBFA298914D960E0F83634EA21FCEE551A4ABB005F50B029FDBC472CB34C7A54BC5DE00D54F4F7E12DF80B0DCCDB22F37CF070BF19B6BE643DBDE5B0E251FA0C098A5D4F2D703A2CF84DA003D26D0F764CD9EE2A1CFB80689BE6A13CE4814080F3E3720D8D7338D79753EDB8BD385A09E80CF5F6133279943B83546A3F0B8176986BA02073CE038CF0742C6D1D09FBABCCEB5617A958FA0DB80A1E1250CEE83C5E783FC83A29C1CAD31A61CF6F3C087F32964EB627F199732227D0632B2EC30C";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init2 = "B94AA226926FED42B4CE2731F3DB82C892773FAEE0CA724EBB163787F9C1C295AE7FE6CFDCBFC14883681DF1DF781B4A621FE386A1D7BD18EF013DAFE3214A2FC21161ABF0375D49F6FBE98D7896C14C7D0203FB9C19D1B123A21D68E037BB107E7B760DE2EBCDABDE33E410A3C2C3B0E6D8EC93D4213B48062D5C00DAB1F187B2EF8386E3F7AA383BB051EF9E712C648AAC11F697FFDAB123B335D9C684E7CBDAD6DCF79639B58980E76FC9B4221200029CB97F85B93C79C1439B3B9F71C52151489A86185DB3EBD96C3FF81FEA599A3FDCB11BC83AD3C320495117D2F1BEC142F63933FA24F49B3E7A44AE5115A2EB909283D80806E8F6E0220D1BB432FBE7";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init1 = "3224B386107250504622760C23654AFC27D02B430F64ACF8B0682020CFEBE077ECDB41E7A8EEEBD0642E23DF004F4600357C64121235A345EF8F5B9D91E26C3C3CB4E008278F101F720B7D58C4600FD4886B8098EE845780C6DEED4673888F71F362DE6D08D6F67C828ADFFFB5F39C17689B306033367E7CA42D3BA0F172FBB5FFFAFAA541B31469A9E68F231454981804359C3CCA2FF99E874BC0729D1AFBAB1F969E31F48C1D3013FA7C67E330793243F601424FDCC05802CB3FFBB5379456910930326C17FC10DE947C77F778D1C80D162259B52E93DDC1F2D52B5B4AF05817F0600356251610490B740C8F73FE2887D551744AB1DECCE2D39F1D6E3753A2";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init0 = "09FEC93A29DCE9103819AC3C9340AB15F2A19BF5D32D60D7C48C5F528A84E830532A8D3F3C17C1DFF1731400D1D83B1C5294FA4247561FCBCFF6A124AD7F21CCD373E3E5885F0B89616B229EFF17FB447E9716990F624D5C4BC3BE3D4EBF04E2ADD6D268960B23DD1D09BF432C6D87458A82248B632790026253D015D3AEC715582751C018A9C5F78C4C6B01B28A83977CC9AA0EE5ECC9CB1D03760570C487B915EA0B5F4055DAEC0C19F403EABF76FB1A3510088D04C10CE78CE79EE743154B064322F191A76AE38B61B9D7A8BEFC1613F1A8057A97B3E4920F1257EBA73E5B649D0A9AEDC21C0C814EDF37F53906BB144E268A103EFAEE0CA0B7FAFDA14B0F";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 9;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 9;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init3 = "4E18DCC509AC14BC8BB9F7F8B2B4E3C0C62EA710B84E1FCDBEC4FA3BCBE92D3B22866E7F208DA7F60FC4D04634400D276C08FA7C329FEBFE13FBB3305585DFF7D41F3001B4D7989BDDD63FC7B85F0571EDAFFA62AD3019297745FBC3C9C81FFFEC0D171BD28D1FEDA3292F84B4C08D10D2FC310B7C22FA6AFC4DBCF039301626C96CEDBBAB37E000E3C4D344AA72E11089AB740AD5DE61998562F1F8B87687EF2F75FFC0C927ED19AE0AF3343258107FE007CD7B55469EA3FB7004025E6F601889DAFA07363240FD6F01EE85C7C01C735DADEFF60C58DFF81C0196C516C9DEE4452459054B07A240B240B17A2D237F22F060095EBE0FF169FA88E42570AFFC34";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init2 = "1F76A47829169F79D6D8FFB7BE873D9ABE54367FEE67E64FDD96D6C658BF6B9D1789A0177D301F55E246C0435881DACC14107EB7BEB87F3F2DBC32F8C23064CD98001E038EB8B45E7C8B5FEB63DFE36EEDC12F575149DACD6C87FE9BBE0FDEBF5A5E2ACFE2A15AE7B0E1A8467CC62ADAF241ADA999301C28E05CC06B729B1A598644E855E2301D965E41ED52EC8FC25EA67CC03B1976EC98759EA07690E6307409F20D4B6036FBC39D5968585D303DEEAE21E56401F3F359D34BC9B0CEC0F2E6D0721C62BFFA2F0601F8EC1688F6FBC3BE48804CBDDACB2C7DBB447DC2B3A65268D6D89282C60E868A7423AD8C2DD338E8230229629CFBC39FA247973E46C76B";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init1 = "A17AA5A5214294274EC9F76F75B7E17177FBF360F318E0381BA811D2F77AFFC3294D0C28DD01E3C0D3B9E7BFFF036F8D69514A492B4803CB89E7E1AF4D581FE4FF9745D277FA83C3CA8BB8379CFEF8BBDADCEC1A9CFCE6BF5C1621E62A5012A377A31E93B170E03B802F05D2D3FA83C326F34627E22118D36C741D3B3DFE7D7B1D5CC02F351AFCB014DF1CD23507FBC303A7E1DA37FB1FC9EBA8C13FE1F8C46A438AE3B763FB89FAD1544002E93803CEF251117B3507FFF80380E1EA67FC1C9505E97CF8FC3EFBA842ADFFAEC3FB9A9B6C8C2BCDEE20DDB0CC711AA4083F5C401C38E0139AFE1DAD4EE62F070282A85D11494E2F23FC4673CD5A762B0DD7C22F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = "098B0D4D733F1FC052C7E2A3A77AFC3D61C2A787020267951E8BE182028EC40E3D9683ABDE341947F6FE3DD2AF7F043E02E0037E16D8047DD10D0878C03D1BFAE01703E88103180CE38A4C54EED7E287F1012205467FFC2002081E8979875C7D4242FF07E3B984650348FD6C7D02A3547F0D998B2427F2F8033E8452A93F23BF01F75CFE8978643DAE8F3E255FFE0765088B1BA97D41BCEF5FDD1430310011F09E0970D288C00008E3B8E55C250EE3FC8294CDFA1038B99A8EB7EC3EFF01BCCC43FCAF28A63FE9A67DFB2F6DF70003C2E3B8E54A0C9EE2686C0AE705FCA39475D8F405B9EE39BCCDA23FC3FECAB0003F79C33099ECC00240E3B8E54F084EA244";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_first_bit_number = 9;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_first_bit_number = 9;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mem_init3 = "43B253F603FBE0060B40EFBE0479E9AEF780D047164C2B7C909827E807146925703551875C6FA75003714BD0023FF1DE6CD916800000FAE41BE3A16B91872AD67AF79EBD618AC30EFC7488032488B1EC23734BC003BBFAD5BCCE0964E0FD0DB3896B730FFC0015F5E683FE584ADC453FEF6190876D7DE6B333750BC0023906C550FF6667E3F7AC8DE334BFA40E7047D3E7CD7C9E03CCAFF3B6270BC8FF016126A3757FC000257AC16009FC07008CEE400D9F43D60C68565A8050FF31AFDECEE73FBCC61DDF4061CE53733FC00023FFFC6034FD831FF00F2FE568BFC80DD5C6DB4BF2D370606A9F2C4AB52C9BDF00A22E93B57FC00027CF3E4042EFD000CCF84C";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mem_init2 = "1E43EC87EA68518B5A3A0B228E396E8619E0ED5719B896BF418D61021420FDDE1F348660F827F55CC0B900F8E817B8A87F09689080F2911D03C0ED2D12328EA341CD62021620FCF8E0540667C7C374A951FD4903E828CD2DEB7818DBC776C23F5933CD4F025296B443AD63F21620E4F8E3D7E66858D85C5F1BB44C3F5FCD84907DDDC70373456EC7AD8FCD080197D709B1B4A03716201FF3E2FF6870F0472CBFBAF79E8B9FF993C81C47188F2AFD1ECAF6E333552197516BABB0AC3B7620FC44E3F8E853A3B7E17F63315198FFF1D669E814C4B8C93B0E9A84F173A0E43753A25DB0A43B7E20F8CC1C00E85BE3DA918363FA8343E0D911FDE18B3152038B59E1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mem_init1 = "9EAF3498A015DF4F9DADBC3B00CE0007FC7F181F63BE9D55BD15B5B1DAB30B72A4DA5F68EFD11BAFE002CC815186847B974F05BD1CFB0FF7FF0F0061FFCDFF4C956AB7E6257ECBD24DB56F6672F4EFC40C0A8A1BAD86CD4E170F0CBF14C7DFBFFC1FC0635EBD07829008B27FC8C4A0324DD18D54AC612701622E98BE500BD67814270CBF1CBA2408FC0E60E39D950178F2263CF0E7FB9F227D5AC9CCF00BDBBF8AC8692B4743D312230FACBFAB2D41EE05D78EC7D32FFDB41E14D33906466B0785D6EC9590DDCE1D0F14FFF51B47DB44E20FA4B8ABFA3F1B14C744E7C03002C36208E4D4E46C975DAACA1451B3B6F8549549AE59C203D844020DADA7A915C5F6";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mem_init0 = "1C04A6C7C014DEF0FC794BA7953D25777433F64DDA66BDD718C4D491A9B11D4258491E0791529FA6C9814B0E1FF8EED827AEAC1745C5C073C3F5888F4B98A32C1B69E0CA8D591AC1586912C022EABBF705C4BC8F00E7F327466956A813C53976767CB75CC92E5A366DC429D3909B0B125A491A47815043DB97FAF50D00E0F8DCBA7811305B84503177EC2C635BA6E1C2B5F2F5AEC454271A5FF51BF858A7B6F41455ABF700911737CD901B88AA0EC1742EA9AFC4C4EC952792D57F205390373B57851BFFFFC8A842BB8D2BEA00911538B460153751AF0C604BB39E8C07692699E9720D77DBE43FDB058503F81D7267FC47C583F200911E3F374656CDB833FB4A";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N12
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N36
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .lut_mask = 64'h010345CFAB03EFCF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N38
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_first_bit_number = 8;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_first_bit_number = 8;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mem_init3 = "FFF01FC3103887021E28F678F19400B6FE9A908837E7A4A500B9F1595551DFF810A785800598028EFFF81FA8091620A404C8028F8480CBF9FD5F113D01C9179D50974E77E5FBDFEA550B43B000002408FFF81E8C0230FC78FCF81C0180408FC7114D0F3F11C8D62CCB02547167BD0FA35F9531A080030D0F03F81F9679D1353FFE4003C1AFCAE1F91FF39709F14C15C3989361E175E627EE363B77100043DCF71FFC17907FEA18BF038FE0215830233EEC86552B05B8591DC1A4C17B45EB4782571000F801DC18F0DFFF3FC04454EAC1FE1FFFFF5E38EC9E9C7C2E13FD3129591C82B3A8B83367A0E288103801E02AF0DFFF3CC00875B84101C43FBF0C640CFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mem_init2 = "D7A82DFEE05DD5B9A71D37EE2075E7CD625F9C3C014B10681CFE3F817196A280048323DF3BFCE284F7C1F5F8E8D5A9982F108FCE64A1CFD643C65C8FFCEF70001CFE3D00930A4FFFFC850084040076D4F59272C7B59AF21A495787C28E8847C2044946D3FF8AF0101CFE1D81B97DE5C0009D00F9C5F67ABBF6192A5979ED65F2B43F6B167DCB73200FA83E60BFF0FE008CFC1F0190F268C1C10182D75E5A0C576752F498469257866A9F0B459127AA26A5E9447E85020F050DFC1F00113071DFF0FA9097A39DDFBF3D5A82B774428AA77B3E94D3A615233A8CF5C5FE6887C1E33DFC1E001857D5C03CD08E939C83FDAC1F53E32C084ABD860794955D4B85197D";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mem_init1 = "37B71364781AE1E32DFC3C013AD4A380E0D71C93782F43721C1F1CD968E58E2FEC1221ABF183672349AA405D7E9E187005FC3E0D146C6A3F8FE8E293D71F3E2DF1130224F0764998275281EDE56C627588F8DA49ABE0AC7003FC3C09743BE68CE3DBE093F00AE3B8C64D46D4C8220B01A16B085568C6182ACDF40F5BEF569C2001F83E025105C27843E012536EE9338722AE3787315288794FC51C8B3A0FD6D87B727627FB02F41000FC3C308E910E7DFC7FF153FF3C603FE1BB9722DB6FC6FF302104DE3266051D2954B26AFD589C5000FE3E6FAC44187BA1C7F15300E340421F6FD7311D310DCF9D685D2D7012FE71DACE6FE5F4D33D0000FE2810E2080E24";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mem_init0 = "0F311E13DF8D8FC70E913A2378265EEED0BB9BFC09043FDAEFCAD65103011D8000FE2859D394540910F81E168BC6A045D1E4EBC390CA15CECCB7CCA5F1798FF092145102C0ADAE0000FC3C6E470C0E0D10883D54C9184067E5D4E9C70FCC285244C5048A0DDDB836F340F21F6069571000FC3E3F826CF20510800E94CAA1E39AED30EF8078153B8D751FE1FCC2EB339B3FE4397C30511280203828FE5BE023FAE3371C1DC9CEDDAF350D63C0FE2502C364B000414ED981114127C2D450000E0000383CA47B6DB2AAFD69C79CC9A262D48669720F84FF2BAAA42EA1F7CF52A80D4F157E153000CC8C0FF82C80507FCC56FD7F87CE85D3C2922B795FFDF905CE4F";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_first_bit_number = 8;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_first_bit_number = 8;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mem_init3 = "4EA35287C4EC3D944C128F29618517061F9C28DD292DDA35217F98F6CF8795405C65A103C2831BE79AA28C924B81676568210C76C00190021F982CFF0406200B6D69E1A08F21134076123CC415FFFE14688436D6E96E95469ACDD0C700005C031FB83C71E679FC1DA53719B4877AB0B816C6854770FF91A718211B0A80DADC0605DD820F4C00F2531FFC3C126656BC1C7AE1C2B4D03D2A04EFE6A0FF0F8D1C19E338C5F4190F40D0E394E9BBE080CBD21FFC2EDA23EFDC25A84C7CE5FD76BFBC1F8A1EC07C554047C802C5DA0524F7B0E1B78CF7B98006421FFC3E7430BE7C1D314C1CE543F6B88618061ACE6F05A81DDCB5843ECAFB19E66F80765FDF804882";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mem_init2 = "0FFC3C4C2178C2488DD702E56995E3B260CB94207C11AC0A566438240E65E50BF68D40C6B4C10A6087FC3C11DAC64E15F7C819E5CF5523B97902B4C6EED1DFF50296C558E3ABE747726C3ECD6FB25F6983FC2CD8A2176E09072FF07BF3611FC93A1BB4A96A893C360CE9EE6114098551C5B89A431E3C111B83FC6C9694E861C739BE13C00A5D23BDE36BF59CBFDF1A1572CC2CC5D6E2FE2DD620A4A49EBBE35401FE0C93EF135D4ECC7BF00B6403BFF3E222464B879387451ADEF5312F767004CADDCCB66B9D2A7741FE01A49B0991671462E3F7FC3C23DB15A8C9D22CEBF10002C41EB0ECB56D90F1DA295AA144BFE4E1F621F349C12B1646BAE5FFFD679E13";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mem_init1 = "BAC6CAD07DB8A07AB815210817BF9EF7DCBF21F35636005C80E6498FC7C2D4BFA317078302CB431E3ABAEC7B730A0B6E24679E5BECEEEE020D01B15603D39CBCE0E719173032DC127131CE10FFE30319F4896D60701A006F17EE03DE0EAF36D587CBB976CD3645D5F0E7FB34C72C8B49613183C7E799091C34C6E8E0740FB71E27DB0429E2557048F640C2534C636261F0C7FE4DE3C85C2EBB8879FF3787F581DF9001B077D4BA4E49180E092AA8B25DFF43DC2C87FCB641F081FF2E85DEA3644A4939FFF7FFFE398327BB90715FC8839C3B03AA539008609089BD333AA707700081FF7B8FB43F2BD68BE3801F7DFFC4F1A0E190651212E8B89033CB687B8A2B";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mem_init0 = "2F2F91235F9718F201810007A162D6388560EC5800C6B64EEF5F03961F0D701DA4B3DB16A30B731150CE7533073C1EF06188865D70B2314D9F662023EC01493B8D27929916E34E87CEB98110F0B8E7FCD1821ACBE659C3200187A59DF6829C545F666E58E1FA827BCED2491BDEFDB994EC92F5D95699C047D518070FFBC1550100AA4331EA9AE36229DD807F7C3E85B01AA13A2A1382C499936C6A0375E558A8E997122A78F94811004F8DCE10B3399B50BF79E473C166766E299789147DF8E718E5343EF6F7E5DD645BB7FFCBF81025001B1F5E1EA53E05C09979C67879EC362F8EF3BD0381EFE78848E1D70DAA5B34E77733F5D2E31442C04BDC131039048A";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_first_bit_number = 8;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_first_bit_number = 8;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mem_init3 = "67FAC71DCD7AE557D76F7AAB897E81F85C047E7FFFFFFFFFFFFB63F860E4AD160185207E7A8F50420BE20AFC1FA2375F100258DE265B80F8582E977FFFFFFFFFFFFB20F8F0B497A91659370BCE8C4D2F07558C8FF2E937E0AF4A169733B600F07827575FFFEFFFFFFFD980E1B03827D7D1F12E3A78784B9FCE5F94B80F613F99EC75BA4D3F0100F070632DFFBFFFFEAFFF7990F1A087F280152D0B03DA87FD4A41DF99E3728C9C7C6BDC2A6DDEEF08F071A3EFFBBFFFFE0FFF3911F1C8B521B22B7E87174979082DB3873D83763F95373196252E667938F4E087EFFBFFFFFF0FEF7A00F340B33172F7098323B37FE81E49FB8DC08922963E76071E902C5338D4";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mem_init2 = "CB474FFFFFFFFFDFFFFD01E1C03993597CCC4DEBEB07691F954918A4908309DE9308C0D475AF30F4D102F7FFFFFEFFFFDFF503E1C12FDE533FE6C273A4F071802F99F8E48EF8547A7E901183A55735C49304CFFFFFFFFFFFFFE40BC3C1B9447722104D5AA47A36F9DBB8FAA6C6E43542C6823933FFF7A1F481839FFFFFFFFFFFFFE2C9C3C1AC8ADA03C4D8357BC0FC0A354D4A24BEE13092E73682B776698D748D83FFFFFFFFFFFFFFE3C187C0C0DA37602824552BF8F5F9B9CA66BD02F8050DA8BACDB75D6D2874078FFFFFFFFFFFFFFFE0D586C1CBE0109CA727F24E0233BD21FDD119FCF6954F7EA5B2268E686CF41D1BFF7FFEFFBFFFFFE0ED9EC214D877";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mem_init1 = "1E17F0DD1BB8DD8E4E663A8B45192A290CFD09258BC07BD407C00FFFFEFFFFFFFFF8EF1FC3417EF8681F427DF78FCB8699A68598286DE2FB12EA8A351B98E3D4153103FFFEFFFFFFFFF8DF3FD2B33CB91FEB2BB508149F869986E670791C4AE4E2F0D666BD61EFD487BC81FFFEFFFDFFFFF8FE3EC3A96DFB09FF5FC421C9DF869B86F7F06B0F84DD1A9926BFD88FE7E439CE00FFFFFFFFF7FFF07C7FC5198C3BF158638F55FE87FA146FF53055B534530EC06DE89A90C7A418DF01FFFFFFFFFFFFF078FF867505791CC77962C1CAA5C414FFF7CE88E595A2864FD5AED5F4E5C0907883BFFFFF7FFFFFF058FA063FBC7D38B9BE3E0700AEA015A6F5C1EC979454";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mem_init0 = "F2E81CA0E5C55F20A37F0BFFFD7F7FFFFFF171FA084F56F1C244DDD00BF75BB129EC9DB8180EB375087B0413ADC8EE640B6B6BFFFDFFFFFFFFF1E3E80604C0F31EFE1C26FA010DC93AAF0EAF60668C3418540982924F262DCFC76376FFFFFF07FFF0C3F00CF292E683687DECF9F34DF92CA368D140555828423EF7D3A4AA9BA43EC3AFF6FFFF7F01FFF087E00C8DE576F2F006DAC33B5ABC2ECC7B10FB20A8AF15919FE51ABE1FECE2916C73FFFFFF01FFF08FE2187C86C19EEF41901CBB671898A19195EFEAE51D3D3D3EDD049F3FAB08955E92437D9E41FFF08FE30EB8575DE2911E530946F87319B49FCBAFEE32E0027485C42945CBFCD27EBDD0416D1E81";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N6
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a176~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_bit_number = 8;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_bit_number = 8;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init3 = "18E97EFD495C9D1199EFB29F3B4B4AB037BB23F173D5A44BCAB8AB15D3DD0075EC0AD6B5C2F1152959D4FFC2DC4A9B670ED6F3CA8767469509BBCC0E5A7C4CBCDBC09126C8827EAE360C85EB7DBA552A124D3DC4142CE30FC087F0D67D21E69BBBE94FE65FD1225E55C50BC3909138F34521F3BB9877F56F2288ACF2CDC0C2FDE60E0D5326DFE6E2E4972C0EA6A518B2F72220F563219B6F08590B9C9BBB1B6DBFC7533921D1E988156EABA6E9EB868D71CF55FD7018859C2AFA477120F13D69FBE082A0E64FDD73A180AA61A7C21FDE0605FF1B6F2BD6D995EA421B38145B45E6BBEB0321D36F9D2B9B5F58F6DDE108D077C9427F415102E9C81DB401F2CF9C";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init2 = "BE909E21C6A938C69B78597260253BE769F79CA93C1E3657FBFF084E0B780E4AB9ADB237D4462D4985051DF66415F6DAB4458994DA374C1CC91792FF315BCFA4F61F3A3453DE74C11918FD0D083DAD4D8E101C042E4CC904CB86A08D9C125416597AC7D57B695631D777E5D6ECA8361969ADC69FD3086349663B5C7F638E29ADCD358DBC9C43623DEC2310D03A02469A946CC435FC8175A35A5BC737C8A8CCBCFD547CF07C831229D1398196E39BEA3F2240A25C264A56FF3FFD568781B019783EC1BF5C47A5A2DDFB81C287CAA6715360D9B6C56383D87D8AE784E872D0DD55D73A3ED051836DFF1E5984BAD9FB43DCA9883DE79216B8EDC8E864EDF9CB15CF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init1 = "45F12F161034E475B300818592D76865D9B241A62B0C7B1E75B23EE786A2047C98ED237D7A31E9E1EE40B10BE07013A7CEC6855F5F5577C0A0632DB1659B0BDA69ABE00F92FB0385DB5D5F9FCCA92E049A5B1C30CECC9F6934EA2A0858AEBC31E0D5224E5CCB459AA4943FF77A57459DE027B14947B281AC99EF4687E5817FB6DD3C64EF992EC6B8828110EAE6F2062F6B52BDBA5BB2EF1774976AD90C4CF854635DE621088BCEDF5334EA2DCFE36FFF287173B939A53A6FA279E3C3C088DD0DCAC2D03AB12DE6B92127D9EE1A81A1DB0C08C46413A0C03BC3EC0F9DD46B8A6F8914BFFA5FBB9D1925D0AC04A5B5FC83D89F1B20C4D34DFE70E96D44FAD0EEBE";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init0 = "496FB3FF86AD709AF5E2CDBEB17BADFEE9CA2D1DD4F49CC7A7B3DD978FAEEA2A8F0B0152ED4079E7CF77F866103D277CA29546459F5AE5676CC3F359364A6479F01A234B66B12E4B9CAF194251483D142608E760C08EF54C8D00E238D5473F2A5E6384B711366CE6097D2B127B02657888591F9E39F0A8DF10FB5D98A9230601971BB23A3B5FC20161D9397122A4BB6816B42EE9A7D9DF3BE01DC902ADFCAB6D1E22B71B2E88ADA980595C063B0633CB80C0FCD4468B5183E9607AC1F289E798DAD2477333133A03EBF01E0A74A0B822C06913F9830E87ABEE7A01E79917E179CD6147D26BFEB70B91E7A8F446E97C24B8CB8BD4375767B90154F0016EF08BA4";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_first_bit_number = 8;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_first_bit_number = 8;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mem_init3 = "78FF703163C08385C5346262FA657B094F38F058B47C48BB5B1967D6963C0956B80E74A1A15BC89EAF3C5392FE181D1B2BE6677003B8C76CF8539D7B11A25ED8412EEE6EF5AF684C2DB3BE37DBAAE003973E1782FF83E21558F263140CE2340243D3F330D9C27296940DF9610BD3C7385A9D5627FE696884C73FB382FE0D0AC0DDB19017C7484D31172C5AE3D2341473E6E44C859FC120D898D24C77BCE721F0D739B582FFE41605042DF6F4B14CFCACF19159E9DF9711ADB202C9A72A01E41FD95ABB6283840AC3E73E6582FFE0D33A4FEAEE6700CFFDE50D6958CF1DDA8152C8B3F32E16D50EAEE55ECCA5CFF5C5DAC5E83D82E1E069FD20E0FDA6000C2E19";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mem_init2 = "957940BF29888C1A0824AC5A4C7BF186A56BEEAF39AA888841B882FACAE07D660CE36424DFDA6D3BE53A10A429D895AA911AA3D933819C4D36B5A451F622F49332F899FACCE0687BEF53E424AB1387B1D63E40FB2BFD2B22BF32C9B00679B162B0E74FBFCE55A1902998980A0CE0F8BB4358042C8B5F227098DDD67BAFD82E040491CF04A331C17B4D0100C12D9286764EC0E3CAECE000CAEEF76E20F30589CD83AF0FCC7074318154CC6777A5EE2C274360FC1407D2E2F514C62E078CE0E3A301CFC922DCCD8BE91BC3DD5B1C9476CC5CE7FE3F34ADF1EF0552A48701EACD7EE2C4678784E0E62AA3C70B3882A24CFCE3B4EA7466858D37455C7C0C2B00DC4A";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mem_init1 = "0410DE4D6C59FB441B9DC404E1C9C4F5638A0581823D61ADB92D3689E9B6AF5B93C940F9C5AD78103FA2A7339DED55CEDD7CC9C23F32D0F7FDDE1DF343A4F9F191667659C344C9AAF91EF8EC0962299DCCFE2B9EA9ED1F154D3CC4C0773E3CBF0388D779452406FEEBA7DDC747B9F87A868D09DA34463F6ECC380587E082E7EC14D464C0DD7918F7021140F8D65FF9CD45D3A288007D96188B58C4349513FC8F1B69B365A15AF9DE637564C067B93531F9D62E1CD33FFB898158D01901818A3D7B95189805A131E0DB1341C52D6CB71A0A356CC72C1908AB08E01C3CA427FAA1AEAAEB23A25DC459D4A60361F021EFE877BF1CDB9C32F0686ABE65D865899C99";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mem_init0 = "D523FE1CB5D323CC883C7C387EFE9A5B5A7FC9804C57DA9486638D6C2DA56A3047C9C20548BF2CF87A7188BC5F87EDF790A66D30A177037D5E294228038905F93562BC30A3AD7C5B45E9CCF83DF4DA11E5C09CFDC07F67DF0D2440BFFA87587A456461354C8EFC86BB4E445FA3AF66046591C678DFB5426C97FE36CEC03817BE68D473205A43C3C1B6827038903CDE746F85610C63EAE321BED5C607C66E60455C6B396FC019F34989A2BB8F89CC4EC359FCA328384EC6811A83F79BBC46B392F415C787D4FAF0E68C4F8974C009F5403407F6F013ACAF7E810A382FD28ABDB270FA68973DDAB96BB635DC7FC9D6D3008FBAC166C019FE6910BBF7BB493500D8";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init3 = "EEBD681B53FBE2F5E1ED057701FF3DBFD61D58C2549BE2B581AA36394F46DA93F540C0BC3E834061BC47AF32737C28E1BB14F24469D73541E3B976ADEE303E9F09E8C3C06F8785871592EC4CF1A0A3BB4340F3E6A0681CA8B4CED3E465681C3F881B9ACBF898FEE225CCB860CE28EA0CE0BB5737D9AF809DD91E986336EC2F9E70A2FA399CF4FE40F3C7D487671711A1B4CB7C8C633141A4AC1D997840A6637EB5CDCBFB55D81FBA47FCEF0242B0CF80FC0394C1060AA155028C0EAFD57043A8B4A0583831472F2DEE76AB008C401A65471DC81534BFC03803F640BE2CD6419D2AD76994CED33ECD9933B40AAC063B5B5B7364B445C809183CFA100BA21819F3";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init2 = "F0C8A87CC462AE7380F3DE41C737DF869443E330F09166F1E28C32E789C17F307DD620330E601F3DE1F9A6D129C4332A591413435F639CE52C03E6B82358CE9BADE25577D6B8AF538F048C3CC5301F31B049333A22D4332BEAF1ED7F03EF9E6CA7CD7088F58F525D407BC5B691F93A077A6E33B60A782600E05B20F15F86F3B540F719BEB6209B6FD325A5EE13B6D5FD5ED98125B836A1E18051313455CCE0CD00168019FC947199913583A2E1283343CB1CE8B5FF19D8E8D326C92CB2C0EE3CDA7ED3E226EEB93A160B023B81546199FC898B365FD50AB93602491C3D3EE7AFF1CB61160C79E9CCF734821B76EB1773040D0CF2156E1999B596746A876435DA";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = "F4F346274E419F32AFA82E9C3C8FFC6CD33F12EBB67B1FCBE4FFF6228D91FD995DFA4BD03EFC1B768D651F73237F75E15CD7F5BFE10FE2A8DE23FF3B91AC1C2F03C4AABA4D5381998AB8F4085EC4EC82A793F177A1C20CFFFE7B0CE9DC9013D59C279C7DB7971C0C83B8EA3A2F538191AE71E51881E0D4AECE46FC15DFD4CA2A1ADF20DBD0EDF2395482C7BA581F1804FC670F8AB9551C2A34889D071DC6B1C9BF20E2B8A13130C37E08782EDB10E04E5A12CEC9433F1C3FFC47DB2ADB530754AA9E4338E279C0329625E2C6DD31232C536BB162336BC309714806F122C4478003F85C2650510E2E84C5EB0000492C8FCC8C4EFFFCC6EB972D793F21FE642168";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = "46ECF0EF25FE1FFFF13802ED519563F65599B97861C7346D928CF2418A45A0BE3FABFFDFCA8C0787D93F97C205BFE7C1FD18FDE99F6B78CD3B4BFF783F87BFBF916FE3DF47C2C8711A49D115D270013F0DFF146A0B40FE1FFFF5E23153DBA1DD865996F8687B2265EEC0E3460EFB677D908FBBA9C368CFDF33CCCC27B8FE2C7F1C0FBD7967CB981A55937B1C4005C46598F4F7AC739CC0E57E99895CE67CD9D19B065D4A7F781C351890469796B8A7DB2E382934F03C8560D2C7FB9B8A44D8807FC1D0E489F81EAEA81C952F035FE7EA58904687AA90AE1D26A012C423605374B8ACB648D37CD896148255DDDE1BEA0DA78C9D34D71FFE68589046862E28EE79";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_bit_number = 8;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_bit_number = 8;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init3 = "393A3F503798A0E644AD3DF2AF0EA734C1940BD086F2682975DC17FA929C047AA15B532F9D00D17AFA7FC086CCC08DE48F4CC3BAC008C4C951283A779530CA7CEC66A8CA231F733C43E7A38AB5C31FADB2EFE4743AD75DA029025B36AE5C48FA2B9ECB60D0695C54A13AD31F1EFE917D62919F489FDF3E155CEC3A024C5BDC617607053437F88A2ABA4EBBC66094A4C9C6607D694AEC9AE2C4151E11D50AF1E9202C90AEA224010D5201F63CE67FF52A5C3784B043D188ABCF057698745702BC8F632C3ED4697036C6FD69AC0D7DFFBCC52D85A966560BFB008D081AD3AB3C043225837A3CA250EFAF550F0EC8A05623CC4D379EBA258D891227C9EFFCCB01F0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init2 = "A3D7077C6D9EB40911B5257602D8D38BBA62CFE77B068BBE0FD7F226769A3CD0AA07C3015C84D066FC9D3C0663B93EC21B50A127E38AB294201E211E6C0FADBC3E7BC1FD34EE15203D22DED4013059CE1EE9788C341CEBEAF94B0D8337EA8CD60AA5C156E89ACDCDD15F3516648E94EDB647657127F0318DFEF42120B80014DE354866361922C3792407DE756D10AECAF84FB3CDE77E6993BAF624F4E431D2A682D433F5EC6C18465DA1F63C5439ECDF139C4FC7666094533F569CABD3AA16ECBB4D594CC419E58C984B1ADB38455C06B03316653D3B82D7F4BA2F80F20F1E403AACB6C2E6AA443CFA6C13A1D7D9F3FCE3D491D31D9A58C2B4C1B443CA322153";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init1 = "048F6E117BE609416ED5459523DC64D29F1B4A88520081B80036467E47F26A004173CCD10DB2E5DE6EAFAF4678874BF1BD85727C58F4004D3411D8A5A459A0780CC813A6F7744B5F1FA4C16C7BC38CEDBE72ED516DB8F207A8DE33E8CB09F6E63DF42E904CB5B7D83F624AF15E9945DEAE8D9A51F2834EC3DD0611B7552F58418F3FD623BF4900561CFACDA1A14504791E8BCFF1230189CBE3BF56C754E8CBE9FE5A599ABDFFFD437E051D5D4D1BF44D884F9B384D016BE666BE294E82175028321AFA7FC9B1F719D9C8F030F798E0CCA07FFEE890A603838467E601A41F3E1F8E6285C2B9C7630E991B4C460D2BF1EF112C200C427882E78D8012A1496B3C26";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init0 = "673F46D671C2D1C03A29FBC2CE6B95649338F7DC56E022330CB08C6DFD8B0FAC35C31DB327A3088938A2DFA35BB83F4C39E02973E6DD17A56973DE776FBFECCF18BDFD942B1C1880BFA916801D2CE8F2654C74074A0D1E03E2194BAC40EC375133F881AF11D80096274E1C4E713806207E5E66805D5680F2CC9B6775D75398D540CE0CB694ADDC120583FC4381EC133B1C308C03CE7802310201FD47E912F3C5B3245193D1FB7ABAC1E63CC86EF6061D261B455CB60C113749C6F50C4E301C003920E169B13C7790A453414300FC256B4378FCFAA3DA303D48937919A133F7177687114CAF60003E222E11406D1D1E8DB57E0CBFAD61AADB9FFA7F9453D099F9";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N57
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .lut_mask = 64'h0047CC473347FF47;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N42
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .lut_mask = 64'h550355CF0303CFCF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N44
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_bit_number = 7;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_bit_number = 7;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init3 = "0000000FFFFFFFFF00000000000000000007F000003FFFFFFFFFF0008458000000000000000000000000000FFFFFFFFF00000000000000000003F000003FFFFFFFFFF1003C38000000000000000000000000000FFFFFFFFF00000000000000000001F900001FFFFFFFFFF960A1B8000000000000000000000000001FFFFFFFFF00000000000000000001FC00100FFFFFFFFFFDF013D8800000000000000000000000003FFFFFFFFF00000000000000000000FC001807FFFFF9FFFCF04328800000000000000000000000003FFFFFFFFF00000000000000000000FE000003FFFC0807FE77F698000000000000000000000000003FFFFFFFFF0000000000000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init2 = "00007F400041FFC37FC6FF3C3E90000000000000000000000000007FFFFFFFFF000000000000000000003F0000003807FFFF1F076F7000000000000000000000000000FFFFFFFFFF000000000000000000003F800000077FFFFF8FC0EFB100000000000000000000000000FFFFFFFFFF000000000000000000001F80000017FFFFFFEFE04DF000000000000000000000000000FFFFFFFFFF000000000000000000000F8000007FFF801EFDF02FE000000000000000000000000001FFFFFFFFFF000000000000000000000FC000007FFC7FF81BF80DE000000000000000000000000000FFFFFFFFFF0000000000000000000007E000003FE3FFFFFFFF07C00000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init1 = "0000000000000000000000FFFFFFFFFF0000000000000000000003F00001010FF1FF24FFC38000000000000000000000000001FFFFFFFFFF0000000000000000000003FD00007CFF00047BFFF18400000000000000000000000000FFFFFFFFFF0000000000000000000001FC0000FFFC21F3FFFFFC0000000000000000000000000001FFFFFFFFFF0000000000000000000000FE00007FF3FF3FFDFFFE000000000000000000000000001FFFFFFFFFFF00000000000000000000007F0001400F87FB7BFF3FD0000000000000000000000000FFFFFFFFFFFF00000000000000000000007F8000FFDE03EEF7FEBFF8000000000000000000000001FFFFFFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init0 = "00000000000000000000003FE001FFFE79DED7BF9FF0000000000000000000000000FFFFFFFFFFFF00000000000000000000001FE001FFFDFCDAD6FF8FE0000000000000000000000004FFFFFFFFFFFF00000000000000000000000FF800BFFDEEDBD6DFEFC0000000000000000000200247FFFFFFFFFFFF000000000000000000000007FFC00FFDC6DD76DFFF4000000000000000000000F1FFFFFFFFFFFFFF000000000000000000000003FFF007FDC6ED6F7FFD0000000000000000000000F9FFFFFFFFFFFFFF000000000000000000000001FFF801FDEFEFAD7AF00000000000000000000001E07FFFFFFFFFFFFF0000000000000000000000007FFC00FD";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_bit_number = 7;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_bit_number = 7;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init3 = "00000000000002000000015800000000000FFFFF800000000000001FFFFFFFFF00000000000000000000020000000000000002DE00000000000FFFFF800000000000003FFFFFFFFF0000000000000000000000000000000000000180000000000007FFFF000000000000003FFFFFFFFF0000000000000000000000000000002000000000000000000003FFFF000000000000003FFFFFFFFF000000000000000000000040000000B400000000000000000003FFFF000000000000007FFFFFFFFF000000000000000000000000000007720000001C000000000000FFFF000000000000007FFFFFFFFF00000000000000000000000000000FF80000001CC0040000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init2 = "00007FFE000000000000007FFFFFFFFF000000000000000000000000000007FC000000F84000000000001FF8000000000000007FFFFFFFFF00000000000000000320000000040FFE000000F0C000000000001FF0000000000000007FFFFFFFFF00000000000000000380000000078FFF000001400000000000001FE0000000000000007FFFFFFFFF000000000000000003C80000003FDFFFC04001040000000000000FE0000000000000007FFFFFFFFF000000000000000001E00000007FEFFFE030000C1000000000000000000000000000007FFFFFFFFF000000000000000001E00000007FFFFFF01010180600000000000000000000000000007FFFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init1 = "000000000000000000F0000000FFFFFFFC5800380000000000000000000000000000007FFFFFFFFF000000000000000000F0000001FFFFFFFE0008000000000000000000000000000000003FFFFFFFFF00000000000000000070000C01FFFFFFFF0000000000000000000000000000000000003FFFFFFFFF00000000000000000070000401FFFFFFFF8000000000000000000000000000000000001FFFFFFFFF00000000000000000078000000FFFFFFDFC800000000000000000000000000000000000FFFFFFFFF00000000000000000038000001FFFFFFFFF202002000000000000000000000000000000FFFFFFFFF00000000000000000038000001FFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init0 = "FFFFC28040000000000000000000000000000007FFFFFFFF0000000000000000003C000200FFFFFFFFFFD00080400000000000000000000000000007FFFFFFFF0000000000000000001E800000FFFFFFFFFFC1000C98000000000000000000000000000FFFFFFFFF0000000000000000001F000010FFFFFFFFFFC0000408400000000000000000000000000FFFFFFFFF0000000000000000000F8200107FFFFFFFFFE2000008400000000000000000000000000FFFFFFFFF0000000000000000000FC000007FFFFFFFFFE0002740400000000000000000000000000FFFFFFFFF00000000000000000007C000207FFFFFFFFF600222E840000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y3_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_first_bit_number = 7;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_first_bit_number = 7;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init3 = "01FFFFFFFFFFFFFFFFFFF0000000601F000000000000000C00000011429419C0238210000000000001FFFFFFFFFFFFFFFFFFF000001FF83F00000000000000060400000000003178080228000000000001FFFFFFFFFFFFFFFFFFF000007FF87F00000000000000020000000102D042B4060010000000000001FFFFFFFFFFFFFFFFFFF80000FFFFFF00000000000000019800000140880080040060000000000001FFFFFFFFFBFFFFFFFFF80003FFFFFF0000000000000001C8000000030002000000C0000000000003FFFFFFFFFFFFFFFFFFF800FFFFFFFF0000000000000001E000000000040000050300000000000003FFFFFFFFFFFFFFFFFFF801FFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init2 = "0000000000000000F400000034000000001C00000000000000FFFFFFFFFFFFFFFFFFF801FFFFFFFF0000000000000000F000000000010000007800000000000000FFFFFFFFFFFFFFFFFFF803FFFFFFFF0000000000000000F00000000000000000FC00000000000000FFFFFFFFFFFFFFFFFFF807FFFFFFFF0000000000000000760000008000000001F4000000000000003FFFFFFFFFFFFFFFFFF807FFFFFFFF0000000000000000700000004000000005F6000000000000001FFFFFFFFFFFFFFFFFF80FFFFFFFFF0000000000000000380000004000000007FE000000000000001FFFFFFFFFE7FFFFFFF80FFFFFFFFF00000000000000003C00000000000020";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init1 = "03FE000800000000001FFFFFFFFFC1FFFFFFF00FFFFFFFFF00000000000000003C0000000000004003FF806200000000001FFFFFFFFF80FFFEFFE007FFFFFFFF0000000000000000380000000000208007FFE00280000000001FFFFFFFFF003FFC3FE007FFFFFFFF0000000000000000380000000000200007FFE02140000000000FFFFFFFFF0000001FE007FFFFFFFF0000000000000000380000000000000017E7FC1080000000000FFFFFFFF000000007E007FFFFFFFF000000000000000038400000000000000FC0021008000000000FFFFFFFE0000000000007FFFFFFFF000000000000000018000010000040002EC004E8100000000007FFFFFFC00000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init0 = "00000007FFFFFFFF000000000000000018000000000040000000018400000000000FFFFFFB00000000000007FFFFFFFF00000000000000001C000000000000001000003801000000000FFFFFF100000000000007FFFFFFFF00000000000000000C000000000000200000000000000000000FFFFFE000000000000007FFFFFFFF00000000000000000C000000000000600000000601000000000FFFFFE00000000000000FFFFFFFFF000000000000000004000000000000C00000000200800000000FFFFFC00000000000000FFFFFFFFF000000000000000004000000000000810000003300000000000FFFFF000000000000000FFFFFFFFF0000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init3 = "FDABF7F010000000000000000010003FF37FFFFFFFFFFFFF0000000000000000000000003FFD003EF3FAD7E000000000000000000078003FFBFFFFFFFFFFFFFF0000000000000000000000001FFFE01F0FFED748000000000000000007F8003FFFFFFFFFFFFFFFFF0000000000000000000000000FFFF83FFFF6F400000000000000000007F80C7FFFFFFFFFFFFFFFFF00000000000000000000000007FFF807FFFEA00000000000000000001FFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFE01FF84800000000000000000007FFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000001FFFF08000000000000000000000000FFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init2 = "FFFFFFFFFFFFFFFF000000000000000000000000007FFE01900000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000003FFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000007FFF8000003000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000001FFFFF0602000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000007FFFFDC0E000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000FFFFF81FF00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init1 = "00000000000003FFFFFFFF00000000000001FEFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000001FFFFFFFE00000000000005FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000001FFFFFFFE00000000000005FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000003FFFFFFE00000000000005FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000FFFFFFFF00000000000185FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000001FFFFFFFF000000000007E7FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000180000001FFFFFFFF0000000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init0 = "04EFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000001FFD0000000FFFFFFFF000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01C00000000000000007FFF8000000FFFFFFFF000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07F0000000000000000FFFFC000001FFFFFFFF000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FF8000000000000000FFFFF204003FFFFFFFF000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFE000000000000000FFFFF74F803FFFFFFFF0000000000C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF000000000000000FFFFFFCF807FFFFFFFF0000000000EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N51
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N0
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73 .lut_mask = 64'h0007888F7707FF8F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N2
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = "F9FE0CC808CFFFFFFFFFFFFFFFEFFFC00C8000000FFFFFFC000200000007FFFFFFFFFFFFFFF2E17E6BBBB78003DFFFFFFFFFFFFFFF87FFC0040000000FFFFFFC000F200001E7FFFFFFFFFFFFEFF018FFC7F3D68003DFFFFFFFFFFFFFF807FFC0000000001FFFFFFC000FE600DBFFFFFFFFFFFFFFF7FF846FFFFE9E000FFFFFFFFFFFFFFFF807F380000000003FFFFFFC000FFE00FFFFFFFFFFFFFFFFFBFFD77FFFF5FA400FFFFFFFFFFFFFFFE0000000000000003FFFFFFC007FFE1CFFFFFFFFFFFFFFFFFDFFC1B2FF6124013FFFFFFFFFFFFFFF80000000000000003FFFFFFC00FFFF3FFFFFFFFFFFFFFFFFFE7FE0D760003083FFFFFFFFFFFFFFFF00000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = "000000003FFFFFFE00DFFFFFFFFFFFFFFFFFFFFFFF9FF9F66FFCE3A7FFFFFFFFFFFFFFFF00000000000000007FFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFCFFE7FFFDF17FFFFFFFFFFFFFFFFFC0000000000000000FFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFF9FFA7FFFF1CFFFFFFFFFFFFFFFFF80000000000000000FFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFE7FFC0F985FFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFF8FFF62311BFFFFFFFFFFFFFFFFC00000000000000000FFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFF1FFF27E30FFFFFFFFFFFFFFFFC00000000000000001FFFFFFFF0FFFFFFFFFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = "FFFFFFFFFFFFFC3FDD0200FFFFFFFFFFFFFE01000000000000000001FFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFE03F10001FFFFFFFFFFFFFA00000000000000000001FFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000001FFFFFFFFFFFFFA00000000000000000001FFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFFFFFFFFFFFFA00000000000000000001FFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFFFFFFFFE7A00000000000000000001FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000FFFFFFFFFFF81800000000000000000001FFFFFFFF7FFFFFFFFFFFFFFFFFFFFE7FFFFFFE00000000FFFFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = "FB1000000000000000000000FFFFFFFF7FFFFFFFFFFFFFFFFFFE002FFFFFFF00000000FFFFFFFFFFF80000000000000000000000FFFFFFFFFE3FFFFFFFFFFFFFFFF80007FFFFFF00000000FFFFFFFFFFFC00000000000000000000003FFFFFFFF80FFFFFFFFFFFFFFFF00003FFFFFE00000000FFFFFFFFFFF800000000000000000000000FFFFFFFF007FFFFFFFFFFFFFFF00000DFBFFC00000000FFFFFFFFFFF8000000000000000000000007FFFFFFC001FFFFFFFFFFFFFFF000008B07FC00000000FFFFFFFFFF38000000000000000000000000FFFFFF8000FFFFFFFFFFFFFFF000000307F800000000FFFFFFFFFF10000000000000000000000000BFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y6_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_first_bit_number = 6;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_first_bit_number = 6;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init3 = "FE0000000000000000000FFFFFFF9FE0000000000000003A0000000382141990668107FFFFFE003FFE0000000000000000000FFFFFE007C0000000000000007884000000000013AA260227FFFFFF803FFE0000000000000000000FFFFF80078000000000000001658000000020CC423000802FFFFFFF803FFE00000000000000000007FFFF00000000000000000003B6480000004208002000809FFFFFFF801FFE00000000040000000007FFFC00000000000000000003BAA80000001383004004013FFFFFFF001FFC00000000000000000007FF00000000000000000000017AD01C0000000400000504FFFFFFFF001FFC00000000000000000007FE00000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init2 = "00000000000007FFE41C0000000000000003FFFFFFFC001FFF00000000000000000007FE0000000000000000000007F760180000000000000087FFFFFFF8000FFF00000000000000000007FC000000000000000000000FFF60080000000041000303FFFFFFF8000FFF00000000000000000007F8000000000000000000000FFFEC00000000244100000BFFFFFFF8000FFFC0000000000000000007F8000000000000000000001FFFAA0000008004607C0609FFFFFFF00007FFE0000000000000000007F0000000000000000000003FFFD4000000000870FD0001FFFFFFF00007FFE0000000001800000007F0000000000000000000003FFFD0000000000063DE";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init1 = "0001FFD7FFF00007FFE0000000003E0000000FF0000000000000000000003FFFD8000000000167BD8C007FB5FFF00003FFE0000000007F0001001FF8000000000000000000003FFFDC0000000200D77D80001FE37FF00003FFE000000000FFC003C01FF8000000000000000000003FFFC40000001E005FF9CC001FC03BE00003FFF000000000FFFFFFE01FF8000000000000000000003FFFC00000003800B8F39C1803E03F800001FFF00000000FFFFFFFF81FF8000000000000000000003FFFC4000000B040D0030721FDEA37800000FFF00000001FFFFFFFFFFFF8000000000000000000003FFFE4000010E06091820D620510E7000000FFF80000003FFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init0 = "FFFFFFF8000000000000000000007FFFE400000130703800387000B9F3200000FFF0000004FFFFFFFFFFFFF8000000000000000000003FFFE0000023F8203830D01E280070800000FFF000000EFFFF7FFFFFFFF8000000000000000000003FFFF000000380003859983E0E067A800000FFF000001FFFFC1FFFFFFFF8000000000000000000003FFFF2000008040020930C85DD097F400000FFF000001FFFE407FFFFFFF0000000000000000000003FFFF808000006000026301D99CD7E600000FFF000003FFFE000FFFFFFF0000000000000000000003FFFF80000003F00FB4D7873970CBF300000FFF00000FFFFC000FFFFFFF0000000000000000000003FFF";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 6;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 6;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init3 = "FFFFFFF00000000000000000000007FFFFFBC000007FFFFFFFFF63FF7BA7200001FFFFFFFFFFFFFFFFFFFFF00000000000000000000007FFFFFDCA00043FFFFFFFFFFAFFC3C7200000FFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFF400001FFFFFFFFFF69F5E47000001FFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFEFA001007FFFFFFFFFC0FEC27400001FFFFFFFFFFFFFFFFFFFFC00000000000000000000003FFFFFFFE0010D7FFFFD63FFE0FBCD7400001FFFFFFFFFFFFFFFFFFFFC00000018400000000000007FFFFFF7C00800BFFFB243FFC880967400000FFFFFFFFFFFFFFFFFFFFC00000038600000000000007FF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init2 = "FFFFBC400007FFE4FF71FE03C16F400001FFFFFFFFFFFFFFFFFFFF8000018FFC00000000000007FFFFFFFE80001FDC1FFFFA7F98908E800001FFFFFFFFFFFFFFFFFFFF000001FFFC0000000000000FFFFFFFDF0000823EBFFFFFFF87104D800003FFFFFFFFFFFFFFFFFFFF000001FFFC0000000000000FFFFFFFEF400001EFFFFBFCF7E1B20D800003FFFFFFFFFFFFFFFFFFFF00000BFFFC0000000000000FFFFFFFFF6800003FFF603137F0501F000003FFFFFFFFFFFFFFFFFFFE00000FFFFC0000000000000FFFFFFFF7A10000BFF8051587FF121F000003FFFFFFFFFFFFFFFFFFFF00001FFFFC0000000000000FFFFFFFFB900001DFF1F833C9FE98330000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init1 = "03FFFFFFFFFFFFFFFFFFFF00001FFFF80000000000000FFFFFFFFFE80002029F0E0FCB7FE476000003FFFFFFFFFFFFFFFFFFFE00003FFFFC0000000000000FFFFFFFFDE20000B97E808FB7FEE8E8000003FFFFFFFFFFFFFFFFFFFF00007FFFF80000000000000FFFFFFFFEFB00007FFA5E8DEE1AF06C00000BFFFFFFFFFFFFFFFFFFFE0000FFFFF80000000000000FFFFFFFFFFD4000BBF1FEC77BAF791C80000BFFFFFFFFFFFFFFFFFFE00000FFFFE00000000000000FFFFFFFFFFC800140677BEE7DBE7F2C80001FFFFFFFFFFFFFFFFFFF000001FFFFE00000000000000FFFFFFFFFBE60017E3FFDDCFDBF1F8480001FFFFFFFFFFFFFFFFFFE000003FFFFF0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init0 = "0000000000000FFFFFFFFFDF9002FFFDE4DED4FF0FE802001FFFFFFFFFFFFFFFFFFF000001FFFFF80000000000001FFFFFFFFFEFD000FFFEFFF9DF97DFF80E001FFFFFFFFFFFFFFFFFFB000007FFFFF80000000000001FFFFFFFFFF7E6017FFFDFBDB6D3DF981F001FFFFFFFFFFFFFDFFDB8000007FFFFF80000000000000FFFFFFFFFFBF0385FFBCEFFBF7BFEB01F663FFFFFFFFFFFFFFF0E00000007FFFFF00003000000001FFFFFFFFFFDFFEF13FFC6DFB149FF27FFFE3FFFFFFFFFFFFFFF0600000007FFFFF80003800000003FFFFFFFFFFEFFE603FFD4D96BE56AFFFFFE3FFFFFFFFFFFFFFE1F80000007FFFFFE000300000000FFFFFFFFFFFFFFF3C47E";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_bit_number = 6;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_bit_number = 6;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init3 = "FC0000001C403D7C0446A465BF1000007FF000007FFFE000FFFFFFE0000000000000000000003FFFF000000008003E3C00494944FF0800003FF000007FFFC000FFFFFFC0000000000000000000001FFFF800000004003CFC0260D9007F8C00003FF80000FFFF00001FFFFFC0000000000000000000001FFFF8000008C0007F9C0044D00C7F0400003FFC0000FFFF000007FFFFC0000000000000000000001FFFF400000000006F4A0482B03E3F0600003FFC0000FFFE000000FFFF80000000000000000000000FFFF4000000000078DC5B0330621F8200003FFF0000FFFE0000003BFF80000000000000000000000FFFF80000000400F1FF1E0D50E3BFC20000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init2 = "1FFF8001FFFE00000007FF80000000000000000000000FFFFD0000070E03FA5F368019465F8100001FFFE007FFFC0000001FFF80000000000000000000000FFFFC8000270F1BF34F8840190F1FC100000FFFE00FFFFC0000001FFF80000000000000000000000FFFFE40000507387083DEF110BB3FC180000FFFE01FFFFC0000003FFF80000000000000000000001FFFFCE80005074023F1AFA012FB7FC080000FFFF01FFFFC00001FFFFF80000000000000000000001FFFFFC000064FBA1368D7E7F1D1EFF0800007FFFFFFFFFE00001FFFFF80000000000000000000000FFFFED00000EEBFC6FE6BE7E037F9F0400007FFFFFFFFFC00001CFFFF8000000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init1 = "0000000000000FFFFFE000008F7FF3FF3AA1F810FFF8400007FFFFFFFFFF0000F3FFFF80000000000000000000001FFFFF680001A2FEF797FCFFF029FFF8400007FFFFFFFFFF9800F3FFFFC0000000000000000000000FFFFFE80005B1FFFBF2FF6FF812FFF8C00003FFFFFFFFFFDC00FFFFFFC0000000000000000000000FFFFFB8000438FFFFEEBFF7E00CFFFCC00003FFFFFFFFFFFEFFFFFFFFE0000000000000000000002FFFFFB000043FFFFFF9EFF7E20DFFFD200003FFFFFFFFFFFFFFFFFFFFF0000000000000000000007FFFFFF400003AFFFFFEE7EDE0BFDFFC200003FFFFFFFFFFFFFFFFFFFFF0000000000000000000000FFFFFDC000000FFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init0 = "FFFC20BFBFFC200003FFFFFFFFFFFFFFFFFFFFF8000000000000000000000FFFFFDA00028FFFFFFFFFFFE03F7FBC600001FFFFFFFFFFFFFFFFFFFFF8000000000000000000000FFFFFEDC0003BFFFFFFFFFFC13FF365600001FFFFFFFFFFFFFFFFFFFFF0000000000000000000000FFFFFEE400075FFFFFFFFFF807FFBF5600001FFFFFFFFFFFFFFFFFFFFF000000000000000000000037FFFFE400014FFFFFFFFFE12FFFFF7600003FFFFFFFFFFFFFFFFFFFFF00000000000000000000007FFFFF7A00010FFFFFFFFFFD0FFD8BF600003FFFFFFFFFFFFFFFFFFFFF0000000000000000000000FFFFFFFA000207FFFFFFFF8B1FDDD17200001FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N12
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69 .lut_mask = 64'h505F0303505FF3F3;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_first_bit_number = 6;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_first_bit_number = 6;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mem_init3 = "00E8D953E4FFF9800000E0000000000000000FFFFFFFC0000000001000F896AC00240478759883CEE5B7F9B841FFF0C0000000000000000780001FFFFFFF800000000010003922BC00000AA0ECF02408FD8F320C43FFF880000000000000007FE0001FFFFFFFC00000000022000838A00031800EFBC30D0F000F1B9687FFF8000000000000000FFFF0001FFFFFFFC00000000002007500190003805E2F97DEF71E23917387FFF2000000000000001FFFF8003FFFFFFFC000000000080058000000423A73FEA390F0DCE8F0C48FFFF2000000000000001FFFFC00FFFFFFFFC00000000029025C20010043A83769A30EF8DC6870143FFFF0000000000000001FFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mem_init2 = "FE05FFFFFFFFC00000000038415C3090004AC0877EA90D6F1CAFF0A55FFFF1000000000006061FFFFFFFFFFFFFFFC0000000003000AC2CE000024002630885071C13F82197FFF1000000000000079FFFFFFFFFFFFFFFE0000000003800A06D400000020A80CAAEDD1C809100AFFFF1000000000001FFFFFFFFFFFFFFFFFFE0000000000880D60C000800025B1670ADFA8C8ABE43EFFFF1000000000001FFFFFFFFFFFFFFFFFFE0000000000880008D00000000380C094DB50DD22FE53BFFF0800000000001FFFFFFFFFFFFFFFFFFE0000000001D80000000002009A5C700A08F3DD31F247FFFF40000000000F3FFFFFFFFFFFFFFFFFFE0000000000FEC5C4680";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mem_init1 = "0000004C718897CF2DBA2CE89EFFF380000000007FFFFFFFFFFFFFFFFFFFC0000000000FFC2C00000001018350A01208C5BA0CF8FEFFF3F0000000007FFFFFFFFFFFFFFFFFFFE00000000007FF46040000180001813109A7E3BBEC245FFFF26000000000FFFFFFFFFFFFFFFFFFFFE0000000000FDF1C05000240A6198EB4820001EFA218EFFFD66000000000FFFFFFFFFFFFFFFFFFFFE0000000000FFF4804000004001DABD0988750EBED34CDFFD7F0000000007FFFE03FFFFFFFFFFFFFE00000000003FF5B040000008020D910014050D9FE92F7FFE7F8000000000FFFC00003FFFFFFFFFFF00000000007FFFC40000020B8830208986F58D5E381BFFFCFFC";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mem_init0 = "00000000033FC00001FFFFFFFFFFF00000000003FF9F06000000708E684296507CD4C38DB0FF5FFC00000000023F800000FFFFFFFFFFF00000000003FFEC0600001920099D280860FCD24789FCFFDFFC00000000001F0000007FFFFFFFFFF80000000001FFF00000001C6081195A44501CF2568B447F9FFC00000000001E0000003FFFFFFFFFFC0000000001FFEE800000100000751B5623A02D5107B07FBFFC0000000000000000001FFFFFFFFFFC00000000007FE80400006E80200D054061C02C760700393FFC0000000000000000001FFFFFFFFFFE00000000007FD804000022080E3C59414C4FEEB50F00117FFC0000000000000000000FFFFFFFFFFE00";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_first_bit_number = 6;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_first_bit_number = 6;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mem_init3 = "003BFFFFFFFFF0000000000341F07B6488094647EA4F0BB81E4CA3264BB3FEFFFF00001FFFFFFFFF0001FFFFFFFFF0000000000149F07EA8065A8B5E4EF708781E08CEA07A33FEFFFF02003FFFFFFFFE0000FFFFFFFFF0000000000101F18C68A099C7A6CE5709F81C25C59D9367FEFFFF77BCFFFFFFFFF800007FFFFFFFF0000000000601D34E2A9C30A84907011EA9AE83EC076363FFFFFFF27FFFFFFFFFF000007FFFFFFFF0000000000601E05682AF21863394990C01CCCDCEE50943FBFFFFFF7FFFFFFFFFE000001FFFFFFFF0000000000601C14E8ED009FC2AA2410341C4A03A4B00D7FAFFFFFF7FFFFFFFFFE000001FFFFFFFF0000000000201D078A6";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mem_init2 = "FF75400C7FD0F6D1BB242C7C009BFFFFFFFFFFFFFFFFFF0000001FFFFFFFF0000000000001C08A26901A0B0ED3D16620512C860D9DB7FFFFFFFFFFFFFFFFFC0000001FFFFFFFF0000000000401C1861F78193BE56F606C2465180E7E28B7FEFFFFFFFFFFFFFFFC0000001FFFFFFFF0000000000C01D1028E402E65F9DE7C4C7E011088183827FEFFFFFFFFFFFFFFF00000001FFFFFFFF0000000000C01F071740833277F6EF35A7CA31D08D55E7FFEFFFFFFFFFFFFFFF00000001FFFFFFFE0000000000C01F13A70A03DD37FC884427CA39E4540FC9FFEFFFFFFFFFFFFFFE00000000FFFFFFFE0000000000401F1B4B579A9F0FF8C3C864CA39B7118769FFEFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mem_init1 = "FFFFFFFFFFFFE000000003FFFFFFE000000000000461D6478AD4AE640662035D1CA66794440FFEFFFFFFFFFFFFFF8000000001FFFFFFC0000000000003E0E0E7060C738E2842037CC0A6526DD90FFEFFFFFFFFFFFFFF8000000001FFFFFF80000000000001E031A5A1A338662C0601FCE0A6E1A46C0FFEFFFFFFFFFFFFFF0000000001FFFFFF80000000001400E0CB472621E8FED868A1B7FCEEC1064E8FFEFFE3FFFFFFE3F80000000001FFFFFF80000000000400E04FE72814D1E6F745A1843DEEEF8B933FFEFF00FFFFFF00000000000001FFFFFF800000000004006102639081424BD6496138132EA876683FFEFE0007FFF000000000000001FFFFFF8000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mem_init0 = "0000000800E100CB807AA70BE1335DF8000E8D194C3FFEFC001FFF8000000000000001FFFFFF00000000000800EB4104890BF2E839899DFC000E131ED47FFEFC001FFF0000000000000001FFFFFF0000000000080022037D9E43A2229EDBC807200FAB77807FFCFC000FFC0000000000000003FFFFFF800000000000002020F02C62A10D231E4121E0EF5781987FFEF80007E40000000000000003FFFFFF80000000000000F106CC190222D84EDFEB15E0EF5FAE58FFFCB00007E00000000000000007FFFFFF80000000000000FDC4C21128294343759251FCE948F380FFFDA00000E00000000600000007FFFFFFC0000000001000F98324002A3D3CD16D1FA1";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_first_bit_number = 6;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_first_bit_number = 6;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mem_init3 = "000000003FE60000001698004B8928C77F91E15A40027FFC00000000000400000007FFFFFFFFFE00000000003FE80400000804437E7D28C27F9C956A4002FFFC00000000000700000007FFFFFFFFFE00000000001FF40000000000E0708F3C835FAEB5404804FFFC00000000000400000007FFFFFFFFFF00000000000FF42000000050C31D459E515FEBD507CF65FFFC00000000000400000003FFFFFFFFFF000000000003FC0000000000509126399A5F09F38EDFD3FFFC00000000000000000003FFFFFFFFFF0000000000007440000000001289FB60CA9E19EE887FB7FFFE00000000000000000003FFFFFFFFFF000000000000F80000000002204A57E9D7";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mem_init2 = "8E0B5C0A7F2FFFFE00000000000000000001FFFFFFFFFF000000000000680000000000C9C95C22538F13159BFE1FFFFE00000000000000000001FFFFFFFFFF8000000000001040000000016C4C0E201E3B3E1CCBF13FFFFE00000000000000000001FFFFFFFFFF8000000000000000000000025C291422147B3E60840E7FFFFF00000000000000000001FFFFFFFFFF80000000000010000000002488993C030FB13C3D9799FFFFFF00000000000000000001FFFFFFFFFF800000000000180000000000600CAC2104B578DA07E3FFFFFF00000000000000000000FFFFFFFFFF00000000000010000000000042000000075531970F8FFFFFFF0000000000000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mem_init1 = "0000FFFFFFFFFF0000000000000A2002000008018200280374B58C0D1FFF7FFF00000000000000000000FFFFFFFFFFC0000000000007C000000004008920000C16B2FFBE3FFF7FFFC00000000000000000007FFFFFFFFFC0000000000001E010000002000480000B8ABE182EFFFF1FFFF00000000000000000007FFFFFFBFFC0000000000000222800000000100E12DEFCD42A1DFFFF8FFFF80000000000000000007FFFFFFFFFE00000000000009AF9000C00240050B473EEBD810BFFFF07FFF80000000000000000003FFFFFFFFFE00000000000006530002000230D16231DF6BEA083FFFF07FFF00000000000000000001FFFFFEFFFE00000000000006D50";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mem_init0 = "000000004145210F6BD940EFFFFF8BFFFC0000000000000000001EFFFFFFFFE000000000000013E8000000000425200813B32FAFFFFFDBFFFC0000000000000000001EFFFFFFFFC00000000000001BEA000000008C547AD6C1BA147FFFFFD3FFFC0000000000000000001FFFFFFFFFC000000000000006F00000020153142EAB82D1447FFFFFD1FFFC0000000000000000001FFFFFFFFFE00000000000000176000000009008342F7703E6FFFFFF90FFFC0000000000000000001FFFFFFFFFE000000000000000F80000000B40A10DBCEB86F5FFFFFFC0FFFC0000000000000000000FFFFFFFFFE00000000000000E580000001110149DA7B2030BFFFFFFC0FF";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N0
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a174~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68 .lut_mask = 64'h000F3535F0FF3535;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N6
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 .lut_mask = 64'h27220F0027770FFF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N8
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_first_bit_number = 5;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_first_bit_number = 5;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mem_init3 = "FFFFFFFFFBC1130100109400C9D12D86D3E0D1063F7E1FFC0000000000040000F807000000001E07FFFFFFFFFF3B1F000008178A40F6A002D38DA595BFF9CFFC000000000007003FF007000000081E07FFFFFFFFEFAEB9000000049058AAF640B8B79D3777F4CFFC000000000004007FFA070000003F1F07FFFFFFFFF3BEB801000050439C3E169F030AF85B319443FC000000000004007FFF030000003F5F02FFFFFFFFDFEE0800000009158D9F38F4C3C89EF42076007C00000000000000FFFF030000003FFF00FFFFFFFFFFE32400000003BF22FBA2AC8195D131CB6C003E00080000000007FFFF838000003FFF00FFFFFFFFFD2EA4000001816809EBC817";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mem_init2 = "692D78799FA0003E0000000000000FFFFF81800000FFFF00FFFFFFFFFFF7400000030DE86F7A0B3D442D6B6C1C30003E0000000000001FFFFFC180000FFFFF80FFFFFFFFFFCCF0800001E1ECC40436000CC00E244920003E0000000000001FFFFFC180001FFFFF80FFFFFFFFFFC0600000000000320532056EC66B9A0B00001F0000000000001FFFFFE1C000FFFFFF80FFFFFFFFFF8C30000000064519846221E65D4F099B80001F0000000000001FFFFFF1C000FFFFFF80FFFFFFFFFFA63800000404609C025835A219E5DBC800000F0000000000003FFFFFF8C001FFFFFF00FFFFFFFFFFE60E0000000802CA00400D62D0C0F7AB00000F0000000000007FFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mem_init1 = "FFF8C003FFFFFF00FFFFFFFFFFF5A080000008008405C001637C39355E00800F000000000000FFFFFFFCC003FFFFFFC0FFFFFFFFFFF8002000000000C816828BDD6C6AC4BF00800FC00000000000FFFFFFFC4003FFFFFFC0FFFFFFFFFFFF9010000000024411F8BB71738A139F00E00FF00000000000FFFFFFFE6003FFFBFFC0FFFFFFFFFFFF78C00000000330575A46EED01067FF00700FF80000000000FFFFFFFE6003FFFFFFE0FFFFFFFFFFFF0FE5000C005000C302B9449DCFEBFF00F807F80000000000FFFFFFFE3003FFFFFFE0FFFFFFFFFFFFDB700030004F91403249CCC4558BDF00F803F00000000000FFFFFFFF1003FFEFFFE0FFFFFFFFFFFF96BA";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mem_init0 = "000002004114616E696FD4CFFF807407FC00000000007FFFFFFF1103FFFFFFE0FFFFFFFFFFFFFC42000000000E0509618D3114AFFF802407FC00000000007FFFFFFF1903FFFFFFC0FFFFFFFFFFFFE1FA00000100166633E11FE821BFFF002C03FC00000000001FFFFFFF1807FFFFFFC0FFFFFFFFFFFFFBE400000081221428EE5CD568FFFF002E03FC00000000001FFFFFFF1807FFFFFFE0FFFFFFFFFFFFFE3F00000201611B05A3EFF88FFFFF006F03FC00000000001FFFFFFF1807FFFFFFE0FFFFFFFFFFFFFF5000000100C0820E00EB87ABFFFE003F03FC00000000000FFFFFFE0C07FFFFFFE0FFFFFFFFFFFFF18A0400861B5015C62A1B1C07FFFF003F03";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_first_bit_number = 5;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_first_bit_number = 5;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mem_init3 = "FCFF9443330631800000E0000000000000000FFF00FFC3FFFFFFFFEBFAA4958600248CFB0D93438E19BB27A8A63238C0000000000000000780001FFF01FF81FFFFFFFFE9F0729D3200002EDF2BE6A4E8E381CF4C7C023480000000000000007FE0001FFF01FFC1FFFFFFFFDBF46A8A2600110886F33E898F026FE63758133C000000000000000FFFF0001FE001FFC1FFFFFFFFFBFCD2818C8003808AFACB30E71C2386C9395326000000000000001FFFF8003FF000FFC3FFFFFFFFF7FBBD819400027966A7383CD8C6EC6CF956132A000000000000001FFFFC00FC2000FFC1FFFFFFFFD6F93D449D00038B1B1A00A81FC66C20E9E69E28000000000000001FFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mem_init2 = "FE05F83000FFC1FFFFFFFFC7BE1E26D8002D469AA40A2A181C23AC9D2536E1000000000006061FFFFFFFF00000FFC1FFFFFFFFCFFFEFAE70020240589F2189801C9C2C116996E9000000000000079FFFFFFFC00000FFE1FFFFFBFFC7FE73FD50040000C9ACC39AF21C604067C7A769000000000001FFFFFFFFFF800000FFE1FFFFFFFFF77E8D0A320800001218C138822C6324E40F8769000000000001FFFFFFFFFE0000007FE1FFFFFFFFA77E7ECB22000020B0449882CD0D1AB7C0FB83E8800000000001FFFFFFFFFF0000007FE1FFFFFFFFA27FEBC462004039F0712ABF499D3974B1A793FC0000000000F3FFFFFFFFFF0000007FE1FFFFFFFFBC102BA660";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mem_init1 = "00000006A1303FD3ED5F03BF6ED6DB80000000007FFFFFFFFFFC0000007FC1FFFFFFFFF403FEA25000280101671007AE2557F7531ED7DBF0000000007FFFFFFFFFFC0000007FE1FFFFFFFFFE00E901F0001102048130008CD35231066FA7DA6000000000FFFFFFFFFFFC0000003FE1FFFFFFFFFF27A704900200A4BBE8800E0C5904401C1FA4EE6000000000FFFFFFFFFFFC0000003FE0FFFFFFFFF3408AC49002001104D0409FA8080228F19D21F7F0000000007FFFE03FFFFE0000003FE0FFFFFFFFFFC2EC8510000010004B50912BAC159E52A78187F8000000000FFFC00003FF000001FFF0FFFFFFFFFF430AA10000229058923C8260B689F8053FD18FFC";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mem_init0 = "00000000033FC00001FF00000177F0FFFFFFFFFDE4E990000080FABC9A24984F70F93B3270E81FFC00000000023F800000FF0000003CF0FFFFFFFFFFE396F500000282897A52200F10FDBD1EFCE0FFFC00000000001F0000007F00000000F87FFFFFFF9EFF6103000114E23FF308206F13D8AA7406431FFC00000000001E0000003F00000000FC3FFFFF7FB6FF05210100878915C1B542157A83BA6BB27F7FFC0000000000000000001F000000003C2FFFFFFCFFFF146F0100A64980228249323006DCFB8F393FFC0000000000000000801F000000003E2FFFFFFFFBBFD60F0109200003A32C096D6FC5BEE79913FFFC0000000000000000E00F000000003E2E";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_first_bit_number = 5;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_first_bit_number = 5;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .mem_init3 = "003BFC000003F000FFFFFFFEBD0E38E2F1E910A99A6FE38719335298290DBC8000FFFFE003FFFFFF0001FC000001F000FFFFFFFCB50EA12E5BD808922D2F0097115889D611CD7C8000FDFFC01FFFFFFE0000FC000003F000FFFFFFFEFD0CF2E2823223720E37E27F1BF6F5B559997C8000884300FFFFFFF800007C000001F020FFFFFFF9F92DDAC497C6D5360882E5B98D85CC3990DDFDD0000D8000FFFFFFF000007C000000F004FFFFFFF9E915D16A89A0CC03387212481BC57C927ABDD9C000008003FFFFFFE000001E000001F00CFFFFFFFDC9B58CC67F6D490BDB3A66206F8931871C29D8C000008007FFFFFFE000001E000001F00CFFFFFFF9D928456F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .mem_init2 = "9B2E54B9EDD4835D5250448A1964DDF000000007FFFFFF0000001E000001F03CFFFFFFFFD135768F5E7708A4B0C90E5C0DC8C59E34D8FDF80000000FFFFFFC0000001F000001F038FFFFFFFA2134E7B6503A6292B578045FCBD013D10A48BCFC0000003FFFFFFC0000001F000001F000FFFFFFF221256955B069600E07E30FBDC59CCEE7D9D9FCFE0000007FFFFFF00000001F800003F000FFFFFFF2318C596AEC129280A775393F23921668B700FCFF000003FFFFFFF00000001FC00003E000FFFFFFFA018F802E882A9400433C8587635127945460F8FFFFE07FFFFFFFE00000000FC00003E000FFFFFFF221CFCEE3D9668F8DA4C589B320D02DF0C860F8FF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .mem_init1 = "FFFFFFFFFFFFE000000003C00003E000FFFFFFF6045E47452D496A663B1E6EA2DC5D7021C3F2FCFFFFFFFFFFFFFF8000000001E0001FC000FFFFFFFF03DA7AA52F0AE3B45F34EE8B205D5E397CF2CEFFFFFFFFFFFFFF8000000001F0001F8004FFFFFFB701DE574BE541156506636D5BD05DBE02CAF0DEFFFFFFFFFFFFFF0000000001F0001F812CFFFFEFA090DA4564530142822F4D80003ECDF742FC70FFFFE3FFFFFFE3F80000000001F8C03F813EFFFFFFE9E0DE90448E18F19AF73A402BDF0D8A4FB1C0FEFF00FFFFFF00000000000001F8007F837EFFFFFFF8F852A781C0D5596FDADBE09C6ECD627A5FC1FEFE0007FFF000000000000001FF00FF83FE";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .mem_init0 = "FFFFFF75F8D1808018ADC0F32171772420F8813D0BC1BEFC001FFF8000000000000001FC00FF03FFFFFFFFF7F0D6452EC90AB46FD88E56FB22F8063E9981BEFC001FFF0000000000000001FCC0FF03FFFFFFFFF7FA1A8706814290669F64BF04D2F91023EF853CFC000FFC0000000000000003FE80FF83FFFFFFFFFFFA7DA9EE3D0A50020C887E151E1FF08B378C3AF80007E40000000000000003FF80FF83FFFFFFFFFFFEAD4F0A2148597E102AD5897E1BE8BBD30C38B00007E00000000000000007FFC0FF83FFFFFFFFFFDE830E0B006A019D26140C1DE20E15AD8F0427A00000E00000000600000007FFC0FFC3FFFFFFFFEFFF91826D00040C39CD093291";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N24
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a173~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init3 = "FDBAA1958BB00000007FFFFFFFEFFFC00C800003F0000003FFFDFFFFFFF80000001900005FEA9EFFB1AE7B0EBC200000007FFFFFFF87FFC004000007F0000003FFF0DFFFFE180000001FE0007ECE07BE37F8BFFFAD200000007FFFFFF807FFC000000007E0000003FFF019FF24000000003FE00017E8278FFFF4DDCF10000000007FFFFFF807F3800000000FC0000003FFF001FF00000000007FE0000BFC2C87FFFBC19BF400000001FFFFFFE00000000000000FC0000003FF8001E30000000001FFE0000CFC3959FE785BD2C000000003FFFFFF800000000000001FC0000003FF0000C00000000001FFE00022BF043487F7CF7C0000000003FFFFFF00000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init2 = "0000003FC0000001FF2000000000000005FFA00001BB978A6C031C5B8000000003FFFFFF000000000000003F80000000FE0000000000000003FFE0000047E9787E20C9850000000007FFFFFC000000000000003F00000000FC0000000000000003FFF400003BFF55B134CCAF000000000FFFFFF8000000000000007F00000000FE0000000000000003FFFFC0000EFBB2CF85D3FC000000001FFFFFE000000000000000FF00000000F8000000000000000FFFFFFCFFFF97CF922E15F8000000003FFFFFC000000000000000FF00000000F800000000000000DFFFFFFFFCFFF23FED7A48F0000000003FFFFFC0000000000000E0FE00000000F000000000000020";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init1 = "FFFFFFFFFFFFFC4222BDF0F0000000013FFE010000000000000000FE00000000F00000000000002FFFFFFFFFFFFFFE3C0EFC01F0000000077FFA000000000000000400FE00000000E00000000000003FFFFFFFFFFFFFFE00FF9801F80000003FFFFA000000000000000800FE00000000C08000000000003FFFFFFFFFFFFFFFC0010001F80000007FFFFA000000000000000000FE00000000C1FF0000000000FFFFFFFFFFFFFFFF00040000FC000001FFFE7A0000000000001C0000FE0000000087FF0000000001FFFFFFFFFFFFFFFE00000000FE000007FFF8180000000000005E3FE0FE000000008FFFC00000009FFFFFFFFE7FFFFFFE00000000FE000707FF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = "FB100000000000001FF8007F000000008FFFF827FFFFDFFFFFFE002FFFFFFF00000000FFFC1FFFFFF80000000000000001FF00FF000000003E3FFFFFFFFFFFFFFFF80007FFFFFF00000000FFFFFFFFFFFC0000000000000001FF003FC0000000380FFFFFFFFFFFFFFFF00003FFFFFE00000000FFFFFFFFFFF8000000000000000100001FF00000007007FFFFFFFFFFFFFFF00000DFBFFC00000000FFFFFFFFFFF8000000000000000300000FF8000000C001FFFFFFFFFFFFFFF000008B07FC00000000FFFFFFFFFF38000000000000000100000FFF0000008600FFFFFFFFFFFFFFF000000307F800000000FFFFFFFFFF10000000000000000000000FFF400000";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_bit_number = 5;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_bit_number = 5;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init3 = "020100BFE3BFF1A5FBB95A1ED0FFFFFF83F000007FE01FFF0001FFE0FFFFFFFFFFFFFFFFFFFFC0000E0080BFF7FFF20FFFB6B56452FFFFFFC1F000007FC03FFF0001FFC0FFFFFFFFFFFFFFFFFFFFE0000700007FFBFFE807FD9F20FFDA4BFFFFC1F80000FF80FFFFE000FFC0FFFFFFFFFFFFFFFFFFFFE000060401373FFFA0E6FFBB2F73BAE3FFFFC1FC0000FF00FFFFF800FFC0FFFFFFFFFFFFFFFFFFFFE0000800017FFFFFF610FB7D45CDFCF1FFFFC0FC0000FF01FFFFFF00FF80FFFFFFFFFFFFFFFFFFFFF0000A00019FFFFFEA85A4FCC181287BFFFFC0FF0000FE01FFFFFFC4FF81FFFFFFFFFFFFFFFFFFFFF000070000FFFBFF761E61F2B3D88A39DFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init2 = "E0FF8001FE01FFFFFFF87F81FFFFFF7FFFFFFFFFFFFFF000028001C8F1FC0B8FC97FE791207EDFFFE0FFE007FE03FFFFFFE07F81FFFFFF7FFFFFFFFFFFFFF00004C80058F0EFA097F7BFE7E0203AFFFFF07FE00FFE03FFFFFFE07F81FFFFFF7FFFFFFFFFFFFFF0000DE0003AF8DE7367C18EFEA4303E3FFFF07FE01FFC03FFFFFFC03F80FFFFFFFFFFFFFFFFFFFFE0000708004AF8872003903FFCC4903EFFFFF03FF01FFC03FFFFE0003F80FFFFFFFFFFFFFFFFFFFFE00002501049B015189DC8081E64450E7FFFF83FFFFFFC01FFFFE0001F80FFFFFFFFFFFFFFFFFFFFF00000C810CF11802906F9FC0F18518E9FFFF83FFFFFFC03FFFFE3000F80FFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init1 = "FFFFFFFFFFFFF000014F083F72E38F07F186570363077FFFF81FFFFFF000FFFF0C000F807FFFFFFFFFFFFFFFFFFFE000014200325E7D4BE94A04183603877FFFF81FFFFFF00067FF0C000FC00FFFFFFFFFFFFFFFFFFFF00000B4101E4EFF85E9E6F0004F8137BFFFFC1FFFFFE00023FF000003C007FFFFFFFFFFFFFFFFFFF000007C081FC6FFE7911CB83033C0533FFFFC0FFFFFE0000100000003E001FFFFFFFFFFFFFFFFFFD0000024C00BC1FFFEB6BFE4E27B60725FFFFC0FFFFFC0000000000003F000FFFFFFFFFFFFFFFFFF80000048C009C4FFEFDC73B9208156D3DFFFFC0BFFFF80000000000003F0007FFFFFFFFFFFFFFFFFF0000066C016FEFFFEFB";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init0 = "18F8E0C03ECB8FFFFC07FFFF00000000000007F8007FFFFFFFFFFFFFFFFFF0000010404D70FFFFE9C33FA0431C9B9FFFFE01FFFC00000000000007F800FFFFFFFFFFFFFFFFFFF000003E7007D5FFFFB474EFF5E15362BFFFFE0003F800000000000007F000FFFFFFFFFFFFFFFFFFF000002DD0022AFFFFFEAF1FB0A6F376BFFFFE00000000000000000007F000FFFFFFFFFFFFFFFFFFFC8000150200FBFFFFFFFBE931CE3D50BFFFFC00000000000000000007F001FFFFFFFFFFFFFFFFFFF80000070000EBFFFFFFFE33B9A758B8BFFFFC0000000000000000001FF007FFFFFFFFFFFFFFFFFFF000024B71803BBFFFFFFFE4D38D9510DFFFFE00000000000000";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_bit_number = 5;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_bit_number = 5;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init3 = "00181FF007FFFFFFFBFFFC7FFFFFF8000003A98009BFFFFFFDBEB9DFCBA09FFFFE00000000000000001F7FF007FFFFFFFFFFFFFFFFFFF8000007FC000A9FFFFFFF47EAE2E1C0DFFFFF00000000000000001FFFF00FFFFFFFFFFFFFDFFFFFFC000003F80086EFFFFFFFFFFCBCD7D0FFFFFE0000000001E00000FFFFE01FFFFFFFFFFFFEFFFFFFFC000002E060428FFFFFFFFC982DA42C3FFFFE00000000038680007FFFC03FFFFFFFFFFFFE1FFFFFFC0000017B40190BFFFF2AFCFC0FBCD3FFFFFE00000000019FC000FFFFC01FFFFE7BFFFFEC7FFFFFF80000013920F653FFF0F28FFF484962DFFFFF00000000011FCF60FFFFC01FFFFC79FFFFECFFFFFFF800";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init2 = "0000FED83F55FFB29DB33643ED6EBFFFFE00000000002FFFF07FFF801FFE7003FFFFFFFFFFFFF80000007D9880E1CD0DFFFE3FA99088FFFFFE0000000001FFFFF85FFF007FFE0003FFFFFFFFFFFFF00000005E42008134DF87EF0F4B157BFFFFFC000000001BFFFFFCFFFF007FFE0003FFFFFFFFFFFFF00000003FA2080EEBFFF4E379D6BBA87FFFFC000000003FFFFFFFFFFF00FFF40003FFFFFFF7FFFFF000000017D3C307BFFF40C07AE99509FFFFFC000000183FFFFFFFFFFE00FFF00003FFFFFFFFFFFFF000000007D101231FFABACB7F743F98FFFFFC028000382FFFFFFFFFFF00FFE00003FFFFFFFFFFFFF00000000FC050FA6FF4F04DC5B90EFAFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init1 = "FC00C000383FFFFFFFFFFF00FFE00007FFFFFFFFFFFFF0000000059E01018F44EE1E932DBF41FFFFFC014000FC3FFFFFFFFFFE00FFC00003FFFFFFFFFFFFF000000005D91F013A3DC008BDF1B653FFFFFC01E007FEFFFFFFFFFFFF01FF800007FFFFFFFFFFFFF000000003DE80073FFDF548BCE5C8FBFFFFF407FE3FFFFFFFFFFFFFFE01FF000007FFFFFFFFFFFFF00000000179A003DCF9FDBB66D667EB7FFFF407FFFFFFFFFFFFFFFFE000FF00001FFFFFFFFFFFFFF000000000FA7B0446A72F16BE2470BB7FFFE00FFFFFFFFFFFFFFFFF0000FE00001FFFFFFFFFFFFFF000000000BD5E33BFCF991F3C291F777FFFE01FFFFFFFFFFFFFFFFE0000FC00000F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init0 = "FFFFFFFFFFFFF0000000003C4FA07FBF96B9FDE49F9FFDFFE03FFFFFFFFFFFFFFFFF0000FE000007FFFFFFFFFFFFE0000000003C1F7A7FFDD29FD4D568C7F1FFE03FFFFFFFFFFFFFFFFB0000F8000007FFFFFFFFFFFFE0000000000ED5B65FF9B4F71FFD31F7E0FFE03FFFFFFFFFFFDFFDB80000F8000007FFFFFFFFFFFFF0000000000A6E37AFFB072DC2C1874FE099C03FFFFFFFFFFFFF0E000000F800000FFFFCFFFFFFFFE00000000005FC18EFFB0FDBA5E1FCF80001C07FFFFFFFFFFFFF06000000F8000007FFFC7FFFFFFFC00000000002FF91FFFDAC8BF6C71D400001C07FFFFFFFFFFFFE1F800001F8000001FFFCFFFFFFFF000000000001BFE23AFE";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_first_bit_number = 5;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_first_bit_number = 5;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init3 = "FE00000000000FFFFFFE0C07FFFF9FE0FFFFFFFFFFFFFFD60401C0314040810074EA0FFFFD01FFC1FE000000000007FFFFFC0C07FFE007C0FFFFFFFFFFFFFF899507E010000762F2280837FFF8007FC1FE000000000003FFFFFC0C0FFF800780FFFFFFFFFFFFFE9D4007F80020D75F2D022F2FFFF0007FC0FE000000000003FFFF00061FFF000000FFFFFFFFFFFFFC4A76079C00410858E360BE1FFFE0007FE0FE000000000401FFC000067FFC000000FFFFFFFFFFFFFC4626FF00000001DEA2707B3FFFE000FFE0FC000000000000FE000007FF0007F000FFFFFFFFFFFFFE8480E300000001F986757EFFFFC000FFE0FC0000000000007E000007FE001FF800";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init2 = "FFFFFFFFFFFFF8014BE200003178BBC7BAA3FFFF0003FFE07F00000000000000000007FE007FF800FFFFFFFFFFFFF808CA270000887DDEC722A7FFFE0007FFF07F00000000000000000007FC07FFF804FFFFFFFFFFFFF0004836000041FE9A88A003FFFC0007FFF03F00000000000000000007F80FFFF81FFFFFFFFFFFFFF000B43E00001FDBBD90320BFFF80007FFF03FC0000000000000000007F81FFFFDFFFFFFFFFFFFFFE000183E00005FFB98833009FFF8000FFFF83FE0000000000000000007F01FFFFFFFFFFFFFFFFFFFC000683800007FF7885AB101FF70000FFFF81FE0000000001800000007F01FFFFFFFFFFFFFFFFFFFC0001B000000BFFF95D9";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init1 = "D601FFEC000FFFF81FE0000000003E0000000FF01FFFFFFFFFFFFFFFFFFFC0000200000877FE1BB65F007FA1000FFFFC0FE0000000007F0001001FF83FFFFFFFFFFFFFFFFFFFC00066000003BDFF5B7A77C01FE3400FFFFC0FE000000000FFC003C01FF83FFFFFFFFFFFFFFFFFFFC0007A000003A1FF104623C41F5DA41FFFFC0FF000000000FFFFFFE01FF87FFFFFFFFFFFFFFFFFFFC0001C000003D7FFD70C7BF3C38F187FFFFE0FF00000000FE07FFFF81FF8FFFFFFFFFFFFFFFFFFFFC0001000001B4FBBBFFD881E35E5A07FFFFF07F00000001FE01FFFFFFFF8FFFFFFFFFFFFFFFFFFFFC000B00000261F982E751A621E171CFFFFFF07F80000003FC007";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init0 = "FFFFFFF8FFFFFFFFFFFFFFFFFFFF80000C00006EEF8CA75C858FFFDA26DFFFFF07F0000004FF8003FFFFFFF8FFFFFFFFFFFFFFFFFFFFC0000A00044C07DF57CE67E1D60BAA7FFFFF07F000000EFF0080FFFFFFF8FFFFFFFFFFFFFFFFFFFFC0001200009C7FFFC78447C1F190A5FFFFFF07F000001FFE03E01FFFFFF8FFFFFFFFFFFFFFFFFFFFC00014000017FBFFDB1AD37A22EAA1FFFFFF07F000001FFE1BF803FBFFF0FFFFFFFFFFFFFFFFFFFFC0004A00009FF9FFE76D4FE267F905FFFFFF07F000003FFC1FFF0003FFF0FFFFFFFFFFFFFFFFFFFFC0004380007FC0FF45AE878C68BC4A2FFFFF07F00000FFF83FFF0001FFF0FFFFFFFFFFFFFFFFFFFFC000";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N6
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 .lut_mask = 64'h44770C0C44773F3F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N36
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67 .lut_mask = 64'h333305AF05AF05AF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N38
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y9_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_first_bit_number = 4;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_first_bit_number = 4;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mem_init3 = "000000005E8DFCFEFDEDFFDF1386F302D91370A290A6E01C07FFFFF8000403FF07E4F800E1FFE678000000005DC8F4FFFFFFE9A6B01D549998652D16586EB01C07FFFFF8000707C00FE4FC20E1F7E6780000000057FF66FFFFFFFB6FE3710295402B04388FF8301C0FFFFFF000041F8005E4FE38F3C0E37800000000134D47FEFFFFAFAE4AC49B3B78C220E358B7BC0C07FFFFF800041F8000F2FF007FC0A33D000000002E89F7FFFFFFF6A967561FB940E457B26BB0FF8C0FFFFFFC00001F0000F2FF00FFC0013F0000000001C8DBFFFFFFFF51D6AFCE7B417B836A94D33FCE0FF7FFF80000F80000737F00FFC0013F00000000032D5BFFFFFE7DEEF84FBDA0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mem_init2 = "4DCD35F3B2BA3FCE0FFFFFFC0000F00000797F80FF00013F000000000090BFFFFFFCF35FBEFFDE4CA6CFF0DAA567DFCE0FFFFFFF0001E00100397F01F000018F0000000000034F7FFFFE1F3A378FE9F7AF06CD14BDC40FCE0FFFFFFF0303E00000397F01E000018F00000000002F9FFFFFFFFD7AFF87EDFA9D5ED56DCDC80FE70FFFFFFF63A3E00001193F010FC0018F000000000063CFFFFFFFF9FFEEF3BDDF84A9B7EA15780E670FFFFFFF7FFFE000FB0D3F030FF80387000000000059C7FFFFFBFFFF6B7BB6E980BFA33D2BF0007706FFFFFFFFFFC003FFC42F0607FE070700000000001DF1FFFFFFF3BC55FFBFB289760E3BB4C0007704FFFFFFFFFF8007";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mem_init1 = "FFC42F0C03FF0F070000000000025F7DFFFFFFBE7DEB37F05A4777D941E08073061FFFFFBC3F001FFFE2A20C0FFF07C7000000000000BFDFFFFFFFFF7CAC7D6FB058FF1E00E08033C03FFFFF001F001FFFF3201C0FFF87C7000000000002CFFFFFFFFDFFFB8A076C6E460FDE68E0E031F03FFFFF001F001FFFF9501C0FFB87C7000000000101B557FFF3FFFCCFDEB3FDC07923A118E07071F81BFFFF007F001FFFF1781C0FFFC7E700000000000DF00BFFF3FFBBFEFD4F2AB218CF16D0F0F838F81BFFFF007F001FFFF9A81C0FFFE7E3800000000004902FFFDFFFBB6FEDEE45F2F00D70A0F0F81CF01BF3FF007F003FFFFC881C0FEFE7E300000000000E3C5D";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mem_init0 = "FF7FFDFFBFAABF57AB88FC0C00607438FC1FFDF8000F807FFFF0991C03FFF3E000000000007E648DFFFFFFFEF5DBD7FB9DCBC34C00602438FC1FDFF8000780FFFFF0951C03FFF3C0000000000002CEBDFFFFFEFF7FFBB5B4683FD13800E02C3C7C1FDFF80007E07FFF80943803FFFBC00000000000318FEDFFFFFF7FDEFEEEC61DB726C000E02E1C7C0FFFF80007E07FFF0094380BFFFFE0000000000021838AFFFFFD7F4EF7FD851ACCBAE000E06F1C7C0FFFF80007E078F8009C387FFFFFE20000000000047DD7FFFFFEFEFBD6E9EAA4EB1FF801E03F0C3C0FFFF80003F07BE0018A383FFFFFE700000000000471C7FBFF79F6EB7BAEB5B57132F800E03F0C";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_first_bit_number = 4;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_first_bit_number = 4;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mem_init3 = "E60FDF050B7943800300E0000000000000008E00FF01CC3E00000034C51267D5FFFD6F587D9B70261A24C2C716CD58C0030000000000000780019C00FE07867E000000228F4D68C3FFFFDDC82C6E67101C66C91F143D50801F0000000000007FE0019C00FE07C67E0000001BD98F4A21FFFDFD5F99580627E2918EFAE16CC8001F00000000000FFFF0019C1FFE07C67E0000003F1153F0BE7FEC6DFAB9B5FD7701373C915AA4DA00FF80000000001FFFF800300FFF07C47F00000033C44EF6ABFFEF9795938A7E3FD8F82B68B9CCD600FF80000000001FFFFC00C3DFFF05C67E000000144488BBA2FFFCBCDADEBE1293DB7AE3DB9D61D400FBC00FC000001FFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mem_init2 = "FE0587CFFF05C67E000000018221F137FFB9F97ADB3EC0B0680CFAD282C93D0003B87FFF06061FF7FBFF0FFFFF07C67F00000019E31B652FFDFFFDB9A6FDD6C820DDA3CC5E69110003B87FF800079FF7FBFF3FFFFF03E67F10040005B3FC182FFBFFFF36D2BEED32FD2742DE4058B10003B9FFF801FFFFE1FC007FFFFF01E63F00000034238DDB4DFFFFFFA4AF36C7C19EE01C2AE778810003FFFFF001FFFFC0FC01FFFFFF80E63F0000004D4BC3749DFFFFD75BB514A63C402CCA504B7C308001FFFFE001E3FF3EE200FFFFFF81E63F0000005EFD307B9DFFFF56EEBB8E3DB13109A746FF6C040003FFFFE0F3C1FC00EB00FFFFDF81E23F00000050739F5E1F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mem_init1 = "FFFFFFF65EFF2DBB0D51745CE6A96380017FFFE07FC3FF7FA103DFFFFF81C63E0000001A86A55C2FFFD7FFFF08CFFCFC3557CB51AEA8E3F000FFFFF07FC1FFFFFC0383FFFF81E63E40000015F5A6FC0FFFEFFFFBBD4BFADE2F5CB3DFFBD8A26001FFFFE0FFE07FFFFF03C7FFFFC1E63E3000001CE033FCEFFFFFDB5474DB7BF095AE51FA6B5BB66001FFFFE0FFE07FFFFFC3C7FFFFC0E73E00000004876B3D6FFFFB6FF693AF69B8FEDAF89ADCDE0FF001FFFFE07FF0E03FFFE1C7FFFFC0E30E000000060518FCEFFFFF6F5775AFE9E85AA076FC7E7FD7F803FFFFF00FF1C00003F0E7FFFE00F31C2000000280461EFFFFDF4F24FDB7F1BB943A19ECABAEDBFC";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mem_init0 = "03FFFFF00331C00001F0F3FFFE8873000000000353CC6FFFFF77FDD9F79DE1D07339544B94757FFC07FFFFF0023B8F8700F0FBFFFFC31300300000031D4920FFFFECEDB512633B7802AAD46DB4E7DFFC07FFFFF0001F0C07E078F9FFFFFF198000000066A8C3F6FFFEF3EDC279A339BDE8D9C649C47DC7FC07FFFFF0001E3C1FFC38FC3EFFFF0DC000008048BADFDEFEFF6B74FF6C93BD8337406FDA3B73A07C01FFFFF80000203FFF18F0007FFFC4D0000003007903B0FEFE72FE5FD048B7968ABECDC96828403C01FFFFF80000003F7F18F0003FFFC65000000004AFB7F0FEF6F977FEB1DBBEE2ABE60158E695403C01FFFFF80000003F1F88F0003FFFC651";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_first_bit_number = 4;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_first_bit_number = 4;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mem_init3 = "003B038001FC73FEFFC00FFFB389F01AA770D74B33861A8464A038C5CD6E677F00FFFFE0FDFF9BFF0001C3F0003E13FFFF0003FF3489A2339C8E68E83F6E29AA29ACF288392EA67F00FDFFC3E1FFFFFE0000E3F8003C33FFFE0003FE680BBB674A4D3161941610BAF73804C42DDAA67F8088430F01FFFFF8000073F800FE33DFF8000FE9C4A0E1B203FC587B1686FCA0E58AD2C598961FAFC00D801F07FFFFF0003073F800FF13FBFD8007EF548B3A28896E15BA20CA14396FE74F6018F63BBFE000803C0FFFFFE003FE19F800FE11F3FC0007EB753B9B155E8245C543AA886991BE4057822A3ABFE00080F803FFFFE003FE19F801FE11F3FF800BC824AE4425";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mem_init2 = "ECEB93624DD70889E1A77F1693D73F8FFB000FF81FFFFF0007FE1DF8001E11C3FFD009CA2CAB27EDBDE9E0E6588802DF415F08A0AA011F87FFC01FF03FFFFC0007FE1CF8001E31C7B0100349D9BAC734A5D5E161DE3434DB192FA2B1CB2B5C83FE003FC03FFFFC0003FF1CF8001E31FFF078000599E9DE070BCB9B444D0604C1CFBFDAB1515A1081FFF7FF80FFFFF00003FF1E7E003C33FFE070001D0B43445B66F7F100B5BE40FA73B096376B831080FFFFFC01FFFFF000003F1E3F80FC63FF404000153340DD454F54E83FF1410E0A3CA3EFD523633400001F8001FFFFE038001F8F3F80FC63FF01E00001932042295737CFC237472F17677FDE61E5A73700";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mem_init1 = "00000003FFFFE078001F833FE0FCE3FF0180000CB4795B94143251EB6F11B72ABE540985637103031C00043FFFFF803E003FE19FE1E1CFFF01C00004BBBDB2B032CB8B01A4307FD72E50DB2A5E353947FFE7FF87FFFF803E003FE18FFFE18FFBF3E0005CF18988D7F8BFEDAC4952FC0BAC509881C797697FFFFFFFC3FFFF003E003FE18FFFE18ED3E200105B681DBF382A4E0DE73E39530573857B73D577125FE3FFFFFFE3F8003801FFF1873FC18EC14030000A191140945BE74516FB747311D1C57F0A9447137F00FFFFFF0000003C01BFF1C7FF818C810000003B061C9CB4BF0AD15CE672DFC1ABC5AFECE0C2317E0007FFF00000003C013FE1C0FF039C01";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mem_init0 = "040000B6469E756677A9F7B6922F328603A63E8F70C659FC001FFF80000000000027E1E3FF031C00000000363BE4F177BEFF0DE898D69F6241A2939C82865BFC001FFF00000000000007E1E33F031C00000000338D6F5F88F6DC5DA597940D7A0D83680E558ADBFC000FFC00000000000003E3C17F039C080000003AA5561F25CE9F0DC24362D6582181ECD39183DCF80007E400000000000003E3007F079C04000000281097B97FD7B73750874EF45A9DA40956550340B00007E00000000000001167003F079C3C0000003521F5B472EEF7D5633A798ECE03B6EE69B10B54A00000E000000006000010E7003F03DC3C0000002142273DDAEFFDCACEF1E6FC05";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N48
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 .lut_mask = 64'h50305F30503F5F3F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N36
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 .lut_mask = 64'h040CAE0C153FBF3F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N38
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y12_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 3;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 3;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init3 = "80E7EE339860000085F9F38038001807F109EB7BFFA901A247DABC5CFA80A007E6620004DFA1FE0007E08CF33B002079803FF801F000188FF02F2200BA50080027B64C09B6BEC007C7620001DF87FFC007E00CF3F3800070FBBFF827F8201C7FC024AD37D40DA803842A5BD22EF6600FC660207F7F861FE4070078E3E78885FEFC1FF1033FEC0C3FE00DF49F97E4F920EBF3B3FDD349600FC260003B3C04797BFF8FF1C7CF1FDFFE807F61E11FFF0C3FF003FABFFB7EFB66332F34DBB492083F1A642000203E603FFF1FF1CCE71FFE7B03F5D38FFFF6083FF801365F88777E68A9A9506211726A7F1B642080603AE0309F1FF3C8E39FFC7900FCD300FFFE083F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init2 = "F800A2E447C8FF7A17DF3C39BEF7A87F9E67E001404FD4000F8F018CE33E7003CBFCC001FFFF083FE6048DE75564FE6E46B035DA6AC6FC7F9A27C001C0FE04C007A70338833E0003CBE584F3FFFF003FE2047CFDE8B01EC86D596CCF1B420FFF1C6280011BE40FF903060338833E0003E1FF8CC0008F903FFE02DB75F793CED07671359F37CFC3FF1C47C0003FC00F3F600603310F340003DDFF0C48003E907FFE00A36C3CC939777D65516E335560FF1DCFFFC6E7C00F27F01A06433E702403FC7FAEC0E0FE903FFE0736767EDD0472A909C305E149C0FF1CCD7FDCC6D007E0F8FF0F677867FE03C4FFBEC07DFE907FFC052A7EA90073E0BD7CFBDEA913C03B";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init1 = "3CDF3FDCC7C067E8DFFF1F477067FF07DFCFDCC01FFF11FFFC001DC53EDE069FE415771359A1C7003DDEBFFF03C7FFE407201E07F1C3FFC31FDECCD01FFF30FFFC0013F560F5059440EB36F54BB5E7003D9E1FF8010FFC1800003F26F38FFF870FFB4EF8FFFF31FFFC0073C3DFF9EBE0CEFA8E07AA36A70035B8C1C0041FF8600000FE32F71FFF06CFDACEFFFFC037D7FE0016D113DF072CDE2085147DF23F8037B870010C3FF8002041E073273F1F1EFFFE43FFF70037C7FE0419B7A4FB0F0E54D447FFFDA63F8C623158001EFF100C387B0073663E073E1FFC81FFFE0037C7FE070F1F5DC2E5BDB942C53D3B913FDAE26580011FC700DEBC7E0031243C012E";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init0 = "5F3C33FBE00077F7200608C90F51F1B09AD193E5057FFDFFE247FF873FF0193FDFFF1FE36E3C03E6DE7DF381E00067C0200C08AF16F56062FF05FDAD9F7FF1FF6A43FFC73DE003FFFFFB1FE3687E03E6DE73FD01E00067C0200E88173FC8DE43DCDC92A7ECB7E0FFEA4BFFC7F00701DFFDB81FE378FF01C6FE63F903000171C00007E8277FCA060295DF6751D9F7E099CCDFFFFFC00803FF0E001FC3D8FE00CCF320F8000207E3C0003FF841D2E0DB0D89E9E46C5A380001CCB80EFFC69FE7FF0601FF83D8FFFDC7611C7C401E0FC7C0000FF81E7A54DAE25A9F6AFB8E200001CDB800FF0FFFE7FE1FA3FF86D8FFFDE1678CFF8E1FFF01C0603FF814F97999D7";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_first_bit_number = 3;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_first_bit_number = 3;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init3 = "CE700007FFCE71C3FF014D89007F91E81CF360181EFE4FF38BFA3F23C295101126298D3F02C9FDDAE63E000EFC0718FBF802EE9900E005C5E4E0FC0531FE0FBCACF81E500578347AB2621D3F07987DCAE63C000EFE018CFFC002EE330189778D660380007FE61E80638D074D20F1C8BE4A58CFFF0F387DCB663E800EFC00E47800FDA164033E1C1DF8101C01FFCB1C5AA97EE3BD44C0B0C8947CC3F81F3070EB363E800EFDC462003FF9A398F8C7F7F8FC385801FFF3BC54F955834252B8E3EDECE4DFF81E70E0ED243C000EFDC0F901FFF2267303380BE0E0000031FF039E99F96990030B7F02380D801FF03C70E0E5343C000EFDC1F981FFC22566FE61F5C0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init2 = "EFB87B80FE633803243D0B27F6EAC73542E27FC0E1E3E025B70BFDFE81C019FFFF0815DEE78FF40FBE787FC7FFF2F80B35CE270F51B0D1E8D9FE7FC1E3E7C035B709FFFE83C00DFFFC38159CC83F37FB8CF82604FFE2F0021777370E90B1AD7699B23FE3C3C7C0B4D30BFFFE9FC004FB60F815B8D7F817E080094001FFE3700782733ABFB9429B2C00EB1E2603C7C0C4DBC3FFFEEFC002300BE015B8CC3812001C080037FFF267FF57DD6CBEF73A3D5033699E26038FC0CA48E3FFFEEFC00300FF80D5B0C878F0C038A40327FFFEC7FFA3C7E9608CD883FF83A1CC8C068F80CA28E3FFFEEFC019806000F5B10848F147F834073FFFDEC7FE8926E13C1EB879D0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init1 = "F1BD8B150E8FC1C124E1FFFFE30736DF000009B368EF1F63FE34783FFF86C7F41A360696CDD6F068F48667C5370FE1C49460EFFF2307417801001BDBDFFEFC23DE00703F7F06C7F492378FC5491C79EE5930866B800FE0C49260EFFF6302DEC003C013DB641C1C17DC00FF3F0F06CC74903387D56023E52736B9D392861FC1C4D230EFFF4100A0BFFFE0D7DBA40ED81FF001FF3FEC04CC04B1BFFBB9C5C7194D5D619D74307F03C6D3107FFFC00F5FB000F807DB3E1BD0979C37F33FEC04C8040177E3CD5DA4B60665036908587F03F3DB107FFF801E4267607FED9B3BFFC1DE8307FFFFEC04CC0035FEE09B28F6580B20B386DA7AFC0FF3DB3877FFC038AFC8";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init0 = "EC7FCF8B3BE7E1DCCF3BEFD0FB04AC37FFFB0CD1F20295AF618C69D0C6D607774991E17FC4F37C247C059F0B3F90F0DDBD7FFFFFFE3CCC3797FB38B4B098ED9199E96506F4040FF34991E1FF0EC6D0991EEC3C1A3F97F85F707BFFFFF83E4C3793C7FC69EE50F4A5C2836A3287A00FFB4991FFF91F9D83E6E3FA7C1A3F97F8DE7E3FFDBEC03CCCC0C9C7EDE702AFB7526072AD0DCCB01FF96931FFC71F197BF81C059C343F97F99FFF17FFFF803CC607BFEFEC1D2E1FB870E2E664EDF8103FEC2931FFC738329FFFC3FDFC343F97F897EFBFFFFFC01C8C0668430DCFB2472241D28E7E961CB07F0C2931FFC8F0653FFF3802FE343F97FC373D87FFFFF03ECE00";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_bit_number = 3;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_bit_number = 3;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init3 = "71FEDC7DD382D91EBAA85CBA4C98BC3E94B1FFF067189FFF0FFA58E93FFFFC4721FCFDF7F002CC019DBE4B5C0D08D85723B691823C90386FD6B0DFF066333FFF03C418CB3FFFF446E9FBDFFFF0436F1F80BBE5A8CB1CC158CC9B30E0A7AB5C27D698FFF0EC669FC7E00518CB3FFFF4C6F7CF9FFFC003673F918B824033CCC44D783A0B8CBB3C1C0352DC7FF0C8CC1FC7F80339CB7FFFFC8679FF9FFECC326737838FE3DCF1CE0C71BE55785B3662BC034B4C3FD0D8CD1FC7FF033993FCFFE30681951FF8EEFB3700598B3CA7DA0A12A4261C3BE960729C034B4F1FF0999DC0803FC61892FAFFF70A9C921FC0E03933203BFF1D01A8989EA7E4322CFC10AF2801";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init2 = "694F80019999C0001FFAB992F3FFE68EE0087FF8801F37C031777E40B0FE79118EACF4BF06DAA8012D27E007C97B00781FE29DB23BFF84BEDA3C7FFF807C33E00B777F5284C85789A787F01ECF3D900135A1E00FC97200701FE28D927BFF8CBE00F13FFE80E433F6428FF95A8BF35F793220A364DEDC70019690001FDA6303F9FFC3C59B7BFF983FB3D73DD88078E7FF5BFC70AABB82959A3ADFCA6C5426300092D0101E1AE387DFE0074C933BFE182F9F367C5F83B8E7FFE2EFEFB393E414AF75C5C4F26AA5A000DA5C1FFC12A1DFFFE00324933BFED02F83F03F678BF877E787A7EF0D33A342B0F1C8CA04D0AD6000CB4E80781103FFFFE30394931FFED02F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init1 = "32401FFC1FFBF3FE01A834D3514E2C0F5B662827A667A000CB2FE000CCE0FFFF0C0792B383FBC07FE24173F81FF1E3FF43CDB7D25C3486FDA537FC2931568000C9AFFF878DA067FF0CDFD358F0FF807FD3847FF8FFE1F0FFC072EF8CCF265D9A2D85518D1C4F6000CDA3FFFF190023FF007F8D8C383F8079DDC07FF8FFE3F0FFE1A2D5D567893A353138885D1633E000ECB3FFFE13140100003F04A20E0FE3F9FC887FE0FF83D07FE01E0FD714890B5359231AA28E402000EC90FFC031F0DC00643F04B3E301FFC1FF806827FC0B807FF1EE43E3D5D85059DA75A29FCA7AA000E4941FC067C8DE00243F05B0F381FFC0BF207307FC03F0FFF09C8069B5C0D1FA";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init0 = "2FDA02AB8876B000A4C80000C5C9FFC37CF819186783FF00FF0FDFFF0000F19FF004BF9C3B205992BABFF1608932600026C6000385EAFFE37EE039986F0FE800B904FFFF1883F01FC2C20FFF6CE0095F98FB6B62A72E8000E6E3FC07872E7FFFFFC179B0271E9000CFF3FFFBBE03F007E2CCA86FF4800E55B4C767AD7E960000E6E0FFFF87E4007FDB1979B1371C0000A7F7DFFF1C031C87E136FAE343C0000536E403178AC08000EC603FFECFC1003F801FF9B0E66000209E1BFF8FC007181FC3755E7D65D8263B555403EF938A8007E460E7F89EC3800280FFE731C87000409FDF9CFFE003103FE13EAE1E35381188851D9B745F1DE007E660E0181E918E20";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init3 = "8398FDAEFE78030010B80FFC0FEFFFC00C9FFF1C90FFFDE3649DFFCFFFF800C06CE6F001D8C633A3DC363A73E7A807C030B007800F87FFC0041FF03930FFE1E34050DFFFFE1800C17FE01804A5FDD71A5974377EF6A80FE870A200003807FFC0000F703B60FFFFC3837019FF240013C77FC019C62317620FFF3CB38823181FFEE3A200017807F380E03FF033C0FFDFC3C3F201FF00017FC3FF801DFFE159F32EE3E6B3F1201FFFDFCE600003E0000000FFFFF0F6C47F1FC3428201E301F9FFE1FE1C1FFF07AB9DC3FE4B02F5967FFF9F8C400007800F0007FFFFC1E4C4FF9F83851B80C003F9FFE0FE1E1FFF57DF52E7D9FBC9A56CFFFF9F1C4000070C1FE1FF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init2 = "1FF087C4C4FE9F81892E003FC3F7F907FA075FFFFE2FDC2DCB11FBCB7E7BE0301C80001F3E5FF7FF1FC0E2CD807E7E401A0E803F83FFE007FC3F1FFFFC8192FD63AE65869EFBE00019803FFC3FFFFFFF1FD6E7C900FE1EC03C0E03FFC3FFE007FDFC0BFFFD66A3C21EC2201C1BFFC00333A07FF83FFFFFE0E007FF9B01FEDE40161FFBFFDE3E8007FC6F803FFFF2DC472C9FB84393840087E27C7FE07FFCFF800007FF1B03F41FC0087FFFFEFE3E007FF0FF840300009EE2DAFD6C6600000007C67FFFC0FFF83E000007FF1307F41FC0AF87FFE73DFE02FF207FAE30030C517A282827ED3000203FC67FFFC1E0301E00100F1F121FF41FC082C060071C003FDF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init1 = "00797E78000E37EFF0ED1ACC2160003ECDFE010373001000FFFFFF260FF4FF803CC020000000FFD000F003F8007FD2AC2E4BF90CE060007899FA0007E3000007FFFBFF260BE4FF802DFB00000104FFC003F003FF3FFFE61F4267D56400001F4313FA000FE100000FFFF7FF260FE4FF84CB7F8000E1C7FFC02FC0000FFFFFE1D31EFF073700C0FFAFF7FA007FF000002FFFFFFF263FF7FF86F600DE3FFFFFFF00FFCCDFC3FFF9631F3BFF0CB3C1CFFE3FCE7A007FC000003FE3FFFF363FF7FC4F89F8FFFFFFFFFE0FFC1FFFF1E3F166E83EFF0C91EFFFF807881800FC8000003FA1C01F123FE7FDFF76063FFFFFFF601FD41FFE7C000026941CFF9EB9FFF8F82F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init0 = "0B1001FCC00AE03FE007FF9B3FFFFC3FBFE187D80000203FD45E002F700007380C1FDEB803E00353180001FCC007FFFFFE00FF182FFF803F423900000000003F80780007F8400F31041F9EB8000003D0FC0003F88087FFFFFE00FFCCC7FFA01FE9899800FFCC003900F01C03FFFFDE71007F9E9C00032FC0F80067F000C09FFFFEFFFFE6703EBFF8D4667C00FFFFC03901F03820DFBFDC7BA63F1ECF1DE7FE80F80063E000381FFFFCFFFFF2B80B3FF8C7991F00FFFFE7F000F0FC708B07FCF0061E12C757FFF80738005FC106F81FFFFEFFFFF0CF033FF0C9CCFFC4FE3037E002F0FD780307F8700C003E87FBFFFC0710385F0B1FF81FFFFFFFFFF063473FF0";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N33
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 .lut_mask = 64'h041526378C9DAEBF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y13_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_first_bit_number = 3;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_first_bit_number = 3;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mem_init3 = "063AC37F7E0C94F10823B00710AA0024630404002120100FFBCCB0001A4C6E70E0FFFFE73E0064072E01230FFFC674FE08E79C02A32A0264601080000000103FFBCCDFC09A448F70E0FDFFCCE200000E1F809307FFC454FEE1EE9C06C2AB026860382280000011FFF3C43F8088309CFC708843313E07E018BFFC4B07FF0E54DEC7FDF017662A006840101200400003F863042B01B09C452F3C0D80677847E031FFCE6B07FF0774FA827DE853C794000800510004540001F07F0E1A82B07E637F1F008FCC30F80063FC011507FF0672F203FFF844FA6A080800499004A91800F06D2501806062A2FF1FC09F191CF81C67FC059507FE0676F2007D143E730C8808";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mem_init2 = "01B9902C0000A0F07830860240E5A5CF84F0307963F81F02F8059107FFE6F242002CD63E2928C248047D00A80000B0047E31A442E00A05C78038E3F1C7F81C4078019AC7FFE2D2464FEF0CBF94A80608006B40001800900FEE03324561C54243C1FFCFC7C3F81CF83C00DAE7FFE6D27E0F877BFB53AE0448C0AC80001800307FC6022201E07C1C41FC083F8707FFF1FE3C00D971FFC4D47F1F8FF36741F604C8C3B8C0000880027F80003207E1C51940FFE0FC0E07FFF1FF1FC0DD387F0DA4FFBFBFF36D7DEE08C803F000000880061FC0003222E1E78FC0001F800E07FFE3C73FE46CBC7F0DACFFCE1F633C5DCF0C4805EC0000293CCE0F80801202E36B0641";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mem_init1 = "FFC027FC03FFE3871FE462BF1F1D6DFEDE7B671D663308188FD902040104020780308003899C46FCE3FFFBC003FF8FC193C0115F1E6253FEFE3F811047CE0018153C00042900025FE03080038A5875B80018007803FF8FC1D3C0114FC06293FA0C1C23689C7990181DF480040104035FE000C02A82F96380FE04E03CEE0F0FC193C0114FE0E292D31DF71263A415990833B400000900000FFEC00018003BCAA3E3FFF800E3F80FC7CE0001473BC296C1BFCF67B496200300BE5D410000010007FC204008118BEB8700FFFFFF00000FC3CE400127E38EB481FFDF7168D10C61009069C900900BC00038208002364E86CE1C077FF000000FC3CEC01138E318A42D";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mem_init0 = "FB8464B8B1A0C650587808080282C03F200100226352E59CF91FFF83E00010FF8FD8111BFB1D243CEFC06320CFBEC0141B0A40488282807E220100446B1E4DFCFF1FFF03F00710FF9FF8111B3B3D243E01806124162C2656DFEB4448029080C8E201C00C241A4EFCFF0FFC03F00710FFCFFC13397B3D84F6FCE029CD5E1D619CB53B00090E00C0806001810006F34779FF07E40BE03FF0FF7FFC12E07F1984FA3EE104D7812B5688B90A8889040018B4E22081000350FC33FF87E008E0FFE0C77FEE96E03F188CC3FFC02F1BE63DF401C1E85A6D0012383EE220012151587BE3FFC0E00AE07FE6C07FEF14C03F1CC4C3FF007F9BAE4A74A0D0ACA46D2010013F";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_first_bit_number = 3;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_first_bit_number = 3;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mem_init3 = "002402308DFD0181FCC0E00AE0FFE0000FFF69C0FF3ED4C1DBF66D6DB6CC94A340B60FE40000017101C65280AE4F1EE0FCE00020E17F200783FE5300FE383A81F3FC1964FF4F44B418CC1EBE4062007701640040171D08BFE0E0027FE1BF607FE3FE5300E6385A81F36009DA3BA364B63072EAAE38FC8030E40400603B8C403FE0F01FFFE0072FFF707E531FC2385A81A9641BF7EBC2B483B12AB49F18440208E3001B403DAF57FF00701FFFC0071FBF183F2E0FC308598019C41B652620C4263332FF3F808E240FE3481040912E07FF00781FFFC0001F3F1C00B3DFE30A5A81E3C7D8129D7084233223E07F80A3240FE30010C09937E1FF0438103FC0001F00";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mem_init2 = "0605474EE30A5A8174704157A455F0B6186FC0D703693434EB0407A458C8597FFC478000E6061E0805FECFFF0318DA867CF0016FB520106EAB8248DFFFE537F4EB0407001841777FFC478007F0079E080400BFFF831CEA866FF54C54C78BC357D4601AEFFD857FEFEB0014405D5A877FFC460007F1FFFC1E03FF607E0F3E6AC671D05E375E2A8E0DF85082BF5EFB3DFB73003C00B83AD17FFC00000FF9C1F83F03F1C02CDF9B68427B900073B2DBDE5DE00028FC6EF8FF7BF2002C03F21212C1FE00601E011C00C11DE080000F9668427CD0585B2A87B61C6464B9D7977BFF5DD3006C03C908767FFC00E01CF33E03FF14E08004239E6C42F940005FBA8D661F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mem_init1 = "050920FCC5B8FE2F1E004B199E99AB80FE80FC1C7E2400805EC320068F8ECAC1E7C0002D7BBF50AD01218386F9F11F8B1E04583312E83BF0FF07FE0E7C36000003C37C1FFF8E6AC1BBC00039D8A8140DC81D0218C7370FA72C04C1244B585A60FE07FC1EF093800000F3380FDFCE2AC1C9000001F092FC6FCE60EEA5E1049E0766004917DF4B2660FE0FFE1EF1D39FC0F43B381F3FC32B417B00001D8676BD6F82018F44EDC59FD763004C0F09C6A5F07E3FFF1E7FEB203FFE1938073FC127716300000E424A55EF8100A540FB4A1FB96100CC0F611E71387C3FFF0C0FEAC030038C98030E011563DB00000BB646F97F9727E619724CDE9061004F2D110B353C";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mem_init0 = "7C7FFF0E832EDFFF01CCCC000E88957FFF80000E0A2D2B79888124110382FE60F0C3020573B351FCF87FFF0E02349078FCCEC40063C37102CF000007FE6F3AFD791127C200932EA010C30276DF19801CF87FFF0E801133F81E66C60003FF2A88FF000062AAC03BFF7E9F75DF9895AE8010C3001D6F34D80CF87FFF0E801E43E00336C3C1007F1440FF80A04BD00EDAFE3D1FC229F5ADDE0100C002386284CF8CBE7FF407FC41DFC7F097EFFF8031CD50FF002313637ED0FEDF67CF2E290D69A000400265CA9047CCBE7FF407FCE1FFC77CDECFFFC005DA90F0000015BB78D3FE74528795F0185FC0C00102728650C3CCBE7FFC07FCF97FCF1E6E8FFFC005DA91";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_first_bit_number = 3;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_first_bit_number = 3;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mem_init3 = "DA004430DEF6AAF6CA66B0CCF000230160600639BABD606D387FE007FEF41C7F071207FF1E1CEA98FE1FE42089FB8079FF992BD96204D6C0400004468634B024787FE007F91718C00F9A03DF1E77F898FA184424B64EFC59104625B033CC7CC04000001937B29024707FE00FD0042380059E01C70C40ED98BA0000200B76ADDA00044593428C9C8040000061BA749C34783FE0078004E38000C980FF81C0AD4D837F4060A5FEA1FD66049A89E784D0084000004E6A217FB4F03FE0030001EF3800CBC0FF01C0034FE07C400CC1D6CBFDFEFC674D0F8BD028C0001179DEB27FD6F037E00700031838FC4E44FF03C7C34FA044C009C2F77BFCFFF9F8240298A088";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mem_init2 = "C0001024923DC7D6F03FF403CFF7307FFC64C67F0F07E247FE737001046DBDF81F84E886875954EC9804500C6F502256F03FFF80FFFE617EFF25C2FE3003FEB7FF790400F0EB9F7E31FA1F25CC5AC00D180010F7B09BF046700FFC80FCFC61FFFFBDC2F6EFF17EB71E040020E1B59BDF70F81FB4D85DC64338001097A617F02B7007FF809C5CE1FFFEDD82E610381EB1E2410000614A78CFF2FF2E85E9881F5D10000016844711AB3003FFC08000E1FF04EB86CDF0061CB8F340002059C404EFF0C2F0A1968F71850000019A9EEF1FBB3900FFC00001C7FC0132B0FA79F91908FF7FE17004B0917CB807D409E81098746000018BE4BF0F931B001F8700018FF8";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mem_init1 = "0136B0F53DFC9108F80740F8FC04415A30E7D888865D3C18000009D5419C80B539E0003843C10DE0001BDDF4F01C88CAB00740F013033FAF27FE178549435D70000009D70C988254C7C00038FFE109E0000A7FECF01E09CAB000E040F3FE8C1F72267B47C6C210603000030AF4D8E25673C00000FFE709E003000FECF01B49C8700058019EF81A4823FA1834F01E8049F00000D1A0D8739219E40000FF870FE0A30DD7ECF0FFABE8D0005801DFF4F7FD20CC811909401298F0000215A8C8F85B19E40000FF870FE0E30724ECF0FF1BEC100058038FEEB70B0031CC6B4C2E5318004404512CCCFA6D10E40C00FF870FC0FF02DC6CF1E85BEC30047801FFF026D6";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mem_init0 = "1289FDBA91396F08E40C442B9C5874581CE00207FFF38780000ECD6C7C1F6DE7030647213F81E230B019FEC5EE080400E0008023FC5D24580CE02007FFF98700000CC16DFC09ECC78BE3C7231FFD2BCDB079FE3E9E5F002002072027F0DC2C4C8CE02007FFF9E3800078C049FC0004CF9861C000CFCA4C11BF7BFE5D120380200745C03FF0DF2E2C8C700007FFF8E38000F8DE49F40800EF834F903CEFDE7E34BFF7FCC3333BE4130354099FE0986F2C8C700007FFF8638707E057C9800800ED834F8003FFFB9B6BBFFFFC09ECFAD817E412312701943F3CCC700007FFCC73841F8149C9C01FF0E8BBCFE0397FFBB08FABFB79F75C25F236B072514600983F14";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N6
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a171~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 .lut_mask = 64'h0F3355000F3355FF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N30
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 .lut_mask = 64'h27220F0027770FFF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N32
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_first_bit_number = 2;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_first_bit_number = 2;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mem_init3 = "FFD2DD810699FA3EFCB0E3F51F0711C071FB6522C34E797D2409928BADF6D4889B6C3A1B19FA800EFE2DABD43A9C289FFC901FDF1E85C0079C2A7AC082489FBD0C0266F733B0F097E110D8713C95F388FE9BF2F80F522F80E0981D801E40807F6C067BC09A48EF3D0C9D52130BF2782188BF0D21770A7ACF1BFB734820223D80E0EFE0001FF8CFC097860A9F2C48EF39169A6422A039E823828F3094A78B21771CFEE0E81609AABE004FE03FB3F8FE40FBC189093D70CCBE8A7E44B73701B88C5DA2A6D06D7613701CB56C8083EEF6A00067EFFF33FFFEC065FBEB589D728FBF5D3927EAADA428ABDDD3A758F904E9381CFD6690F3315AC005B7F03FBC3FF4FF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mem_init2 = "3A9DE4AD9D728FBF8B8EBE832010112CB664D3CAFD4C01DB149E485ADE9E2B7FFC418FF0D676710804798FFEC129493813097EEFFC14E2815F725D1E60CAC80B14F25D385F7E257FFC439FF7E803910804FC703E4D253B18380EB3F2E1DD382AEC9C382FFCEB837014F44D19E904C37FFC461FC6CDF0631E03FC5BB1F342B9489E2FA1E9DF133B71EAAE06FF52B11D068CFCC0D9F2B9B300FC013FCCE53A263F030DA75327A5B2CCB5687F6E3DB00A54169B288C6AC766840DFCD01B05FF50BEFE019FD1F5DDFCC11D9C47FFF3AA92CCB32F27935C7700448FFF99B6C753E69E2CFC0399EE06AA40FC051FDBF28263FF14DE5FFB2FA2B6CC46A7FFD2DFB41016";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mem_init1 = "421C20C7BAF2E159E1FF35127469BB877E9F03D37DBC20805EA2A03971B2104F1B2BE7863C30262F50B67BE0E23458BDE1FBE017033BDDB15F1801C173E63C7F03227C200692B047A523E7871790E80F31D81A6F71CD6CC8D3FB1A464548C2635E3803D18F4D9FC0E0CA38702F504045CAFBFC386944556822E8A78C2E90FE6899FF80F6DD9976613E7001D98E3DAEBF0A32B860C3CD418584FF7FFD5E99A5A87F8F9EA91A46E5C89CFF8B875F56D7B0A2C000D171C5C039FD15B8F8C3C24DB19CF87C491DBAA8A05F8183B6684DDD569EE74E00E8C434F8A1C800C3CFC65FCF024A58FCF2027F22D4F8FFC75C81BCB0392A69C087863EEA9EE7822FDF5D7CDC";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mem_init0 = "9D9800C9733B603FFDAE8CFFF28BBB3E115FFC759941E3FE73ACFF0CD98F9F1F0F3569223195E60D198BE0CDD221B058E3EFA4389C43A47D45FFF4898049477986395319CC8928CFEF3461783CBB61E5198BE0CD70CB73F91D57A600FC3FD3B791F7FFE9753E26B81018C71E6F1B18EF0F30632D097FB875198BE0CD70FAC3E7E2A7A3C17BBD7AEE92609F4F9E4D8A78C2AE5A478219B7B6DB336672EC4B3395478B0BC680B25E48CCCE8FFF83CE589790E7DBE0419B617AAA5F5DE836C97CD3F1B36032E06659D5478B0BC4C27A205B73B52FC7C07A4FD48F30E0ECFE69727A81DE91ECD555C92120F260171CD89D554F8B03C4C362807719416F80C03A4851";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_first_bit_number = 2;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_first_bit_number = 2;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mem_init3 = "993BA267BA35B82B9635409DE805084360905B905EDFE470643C8F6501707B4E98C7FCEBDC00641FD1FDA28813CAA178F6F86C889A9E458B0332A490FE672FC0643800388024F8CE98EDFED46E07E036E07C4AC71BD9817E19916CE47EBB658E00113000F647EE000C3243413273CEC36C8843460268182147DA62F71B12C15FB11E105397254F8E202517063305FD17BCF20C928AF30768238DBFAB9BB810560BCF7E270F0BA17B527A1D8D73620D6C40A4A302AB9D3A3FB0E634D5204DA1BC98E0B0F4D307FFA47C0480270F0AA7739FC108969722154C403DEC1A5685616FAADDFF3610AE183F9B3AA72A6F0003A97D037C270E0AA2735072E467ED0252C0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mem_init2 = "C4407883CDF8510FB7C979C56027060E44EA539EA407EF3D1BD96BF703E266819023326B6D900081C82303451CE043FBA1CC5285D16B110640372C36D837EDBF9B1D443603EE4685CFE8F4AB5DCCC441CB0101C804A067F051FAC48271D0F2433DFFD048DC07ED07CC1EB7D703EA46BD49918762FEAAC08910F522C826808F8039B177CE9410CA31820847BB18001201CC1CB449FFD979BEB9882D8CA40CC85925E42640367CBD807FB74FF99043E130FC1F3C36180016FCE3C6B3867F10897EAFB02C96F4524459053CC23F757CD9E03FFCD7DC806D0337FC1FA7F619F704C4C3E24E237F10C1143E1BB4DE4A9A0C9903208E5E51C131F07F7E8124838BC0BE";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mem_init1 = "003858040DFF6C86E3E370781F2F3681266598FDFF540CC24944BC4A397B05F87FCE5201D0CDA07CE200FBC3043990C16FC15D109686C725063C5EA2F3318000823A9E3AD77D45A01FCE422DD2D172381C182079FC0390C12FC15D0820A6A7F90C1BD4E3BD5B30408BD506022F7B4CA09FFF0F141BD79B0701E31FBD11F710C16FC11D88DF2FA6D21DF8F5C340A9028194367309668F21B83133E927165D6A24620767DBE3F810C73201E9F6245F32E5BFCE9976D4DD81E92BBEAA090B8AE1B813D389902419E5D91CFB7801140070C33241E99FDDB398BDFE208E9BE46562FB10D6860B29C0A1E7C6D359810214D6B2E300B831FE0170C332C3F9A09925CC13";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mem_init0 = "CA7B9B92DF0E21C83F376C0682E9B3F8DFFEF3E703094665069FE3BC1FFFE97F73D8FCC6E52C48C2103F8C991220460A3B0954B61EF07381DDFEE3A60F8B258D10DFFF3C0FF8E90F63F8F886251C48CCFE7F9AC2D5F0A098D669DD379E267E371DFE21804CD3810FF8CFFC7C0FF8E90633FCDA25651CE904031FD6381405419AF956D74990961E7E9FFE429829F0A69AFCE7E4741FC0090083FC09FE6178A939C11EFB0763DC858563591FE59AF7E74B1DDF42905A72A695FE67E0371F07103883EE85DF2179A142A630D0C8B01694B895226389BEEDC7B51DD9CE100BD6F925FF30E1F51F87160F83EF06AB217D49469CF780799871E418043E59849FEAFEE0";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_first_bit_number = 2;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_first_bit_number = 2;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mem_init3 = "A5F7BB4B3C24925A3F86C46A2B0040789D83603FFDA363A6C9881FC6810C2CBF069C873F1AE318AD31E0595F2F9E93120D52D4C159EC4A3DBFE3621F7B5213ED89981FC606EF7B400F54835F1E940A2EA5E7BB5B2C5D13B36B6112600C22023CBEE36E2F9A48604991981FCF2FF4C0810553D9470D9C772A450BE4566F41753C7F1BCE8C4572552D3FE343330436EC59B8C81FC673856DBFE0A24CF7A25CB1FD7080A71F34E9BD8B993B733484FB1125BFE3114E860E4F9810C81FD2FFE2F747FEAD8EF93E5FDEF79F8BA773866569CA010099D844D06B157FE30809CBA2C17214C01FD6FFFC2847022A3BC03DD826375FBB3616A03A7143000562E30FE10F75";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mem_init2 = "1F264919B887786214CFEBFB300B53800355797933005D0BB18C8FDE395E0F87F07800A0A13121B1C6B8889DF1F42DA216C7E07CE786A68E009665F251C532F010863BFF0FC09341CE87D75FC8F1828A06BC913832CB731296F7E37EFCFCAE070326658A700E9AF0E11B875F1F4A81E0AF0C9C8B4B63768C863C913C62C6107D94F8207F9C5D6E4FF296AD9A703F1FF61DBEF17F9EB9CFD61107E73FE1DCB24A2B3191C925F4F1E1D0FC003B80017E7F04C9A9B713FD8D8B0CBCFBD8A40053540D396629819AD3263B010824FBFC6E11497F003F01C6D87C7AA4978F9A05F87B10811E8EF97741C354E6251146DBC0C51B0168D4E82014392B7BE07803C69078";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mem_init1 = "FAAA9797CE7E7233ADE0BF0403868B034C1BAC52DAB4AB28FB10489CC1538E1E49E01FC743C61221FF19A59D302A13554BE0B10FECF0DF7DD845CA73B8C34D04FB00018C80578CE1D9C01FC7FFE61621FF8A7F0571ED52D54B2711BF0D935F378DD9809CF41763CDCB00A972A0BEEDE2B0401FFFFFE11621FCE5EE2571E8F2D6EFFFA7FE62F7E456DDEF8701FAC3B9B6084067594CB47036EAE401BAFF8910275C8BC065710871E3AFFFA7FE21F0F3155D0D5F750F41856F086045A128ACEBC9EA640000818910671C855B657118C9E46FFFA60C701D06297F3EB37E23ABCA9CBE2244027AABE9BFF7240C00A1893147008310A5702F39E48FF387FA21759399";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mem_init0 = "EDB6047F6D8E700418460BEA633F550B6420020703F49980FF8C4DA59CE08C6FBCF9B8DAC380939C4FE2833BE825776D444D990B133224883426202701FE9900FF0A61361C361D4F351C78DCC3FDE3824F8689C79C42C470054002670FB32C9CB424202701FE6D8060767E9A3C7FF547E19E23FE33CEF839C0848E71CF759CC20229803F0E902E74B4B000770009658000C669DAF470F1775CB06FC21398ED494008F14847685184E4EB151E1EC76F44B091003F00018587071EF6728077F1256EB47FFC03B9A7034400FECA1F0E2D34B28018D4FFCB3B15D4B3003F003591841F7F807AC3E0712054F31FC68FB995BAC2057A17AF9D91368C40CDB5F0D7313D";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N48
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a170~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N54
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57_combout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 .lut_mask = 64'h02F2222207F77777;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N56
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init3 = "8F05075DAA8C3FE2D236CAF76AF3F39A32C1F16C7CED3834994D5A414DB967A3B84FACD9B0FC85CE2F68D937186CB79046AFE3427778F8777F552E07785CF553801A28A6B16850AD192AB10DE0EBA7F30AEFBE1E29BC13D85E7DED6968AB36A44C8BB72FC47EAA4A9BB39B7D0ADFE076586555DD038CA41AE817BDA5E793639C00E9C58CCE6C644C230CDD0840E5889C97C48A5A0072B973FEF938B2BFE8E9650EA2E35D420BBDD3CF1465F636130F8C904175E9BAC3C5565DBAE1E5E726A7472773F3F02A12619939181368BA68664A7F143FA4DDF30A1EDB303989534ED3E4C09D3E7D2C9B85884F0B5EDAC016DFB1A04DE1DA4CC984F9BD513E29210C6571";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init2 = "B98F1A7B6499E77E379EDA1A9BCC101BAA2F98495234D8EB2EB707BE2A0E7707A6243C143CC76975E74010D42AAF46D6B8FC624BF9FA6209AE6920EDE92E223654AD154A91DC1F0A3518EA10DC1F7575E377DEE5F31E04B8F6C1023A99D70407491D1E45C7743500337084919E1C1EDC1E6D0E3BFF71CDE0FF64CBF3B666DA8C43C8AFE4EDEA73F317E99FB6C6503E979489CF52B5D5C0A7028A9E9A13C4D58EFF6EE52300C8DD20B7E37C6461B7CA256230CF99C7C7D10768EEB88C4A3C5B3793865D621F1CD5CEFF607E5DE4C73950C55624D94F4669C8772D40228550BE9C87E157ABB803FD31225B753D824AC7ACFD77EFDF3721CBD731C9A337DA649EBA";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init1 = "8F4707A3C446B842CC2DC914A7F1AEFEFC30A9063FD5887F1D33B3D3D8E50E3421FE56F1E5BEC04F986EFA1838D073F297214E5EC29510AAE026C3ED7FB58178DD436621ECC8BC785D424601EA26D0FBC82B19207D501FD270FAC7C855941BD4120769C31039D27B1DC38A8DE70333D36CE55C50F80FF8A9674B3B7E89AF687CE6E166A8526FF3D76E527C302D40445712BC6636B7F8C3FD9F881AFB50E125DE74ABEA06D5C7E96D5AB623A0EC151CB78203A8D1773DE187EA8B61E7994C261BCA67DEC6F7BBB1D28AD6A459E1BF17B066863C9C2EC2E796881854733E7C79B7E2BC6AADB8A8691BC7C41F5F82D3DB654AA25CF264970825B286BC7B7DEDE9BB";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init0 = "3C1BE6FA1C80F837E0F895908FF384FA3B2F3727565A5DED509CE05F44B71E072B580D73E65D7E30E0FE39047C89E018E302B57F6EF2C7F18BE4B38976B3D13DD5D91C1FEDE821C7F4DB6D73FB8A920CA681D04576C8E0F8A31556378A7B57DAB703108865C7E06376A01F1CD370FF56EDBC8D73C62D1191F62B97FB32B6FA41FE0C14E5F3205A2F579DA24426E7E3181A6F0CDF8857E5A08C62F74E24DA1026BE308CB76C890C6C01C0E4EE343ECEE58359789FF1300F4C59900EB891681A3F8482133780DCFD9249BC61BBEB71507EFFF0F4E70CDD39344399A49C85D0075D7080103F5A0019FE3BC5FF08C8CCFDFD673EE0D1DAF92EF49EE71795B58EA167";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init3 = "FAEF15C46D57FC6151FECD44580802400CEDCF6BA19DFDF290072596D9418F1B1E463A1B45D2D5AF57BCBA5689F7FFBF58D717831B9BF3BE1643D316B145E148D1BEC658C21E4316A7AF11CB0671661F44F3FB56E3BBF296BBE217FC501CE05FEC16120B2B65FF6DE9FE182FA589AC11E0E7823D2E45FB5CFD9E98599167E2D1BEA31022AFE713801FC397C54C75D0AE7B500B199A6480554F88EA40C7D603AED7F7C7B95E3800463EBD10E7CC9FFFBFE000F63950BC3EB6869D9B2380061FEA5A82EFFF6DAD54A47C3C28F72AF7E48D159A0FC98410E0381FFFD6943A37A146361E7FF31FFF7DCBDBCD0080E4177863A0DD0C8FA2011DA740F30B9AD34FF207";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init2 = "11B7A84BEB56A375FB92ABDEA38979E73AB3C273E04B0DDA63D883ACF8BC5B75A7BBBFE885AFEA280046E5CC82847BB39D1917E3C3BEA2018844347DE2FA4E3F30B4E61A53FC8983383340149810061F1E511A73014E1B3259B984313D09A38B82CB4BBE050E7BD862056EC59901C155C5D9A25E93AFFA28E1ECE5C4329CDBA6878005DBE234E07A26CBBB127F9A52CE89A9E2A376B48E83865EBFA2C619D234080E0A0C24311A3C208C53BA3E3662A9B159E99B0066DCCE3627FE9000C03F7C4AF8039D476B2C781408F953D8F11A3CB2CB63279DFF454C2623514FFF70A234EC0DF619BF3F5393DAC47C7260311ECBEBD70DA426911A3E1C32C8379EFBC71F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init1 = "F0A97B1763F441FAFEEC85162A981CE6D49401E4B3F41073FE1FE1A3B1749C6D342677F9E105051093530A5FDF80364A81326928E597E7288EA81E2E23E7FC4B002BE5ABF6E4646F72A5C7C09ECB39478CDCFFFCD0F90A60B8C68AC415F7E390F8F0E1534D7703B37F97E5AB77E42C5BB9687EBF1E39F8E3D314003A3C06665F2A1B95C6932F1C1C12F0E39336000011007E01A347FF2079D17C61FFFFC601166FE23C2F3E0D460E99FA9A763EF0E64FD24EEEBBC93F1C46E3FFF1965BFE23B66DB6B1381FFE9F5C6E60602D23F546370587A29870D0E94B80CAE5659CF8E044B5C0006647EF2219F18720C7038740F65724664E3ECA23568E757C71DD70FB17";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = "73569A9DC5F51FFEE007E2BD6B5EA3C0FD4757D801CA861056A63C6BACC7DBDDB3EABDDE83E81CF3E0ED1A05577803FF83F8E34911E97C073F70A707E23519CFA898DC0557BF25749AE8406D38800C0696001DBBA47803BFE2001CF678A25C774A4F60FB1FB2A0E95561228A4F862A32ED0630DED70CD56D9B3DFBD0D53F603F9AFB1CFE13C140106BD87EFAE1FE2FE96887C45350BBA9AD59E4943FE29FF3D5C8090F0C66C7FC28F8CFFE34D815D42ED744B4C581CE1117873033AABB41044BD9655021A9BFFB5839F920D28D000C28BA07E1E5A58DDFF4D3EDD59A86342ECC993ADA845BD459D0B2E592E1059FE56F91C13F2784C3CC28BB3723F02471D3D0";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_bit_number = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_bit_number = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init3 = "298AA15CE08E3E5359D53026B53913463344EFCD1DBE5839B436227B9DD30E68940362A807FE541A6E5AFE4CB7EA7E607D16E7228C239733CE831F8C51BE9941243E4995E5D206180630B15C21FDB7ABE6461EF4A0B65C8801D8A3C5B3A2C3594AAB7FCDD70DEEBFF83379D461D215C181F0597CFE41AA7E9BAAEFE59DA1BFF903FBA293A0A4937EAD54DF8C61F88E89B9FB507BB3F21CFD67E159C902CC82085BBD0317728FD62FF2A206AEA8ED63295B95EAA2B20AC289037640952C2A82D9726C69CF71CCD23F927FCC6462F630F00F6DAE887CCD830119B9218AF5F4276B5CC52914FA2394856B7975946EC6FE601641FF185A580CBAADA0284A74674700";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init2 = "2251A3E5F41432C12FB89837733C749193373A1E0F2B7057B81F80FCA92AC7C63D20CC51D1F354CC505AE3E3A4ECEC1FF5AA6E8F582FA037255102DF2D804528940442C9F1D0AFCD27786145608D1EC836820FF9A561B02F68ACB17219CFA2E76D0378296710CBBE24B866D34C7E839E26B7685B7A920CCCEB25E45B9B5CAC7637D51EAF1A07BF66C5205A465B8835BFBDCEA33D195684066EB05890B803B82F93E57011A4EE4EB9A0EBC7C24DDA101420CCABDA5C402ABF1D606A23E4C5B4BAF0D045083EAD5C2FCE8FDC3B2C49AF3BA0A7ED4291CAC457270151B4540BB020A48289550409048EA269363EBB5FCCAF511AA3BF16E35AAE2336F5032DD2CDD3";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init1 = "CC25A3510055F8A622FBEB71D3A683CF2459B8CEB29E8BD49965E0107E36D8402ED8AC2034EB30B575962F3561E7EC1B5E166B130860B2011803059E84837BD49BD0FF834B4D64012C2A5565D334FDB6EDCB9F5D0182B754C1D32A78C539E7BBAB260D9FA6442FD449A71FFF35BCA6FFE09C925553CA69C9C23D33F6E97D77047EEA86794FEEB31DA1804005FE327B95AF58DE794FE8F1396DD435E47771D4B9833687DF038D97802E1E6E3C6D435CE1A5A64252958A4EB587AD23B8A19D30089AF3217D37F382C7004C7458FC7082A8BC0A7563AFAA1826E7507E318055AF97BC97203877DBAD98D8D13A817C8831445BC54FEA892CB92871F1BFCEEA20A1AB";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init0 = "C3991B5F297BBCE86DF93382690E631C861BA3079E8C656BC17440EB7A8F6E66B631CF2460C027970F178B8FC5132382CA4E5C07550E9CD5F9295FEB15712F1AD08BE0BF477F696A4BC1CEEE4600198493B8F8B4B0952C690324BC0457F8EA21C6D6A045624E9E041EE1AC55DDAE93DD2975E52013A8670261ADCB6C2D764D332E4B03FA53E1024EDBC6B04271AC78E27D39949A61FDF7CA65751746D27F7379E86AC3DBEEF67F179CE8E8058F64A076A6F23EDB5A0ED7C9E474BC54EFF3AA665FCCF779F3608F2A36E2E31EABCE0070BCEF5BFC72603F82B8FF015E881F81A25F63892B71E7E60EFD0BE00BFC26617B0BC948FBD14E40F13B2F47E5CA8371CA";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_first_bit_number = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_first_bit_number = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init3 = "C7B37FDCE0370673F29CEA3210139A83F14DBFC73226C48C030DF0F6AF38851CCEBD2FCFD20DB36FF25351CF03CE05818678BA22FE399285997CC3EA51E7B942F21EDA0C62AA60F42653C9A507CD6372624955CF01C683C6BCC8AEE39DB68785CBA41FCF071A2AB657D9963B5FD58DECC810E3E46DB32AA6864CB5EF03D221BFACFC54B1190E912515ED5A253F33240D368C864D442F1984923DD0E6DA3C2A38B64A85EF023DAEBB2C2C553105E92F68FFC62435138F80171D645DAD2B9853DE0C9CBFC594449657204965EF023A3E799FCD501E198B6224E77DCBC99E9AAEC8F16A8D686C2F69D9F7D442492E68DFCC304D24EF023CFB013DB310A6F3B7BBFA";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init2 = "1D062C47FD9819E0A40374D9CAA62DDE460B47F6F892CC04D4553DCB7E3B0247EE0FF66A0194723843B6B9383FE01E0B48CF84AC5ABE2E002800C475965D33420A32838B7C3B1CB80EA7F63780471073DFFCC98315D40FA268F3F89F273F55AFF0013818A7A5109FF7303BCB603B0D5C9210161D56FB98EC33D02C3EF0339EF947CCC708837C4DE87CE8A247F8253CD028C9A3CF103BF6CCEB58102BD58F32C66DE771CB1C0EEB8F023698895D44EC38E99D54D0D24AA56B45B1624F103B0AA41E473023DAB8EAFFF4481C99000A4466604BE4B603EE8310C3372EB9273AD7FBE9B123CF10397ECC82FF105A55708B4802EB68000FA1B52E0F316CDBCCCEDD35";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init1 = "D739DA83CB49A57A68F6DC2F1CF80EDF02F81C108051F1D4C1EB34C75CFC2CC64EE9F9DDB63C207CAC9E44C6D8CC153B89D5B3FFDC2A036780271067A1C915B569F31E4099C12847254479219D449BB0E688A71D02A40C5A0E8DF7FF9C04927F0050E8676592F67A6EF2504770809C56998F6ED95790DA733AE9302ACDD125C3FCFD77FFBE36E11DFDAF36E72E6929A40EFB9187187C24C736320649C382C421126114E939F7F28B9765C7FF336CF997035DB565DA1C357DE2CD2CDFF83ADAC4DBE80529C90802BBA6B151FB98C6C3654975C7FF781512086180D3AD26102A02BCFB100939CF06431FBD05AF658AC51B36ABF1890CE36F04E01DCBFF392CD875";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init0 = "0DA0A1BF14D8063841C6B46E153D978A10153ED5715FF9BCBD86EAB56B1515B1FAF2F2A2B6A28EC59E0D07558A9F013DD801539E19C155C8BA95CAE342BFF661E2098F029F93CE2538F2FE39DA668EFFCEEB20C48B980DEBBBC6A92417C6F74B2459EF1A9AC7FB365FCB1CA1F30CEF3986F2E1FE54F156F0B135C1188B9F1F2247CFEEA9FD8BC03F69A4FCA68D1A7D2697D52E44DA2C035AA402E3BF53C459C0AEF480488BDEFC6130AFE434DE099B38F9AABDDBEDC55D7419E364C55C51271D6E02DC38B304E77B9673807B8BDEE91A48DFEA7ABDAC4DF93E20FC9C63A73681B217F9A9510E7CF379529077A4238C3C7987667D8BDCECA0DA4EA00A0F424EED";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N15
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 .lut_mask = 64'h353500F035350FFF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_first_bit_number = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_first_bit_number = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mem_init3 = "48BD93D08459715DE4FEC2BAB05A00CC34121D9054930FB0846540BA0138444D50BE20014C7F7429D58111CFEDD1FDE6C0DE2ED1071822A8F9D6508271BFC5C0946CD1250022B54DD0D5F1C5B0FC101AE77A2A20E5CCDDA143172EC84FF0CD05DA1A60C8DA270638EC1C53EC1772487A5B8F63134E9097EA4A272E07E7319D569E2A89EBE0E7650492703481D4D6386E9CC205A216466CEC937D84E08CB81FB277C5DED3E391E1F9AEDEFA261FB1DAC662470B3FFF46C74C08FF46A1CC2C19BBD6D29351C507F82D99C1DC91E3D4E6B183A00F4C97041E8882999E3C15EE9974C2C3C3C25439C47CD4A59B66F547E3A2BAF90893E2F6E131E246F5695CF5054D";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mem_init2 = "001CD1D8A2BF4F6E4F27C126303C7FC924DDD5AAC8F0074D79235F606DE934C3E33A377400889002009EE08BCB30CC7BD12BDE07A09622753C3F75D20BCFD438A8E5E3B5FCF43FC750F1E8F8D6C092CEC440C6AD6B40E8763535E40A15105CB29FE47393E5FFDF07D7240B9FFCF937CF26B2B5FA32DA8617224E451148E4C38E39489527C0EACD4D44CF8B8D280704F940260F8580C8D4E456C846F3851E04120468233F1085603CDFC825A9C7B08E4FFE1F6FD20BFF13002FDD798543345CB5A9AF47CA79F1C1022589A440B13D78669DB6010FD61F99C863988BFF0A08E9420C6B7A5B5F36F7EAFD14C06762B5CD162941122184C241545C31709B9402D8F6";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mem_init1 = "0032981D16009505602ADBB6DF448C7D23D698E5C9028C0C659F7A93EAF1F978620B072F913F0EC401E03B45E9C6137D6917B0DD4A2D97FCFA23E6F4905538CF415AE2CB44E6B9A00E0BDC11288BE41FA210D67A0C3D937D2D97B08430891D2B1C5248D0CF12038B02E3589BFCE1B0A87E3AA0166277150901D33E7C15F1137D6D17F26FB0F45654DC6CD143446300D08769C90A426551F34D2C56E687C8FAE98B88F7ACC2016747321FEFE924ECBEC8BE419B82A4A4209B1D1A9CCEF04E93C00EDD9BF425CD10E26AFCA10AE8070743327FEF26BC92D5A74C258E118C1F77B9029D680CC28913A5450D4399C1DD133622F3C712EDFE874332FDFF60446D8955";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mem_init0 = "24432EA5328665BE08D88DAC91586346DF3069F5610C81BB16503D9DD607060EF15FD917C6760D0C17BD3C58EA9A349AC058DC9D0058CEB9DD34F1082511D217E898E3DDE400007661391D573E4E1DC0DE7C249D2374A304816515C39C6655341D3092406BA7A57517A89C8DE7F8E049317C36E45E4EAA372BD0C64168B536901FB78DF5B072BF759FF664016B969EEF0397E594D3C7004F8D7CD3D95A22FD6BE5763F287306C628A5469E09285AC23A7DD51F1974BC0130015FE3F7D33879189D4A8C823AA30404192FD08239CF90811F470EA0208043E91DD690B082F9AB880188E215D088F7399D490A763AA8CC2B42EB1F5C0CA91402FB87CDE110993B54";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_first_bit_number = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_first_bit_number = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mem_init3 = "23C9D983D7346B8F1C28FD75D3382ADFB2155F0FAD17D1E2F468DF9B8F927382A675D301E6615E4E023084DA385D015FFCC803DFD2B2DF878D50292946018B13DC65C19970E0FF37BA79CCA71B9CCCA8FE824A540CFBF880E0F7FD80D2479478B472AAAF5801F8E96DD975022878FBA207E9583A044167EF1A60C91828A0FE67E208003F93FDCC3FBB88305FB2011AAFD79D054991E36C17DE95D9836EE87DA71CCD6721132B3B0103680FFE1DF8F54069CA9C22A13C38EE742AA5E670E47CA003105628B71D83981DB29EFF01EF6FDF03D3D07F9C0730C0081C0E365F1A5B4FEB222718CF5538853F8CAC8C594CA7DF1CFABF49F1632CBF062FF03F0BC01AFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mem_init2 = "4B6512405B025B009A81AE781B86C380BAF00ADD3D86D30875FA05985A693B7F01461048F38A1CC8F6072D7DAC73878FB342C3818211E078537633909D3B312B741C01545B6EA14001458B87C074ADA8F5722BF93278742F0444330BCF3379196EBDA2AA7C9606D0F43630A14BD611400146FCB1F9C8FA16F2F2C62DD4049677EE0F217D183AD1060DA132C6462484202CF40E292F49B37E1108DF2A06BCC401020F18923CC79AE5C648DDACC9B66D60FD74ACB70CB3D0046DF05A81D32588FE1BF61F1C08BC60C11D16780614882AE5D808A7094B9C1A259A753FA1F34BA342ACF0938AD6D5440019E27F03B3241A3F15942FC8348706E5B2D963D434FB705A";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mem_init1 = "B8D0FEBB3B4C8BCAC5F4F088284DC4088287231B7C50D0BF5E1727D950964C4758F73BDD4D32062FA87D63F309B30436E5718505608400F6A120010D5CAA438002B8E5E4D9B02FDD927F1802E4F334DA6D9273C3C93FACCBD3604983E846D064A240031D5D57FFBF1EA7B1B53282F81A4665627A54A0817EAB7354106F2986E099F496C59E31642643B001054EC8D100092771A6CF5041CAB7DDCCE58317D0CF2920A7A6954C5FFBDCE4C08FFCE19B739F0FE09D480A400EE3DAE109C1DD0D3C1BD0CEBCFDB63C282EEA591409E9FEC202DC030A2198E188DC40208ABCFD0048E160E10C70263BE7DD9F4C2ED4ECC5F852E90D44C52A7C359ADFEC6360244424";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mem_init0 = "A027E0044F0ACFC2FF0B2D03F0E9068C6E2803B9B3B729C62C96EC3FDC100AF08C2A0F2EA293B01618FC003FA2FD306BD2BDD5C7BB83C70C2AC00B7F0B2AED82FA3963C1B0434E10EC2B0D49CD5B466E18FC003F4C1ED3DED185D639617D68466EE80451B65B7843FA74419FC5899860EC250317A874399618FC003F5D578269990D93C18782B69D8D50D2FED9FC050267465AAF7917F06A856361094C288DBA5A3CEB9453A8F1B13A7C5C07BDCE7B1E8E18470ACD9B010464B35CB236F03C0DCEA3664B43429AE25E3CEB9719167FEC6AD3BC38DBA2C3928FCF11353FE019C5A69FF72F7FC53612916A6641F65D04A6523CE39718363FD1D504DC57C942E195";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_first_bit_number = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_first_bit_number = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mem_init3 = "E44FE0ACFDB8596BB32681F6A73104C6DA134172C8482DF4483B1411511C5537F5CAE5C7077B316A886122842756F9B30289B9D41D066002BC634A17797B345B38211411D6E3A9809E32FB9F133722E9D40728BB94162A3A279D9C50CA5679803D40425EF90173E4A0211418298CC53EF53EA5830CC21D2C47DD4B5DAB5261A4B2275EF81D46DF5CA600287BB2276C14DD7F1C356C7C06A01E089208D023B6D5CC89BB9836D3F05B98CDB70A43DA1AB447106B53553943D5777F7E28E01E6107E1E6B10643E1270B1AC7BBF3C8F9F075ED1FCBA70834BB9D8413621AE0D122E87B771C248365C0F7617FC8F85C6930C37BC209566838D4AB3EBF83051D5A81BC";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mem_init2 = "E8D9CAA72BC1387A7B500BC23309D4BF62430862510FB604418CAF3AD96A164663C94273825991FC857867386258BDCF394FF0421B620AF202388DA8D664E92AAB8E7363ECBBB1015A440078A2ED6A6A7D6C629D60439C90A9362345E481C27BFC77CDE8A7CE05FAA3EA44900C080FA691F428185D3D200891E890809E6D0267AB4FC0449F5E37B10E3F05C3A034E28A67BAE8A29D61916D6D8E36BACE13F9882E08B1CA34EAE41F672CE03C81FFEF0B1794A0B234C477C80CBFE556B541755A2A28E4159913791B5E3AF0FEA70A859499BB003F7E3849858006D6FB0A3C8A30EA821288E125E4A34FFC77B6265DF6EB923A8C575014FA287B35E078FC3B038B";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mem_init1 = "57F3C2E25D88505CE2DF1573624C4C48C65449FC4895A42811C389B91568975490E8C3C740586366EED13D1FC3F749B84C182F2CED81E4AA57A7FC6ECF887F0471D61B0EFAFC95F5EA088FC7FC7F6766EB6D02A782307A2016585EBE6E08BADFB9598077888FB643CD96181EE71177F3BD888038FE686762E8D5ABD383F2BB43930000FCC28AB0885B5EDC48D61E35D87BB022CE119E5460220CEA45A010616140FC541383167FA1BEC7F40F820031ADDBE03AAD7351A3952FD603BF0DC3D2EF3C8DE3FF7E1061A11C71E4178320D74322CFF1FDD392AEFC32D0335AC869A03059A822998420C176206DED015E13409900F04CD782EE8963D30EE73452B5A272";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mem_init0 = "2F8298C1179F02316234C528CE7772E12F4EC23FE1F5AAB9F3696153CD6086A32C6128DED8BD2E6D0EE669F842EC38682E2D0537E21A856F7108A05DE20A037860C353E46C460C88F994A8D8E8F92CD3EED2788C2C44061BC403297F1ED38B47910AA3DDE208F6B89F6CD853CD085C9E081E9D21B1C5CF90708560F29DD4D182898D42300FA08ACDD197038FE3F708B8E03556B7759719AF8A80CDC1105014C8A2091F2A3300F336E76081991FF7490D95B26BE7EC00E8BF669C9C4F8BB37BDDFDA3DDC40C6AAC15A20019CBF92026B7091A2882E17BB5D6719023E7EC34BC3C1861F5F7DC6989DAE83C00429062EDBF97F17922EE70A1E29EA61F3BEE669FCA";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N24
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a169~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 .lut_mask = 64'h111103CFDDDD03CF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N12
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 .lut_mask = 64'h303A00AA353F55FF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N14
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_first_bit_number = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_first_bit_number = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mem_init3 = "C9C9A596DF03DA82E0F1EC953130D929FE281898F9CA704C045F70EA18A2E73AA9AA258693157DA6E010AC320E253E5E7BDFED5FB28AD2472417D7060CC4EC6E6851AC343EB9F2912633771B3D6D8F10E2DE5024B1288CA643FFEDBFB24088478D39A6A06CCC3F92B490B7E0FB8222926AB7E9C06DF27587FBA2CE1006CF4FDE790BC040C1CADE3901B25BEB12C441DC5B46C560C61B41954FF86D990F24B0F7E13FB23A6A54B241788010412E303B6621D68D6F1F7DDC022034C0EED558E2A765A53F254ADDEABF22B4E0F981AAEA5F79C43FBFAC38C580A6E433FD1B267F802C6E4001F57DB889547D2F41D84C82D4216E4F432A23297F0407D8317169EB80";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mem_init2 = "AC74F7CF0538624F024D140FACC618FBBF35835C61D3F782967205C0A89DC540FB7213A4EEB88DA097B5A2B7178142F98B208C1411C1205C9A4F6B81BE2D94D897E82B483413C47F0376F44C9509D056F71EE42474E411A1A9A385315F3DD038110A09EC2BD0AEC417E2D2BC0EDE11FFE36A6F713E39A696F1641582C0931A81BBAB590073DE180D148F631BDD4FA01F8E22EC840C24F341CCF2DD0015E25EBE61E7AB95AA24EC9CD4671A36458AD826D5D07E9DD98A2A299F657801E22FE2FE460A9719A992F8C1BD409F3CFC4CA01CCD8097543246A425F24745947BFD38A7CEA5CA41969A7901441A31367C7893FFF7B056323C64801CAD9BDF61C4855E0C";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mem_init1 = "A3C7484CE8337556B365CAB99CB6E5BF9EE7C31E707D4DC04AFF43ED26D102B1BB75D312E152BC78CEB5B5E23362841A36E21FD43786E5D2B25F1D082E69E780E3D05D402900C020363D66290886188C8E7C9EE742E64AB9D6F31BF011437544B9DC1F182E7E3C3F1C2B293EE5F2C067D6CCC7E4FD8A6D0B77D6C5F48D6C8FEBE96F416190F5DD6AC047EDB0F938B130EA078989C09D9151ECA2C382F5D80801E6B72687BC802FF460794E8B0E1F41955F500E1826A12FB6148DD9FA054E0DF7B6EAC30871D834E1206EE8677E07272C5A596282AE199AF39F37CE0F0BCCCF8F1F0A19CCBD596EAB086752FBF3AE503A5AB1D379D3A58EE460A343E672655C87";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mem_init0 = "E38016A1919150797013A5143AB1FCE9923B97E083CF9BC891260D2B4E95B0B27176FF0602E34A82A7B416EB08EE60253AAD1C4104C11C3DC2B7E353BDBBCA2E04C7269FC67116DC0171EB602237FAC6A73416C1187A500A2A6516463AE3CF24D4C51861FE58D9F0643091822A2F280DE95FE6437806DA0EA73416C18C9F03B676C940012D8244D3FD1FFD1EFC56DD5313059C7956B5A5633599055087150FE14EF428E183E70DDBE2768C38C80E935CFCB0162DE57B80D11610F741D1BE501689F9064F1454CA705AF469E2B59DFFBCBEB49DFCE79A297B3C268EA37BDB28001316969BCE20446238C80453641A78E156F4F3E2B4C5A3DAB0DA4CEF82E31E0B";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N48
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 64'h3050305F3F503F5F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_bit_number = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_bit_number = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init3 = "CCC1B8ACA2E2428D177AD3028B18CB637C024F8A33FA5C0313B29952CCFD1D38EB868B3C38FD9C8FBC65BF50C444AF3C92DFF0310D06251D6A47D0D76A8B9B42D80AB501D7CED68137057901021BC6F80A1120F3143AA18E4C6AD8B9E8A2C13B0C0257964136C1012236E5A263EED64F4621D703E635DD8B497FBC924DC264BBF385068C2E809127B64F3C41041807128AD47F16572E7CD70B557F5DE44FAF4893D67E1821D1F735F32528DBBABAF9079511D52E39FD80F24508EF41C4D6E3F9EDE0A76D244676BF686F4BA16782E3E5D98AEEB6D085C951461FA24611F1292FE545650B0EDDBDE46E7452EBF5D37DA8A624ED4499BE87D4C37017001C647C37";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init2 = "270801D45DA735A277FAC59C36EDAA894B578DA4EF442120412AD02C1884678E4DEB18EB9D1D42236512CC623FDAA23563B26CA4663762E51187AAE6CEABD1A18834B0EEE02774E45B6193BF7E81AD269B72D3D93D99FC90B487AC27A4167E15C89AD410856F7E367C36D0DEECA6575E8B6641D15B289B22337BD6B21231AC06DA073ECEA64B6350EC2B265DC60169E1DB3AEC85B7CB62B1FF69A771C97474D6856BB00D76940DE0A0298145E29BE6130248ABD1D8487D38A19A0DA09B2D4A38CE6E62AD1ACDBAD627D5DC7AD2D9F51F9C5C5701C48BC8548C8F8AFFD4037BA7A11CAEBB62C58AB0937B102D05E6B874CEE7DD8EBA4BDC078F19F874A993401A";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init1 = "F63021CBE90DDF12234935A6F988A5E5E92F75FD03244437F5D98017F103FF9961FB32C18E326AB711B8AC9580C3759D42F0F70DB17E8E92161F6FF773F5F7D769B01FB46E185BFD5F3672DB6B52757565A31C3A98A9BB1DCC9C45BB00A2919715597704C74243D746DDC037CB592C181E295CF10AB36BE16617586D1889E57562B51AA5B98378CF4FD8AA1CDBC0884A4B1D4245CEE37F57196560C22B935FA99CA5F190F58124E2F5376FF3F63B08E3A4673F939AAA4D2A68761C7CD5468E1520C8F3750F30EC8102D7E3F4F5B96D53D3969CD0B922CCCD518AA05F43A51C486F37428469C12D73526257AB3797C52E79AF2CDD74FD6E503D099F910C97930E";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init0 = "7FECF8C3B80E5099F15B4CC1F415E2B277CDC52B4BE733B2A1F3D47594EF5CF8D397B398B6D0E66BEEDBEF3568EDAC4BF60EA1BB78B8FC8DA76A3917F8DC49DFF2122CE3173B0285B19BB433931022D5155AC95CBC8E045769DD1DC6089476BE7B705346279C35A60B652CD48D4175CCF016C76FB9E0A71D28FFB915A8DB2E25F0FC4DC57D66E47C1AE3EA38F121A33214BC010A1E3EE8BC1B5448DF896094ED544C80E2255D649B95B053F931129CFBFD7722572829D055EB6024A10C10FDBACCCF5D78906325CAE1BCF65F16290360D8201C062FD00CCF537A4DDBD040A31FC9679B08EE2C938B2D1C195A1FB1E6A4E89E458B45877CF2C47C3FE17C4FBD91";
// synopsys translate_on

// Location: M10K_X5_Y5_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_first_bit_number = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_first_bit_number = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init3 = "F225227E1C3AB60BE9D3EB1770B4A83DDA4CFFD856F8F5D46369EAFCE861D546E2F2CD1C3E0FD3E4309E62E1063505F8354F6BFE635F294B785D82FA004783850276D4B4A7294CFB39651206DD717A5A50C466F1FC7B074C10B3871D82A71F0DBCC5EC70D55C0EE8DABF40BC97440DF57A70B3EA1586085046C626D3FEEF9FC50BB4CDA1A63635601D6EC5E29ED55143288B6278CED323DBAD532E1C305A573376C0A8D3FE13E8C2B3DF77EE351C7FBF055347CADA18C576291C7EA9C7DEFB1D7AC0BD234F82B5E040C4B8D3FE179F055C2D9805046D0D6A0DB7740ED440EA8E8B51610838873FE5EBDCE4BFBF0ECA6DA0E058DBFE16EEB5A241588C1CE68447";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init2 = "1005073F368B632E0304BD5018407C486CDC1598D537D98A7E9040907E1CF93770EEC159AC038776F03F7684D65A1B9AF9BE0DB0050B836D918BFFB04E1FC732CAE7BCD07C1C1389136BD1241CDE4C9E1C109F7B29F615953381296F579073218920F75231E82915CD054790601CE3A48CF7F56AC11B490D6B8A367A53D5D71887675F0D42DCF71F937C91C9D6807DD961691C15101C056A08D0C7496D2C2FFCC6D0FF4C807DA27722549762D429FE6812CE984826BA1CC5B081C195F01CF11333E6337D7E68F14C2EB5329A1C13D1465D59DEEB98BAF11187141290AF607B4EC1C19C35F01E9A2B9F6F1F1D67257170BFE51646370D0E6A774595CD47825891";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init1 = "93BD698EC114376DC24504241C3879F66138EC5AF0F5CD653A5EE1758642B774A62B1D4F02D2D23FC2756641480AC66D30B8540FC0D49399830A1E0ECFAB135493A899A7BCB5339570FD11DC5D95C64127CC50635730961CA5DA1BFF88C0FDFF01DF3EDEE05FFD5EE8807238384691A43F565A1464358C862BF088B8C0AD39B9A74293FFA28C9E3A82BC345E9454216147F02D77FF80103D9563268F591227736D2160D6704C8F2E63EF83FF185C98D3812D07D87B5C333881B85FE7FE78F58660FE3970C18E91169D9D03A3046532DD3E358BF953E8D6A57BDF8B107700303C9FB025DDDDA29DF847B4EE708335CA8B829AE579C30F6305CAD78C2780113922";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init0 = "ED8395DB6137D295C8947C0D82FB08CC52ECF7E26D8B63AAD91880AE542166AB34200E9A5DEBEB9FC807F2BD40DFC61D92D66DC45D79228E94EEFC680B384F1B0BB7395680C8D854C6C01206E524EF967CE4C4AC49CF5FB70C9440CA06859BCD23BEC2137349C4EF6D7241AF142F78A5D48002066D3E07CEFCCA07A549C809D468D87315A647B98653537C9D4A27D90B1948852A6FD2D9613F001C78AAC828491ACB94A449B9CB788802BBFA75CA58E4544E4D13245F96F044CB4E15171DB431C9003878632862B98448A4C8C9B9DD6A35819603EDAD5530F5FDEC5A5DE047C824BF704DFA1D59730E5073F1F25D4570D7C1424E093B05ED83B30DA7B7918327";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = "C1FA0FB8171FECC6B704DABC140BE7FF0AB837F6F2A41DC4BB403BE9F0AF01BDB366CFDF8A87DA6A36F65A3E4547F9618E14FFBED4AC0C41E453245A1ADDC1DD4AA2B213FA347DB3D4F82132772A2176A336F6FDCA640E7DA742CC0498FCFE5FA9E2756804E51E023A13BBA6250D6CBBAD4E7C89420ABACCFE2E9979AD57EFF90C72C9A7985F1320F3C17B711E10CE7E1CDC5123C6923F1057D592879625A3EA47F709C0C46FF56DF3E0C8AC4187E3803FC82A72FABD41C8B11A0422FA6760005D27C847E0F50C1FFE5211C802A8032E91E9CC558F202079FC0540ADD7D3D1FB7C8C3A4339F69E210FE9CCC6E638291DF6E6E1DAB196E6562A57642B06A00B80";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = "0DB2C38FA42B920CCFE78CAE1E3FD9184E2BE2861EFCFF69573AED89A8C1252006742033499FE9161D29BD17A24E6DAA737D7B127E65250F36FBE95505C4B09163D873A67D75C073027C9C3CC2EFF1CF1D991DD536D40F2B4A517E1C7CE9A5556A5A8F471AF6F22F58296F0813C7D082056A2388FE1C3340E21B191ECD86CFB516FA45C0B82AA6A38BAA40AE7F3F3E4EB516BB1530052CFDBE29216BA98CE48D021ABBD7DC946E999D662DC89C2825A53430F397017FB4A08EB9D8D5FA4670F89920C3E621B13E83E9FB20B531546E997798EDC321F6D98888CA74BDFF4234505089C281F2FB9F251E08C232ED1CD84CFDE9B63C5D64AD9B901DF0CFDC3BC30E";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = "EB3D7D1A0F34F00C82D3622A2080F79264ED134FE714F034FE58E6CAFB9901FB7FBCB43EC0003CDDDE0BF3365284354BDA07FF849F9C121898D3FF7A6F4FE3907F8362D3A44958FCC5C454675C31C6ADE2721AEA4F45EE77024AFE5ACE87E494D4939CFCB59FE235804002D3B349319A0CDEAC85031EFA6B414EFA0EDCCCDBDAEF19DD06579FF374DEBEC73B091F1C567FD9E7C37F573C5F10822D85E038C74D28E320FA5FF8AE60E6873AFF3F3F1A640E76CE8955C04101E3C0E3625955A7BDBAFB15781FC776A629E26483C3F4A560D76D9751514050EBB11C06B8173F1C3BA9FF146ABD66AE001FB17830FC7862E8C57280C219309C4DA757AE56B6781F7B";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = "B1E2989A4F350C41E007F39D13A5C3D426E28918037C619AD436782E1EBCB008CE659FE2D827E5C23B2E8FAAB2871C3E7E076DB798D563D0D91FD0B89DC5B822DDF143A00CBC30C4B9320D240077EC316EFC946BE047E0781E007DF35459C3A24ADFA6FBA075F69BC42643479C85A5CA96944DF36FFCD0B353CE8C7D3AF87FE664FC089998E5DC190D2B40FC81F5BB9BC63557A5BDBA9D68CF4E290C0257F29781079D63ED77C017E577022C95B4E8003F24C6F46235C9D897884BC6ABB75F102C8BD515BAA00DE77C1FA50E7957F197A6C70217155ECC654362152587B7AABFF5E516C31F6AB2D5A5EDBE6D25AC27CA1F8FAD156F143197A771C9C6D25AD193";
// synopsys translate_on

// Location: M10K_X5_Y1_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init3 = "B700CE0F25FC54C204A6FFA9DC0BA9545469391C80BF3148A42B34F6908E838833CAB68BBF4A0BED3FB0950FFD1720E37F43B6641E1DD06BB189ED76C9DCC83D08CE8906240A809304D192D0F0020B87EE27FE537527BD9CA5032D6BF431CCD1D5C2CE1E1E9EA3946AEBA6800E587FB6A4B50DD8F8DC5EB9ED40019DB85C3B81120E5C5477AEE9A954BC7518E36D1A36FBDA7DCC097F38A57948712FE0305CF770D9F203166566952007711A6269C76923B4E261787AB8FA326E4510CB3351CB66E05F0AC48E4D721AADE377B969FEE6E5256E1425D219A354AEBD790B3F3C9651555ABC105129C326EA24BAEF442A5ADD43F8DA3AAA5C7C822C9B67828C2A65";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init2 = "58395FB3B852F7F59671555720FAB7DE428F474D7AB15B8CE3901A7CE5D478EC4502A6BC01E2FBEBC68CAF7A9ED349E2DE31019E952E598E6FD93FD1D6325DDBCCAA130AA60EE09013CDC43D02E3EBEBC2B38510351B1879D445C5C9543EBE4649EBC16BA565129E7F976A4FF1CEC56E984D5731F165DF50DEE04A69C37F58ABA27CA9EE598948137C42FE1DC6E37E412BB0474B02E6E39492FA415F89CA712AE2CB47999B3B990DF8FC92D26DDB58018A2E8004A3A776600CF4AEC26E50B2B24C43C6CF787B714AFACE3FCC40D3DC70FAB4D80244B6D40D77757F9B5DD0E87BF56D8BAA0D74EFF6FD164B2CFE95A0EF189A6A8CF92727C0B1008CDD1D30D00B";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init1 = "1D034462DE09D5E797296DC997CB83EF60B14197C7EB7E38FAE7A37FDE77256F1FDA15D68D40FAB6149494B94F78BC066FA226FB7CFA02C3CDB0B3768F9F4BEF3AC7EBFF2BA482F7E5FEFD3711995B432F1EB7580F473D9F6C144B2BE709E57CC357D51116F8D93CF06788D5E2FBB38D43E9DF54448F35AF43966061E4D0B86904E89E759B4D0401E1693D7642C688D30C89C6216D071F92D84599F3C56D550CED92B74ECF001E65120D4212E11BF090F5DD44FBD100067B15B4CFA1806ADE46C655E7F164C95AF3277D876B68671FE9848741073CAE1CB969C7845ABE1571483C79F7B7764D29AD55D6F39F87D7E40D2F6C13C472A7FD1D688128FE6D5BCDC1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init0 = "F9EF7AE0A1813979BEDD7C357F2DABF670CFD6E1C6C455D139819FE82F6EFB6A9F1EE266D71072DF561C4AF9278C2361B9D79C1E64637844DDA6DA9D64EC31B8B29A67B844AFC548D83B5EFEC8216D82385539FCF5C9238FE1EE2DA5E23F9FA71E7895912A481E960E39F34B74980AC6E5BA7E7EA25F08F9DBAD9976583F96F6C2BB1F04DE2C24BC8CC38F6335601C886118E9E74E5FEFDF55DF05F9950C8C0E7324C7CC1DC088A4C3C07F268E1B962D0FCBA605DC17CF09DC170A10C927F1C052A0F1D6592D9C269F43F6030DC358B6C1B8EFBF3E7C631829BFA3A64E4FF76BD744EC8637501DFE3F99FDE6173D1C9641FD7665AE4E8E9D0D6BF48C26B12E6D";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N42
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .lut_mask = 64'h0F5500330F55FF33;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N48
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 64'h010B11BBF1FB11BB;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N50
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N30
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 .lut_mask = 64'hF0E0F0E0F0E00000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N24
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1 .lut_mask = 64'h0303030353035303;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N5
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N53
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N18
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 .lut_mask = 64'h00FC54A800FC5400;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N52
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N48
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 .lut_mask = 64'h5A4A5A4A5A4A0000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N23
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N6
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .lut_mask = 64'h01EE01EE01EE0000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N34
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N4
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N22
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N27
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 64'hF000F000000F000F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N36
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 64'h00000000000F000F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N39
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 64'h00000000AA55AA55;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N42
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 64'h5550333000003330;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N12
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2 .lut_mask = 64'h111111111BBB1BBB;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N43
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N54
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 64'h0000C80000FAC8FA;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N55
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N57
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 64'h0000C0800F0ACF8A;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N59
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N0
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 64'h5050505000000A0A;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N15
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 64'h000E000EEE0EEE0E;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N16
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N54
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 64'h11111111BBBBBBBB;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N26
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N24
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .extended_lut = "on";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 64'h13B30F0F13130F0F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .lut_mask = 64'h0C0C0C0CC0C0C0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .lut_mask = 64'h000F000F444F444F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .lut_mask = 64'h3300330036003600;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .lut_mask = 64'h1030303030303060;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .lut_mask = 64'hC0C040C0C0C0C0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .lut_mask = 64'h5600560056005600;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .lut_mask = 64'h00A200A200A200A2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 64'h00000000AA55AA55;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 64'hC055000000550000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .lut_mask = 64'h1515151515FF15FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 64'h330F330F00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .lut_mask = 64'h0C000C000CCC0CCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .lut_mask = 64'h000F0000110F0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 64'h08000F0000000F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 64'hCCCFDDDFCFCFDFDF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N43
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N9
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3] (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3] = ( !\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & ( (\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3] .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3] .lut_mask = 64'h0000000003030000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N18
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0 (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout  = ( \pixel_gen|Add0~5_sumout  & ( \pixel_gen|Decoder0~1_combout  ) ) # ( !\pixel_gen|Add0~5_sumout  & ( \pixel_gen|Decoder0~1_combout  ) ) # ( 
// \pixel_gen|Add0~5_sumout  & ( !\pixel_gen|Decoder0~1_combout  ) ) # ( !\pixel_gen|Add0~5_sumout  & ( !\pixel_gen|Decoder0~1_combout  & ( (((!\clock_gen|Equal1~0_combout ) # (\pixel_gen|Decoder0~0_combout )) # (\reset|reset~q )) # (\clock_gen|h_count [11]) 
// ) ) )

	.dataa(!\clock_gen|h_count [11]),
	.datab(!\reset|reset~q ),
	.datac(!\pixel_gen|Decoder0~0_combout ),
	.datad(!\clock_gen|Equal1~0_combout ),
	.datae(!\pixel_gen|Add0~5_sumout ),
	.dataf(!\pixel_gen|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0 .lut_mask = 64'hFF7FFFFFFFFFFFFF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N19
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N21
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0 (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout  = ( \pixel_gen|Add0~1_sumout  & ( \pixel_gen|Decoder0~1_combout  ) ) # ( !\pixel_gen|Add0~1_sumout  & ( \pixel_gen|Decoder0~1_combout  ) ) # ( 
// \pixel_gen|Add0~1_sumout  & ( !\pixel_gen|Decoder0~1_combout  ) ) # ( !\pixel_gen|Add0~1_sumout  & ( !\pixel_gen|Decoder0~1_combout  & ( (((!\clock_gen|Equal1~0_combout ) # (\pixel_gen|Decoder0~0_combout )) # (\reset|reset~q )) # (\clock_gen|h_count [11]) 
// ) ) )

	.dataa(!\clock_gen|h_count [11]),
	.datab(!\reset|reset~q ),
	.datac(!\clock_gen|Equal1~0_combout ),
	.datad(!\pixel_gen|Decoder0~0_combout ),
	.datae(!\pixel_gen|Add0~1_sumout ),
	.dataf(!\pixel_gen|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0 .lut_mask = 64'hF7FFFFFFFFFFFFFF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N22
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N24
cyclonev_lcell_comb \pixel_gen|vga_r[0]~3 (
// Equation(s):
// \pixel_gen|vga_r[0]~3_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout )) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout )) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[0]~3 .extended_lut = "off";
defparam \pixel_gen|vga_r[0]~3 .lut_mask = 64'h05053535C5C5F5F5;
defparam \pixel_gen|vga_r[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N54
cyclonev_lcell_comb \pixel_gen|vga_r[1]~1 (
// Equation(s):
// \pixel_gen|vga_r[1]~1_combout  = ( \pixel_gen|LessThan1~0_combout  & ( !\reset|reset~q  & ( (\clock_gen|Equal1~0_combout  & \pixel_gen|xpos[8]~0_combout ) ) ) )

	.dataa(!\clock_gen|Equal1~0_combout ),
	.datab(!\pixel_gen|xpos[8]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pixel_gen|LessThan1~0_combout ),
	.dataf(!\reset|reset~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[1]~1 .extended_lut = "off";
defparam \pixel_gen|vga_r[1]~1 .lut_mask = 64'h0000111100000000;
defparam \pixel_gen|vga_r[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N15
cyclonev_lcell_comb \pixel_gen|vga_r[1]~0 (
// Equation(s):
// \pixel_gen|vga_r[1]~0_combout  = ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[1]~0 .extended_lut = "off";
defparam \pixel_gen|vga_r[1]~0 .lut_mask = 64'h5555555500000000;
defparam \pixel_gen|vga_r[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N12
cyclonev_lcell_comb \pixel_gen|address[15]~19 (
// Equation(s):
// \pixel_gen|address[15]~19_combout  = ( \pixel_gen|Decoder0~1_combout  & ( \pixel_gen|Add0~9_sumout  ) ) # ( !\pixel_gen|Decoder0~1_combout  & ( \pixel_gen|Add0~9_sumout  ) ) # ( \pixel_gen|Decoder0~1_combout  & ( !\pixel_gen|Add0~9_sumout  ) ) # ( 
// !\pixel_gen|Decoder0~1_combout  & ( !\pixel_gen|Add0~9_sumout  & ( (((!\clock_gen|Equal1~0_combout ) # (\pixel_gen|Decoder0~0_combout )) # (\reset|reset~q )) # (\clock_gen|h_count [11]) ) ) )

	.dataa(!\clock_gen|h_count [11]),
	.datab(!\reset|reset~q ),
	.datac(!\pixel_gen|Decoder0~0_combout ),
	.datad(!\clock_gen|Equal1~0_combout ),
	.datae(!\pixel_gen|Decoder0~1_combout ),
	.dataf(!\pixel_gen|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[15]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[15]~19 .extended_lut = "off";
defparam \pixel_gen|address[15]~19 .lut_mask = 64'hFF7FFFFFFFFFFFFF;
defparam \pixel_gen|address[15]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N13
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pixel_gen|address[15]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N12
cyclonev_lcell_comb \pixel_gen|vga_r[0]~2 (
// Equation(s):
// \pixel_gen|vga_r[0]~2_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout )) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 )))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout  & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 )))) ) ) ) # ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a184  & 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~portadataout  & ( (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 ))))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[0]~2 .extended_lut = "off";
defparam \pixel_gen|vga_r[0]~2 .lut_mask = 64'h0047CC473347FF47;
defparam \pixel_gen|vga_r[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N18
cyclonev_lcell_comb \pixel_gen|vga_r[0]~4 (
// Equation(s):
// \pixel_gen|vga_r[0]~4_combout  = ( \pixel_gen|vga_r[0]~2_combout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout  & ( (\pixel_gen|vga_r[1]~1_combout  & 
// (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\pixel_gen|vga_r[1]~0_combout )) # (\pixel_gen|vga_r[0]~3_combout ))) ) ) ) # ( !\pixel_gen|vga_r[0]~2_combout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout  & ( (\pixel_gen|vga_r[1]~1_combout  & (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// ((\pixel_gen|vga_r[1]~0_combout ) # (\pixel_gen|vga_r[0]~3_combout )))) ) ) ) # ( \pixel_gen|vga_r[0]~2_combout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout  & ( (\pixel_gen|vga_r[1]~1_combout  & 
// (((\pixel_gen|vga_r[0]~3_combout  & !\pixel_gen|vga_r[1]~0_combout )) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]))) ) ) ) # ( !\pixel_gen|vga_r[0]~2_combout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout  & ( (\pixel_gen|vga_r[0]~3_combout  & (\pixel_gen|vga_r[1]~1_combout  & (!\pixel_gen|vga_r[1]~0_combout  & 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]))) ) ) )

	.dataa(!\pixel_gen|vga_r[0]~3_combout ),
	.datab(!\pixel_gen|vga_r[1]~1_combout ),
	.datac(!\pixel_gen|vga_r[1]~0_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datae(!\pixel_gen|vga_r[0]~2_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[0]~4 .extended_lut = "off";
defparam \pixel_gen|vga_r[0]~4 .lut_mask = 64'h1000103313001333;
defparam \pixel_gen|vga_r[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N15
cyclonev_lcell_comb \pixel_gen|vga_r[1]~6 (
// Equation(s):
// \pixel_gen|vga_r[1]~6_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout  & ( 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout  & ( ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  & 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout  & ( (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  & 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[1]~6 .extended_lut = "off";
defparam \pixel_gen|vga_r[1]~6 .lut_mask = 64'h404070704F4F7F7F;
defparam \pixel_gen|vga_r[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N6
cyclonev_lcell_comb \pixel_gen|vga_r[1]~5 (
// Equation(s):
// \pixel_gen|vga_r[1]~5_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout )) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 )))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~portadataout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a185  & 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) ) ) # ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~portadataout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout  & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 )))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~portadataout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout  & ( (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 ))))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[1]~5 .extended_lut = "off";
defparam \pixel_gen|vga_r[1]~5 .lut_mask = 64'h00473347CC47FF47;
defparam \pixel_gen|vga_r[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N9
cyclonev_lcell_comb \pixel_gen|vga_r[1]~7 (
// Equation(s):
// \pixel_gen|vga_r[1]~7_combout  = ( \pixel_gen|vga_r[1]~0_combout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( (\pixel_gen|vga_r[1]~1_combout  & \pixel_gen|vga_r[1]~5_combout ) ) ) ) # ( 
// !\pixel_gen|vga_r[1]~0_combout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( (\pixel_gen|vga_r[1]~1_combout  & \pixel_gen|vga_r[1]~5_combout ) ) ) ) # ( \pixel_gen|vga_r[1]~0_combout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout  & \pixel_gen|vga_r[1]~1_combout ) ) ) ) # ( 
// !\pixel_gen|vga_r[1]~0_combout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( (\pixel_gen|vga_r[1]~6_combout  & \pixel_gen|vga_r[1]~1_combout ) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout ),
	.datab(!\pixel_gen|vga_r[1]~6_combout ),
	.datac(!\pixel_gen|vga_r[1]~1_combout ),
	.datad(!\pixel_gen|vga_r[1]~5_combout ),
	.datae(!\pixel_gen|vga_r[1]~0_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[1]~7 .extended_lut = "off";
defparam \pixel_gen|vga_r[1]~7 .lut_mask = 64'h03030505000F000F;
defparam \pixel_gen|vga_r[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N0
cyclonev_lcell_comb \pixel_gen|vga_r[2]~9 (
// Equation(s):
// \pixel_gen|vga_r[2]~9_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout  ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ) ) ) ) # ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout  ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[2]~9 .extended_lut = "off";
defparam \pixel_gen|vga_r[2]~9 .lut_mask = 64'h03035555F3F35555;
defparam \pixel_gen|vga_r[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N39
cyclonev_lcell_comb \pixel_gen|vga_r[2]~8 (
// Equation(s):
// \pixel_gen|vga_r[2]~8_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a186  & ( 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~portadataout )))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a186  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~portadataout ))))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a186  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout )) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~portadataout ))))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a186  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~portadataout ))))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[2]~8 .extended_lut = "off";
defparam \pixel_gen|vga_r[2]~8 .lut_mask = 64'h50305F30503F5F3F;
defparam \pixel_gen|vga_r[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N24
cyclonev_lcell_comb \pixel_gen|vga_r[2]~10 (
// Equation(s):
// \pixel_gen|vga_r[2]~10_combout  = ( \pixel_gen|vga_r[1]~0_combout  & ( \pixel_gen|vga_r[2]~8_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout ))) ) ) ) # ( !\pixel_gen|vga_r[1]~0_combout  & ( \pixel_gen|vga_r[2]~8_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\pixel_gen|vga_r[2]~9_combout ))) ) ) ) # ( \pixel_gen|vga_r[1]~0_combout  & ( !\pixel_gen|vga_r[2]~8_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout  & !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])) ) ) ) # ( !\pixel_gen|vga_r[1]~0_combout  & ( 
// !\pixel_gen|vga_r[2]~8_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & (\pixel_gen|vga_r[2]~9_combout  & !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])) ) ) )

	.dataa(!\pixel_gen|vga_r[1]~1_combout ),
	.datab(!\pixel_gen|vga_r[2]~9_combout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datae(!\pixel_gen|vga_r[1]~0_combout ),
	.dataf(!\pixel_gen|vga_r[2]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[2]~10 .extended_lut = "off";
defparam \pixel_gen|vga_r[2]~10 .lut_mask = 64'h1100050011550555;
defparam \pixel_gen|vga_r[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N24
cyclonev_lcell_comb \pixel_gen|vga_r[3]~11 (
// Equation(s):
// \pixel_gen|vga_r[3]~11_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a187  ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~portadataout  ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout  ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout  ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~portadataout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[3]~11 .extended_lut = "off";
defparam \pixel_gen|vga_r[3]~11 .lut_mask = 64'h333355550F0F00FF;
defparam \pixel_gen|vga_r[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N0
cyclonev_lcell_comb \pixel_gen|vga_r[3]~12 (
// Equation(s):
// \pixel_gen|vga_r[3]~12_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout )) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout )) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout ) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout ),
	.datac(gnd),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[3]~12 .extended_lut = "off";
defparam \pixel_gen|vga_r[3]~12 .lut_mask = 64'h111111BBBB11BBBB;
defparam \pixel_gen|vga_r[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N57
cyclonev_lcell_comb \pixel_gen|vga_r[3]~13 (
// Equation(s):
// \pixel_gen|vga_r[3]~13_combout  = ( \pixel_gen|vga_r[1]~0_combout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( (\pixel_gen|vga_r[3]~11_combout  & \pixel_gen|vga_r[1]~1_combout ) ) ) ) # ( 
// !\pixel_gen|vga_r[1]~0_combout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( (\pixel_gen|vga_r[3]~11_combout  & \pixel_gen|vga_r[1]~1_combout ) ) ) ) # ( \pixel_gen|vga_r[1]~0_combout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout  & \pixel_gen|vga_r[1]~1_combout ) ) ) ) # ( 
// !\pixel_gen|vga_r[1]~0_combout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( (\pixel_gen|vga_r[1]~1_combout  & \pixel_gen|vga_r[3]~12_combout ) ) ) )

	.dataa(!\pixel_gen|vga_r[3]~11_combout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout ),
	.datac(!\pixel_gen|vga_r[1]~1_combout ),
	.datad(!\pixel_gen|vga_r[3]~12_combout ),
	.datae(!\pixel_gen|vga_r[1]~0_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[3]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[3]~13 .extended_lut = "off";
defparam \pixel_gen|vga_r[3]~13 .lut_mask = 64'h000F030305050505;
defparam \pixel_gen|vga_r[3]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N33
cyclonev_lcell_comb \pixel_gen|vga_r[4]~14 (
// Equation(s):
// \pixel_gen|vga_r[4]~14_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a188  & ( 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~portadataout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a188  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout )))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout ))) ) ) ) # ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~portadataout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a188  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout ) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout  & 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~portadataout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a188  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout )))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[4]~14 .extended_lut = "off";
defparam \pixel_gen|vga_r[4]~14 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \pixel_gen|vga_r[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N39
cyclonev_lcell_comb \pixel_gen|vga_r[4]~15 (
// Equation(s):
// \pixel_gen|vga_r[4]~15_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  & ( 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ))) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  & ( 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[4]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[4]~15 .extended_lut = "off";
defparam \pixel_gen|vga_r[4]~15 .lut_mask = 64'h202075752A2A7F7F;
defparam \pixel_gen|vga_r[4]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N36
cyclonev_lcell_comb \pixel_gen|vga_r[4]~16 (
// Equation(s):
// \pixel_gen|vga_r[4]~16_combout  = ( \pixel_gen|vga_r[1]~0_combout  & ( \pixel_gen|vga_r[4]~15_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout )) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\pixel_gen|vga_r[4]~14_combout ))))) ) ) ) # ( 
// !\pixel_gen|vga_r[1]~0_combout  & ( \pixel_gen|vga_r[4]~15_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\pixel_gen|vga_r[4]~14_combout ))) ) ) ) # ( 
// \pixel_gen|vga_r[1]~0_combout  & ( !\pixel_gen|vga_r[4]~15_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout )) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\pixel_gen|vga_r[4]~14_combout ))))) ) ) ) # ( 
// !\pixel_gen|vga_r[1]~0_combout  & ( !\pixel_gen|vga_r[4]~15_combout  & ( (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|vga_r[4]~14_combout  & \pixel_gen|vga_r[1]~1_combout )) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\pixel_gen|vga_r[4]~14_combout ),
	.datad(!\pixel_gen|vga_r[1]~1_combout ),
	.datae(!\pixel_gen|vga_r[1]~0_combout ),
	.dataf(!\pixel_gen|vga_r[4]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[4]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[4]~16 .extended_lut = "off";
defparam \pixel_gen|vga_r[4]~16 .lut_mask = 64'h0003004700CF0047;
defparam \pixel_gen|vga_r[4]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N24
cyclonev_lcell_comb \pixel_gen|vga_r[5]~17 (
// Equation(s):
// \pixel_gen|vga_r[5]~17_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~portadataout )) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a189  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~portadataout )) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[5]~17 .extended_lut = "off";
defparam \pixel_gen|vga_r[5]~17 .lut_mask = 64'h0F5500330F55FF33;
defparam \pixel_gen|vga_r[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N42
cyclonev_lcell_comb \pixel_gen|vga_r[5]~18 (
// Equation(s):
// \pixel_gen|vga_r[5]~18_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  & !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  & !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[5]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[5]~18 .extended_lut = "off";
defparam \pixel_gen|vga_r[5]~18 .lut_mask = 64'h505030305F5F3F3F;
defparam \pixel_gen|vga_r[5]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N48
cyclonev_lcell_comb \pixel_gen|vga_r[5]~19 (
// Equation(s):
// \pixel_gen|vga_r[5]~19_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout  & ( \pixel_gen|vga_r[1]~1_combout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((\pixel_gen|vga_r[5]~18_combout )) # (\pixel_gen|vga_r[1]~0_combout ))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] 
// & (((\pixel_gen|vga_r[5]~17_combout )))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout  & ( \pixel_gen|vga_r[1]~1_combout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\pixel_gen|vga_r[1]~0_combout  & ((\pixel_gen|vga_r[5]~18_combout )))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (((\pixel_gen|vga_r[5]~17_combout )))) ) ) )

	.dataa(!\pixel_gen|vga_r[1]~0_combout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\pixel_gen|vga_r[5]~17_combout ),
	.datad(!\pixel_gen|vga_r[5]~18_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout ),
	.dataf(!\pixel_gen|vga_r[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[5]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[5]~19 .extended_lut = "off";
defparam \pixel_gen|vga_r[5]~19 .lut_mask = 64'h00000000038B47CF;
defparam \pixel_gen|vga_r[5]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N12
cyclonev_lcell_comb \pixel_gen|vga_r[6]~20 (
// Equation(s):
// \pixel_gen|vga_r[6]~20_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a190  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~portadataout )))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~portadataout ))) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a190  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~portadataout )))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~portadataout ))) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a190  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~portadataout )))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~portadataout  & (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a190  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~portadataout )))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~portadataout  & (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~portadataout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[6]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[6]~20 .extended_lut = "off";
defparam \pixel_gen|vga_r[6]~20 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \pixel_gen|vga_r[6]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N3
cyclonev_lcell_comb \pixel_gen|vga_r[6]~21 (
// Equation(s):
// \pixel_gen|vga_r[6]~21_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout )) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout )) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[6]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[6]~21 .extended_lut = "off";
defparam \pixel_gen|vga_r[6]~21 .lut_mask = 64'h0505F5F535353535;
defparam \pixel_gen|vga_r[6]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N48
cyclonev_lcell_comb \pixel_gen|vga_r[6]~22 (
// Equation(s):
// \pixel_gen|vga_r[6]~22_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout  & ( \pixel_gen|vga_r[6]~21_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\pixel_gen|vga_r[6]~20_combout ))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout  & ( 
// \pixel_gen|vga_r[6]~21_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\pixel_gen|vga_r[1]~0_combout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\pixel_gen|vga_r[6]~20_combout ))))) ) ) ) # ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout  & ( 
// !\pixel_gen|vga_r[6]~21_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|vga_r[1]~0_combout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\pixel_gen|vga_r[6]~20_combout ))))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout  & ( 
// !\pixel_gen|vga_r[6]~21_combout  & ( (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|vga_r[1]~1_combout  & \pixel_gen|vga_r[6]~20_combout )) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\pixel_gen|vga_r[1]~1_combout ),
	.datac(!\pixel_gen|vga_r[1]~0_combout ),
	.datad(!\pixel_gen|vga_r[6]~20_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout ),
	.dataf(!\pixel_gen|vga_r[6]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[6]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[6]~22 .extended_lut = "off";
defparam \pixel_gen|vga_r[6]~22 .lut_mask = 64'h0011021320312233;
defparam \pixel_gen|vga_r[6]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N27
cyclonev_lcell_comb \pixel_gen|vga_r[7]~24 (
// Equation(s):
// \pixel_gen|vga_r[7]~24_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(gnd),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[7]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[7]~24 .extended_lut = "off";
defparam \pixel_gen|vga_r[7]~24 .lut_mask = 64'h00AA0A0A55FF5F5F;
defparam \pixel_gen|vga_r[7]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N24
cyclonev_lcell_comb \pixel_gen|vga_r[7]~23 (
// Equation(s):
// \pixel_gen|vga_r[7]~23_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout ))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 )))) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout  & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 )))) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout ))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a191  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout  & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a191  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[7]~23 .extended_lut = "off";
defparam \pixel_gen|vga_r[7]~23 .lut_mask = 64'h500350F35F035FF3;
defparam \pixel_gen|vga_r[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N54
cyclonev_lcell_comb \pixel_gen|vga_r[7]~25 (
// Equation(s):
// \pixel_gen|vga_r[7]~25_combout  = ( \pixel_gen|vga_r[7]~24_combout  & ( \pixel_gen|vga_r[7]~23_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|vga_r[1]~0_combout ) # 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout ) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])))) ) ) ) # ( !\pixel_gen|vga_r[7]~24_combout  & ( 
// \pixel_gen|vga_r[7]~23_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & (((\pixel_gen|vga_r[1]~0_combout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]))) ) ) ) # ( \pixel_gen|vga_r[7]~24_combout  & ( !\pixel_gen|vga_r[7]~23_combout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|vga_r[1]~0_combout ) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout )))) ) ) ) # ( !\pixel_gen|vga_r[7]~24_combout  & ( !\pixel_gen|vga_r[7]~23_combout  & ( (\pixel_gen|vga_r[1]~0_combout  & 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|vga_r[1]~1_combout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout ))) ) ) )

	.dataa(!\pixel_gen|vga_r[1]~0_combout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\pixel_gen|vga_r[1]~1_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout ),
	.datae(!\pixel_gen|vga_r[7]~24_combout ),
	.dataf(!\pixel_gen|vga_r[7]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[7]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[7]~25 .extended_lut = "off";
defparam \pixel_gen|vga_r[7]~25 .lut_mask = 64'h0004080C03070B0F;
defparam \pixel_gen|vga_r[7]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N51
cyclonev_lcell_comb \pixel_gen|vga_g[0]~1 (
// Equation(s):
// \pixel_gen|vga_g[0]~1_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  & ( 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ))) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  & ( 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[0]~1 .extended_lut = "off";
defparam \pixel_gen|vga_g[0]~1 .lut_mask = 64'h02025757A2A2F7F7;
defparam \pixel_gen|vga_g[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N45
cyclonev_lcell_comb \pixel_gen|vga_g[0]~0 (
// Equation(s):
// \pixel_gen|vga_g[0]~0_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout )) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 )))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a176  & 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout  & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 )))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout  & ( (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 ))))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[0]~0 .extended_lut = "off";
defparam \pixel_gen|vga_g[0]~0 .lut_mask = 64'h00530F53F053FF53;
defparam \pixel_gen|vga_g[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N54
cyclonev_lcell_comb \pixel_gen|vga_g[0]~2 (
// Equation(s):
// \pixel_gen|vga_g[0]~2_combout  = ( \pixel_gen|vga_g[0]~0_combout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  & ( (\pixel_gen|vga_r[1]~1_combout  & (((\pixel_gen|vga_g[0]~1_combout ) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])) # (\pixel_gen|vga_r[1]~0_combout ))) ) ) ) # ( !\pixel_gen|vga_g[0]~0_combout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|vga_r[1]~1_combout  & 
// ((\pixel_gen|vga_g[0]~1_combout ) # (\pixel_gen|vga_r[1]~0_combout )))) ) ) ) # ( \pixel_gen|vga_g[0]~0_combout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  & ( (\pixel_gen|vga_r[1]~1_combout  & 
// (((!\pixel_gen|vga_r[1]~0_combout  & \pixel_gen|vga_g[0]~1_combout )) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]))) ) ) ) # ( !\pixel_gen|vga_g[0]~0_combout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  & ( (!\pixel_gen|vga_r[1]~0_combout  & (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\pixel_gen|vga_g[0]~1_combout  & \pixel_gen|vga_r[1]~1_combout ))) ) ) )

	.dataa(!\pixel_gen|vga_r[1]~0_combout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\pixel_gen|vga_g[0]~1_combout ),
	.datad(!\pixel_gen|vga_r[1]~1_combout ),
	.datae(!\pixel_gen|vga_g[0]~0_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[0]~2 .extended_lut = "off";
defparam \pixel_gen|vga_g[0]~2 .lut_mask = 64'h0008003B004C007F;
defparam \pixel_gen|vga_g[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N6
cyclonev_lcell_comb \pixel_gen|vga_g[1]~4 (
// Equation(s):
// \pixel_gen|vga_g[1]~4_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout )) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout )) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[1]~4 .extended_lut = "off";
defparam \pixel_gen|vga_g[1]~4 .lut_mask = 64'h1D1D1D1D0000FFFF;
defparam \pixel_gen|vga_g[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N36
cyclonev_lcell_comb \pixel_gen|vga_g[1]~3 (
// Equation(s):
// \pixel_gen|vga_g[1]~3_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 )) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 )) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout  & !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[1]~3 .extended_lut = "off";
defparam \pixel_gen|vga_g[1]~3 .lut_mask = 64'h0F000FFF33553355;
defparam \pixel_gen|vga_g[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N24
cyclonev_lcell_comb \pixel_gen|vga_g[1]~5 (
// Equation(s):
// \pixel_gen|vga_g[1]~5_combout  = ( \pixel_gen|vga_g[1]~3_combout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( \pixel_gen|vga_r[1]~1_combout  ) ) ) # ( \pixel_gen|vga_g[1]~3_combout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|vga_r[1]~0_combout  & (\pixel_gen|vga_g[1]~4_combout )) # (\pixel_gen|vga_r[1]~0_combout  & 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ))))) ) ) ) # ( !\pixel_gen|vga_g[1]~3_combout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( 
// (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|vga_r[1]~0_combout  & (\pixel_gen|vga_g[1]~4_combout )) # (\pixel_gen|vga_r[1]~0_combout  & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ))))) ) ) )

	.dataa(!\pixel_gen|vga_r[1]~0_combout ),
	.datab(!\pixel_gen|vga_g[1]~4_combout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ),
	.datad(!\pixel_gen|vga_r[1]~1_combout ),
	.datae(!\pixel_gen|vga_g[1]~3_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[1]~5 .extended_lut = "off";
defparam \pixel_gen|vga_g[1]~5 .lut_mask = 64'h00270027000000FF;
defparam \pixel_gen|vga_g[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N3
cyclonev_lcell_comb \pixel_gen|vga_g[2]~7 (
// Equation(s):
// \pixel_gen|vga_g[2]~7_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout  ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout  ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout ),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[2]~7 .extended_lut = "off";
defparam \pixel_gen|vga_g[2]~7 .lut_mask = 64'h333355550F0F0F0F;
defparam \pixel_gen|vga_g[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N42
cyclonev_lcell_comb \pixel_gen|vga_g[2]~6 (
// Equation(s):
// \pixel_gen|vga_g[2]~6_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 ))) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout ) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 ))) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout  & !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[2]~6 .extended_lut = "off";
defparam \pixel_gen|vga_g[2]~6 .lut_mask = 64'h5050303F5F5F303F;
defparam \pixel_gen|vga_g[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N18
cyclonev_lcell_comb \pixel_gen|vga_g[2]~8 (
// Equation(s):
// \pixel_gen|vga_g[2]~8_combout  = ( \pixel_gen|vga_g[2]~7_combout  & ( \pixel_gen|vga_g[2]~6_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & (((!\pixel_gen|vga_r[1]~0_combout ) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout )) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]))) ) ) ) # ( !\pixel_gen|vga_g[2]~7_combout  & ( 
// \pixel_gen|vga_g[2]~6_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & (((\pixel_gen|vga_r[1]~0_combout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]))) ) ) ) # ( \pixel_gen|vga_g[2]~7_combout  & ( !\pixel_gen|vga_g[2]~6_combout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|vga_r[1]~0_combout ) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout )))) ) ) ) # ( !\pixel_gen|vga_g[2]~7_combout  & ( !\pixel_gen|vga_g[2]~6_combout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|vga_r[1]~1_combout  & (\pixel_gen|vga_r[1]~0_combout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout 
// ))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\pixel_gen|vga_r[1]~1_combout ),
	.datac(!\pixel_gen|vga_r[1]~0_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ),
	.datae(!\pixel_gen|vga_g[2]~7_combout ),
	.dataf(!\pixel_gen|vga_g[2]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[2]~8 .extended_lut = "off";
defparam \pixel_gen|vga_g[2]~8 .lut_mask = 64'h0002202211133133;
defparam \pixel_gen|vga_g[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N30
cyclonev_lcell_comb \pixel_gen|vga_g[3]~9 (
// Equation(s):
// \pixel_gen|vga_g[3]~9_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a179  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout  & ( 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a179  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout )))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a179  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout ))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout )))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a179  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout )))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[3]~9 .extended_lut = "off";
defparam \pixel_gen|vga_g[3]~9 .lut_mask = 64'h0C440C773F443F77;
defparam \pixel_gen|vga_g[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N6
cyclonev_lcell_comb \pixel_gen|vga_g[3]~10 (
// Equation(s):
// \pixel_gen|vga_g[3]~10_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout  ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout  ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[3]~10 .extended_lut = "off";
defparam \pixel_gen|vga_g[3]~10 .lut_mask = 64'h0505AFAF33333333;
defparam \pixel_gen|vga_g[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N48
cyclonev_lcell_comb \pixel_gen|vga_g[3]~11 (
// Equation(s):
// \pixel_gen|vga_g[3]~11_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  & ( \pixel_gen|vga_g[3]~10_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\pixel_gen|vga_g[3]~9_combout ))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  & ( 
// \pixel_gen|vga_g[3]~10_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((!\pixel_gen|vga_r[1]~0_combout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|vga_g[3]~9_combout )))) ) ) ) # ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  & ( 
// !\pixel_gen|vga_g[3]~10_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\pixel_gen|vga_r[1]~0_combout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|vga_g[3]~9_combout )))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  & ( 
// !\pixel_gen|vga_g[3]~10_combout  & ( (\pixel_gen|vga_g[3]~9_combout  & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \pixel_gen|vga_r[1]~1_combout )) ) ) )

	.dataa(!\pixel_gen|vga_g[3]~9_combout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\pixel_gen|vga_r[1]~0_combout ),
	.datad(!\pixel_gen|vga_r[1]~1_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ),
	.dataf(!\pixel_gen|vga_g[3]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[3]~11 .extended_lut = "off";
defparam \pixel_gen|vga_g[3]~11 .lut_mask = 64'h0011001D00D100DD;
defparam \pixel_gen|vga_g[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N48
cyclonev_lcell_comb \pixel_gen|vga_g[4]~12 (
// Equation(s):
// \pixel_gen|vga_g[4]~12_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a180  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~portadataout ) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a180  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~portadataout ) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a180  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout ))) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a180  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout ))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~portadataout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[4]~12 .extended_lut = "off";
defparam \pixel_gen|vga_g[4]~12 .lut_mask = 64'h2727272700AA55FF;
defparam \pixel_gen|vga_g[4]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N24
cyclonev_lcell_comb \pixel_gen|vga_g[4]~13 (
// Equation(s):
// \pixel_gen|vga_g[4]~13_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout )))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout )) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout )) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[4]~13 .extended_lut = "off";
defparam \pixel_gen|vga_g[4]~13 .lut_mask = 64'h05350535F535F535;
defparam \pixel_gen|vga_g[4]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N54
cyclonev_lcell_comb \pixel_gen|vga_g[4]~14 (
// Equation(s):
// \pixel_gen|vga_g[4]~14_combout  = ( \pixel_gen|vga_r[1]~1_combout  & ( \pixel_gen|vga_g[4]~13_combout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((!\pixel_gen|vga_r[1]~0_combout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((\pixel_gen|vga_g[4]~12_combout )))) ) ) ) # ( 
// \pixel_gen|vga_r[1]~1_combout  & ( !\pixel_gen|vga_g[4]~13_combout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  & (\pixel_gen|vga_r[1]~0_combout ))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (((\pixel_gen|vga_g[4]~12_combout )))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ),
	.datac(!\pixel_gen|vga_r[1]~0_combout ),
	.datad(!\pixel_gen|vga_g[4]~12_combout ),
	.datae(!\pixel_gen|vga_r[1]~1_combout ),
	.dataf(!\pixel_gen|vga_g[4]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[4]~14 .extended_lut = "off";
defparam \pixel_gen|vga_g[4]~14 .lut_mask = 64'h000002570000A2F7;
defparam \pixel_gen|vga_g[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N30
cyclonev_lcell_comb \pixel_gen|vga_g[5]~15 (
// Equation(s):
// \pixel_gen|vga_g[5]~15_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout )) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 )))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 ))))) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout )) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 ))))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout  & ( (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 ))))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[5]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[5]~15 .extended_lut = "off";
defparam \pixel_gen|vga_g[5]~15 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \pixel_gen|vga_g[5]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N33
cyclonev_lcell_comb \pixel_gen|vga_g[5]~16 (
// Equation(s):
// \pixel_gen|vga_g[5]~16_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout  ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout  ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ) ) ) )

	.dataa(gnd),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[5]~16 .extended_lut = "off";
defparam \pixel_gen|vga_g[5]~16 .lut_mask = 64'h0033CCFF0F0F0F0F;
defparam \pixel_gen|vga_g[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N3
cyclonev_lcell_comb \pixel_gen|vga_g[5]~17 (
// Equation(s):
// \pixel_gen|vga_g[5]~17_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( \pixel_gen|vga_g[5]~16_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & \pixel_gen|vga_g[5]~15_combout ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( \pixel_gen|vga_g[5]~16_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|vga_r[1]~0_combout ) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ))) ) ) ) # ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( !\pixel_gen|vga_g[5]~16_combout  & ( 
// (\pixel_gen|vga_r[1]~1_combout  & \pixel_gen|vga_g[5]~15_combout ) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( !\pixel_gen|vga_g[5]~16_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & 
// (\pixel_gen|vga_r[1]~0_combout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout )) ) ) )

	.dataa(!\pixel_gen|vga_r[1]~1_combout ),
	.datab(!\pixel_gen|vga_g[5]~15_combout ),
	.datac(!\pixel_gen|vga_r[1]~0_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.dataf(!\pixel_gen|vga_g[5]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[5]~17 .extended_lut = "off";
defparam \pixel_gen|vga_g[5]~17 .lut_mask = 64'h0005111150551111;
defparam \pixel_gen|vga_g[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N57
cyclonev_lcell_comb \pixel_gen|vga_g[6]~19 (
// Equation(s):
// \pixel_gen|vga_g[6]~19_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout )) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout  & ( ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout )) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout  & ( (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  & !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[6]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[6]~19 .extended_lut = "off";
defparam \pixel_gen|vga_g[6]~19 .lut_mask = 64'h1010B0B01F1FBFBF;
defparam \pixel_gen|vga_g[6]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N24
cyclonev_lcell_comb \pixel_gen|vga_g[6]~18 (
// Equation(s):
// \pixel_gen|vga_g[6]~18_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 ))) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~portadataout ) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 ))) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~portadataout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[6]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[6]~18 .extended_lut = "off";
defparam \pixel_gen|vga_g[6]~18 .lut_mask = 64'h0303505FF3F3505F;
defparam \pixel_gen|vga_g[6]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N48
cyclonev_lcell_comb \pixel_gen|vga_g[6]~20 (
// Equation(s):
// \pixel_gen|vga_g[6]~20_combout  = ( \pixel_gen|vga_g[6]~18_combout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  & ( (\pixel_gen|vga_r[1]~1_combout  & (((\pixel_gen|vga_g[6]~19_combout ) # 
// (\pixel_gen|vga_r[1]~0_combout )) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]))) ) ) ) # ( !\pixel_gen|vga_g[6]~18_combout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  & ( (\pixel_gen|vga_r[1]~1_combout  & (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// ((\pixel_gen|vga_g[6]~19_combout ) # (\pixel_gen|vga_r[1]~0_combout )))) ) ) ) # ( \pixel_gen|vga_g[6]~18_combout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  & ( (\pixel_gen|vga_r[1]~1_combout  & 
// (((!\pixel_gen|vga_r[1]~0_combout  & \pixel_gen|vga_g[6]~19_combout )) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]))) ) ) ) # ( !\pixel_gen|vga_g[6]~18_combout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  & ( (\pixel_gen|vga_r[1]~1_combout  & (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (!\pixel_gen|vga_r[1]~0_combout  & \pixel_gen|vga_g[6]~19_combout ))) ) ) )

	.dataa(!\pixel_gen|vga_r[1]~1_combout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\pixel_gen|vga_r[1]~0_combout ),
	.datad(!\pixel_gen|vga_g[6]~19_combout ),
	.datae(!\pixel_gen|vga_g[6]~18_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[6]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[6]~20 .extended_lut = "off";
defparam \pixel_gen|vga_g[6]~20 .lut_mask = 64'h0040115104441555;
defparam \pixel_gen|vga_g[6]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N30
cyclonev_lcell_comb \pixel_gen|vga_g[7]~22 (
// Equation(s):
// \pixel_gen|vga_g[7]~22_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout  ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout )) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout )) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ),
	.datac(gnd),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[7]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[7]~22 .extended_lut = "off";
defparam \pixel_gen|vga_g[7]~22 .lut_mask = 64'h335500003355FFFF;
defparam \pixel_gen|vga_g[7]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N36
cyclonev_lcell_comb \pixel_gen|vga_g[7]~21 (
// Equation(s):
// \pixel_gen|vga_g[7]~21_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a183  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~portadataout ) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a183  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout ))) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a183  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~portadataout ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a183  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout ))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~portadataout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[7]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[7]~21 .extended_lut = "off";
defparam \pixel_gen|vga_g[7]~21 .lut_mask = 64'h474700CC474733FF;
defparam \pixel_gen|vga_g[7]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N12
cyclonev_lcell_comb \pixel_gen|vga_g[7]~23 (
// Equation(s):
// \pixel_gen|vga_g[7]~23_combout  = ( \pixel_gen|vga_g[7]~21_combout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( \pixel_gen|vga_r[1]~1_combout  ) ) ) # ( \pixel_gen|vga_g[7]~21_combout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|vga_r[1]~0_combout  & (\pixel_gen|vga_g[7]~22_combout )) # (\pixel_gen|vga_r[1]~0_combout  & 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ))))) ) ) ) # ( !\pixel_gen|vga_g[7]~21_combout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( 
// (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|vga_r[1]~0_combout  & (\pixel_gen|vga_g[7]~22_combout )) # (\pixel_gen|vga_r[1]~0_combout  & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ))))) ) ) )

	.dataa(!\pixel_gen|vga_r[1]~0_combout ),
	.datab(!\pixel_gen|vga_g[7]~22_combout ),
	.datac(!\pixel_gen|vga_r[1]~1_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ),
	.datae(!\pixel_gen|vga_g[7]~21_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[7]~23 .extended_lut = "off";
defparam \pixel_gen|vga_g[7]~23 .lut_mask = 64'h0207020700000F0F;
defparam \pixel_gen|vga_g[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N0
cyclonev_lcell_comb \pixel_gen|vga_b[0]~0 (
// Equation(s):
// \pixel_gen|vga_b[0]~0_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout ))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~portadataout ))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout )))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~portadataout )))) ) ) ) # ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout )))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~portadataout ))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout  & ( (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~portadataout )))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~portadataout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[0]~0 .extended_lut = "off";
defparam \pixel_gen|vga_b[0]~0 .lut_mask = 64'h012389AB4567CDEF;
defparam \pixel_gen|vga_b[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N15
cyclonev_lcell_comb \pixel_gen|vga_b[0]~1 (
// Equation(s):
// \pixel_gen|vga_b[0]~1_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[0]~1 .extended_lut = "off";
defparam \pixel_gen|vga_b[0]~1 .lut_mask = 64'h222277770A0A5F5F;
defparam \pixel_gen|vga_b[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N12
cyclonev_lcell_comb \pixel_gen|vga_b[0]~2 (
// Equation(s):
// \pixel_gen|vga_b[0]~2_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  & ( 
// (\pixel_gen|vga_b[0]~0_combout  & \pixel_gen|vga_r[1]~1_combout ) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  & ( (\pixel_gen|vga_r[1]~1_combout  & ((\pixel_gen|vga_b[0]~1_combout ) # (\pixel_gen|vga_r[1]~0_combout ))) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  & ( (\pixel_gen|vga_b[0]~0_combout  & 
// \pixel_gen|vga_r[1]~1_combout ) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  & ( 
// (\pixel_gen|vga_r[1]~1_combout  & (!\pixel_gen|vga_r[1]~0_combout  & \pixel_gen|vga_b[0]~1_combout )) ) ) )

	.dataa(!\pixel_gen|vga_b[0]~0_combout ),
	.datab(!\pixel_gen|vga_r[1]~1_combout ),
	.datac(!\pixel_gen|vga_r[1]~0_combout ),
	.datad(!\pixel_gen|vga_b[0]~1_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[0]~2 .extended_lut = "off";
defparam \pixel_gen|vga_b[0]~2 .lut_mask = 64'h0030111103331111;
defparam \pixel_gen|vga_b[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N30
cyclonev_lcell_comb \pixel_gen|vga_b[1]~3 (
// Equation(s):
// \pixel_gen|vga_b[1]~3_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 )) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout ) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 )) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[1]~3 .extended_lut = "off";
defparam \pixel_gen|vga_b[1]~3 .lut_mask = 64'h00330F55FF330F55;
defparam \pixel_gen|vga_b[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N30
cyclonev_lcell_comb \pixel_gen|vga_b[1]~4 (
// Equation(s):
// \pixel_gen|vga_b[1]~4_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  & !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[1]~4 .extended_lut = "off";
defparam \pixel_gen|vga_b[1]~4 .lut_mask = 64'h303050503F3F5F5F;
defparam \pixel_gen|vga_b[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N6
cyclonev_lcell_comb \pixel_gen|vga_b[1]~5 (
// Equation(s):
// \pixel_gen|vga_b[1]~5_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( \pixel_gen|vga_b[1]~4_combout  & ( (\pixel_gen|vga_b[1]~3_combout  & \pixel_gen|vga_r[1]~1_combout ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( \pixel_gen|vga_b[1]~4_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|vga_r[1]~0_combout ) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ))) ) ) ) # ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( !\pixel_gen|vga_b[1]~4_combout  & ( 
// (\pixel_gen|vga_b[1]~3_combout  & \pixel_gen|vga_r[1]~1_combout ) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( !\pixel_gen|vga_b[1]~4_combout  & ( (\pixel_gen|vga_r[1]~0_combout  & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  & \pixel_gen|vga_r[1]~1_combout )) ) ) )

	.dataa(!\pixel_gen|vga_r[1]~0_combout ),
	.datab(!\pixel_gen|vga_b[1]~3_combout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ),
	.datad(!\pixel_gen|vga_r[1]~1_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.dataf(!\pixel_gen|vga_b[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[1]~5 .extended_lut = "off";
defparam \pixel_gen|vga_b[1]~5 .lut_mask = 64'h0005003300AF0033;
defparam \pixel_gen|vga_b[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N30
cyclonev_lcell_comb \pixel_gen|vga_b[2]~6 (
// Equation(s):
// \pixel_gen|vga_b[2]~6_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout )) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 )))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 ))))) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout )) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 ))))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout  & ( (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 ))))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[2]~6 .extended_lut = "off";
defparam \pixel_gen|vga_b[2]~6 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \pixel_gen|vga_b[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N36
cyclonev_lcell_comb \pixel_gen|vga_b[2]~7 (
// Equation(s):
// \pixel_gen|vga_b[2]~7_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  & !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  & !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[2]~7 .extended_lut = "off";
defparam \pixel_gen|vga_b[2]~7 .lut_mask = 64'h303050503F3F5F5F;
defparam \pixel_gen|vga_b[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N18
cyclonev_lcell_comb \pixel_gen|vga_b[2]~8 (
// Equation(s):
// \pixel_gen|vga_b[2]~8_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  & ( \pixel_gen|vga_r[1]~0_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\pixel_gen|vga_b[2]~6_combout ))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  & ( 
// \pixel_gen|vga_r[1]~0_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & (\pixel_gen|vga_b[2]~6_combout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  & ( !\pixel_gen|vga_r[1]~0_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\pixel_gen|vga_b[2]~7_combout ))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|vga_b[2]~6_combout )))) 
// ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  & ( !\pixel_gen|vga_r[1]~0_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\pixel_gen|vga_b[2]~7_combout ))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|vga_b[2]~6_combout )))) 
// ) ) )

	.dataa(!\pixel_gen|vga_r[1]~1_combout ),
	.datab(!\pixel_gen|vga_b[2]~6_combout ),
	.datac(!\pixel_gen|vga_b[2]~7_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ),
	.dataf(!\pixel_gen|vga_r[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[2]~8 .extended_lut = "off";
defparam \pixel_gen|vga_b[2]~8 .lut_mask = 64'h0511051100115511;
defparam \pixel_gen|vga_b[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N42
cyclonev_lcell_comb \pixel_gen|vga_b[3]~10 (
// Equation(s):
// \pixel_gen|vga_b[3]~10_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout  ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout  ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout ),
	.datac(gnd),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[3]~10 .extended_lut = "off";
defparam \pixel_gen|vga_b[3]~10 .lut_mask = 64'h0055FF5533333333;
defparam \pixel_gen|vga_b[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N15
cyclonev_lcell_comb \pixel_gen|vga_b[3]~9 (
// Equation(s):
// \pixel_gen|vga_b[3]~9_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a171  & ( 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a171  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout )))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a171  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout ))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout )))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a171  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout )))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[3]~9 .extended_lut = "off";
defparam \pixel_gen|vga_b[3]~9 .lut_mask = 64'h02A252F207A757F7;
defparam \pixel_gen|vga_b[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N24
cyclonev_lcell_comb \pixel_gen|vga_b[3]~11 (
// Equation(s):
// \pixel_gen|vga_b[3]~11_combout  = ( \pixel_gen|vga_b[3]~10_combout  & ( \pixel_gen|vga_b[3]~9_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & (((!\pixel_gen|vga_r[1]~0_combout ) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout )) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]))) ) ) ) # ( !\pixel_gen|vga_b[3]~10_combout  & ( 
// \pixel_gen|vga_b[3]~9_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & (((\pixel_gen|vga_r[1]~0_combout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]))) ) ) ) # ( \pixel_gen|vga_b[3]~10_combout  & ( !\pixel_gen|vga_b[3]~9_combout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|vga_r[1]~0_combout ) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout )))) ) ) ) # ( !\pixel_gen|vga_b[3]~10_combout  & ( !\pixel_gen|vga_b[3]~9_combout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|vga_r[1]~1_combout  & (\pixel_gen|vga_r[1]~0_combout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout 
// ))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\pixel_gen|vga_r[1]~1_combout ),
	.datac(!\pixel_gen|vga_r[1]~0_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ),
	.datae(!\pixel_gen|vga_b[3]~10_combout ),
	.dataf(!\pixel_gen|vga_b[3]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[3]~11 .extended_lut = "off";
defparam \pixel_gen|vga_b[3]~11 .lut_mask = 64'h0002202211133133;
defparam \pixel_gen|vga_b[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N0
cyclonev_lcell_comb \pixel_gen|vga_b[4]~13 (
// Equation(s):
// \pixel_gen|vga_b[4]~13_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout )))) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout )))) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[4]~13 .extended_lut = "off";
defparam \pixel_gen|vga_b[4]~13 .lut_mask = 64'h05270527AF27AF27;
defparam \pixel_gen|vga_b[4]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N42
cyclonev_lcell_comb \pixel_gen|vga_b[4]~12 (
// Equation(s):
// \pixel_gen|vga_b[4]~12_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172~portadataout ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout ))) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172~portadataout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout ))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[4]~12 .extended_lut = "off";
defparam \pixel_gen|vga_b[4]~12 .lut_mask = 64'h505F0303505FF3F3;
defparam \pixel_gen|vga_b[4]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N54
cyclonev_lcell_comb \pixel_gen|vga_b[4]~14 (
// Equation(s):
// \pixel_gen|vga_b[4]~14_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  & ( \pixel_gen|vga_b[4]~12_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & (((\pixel_gen|vga_b[4]~13_combout ) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])) # (\pixel_gen|vga_r[1]~0_combout ))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  & ( 
// \pixel_gen|vga_b[4]~12_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & (((!\pixel_gen|vga_r[1]~0_combout  & \pixel_gen|vga_b[4]~13_combout )) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]))) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  & ( !\pixel_gen|vga_b[4]~12_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\pixel_gen|vga_b[4]~13_combout ) # (\pixel_gen|vga_r[1]~0_combout )))) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  & ( !\pixel_gen|vga_b[4]~12_combout  & ( (!\pixel_gen|vga_r[1]~0_combout  & (\pixel_gen|vga_r[1]~1_combout  & 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \pixel_gen|vga_b[4]~13_combout ))) ) ) )

	.dataa(!\pixel_gen|vga_r[1]~0_combout ),
	.datab(!\pixel_gen|vga_r[1]~1_combout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(!\pixel_gen|vga_b[4]~13_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ),
	.dataf(!\pixel_gen|vga_b[4]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[4]~14 .extended_lut = "off";
defparam \pixel_gen|vga_b[4]~14 .lut_mask = 64'h0020103003231333;
defparam \pixel_gen|vga_b[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N12
cyclonev_lcell_comb \pixel_gen|vga_b[5]~16 (
// Equation(s):
// \pixel_gen|vga_b[5]~16_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout  ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout  ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout ),
	.datac(gnd),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[5]~16 .extended_lut = "off";
defparam \pixel_gen|vga_b[5]~16 .lut_mask = 64'h0055FF5533333333;
defparam \pixel_gen|vga_b[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N36
cyclonev_lcell_comb \pixel_gen|vga_b[5]~15 (
// Equation(s):
// \pixel_gen|vga_b[5]~15_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout )) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout )) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[5]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[5]~15 .extended_lut = "off";
defparam \pixel_gen|vga_b[5]~15 .lut_mask = 64'h3535000F3535F0FF;
defparam \pixel_gen|vga_b[5]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N48
cyclonev_lcell_comb \pixel_gen|vga_b[5]~17 (
// Equation(s):
// \pixel_gen|vga_b[5]~17_combout  = ( \pixel_gen|vga_r[1]~0_combout  & ( \pixel_gen|vga_b[5]~15_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]))) ) ) ) # ( !\pixel_gen|vga_r[1]~0_combout  & ( \pixel_gen|vga_b[5]~15_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & ((\pixel_gen|vga_b[5]~16_combout ) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]))) ) ) ) # ( \pixel_gen|vga_r[1]~0_combout  & ( !\pixel_gen|vga_b[5]~15_combout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  & \pixel_gen|vga_r[1]~1_combout )) ) ) ) # ( 
// !\pixel_gen|vga_r[1]~0_combout  & ( !\pixel_gen|vga_b[5]~15_combout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|vga_b[5]~16_combout  & \pixel_gen|vga_r[1]~1_combout )) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\pixel_gen|vga_b[5]~16_combout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ),
	.datad(!\pixel_gen|vga_r[1]~1_combout ),
	.datae(!\pixel_gen|vga_r[1]~0_combout ),
	.dataf(!\pixel_gen|vga_b[5]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[5]~17 .extended_lut = "off";
defparam \pixel_gen|vga_b[5]~17 .lut_mask = 64'h0022000A0077005F;
defparam \pixel_gen|vga_b[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N51
cyclonev_lcell_comb \pixel_gen|vga_b[6]~19 (
// Equation(s):
// \pixel_gen|vga_b[6]~19_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout  ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout  ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout ),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[6]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[6]~19 .extended_lut = "off";
defparam \pixel_gen|vga_b[6]~19 .lut_mask = 64'h55550F0F33330F0F;
defparam \pixel_gen|vga_b[6]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N12
cyclonev_lcell_comb \pixel_gen|vga_b[6]~18 (
// Equation(s):
// \pixel_gen|vga_b[6]~18_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a174  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout  & ( 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a174  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout ) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout  & 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) ) ) ) # ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a174  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout )))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout ))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a174  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout )))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[6]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[6]~18 .extended_lut = "off";
defparam \pixel_gen|vga_b[6]~18 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \pixel_gen|vga_b[6]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N54
cyclonev_lcell_comb \pixel_gen|vga_b[6]~20 (
// Equation(s):
// \pixel_gen|vga_b[6]~20_combout  = ( \pixel_gen|vga_b[6]~19_combout  & ( \pixel_gen|vga_b[6]~18_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|vga_r[1]~0_combout ) # 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])))) ) ) ) # ( !\pixel_gen|vga_b[6]~19_combout  & ( 
// \pixel_gen|vga_b[6]~18_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & (((\pixel_gen|vga_r[1]~0_combout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]))) ) ) ) # ( \pixel_gen|vga_b[6]~19_combout  & ( !\pixel_gen|vga_b[6]~18_combout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|vga_r[1]~0_combout ) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout )))) ) ) ) # ( !\pixel_gen|vga_b[6]~19_combout  & ( !\pixel_gen|vga_b[6]~18_combout  & ( (\pixel_gen|vga_r[1]~0_combout  & 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout  & \pixel_gen|vga_r[1]~1_combout ))) ) ) )

	.dataa(!\pixel_gen|vga_r[1]~0_combout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ),
	.datad(!\pixel_gen|vga_r[1]~1_combout ),
	.datae(!\pixel_gen|vga_b[6]~19_combout ),
	.dataf(!\pixel_gen|vga_b[6]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[6]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[6]~20 .extended_lut = "off";
defparam \pixel_gen|vga_b[6]~20 .lut_mask = 64'h0004008C003700BF;
defparam \pixel_gen|vga_b[6]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N12
cyclonev_lcell_comb \pixel_gen|vga_b[7]~21 (
// Equation(s):
// \pixel_gen|vga_b[7]~21_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 )))) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout ))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 )))) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 )))) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout ))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 )))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[7]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[7]~21 .extended_lut = "off";
defparam \pixel_gen|vga_b[7]~21 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \pixel_gen|vga_b[7]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N12
cyclonev_lcell_comb \pixel_gen|vga_b[7]~22 (
// Equation(s):
// \pixel_gen|vga_b[7]~22_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout ))) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout ))) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[7]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[7]~22 .extended_lut = "off";
defparam \pixel_gen|vga_b[7]~22 .lut_mask = 64'h03035353A3A3F3F3;
defparam \pixel_gen|vga_b[7]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N36
cyclonev_lcell_comb \pixel_gen|vga_b[7]~23 (
// Equation(s):
// \pixel_gen|vga_b[7]~23_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  & ( \pixel_gen|vga_b[7]~22_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\pixel_gen|vga_b[7]~21_combout ))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  & ( 
// \pixel_gen|vga_b[7]~22_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((!\pixel_gen|vga_r[1]~0_combout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|vga_b[7]~21_combout )))) ) ) ) # ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  & ( 
// !\pixel_gen|vga_b[7]~22_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\pixel_gen|vga_r[1]~0_combout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|vga_b[7]~21_combout )))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  & ( 
// !\pixel_gen|vga_b[7]~22_combout  & ( (\pixel_gen|vga_b[7]~21_combout  & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \pixel_gen|vga_r[1]~1_combout )) ) ) )

	.dataa(!\pixel_gen|vga_b[7]~21_combout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\pixel_gen|vga_r[1]~0_combout ),
	.datad(!\pixel_gen|vga_r[1]~1_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ),
	.dataf(!\pixel_gen|vga_b[7]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[7]~23 .extended_lut = "off";
defparam \pixel_gen|vga_b[7]~23 .lut_mask = 64'h0011001D00D100DD;
defparam \pixel_gen|vga_b[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N6
cyclonev_lcell_comb \clock_gen|Equal5~0 (
// Equation(s):
// \clock_gen|Equal5~0_combout  = ( \clock_gen|v_count [4] & ( !\clock_gen|v_count [5] & ( !\clock_gen|v_count[2]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_gen|v_count[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\clock_gen|v_count [4]),
	.dataf(!\clock_gen|v_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_gen|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Equal5~0 .extended_lut = "off";
defparam \clock_gen|Equal5~0 .lut_mask = 64'h0000F0F000000000;
defparam \clock_gen|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N51
cyclonev_lcell_comb \clock_gen|comb~1 (
// Equation(s):
// \clock_gen|comb~1_combout  = ( \clock_gen|Equal1~1_combout  & ( \reset|reset~q  ) ) # ( !\clock_gen|Equal1~1_combout  & ( \reset|reset~q  ) ) # ( \clock_gen|Equal1~1_combout  & ( !\reset|reset~q  & ( (\clock_gen|Equal1~0_combout  & 
// (\clock_gen|Equal5~0_combout  & (\clock_gen|v_count [0] & \clock_gen|v_count [3]))) ) ) )

	.dataa(!\clock_gen|Equal1~0_combout ),
	.datab(!\clock_gen|Equal5~0_combout ),
	.datac(!\clock_gen|v_count [0]),
	.datad(!\clock_gen|v_count [3]),
	.datae(!\clock_gen|Equal1~1_combout ),
	.dataf(!\reset|reset~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_gen|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|comb~1 .extended_lut = "off";
defparam \clock_gen|comb~1 .lut_mask = 64'h00000001FFFFFFFF;
defparam \clock_gen|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N45
cyclonev_lcell_comb \clock_gen|Equal4~0 (
// Equation(s):
// \clock_gen|Equal4~0_combout  = ( !\clock_gen|v_count [5] & ( (\clock_gen|v_count [4] & \clock_gen|v_count[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_gen|v_count [4]),
	.datad(!\clock_gen|v_count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\clock_gen|v_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_gen|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Equal4~0 .extended_lut = "off";
defparam \clock_gen|Equal4~0 .lut_mask = 64'h000F000F00000000;
defparam \clock_gen|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N0
cyclonev_lcell_comb \clock_gen|Equal4~1 (
// Equation(s):
// \clock_gen|Equal4~1_combout  = ( !\clock_gen|v_count [3] & ( (\clock_gen|Equal1~0_combout  & (\clock_gen|Equal4~0_combout  & (!\clock_gen|v_count [0] & \clock_gen|Equal1~1_combout ))) ) )

	.dataa(!\clock_gen|Equal1~0_combout ),
	.datab(!\clock_gen|Equal4~0_combout ),
	.datac(!\clock_gen|v_count [0]),
	.datad(!\clock_gen|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\clock_gen|v_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_gen|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Equal4~1 .extended_lut = "off";
defparam \clock_gen|Equal4~1 .lut_mask = 64'h0010001000000000;
defparam \clock_gen|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N9
cyclonev_lcell_comb \clock_gen|v_sync (
// Equation(s):
// \clock_gen|v_sync~combout  = ( \clock_gen|v_sync~combout  & ( !\clock_gen|comb~1_combout  ) ) # ( !\clock_gen|v_sync~combout  & ( (!\clock_gen|comb~1_combout  & \clock_gen|Equal4~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_gen|comb~1_combout ),
	.datad(!\clock_gen|Equal4~1_combout ),
	.datae(gnd),
	.dataf(!\clock_gen|v_sync~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_gen|v_sync~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|v_sync .extended_lut = "off";
defparam \clock_gen|v_sync .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \clock_gen|v_sync .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N3
cyclonev_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|~GND .extended_lut = "off";
defparam \auto_hub|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_hub|~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 64'hFF00FF00FF00FF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N38
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N55
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N44
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N61
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N78
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N38
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N95
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
