19-4126; Rev 1; 2/09
    Dual, 12-Bit, 1.25Msps Simultaneous-Sampling
                        ADCs with Serial Interface
                            General Description                                                                                      Features
                                                                                                                                                                MAX1377/MAX1379/MAX1383
The MAX1377/MAX1379/MAX1383 feature two simulta-               ♦ Dual, Simultaneous-Sampling, 12-Bit Successive
neous-sampling, low-power, 12-bit ADCs with serial               Approximation Register (SAR) ADCs
interface and internal voltage reference. Fast sampling        ♦ 2 x 2 Mux Inputs or Two Differential Inputs
rate, low power dissipation, and excellent dynamic per-        ♦ 1.25Msps Sampling Rate per ADC
formance make the MAX1377/MAX1379/MAX1383                      ♦ Internal or External Reference
ideal for industrial process control, motor control, and
RF applications.                                               ♦ Excellent Dynamic Performance
                                                                    70dB SINAD (MAX1377)
Conversion results are available through a SPI™-/                   71dB SINAD (MAX1379/MAX1383)
QSPI™-/MICROWIRE™-/DSP-compatible interface with                    84dBc/SFDR
independent serial digital outputs for each channel. The            1MHz Full-Linear Bandwidth
serial outputs allow twice as much data to be transferred      ♦ 2.7V to 3.6V Low-Power Operation (MAX1377)
at the given clock rate. The conversion results for both            50mW (Normal Operation)
ADCs can also be output on a single digital output for              6mW (Partial Power-Down)
microcontrollers (µCs) and DSPs with only a single serial           3µW (Full Power-Down)
input available.                                               ♦ 4.75V to 5.25V Low-Power Operation (MAX1379)
                                                                    90mW (Normal Operation)
The MAX1377 operates from a 2.7V to 3.6V analog sup-                10mW (Partial Power-Down)
ply and the MAX1379/MAX1383 operate from a 4.75V                    5µW (Full Power-Down)
to 5.25V analog supply. A separate 1.8V to AVDD digi-
                                                               ♦ 4.75V to 5.25V Low-Power Operation (MAX1383)
tal supply allows interfacing to low voltage logic without          280mW (Normal Operation)
the use of level translators.                                       2.5µW (Full Power-Down)
Two power-down modes, partial and full, allow the              ♦ 20MHz, SPI-Compatible, 3-Wire Serial Interface
MAX1377/MAX1379 and MAX1383 (full power-down only)               User-Selectable Single (0.625Msps max) or Dual
to save power between conversions. Partial power-down            Outputs (1.25Msps max)
mode reduces the supply current to 2mA while leaving           ♦ Input Range: ±10V (MAX1383), 0–VREF or
the reference enabled for quick power-up. Full power-            ±VREF/2 (MAX1377/MAX1379)
down mode reduces the supply current to 1µA.                   ♦ Small 20-Pin TQFN Package
The MAX1377/MAX1379 inputs accept voltages                      SPI/QSPI are trademarks of Motorola, Inc.
between zero and the reference voltage or ±VREF/2.
                                                                MICROWIRE is a trademark of National Semiconductor Corp.
The MAX1383 offers an input voltage range of ±10V,
which is ideal for industrial and motor-control applica-                                                    Functional Diagram
tions. The input to each of the ADCs supports either a
true-differential input or two single-ended inputs.                                                       AVDD                  VL
                                                                    AIN1A
The MAX1377/MAX1379/MAX1383 are available in a                                                                                            MAX1377
                                                                                                                                          MAX1379
20-pin TQFN package, and are specified for the automo-                                                              12-BIT                MAX1383
                                                                    AIN1B
tive (-40°C to +125°C) temperature range.                                    MUX           T/H                       SAR
                                                                                                                    ADC1
                                                                                                                             OUTPUT                 DOUT1
                                                                                                                             BUFFER
                                            Applications                                                                                            CS
                                                                      REF
                                                                                                                                   SERIAL
      Motor Control                  Bill Validation                REFSEL
                                                                                                                                 INTERFACE
                                                                                                                                                    CNVST
                                                                                                                                AND TIMING
      Communications                 Portable Instruments                            A=1
                                                                                                                                                    SCLK
      Data Acquisition                                               RGND                                INTERNAL
                                                                                                        REFERENCE                                   U/B
                                                                                                                                    CONTROL
                                                                                                                                     LOGIC          S/D
                           Ordering Information
                                                                                                                                     VL
        PART              TEMP RANGE          PIN-PACKAGE           AIN2A                                           12-BIT
                                                                             MUX       T/H                          SAR                             DOUT2
 MAX1377ATP+              -40°C to +125°C     20 TQFN-EP*                                                           ADC2      OUTPUT
                                                                                                                              BUFFER
                                                                    AIN2B
 MAX1379ATP+              -40°C to +125°C     20 TQFN-EP*
 MAX1383ATP+              -40°C to +125°C     20 TQFN-EP*                      SEL               AGND                        DGND
+Denotes a lead(Pb)-free/RoHS-compliant package.
*EP = Exposed pad.                                              Pin Configuration appears at end of data sheet.
                       ________________________________________________________________ Maxim Integrated Products                                           1
For pricing delivery, and ordering information please contact Maxim Direct at 1-888-629-4642,
or visit Maxim’s website at www.maxim-ic.com.


                          Dual, 12-Bit, 1.25Msps Simultaneous-Sampling
                          ADCs with Serial Interface
                          ABSOLUTE MAXIMUM RATINGS
MAX1377/MAX1379/MAX1383
                          AVDD to AGND ........................................................-0.3V to +6V          RGND to DGND.....................................................-0.3V to +0.3V
                          VL to DGND ..............................................................-0.3V to +6V      DGND to AGND.....................................................-0.3V to +0.3V
                          SCLK, CS, CNVST, U/B, S/D, SEL,                                                            Maximum Current into Any Pin (except power-supply pins).....50mA
                            REFSEL to DGND.......................................-0.3V to (VL + 0.3V)                Continuous Power Dissipation (TA = +70°C)
                          DOUT_ to DGND ...........................................-0.3V to (VL + 0.3V)                20-Pin Thin QFN (derate 34.5mW/°C above +70°C) ...2758.6mW
                          AIN1A, AIN1B, AIN2A, AIN2B to AGND                                                         Operating Temperature Range .........................-40°C to +125°C
                            MAX1377/MAX1379 .............................-0.3V to (AVDD + 0.3V)                      Junction Temperature ......................................................+150°C
                            MAX1383 ..............................................................-12V to +12V       Storage Temperature Range .............................-60°C to +150°C
                          RGND to AGND.....................................................-0.3V to +0.3V            Lead Temperature (soldering, 10s) .................................+300°C
                          Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
                          operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
                          absolute maximum rating conditions for extended periods may affect device reliability.
                          ELECTRICAL CHARACTERISTICS—MAX1377
                          (VAVDD = 2.7V to 3.6V, VL = 1.8V to AVDD, fSCLK = 20MHz (50% duty cycle), VREF = 2.048V, REFSEL = VL, S/D = DGND, CREF =
                          1µF; TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.)
                                        PARAMETER                           SYMBOL                                CONDITIONS                            MIN         TYP         MAX        UNITS
                           DC ACCURACY
                           Resolution                                                                                                                    12                                  Bits
                           Relative Accuracy                                    INL         (Note 1)                                                    -1.25                  +1.25         LSB
                           Differential Nonlinearity                           DNL                                                                       -1                     +1.5         LSB
                           Offset Error                                                                                                                                          ±8          LSB
                           Offset-Error Matching                                                                                                                                ±12          LSB
                           Gain Error                                                       (Note 2)                                                                             ±6          LSB
                           Gain-Error Matching                                              (Note 2)                                                                             ±6          LSB
                           Gain Temperature Coefficient                                                                                                              ±2                    ppm/oC
                                                                                            AIN1A to AIN1B, AIN2A to AIN2B                                           80
                           DC Input Isolation                                                                                                                                                 dB
                                                                                            AIN1A to AIN2A, AIN1B to AIN2B                                           80
                           DYNAMIC SPECIFICATIONS (fIN = 500kHz, 2VP-P sine wave, 1.25Msps, 20MHz fSCLK)
                                                                                            Unipolar                                                     66         69.5
                           Signal-to-Noise Plus Distortion                    SINAD                                                                                                           dB
                                                                                            Bipolar                                                      67          70
                                                                                            Unipolar                                                     66          70
                           Signal-to-Noise Ratio                               SNR                                                                                                            dB
                                                                                            Bipolar                                                      67          70
                           Total Harmonic Distortion                           THD          Up to the 5th harmonic                                                   -84         -74          dB
                           Spurious-Free Dynamic Range                        SFDR                                                                                   -86         -76          dB
                           Intermodulation Distortion                          IMD          fIN1 = 103.5kHz, fIN2 = 113.5kHz                                         -78                      dB
                           Full-Power Bandwidth                                             -3dB point                                                                5                      MHz
                           Full-Linear Bandwidth                                            (S/N + D) > 68dB, 1V input                                                1                      MHz
                           CONVERSION RATE (Figure 4)
                           Minimum Conversion Time                            tCONV         16 clock cycles per conversion (Note 3)                                            0.800          µs
                                                                                            Dual output mode, S/D = 0                                   1.25
                           Maximum Throughput Rate                                                                                                                                          Msps
                                                                                            Single output mode, S/D = 1                                0.625
                           Minimum Throughput Rate for
                                                                                            (Note 4)                                                     10                                  ksps
                           Full Bandwidth Signal
                          2    _______________________________________________________________________________________


   Dual, 12-Bit, 1.25Msps Simultaneous-Sampling
                       ADCs with Serial Interface
ELECTRICAL CHARACTERISTICS—MAX1377 (continued)
                                                                                                                              MAX1377/MAX1379/MAX1383
(VAVDD = 2.7V to 3.6V, VL = 1.8V to AVDD, fSCLK = 20MHz (50% duty cycle), VREF = 2.048V, REFSEL = VL, S/D = DGND, CREF =
1µF; TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.)
          PARAMETER               SYMBOL                  CONDITIONS                   MIN       TYP      MAX      UNITS
Track-and-Hold Acquisition Time     tACQ                                                         125                 ns
Aperture Delay                                                                                    2                  ns
Aperture-Delay Matching                                                                           2                  ns
Aperture Jitter                             (Note 5)                                              30                 ps
External Clock Frequency           fSCLK                                                                   20       MHz
ANALOG INPUTS (AIN1A, AIN1B, AIN2A, AIN2B)
Input Range                                 U/B = 0, VAIN_A - RGND                       0                VREF       V
Differential Input Range                    U/B = 1, VAIN_A - VAIN_B                   -VREF/2           +VREF/2     V
Absolute Voltage Range                                                                   0                AVDD       V
DC Leakage Current                                                                                         ±1       µA
Input Impedance                                                                                   34                kΩ
Input Capacitance                           At each analog input                                  16                pF
EXTERNAL REFERENCE (REFSEL = 1)
                                                                                                          AVDD
Absolute Input Voltage Range        VREF                                                1.0                          V
                                                                                                          + 0.05
Input Capacitance                                                                                 50                pF
DC Leakage Current                                                                                         ±1       µA
Input Current                               Time averaged at maximum throughput rate             800                µA
INTERNAL REFERENCE (REFSEL = 0)
Reference Voltage Level                                                                2.028     2.048    2.068      V
                                            ISOURCE = 0 to 1mA                                    1
Load Regulation                                                                                                    mV/mA
                                            ISINK = 0 to 50µA                                     1
Voltage Temperature Coefficient                                                                  ±50.0             ppm/oC
DIGITAL INPUTS (SCLK, CNVST, U/B, S/D, SEL, REFSEL)
                                                                                                          0.3 x
Input-Voltage Low                    VIL                                                                             V
                                                                                                           VL
                                                                                       0.7 x
Input-Voltage High                  VIH                                                                              V
                                                                                        VL
Input Leakage Current                IIL                                                                   ±10      µA
DIGITAL OUTPUT (DOUT1, DOUT2)
Output Load Capacitance            CDOUT    For stated timing performance                                  30       pF
Output-Voltage Low                  VOL     ISINK = 5mA                                                    0.4       V
                                                                                         VL
Output-Voltage High                 VOH     ISOURCE = 1mA, VL ≥ 2.7V                                                 V
                                                                                       - 0.5V
Output Leakage Current              IOL     High-impedance mode (Figure 9)                       ±0.2               µA
POWER REQUIREMENTS
Analog Supply Voltage              AVDD                                                 2.7       3.0      3.6       V
Digital Supply Voltage               VL                                                 1.8               AVDD       V
                     _______________________________________________________________________________________              3


                          Dual, 12-Bit, 1.25Msps Simultaneous-Sampling
                          ADCs with Serial Interface
                          ELECTRICAL CHARACTERISTICS—MAX1377 (continued)
MAX1377/MAX1379/MAX1383
                          (VAVDD = 2.7V to 3.6V, VL = 1.8V to AVDD, fSCLK = 20MHz (50% duty cycle), VREF = 2.048V, REFSEL = VL, S/D = DGND, CREF =
                          1µF; TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.)
                                    PARAMETER               SYMBOL                   CONDITIONS                    MIN     TYP     MAX      UNITS
                                                                       Normal operation                                     13       15
                                                                                                                                             mA
                          Analog Supply Current              IAVDD     Partial power-down mode (Note 5)                      2
                                                                       Full power-down mode (Note 5)                         1       5        µA
                          Average Static Supply Current                                                                      8       10      mA
                          Digital Supply Current               IVL     fSCLK = 20MHz, VL = 3V, CL = 30pF                     1      1.5      mA
                          Power-Supply Rejection              PSR      VAVDD = 3V ±10%, full-scale input                   ±0.2     ±3       mV
                          ELECTRICAL CHARACTERISTICS—MAX1379
                          (VAVDD = 4.75V to 5.25V, VL = 3V, fSCLK = 20MHz (50% duty cycle), VREF = 4.096V, REFSEL = VL, S/D = DGND, CREF = 1µF; TA =
                          TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.)
                                    PARAMETER               SYMBOL                   CONDITIONS                    MIN     TYP      MAX     UNITS
                          DC ACCURACY
                          Resolution                                                                               12                        Bits
                          Relative Accuracy                    INL     (Note 1)                                   -1.25            +1.25     LSB
                          Differential Nonlinearity           DNL                                                   -1              +1       LSB
                          Offset Error                                                                                              ±8       LSB
                          Offset-Error Matching                                                                                     ±9       LSB
                          Gain Error                                   (Note 2)                                                     ±6       LSB
                          Gain-Error Matching                          (Note 2)                                                     ±9       LSB
                          Gain Temperature Coefficient                                                                      ±2             ppm/oC
                                                                       AIN1A to AIN1B, AIN2A to AIN2B                       80
                          DC Input Isolation                                                                                                  dB
                                                                       AIN1A to AIN2A, AIN1B to AIN2B                       80
                          DYNAMIC SPECIFICATIONS (fIN = 500kHz , 4VP-P sine wave, 1.25Msps, 20MHz fSCLK)
                                                                       Unipolar                                    69       70
                          Signal-to-Noise Plus Distortion    SINAD                                                                            dB
                                                                       Bipolar                                     70       71
                                                                       Unipolar                                    70       71
                          Signal-to-Noise Ratio               SNR                                                                             dB
                                                                       Bipolar                                     70       72
                          Total Harmonic Distortion           THD      Up to the 5th harmonic                               -84     -76       dB
                          Spurious-Free Dynamic Range         SFDR                                                          -84     -76       dB
                          Intermodulation Distortion          IMD      fIN1 = 103.5kHz, fIN2 = 113.5kHz                     -78               dB
                          Full-Power Bandwidth                         -3dB point                                            5               MHz
                          Full-Linear Bandwidth                        (S/N + D) > 68dB, 1V input                            1               MHz
                          CONVERSION RATE (Figure 6)
                          Minimum Conversion Time            tCONV     16 clock cycles per conversion (Note 3)                      0.8       µs
                                                                       Dual-output mode, S/D = 0                   1.25
                          Maximum Throughput Rate                                                                                           Msps
                                                                       Single-output mode, S/D = 1                0.625
                          Minimum Throughput Rate for
                                                                       (Note 4)                                    10                        ksps
                          Full Bandwidth Signal
                          4   _______________________________________________________________________________________


   Dual, 12-Bit, 1.25Msps Simultaneous-Sampling
                       ADCs with Serial Interface
ELECTRICAL CHARACTERISTICS—MAX1379 (continued)
                                                                                                                               MAX1377/MAX1379/MAX1383
(VAVDD = 4.75V to 5.25V, VL = 3V, fSCLK = 20MHz (50% duty cycle), VREF = 4.096V, REFSEL = VL, S/D = DGND, CREF = 1µF; TA =
TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.)
          PARAMETER               SYMBOL                   CONDITIONS                    MIN      TYP      MAX      UNITS
Track-and-Hold Acquisition Time     tACQ                                                          125                 ns
Aperture Delay                                                                                     2                  ns
Aperture-Delay Matching                                                                            2                  ns
Aperture Jitter                              (Note 5)                                              30                 ps
External Clock Frequency            fSCLK                                                                   20       MHz
ANALOG INPUTS (AIN1A, AIN1B, AIN2A, AIN2B)
Input Range                                  U/B = 0, VAIN_A - RGND                       0                VREF
                                                                                                                      V
Differential Input Range                     U/B = 1, VAIN_A - VAIN_B                   -VREF/2           +VREF/2
Absolute Voltage Range                                                                    0                AVDD       V
DC Leakage Current                                                                                          ±1       µA
Input Impedance                                                                                    34                kΩ
Input Capcitance                             At each analog input                                  16                pF
EXTERNAL REFERENCE (REFSEL = 1)
                                                                                                          AVDD
Absolute Input Voltage Range        VREF                                                  1.0                         V
                                                                                                          + 0.05
Input Capacitance                                                                                  50                pF
DC Leakage Current                                                                                          ±1       µA
Input Current                                Time averaged at maximum throughput rate             800                µA
INTERNAL REFERENCE (REFSEL = 0)
Reference Voltage Level                                                                 4.086     4.096    4.106      V
                                             ISOURCE = 0 to 1mA                                    1
Load Regulation                                                                                                     mV/mA
                                             ISINK = 0 to 50µA                                     1
Voltage Temperature Coefficient                                                                   ±50.0             ppm/oC
DIGITAL INPUTS (SCLK, CNVST, U/B, S/D, SEL, REFSEL)
                                                                                                           0.3 x
Input-Voltage Low                    VIL                                                                              V
                                                                                                            VL
                                                                                         0.7 x
Input-Voltage High                   VIH                                                                              V
                                                                                          VL
Input Leakage Current                IIL                                                                   ±10       µA
DIGITAL OUTPUT (DOUT1, DOUT2)
Output Load Capacitance            CDOUT     For stated timing performance                                  30       pF
Output-Voltage Low                  VOL      ISINK = 5mA                                                    0.4       V
                                                                                         VL -
Output-Voltage High                 VOH      ISOURCE = 1mA, VL ≥ 2.7V                                                 V
                                                                                         0.5V
Output Leakage Current               IOL     High-impedance mode (Figure 9)                       ±0.2               µA
POWER REQUIREMENTS
Analog Supply Voltage              AVDD                                                  4.25      5.0     5.25       V
Digital Supply Voltage               VL                                                   1.8              AVDD       V
                     _______________________________________________________________________________________               5


                          Dual, 12-Bit, 1.25Msps Simultaneous-Sampling
                          ADCs with Serial Interface
                          ELECTRICAL CHARACTERISTICS—MAX1379 (continued)
MAX1377/MAX1379/MAX1383
                          (VAVDD = 4.75V to 5.25V, VL = 3V, fSCLK = 20MHz (50% duty cycle), VREF = 4.096V, REFSEL = VL, S/D = DGND, CREF = 1µF; TA =
                          TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.)
                                     PARAMETER               SYMBOL                  CONDITIONS                    MIN     TYP     MAX      UNITS
                                                                       Normal operation                                     16       18
                                                                                                                                             mA
                          Analog Supply Current               IAVDD    Partial power-down mode (Note 5)                     2
                                                                       Full power-down mode (Note 5)                                 5        µA
                          Average Static Supply Current                                                                     9        10      mA
                                                                       fSCLK = 20MHz, VL = 5V, CL = 30pF                    2        3
                          Digital Supply Current               IVL                                                                           mA
                                                                       fSCLK = 20MHz, VL = 3V, CL = 30pF                    1
                          Power-Supply Rejection              PSR      VAVDD = 5V ±10%, full-scale input                   ±0.2     ±3       mV
                          ELECTRICAL CHARACTERISTICS—MAX1383
                          (VAVDD = 4.75V to 5.25V, VL = 1.8V to AVDD, fSCLK = 20MHz (50% duty cycle), VREF = 2.50V, REFSEL = VL, S/D = DGND, CREF =
                          1µF; TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.)
                                     PARAMETER               SYMBOL                  CONDITIONS                    MIN     TYP      MAX     UNITS
                           DC ACCURACY
                           Resolution                                                                               12                       Bits
                           Relative Accuracy                   INL     (Note 1)                                    -1.5             +1.5     LSB
                           Differential Nonlinearity          DNL                                                   -1              +1.5     LSB
                                                                       Unipolar                                                     ±12
                           Offset Error                                                                                                      LSB
                                                                       Bipolar                                                      ±16
                           Offset-Error Matching                                                                                    ±10      LSB
                           Gain Error                                  (Note 2)                                                      ±8      LSB
                           Gain-Error Matching                         (Note 2)                                                      ±6      LSB
                           Gain Temperature Coefficient                                                                     ±2              ppm/oC
                                                                       AIN1A to AIN1B, AIN2A to AIN2B                       74
                           DC Input Isolation                                                                                                 dB
                                                                       AIN1A to AIN2A, AIN1B to AIN2B                       80
                           DYNAMIC SPECIFICATIONS (fIN = 100kHz, 20VP-P sine wave, 1.25Msps, 20MHz fSCLK)
                                                                       Unipolar                                     67      71
                           Signal-to-Noise Plus Distortion    SINAD                                                                           dB
                                                                       Bipolar                                      69      72
                                                                       Unipolar                                     67      71
                           Signal-to-Noise Ratio              SNR                                                                             dB
                                                                       Bipolar                                      69      72
                           Total Harmonic Distortion          THD      Up to the 5th harmonic                               -84     -72       dB
                           Spurious-Free Dynamic Range        SFDR                                                          -86     -72       dB
                           Intermodulation Distortion         IMD      fIN1 = 103.5kHz, fIN2 = 113.5kHz                     -78               dB
                           Full-Power Bandwidth                        -3dB point                                           10               MHz
                           Full-Linear Bandwidth                       (S/N + D) > 68dB, 1V input                            1               MHz
                           CONVERSION RATE (Figure 4)
                           Minimum Conversion Time            tCONV    16 clock cycles per conversion (Note 3)                     0.800      µs
                                                                       Dual output mode, S/D = 0                   1.25
                           Maximum Throughput Rate                                                                                           Msps
                                                                       Single output mode, S/D = 1                0.625
                          6   _______________________________________________________________________________________


   Dual, 12-Bit, 1.25Msps Simultaneous-Sampling
                       ADCs with Serial Interface
ELECTRICAL CHARACTERISTICS—MAX1383 (continued)
                                                                                                                                   MAX1377/MAX1379/MAX1383
(VAVDD = 4.75V to 5.25V, VL = 1.8V to AVDD, fSCLK = 20MHz (50% duty cycle), VREF = 2.50V, REFSEL = VL, S/D = DGND, CREF =
1µF; TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.)
           PARAMETER               SYMBOL                  CONDITIONS                    MIN        TYP      MAX       UNITS
 Minimum Throughput Rate for
                                             (Note 4)                                     10                            ksps
 Full Bandwidth Signal
 Track-and-Hold Acquisition Time     tACQ                                                           125                  ns
 Aperture Delay                                                                                      2                   ns
 Aperture-Delay Matching                                                                             2                   ns
 Aperture Jitter                             (Note 5)                                                30                  ps
 External Clock Frequency            fSCLK                                                                    20        MHz
 ANALOG INPUTS (AIN1A, AIN1B, AIN2A, AIN2B)
 Input Range                                 U/B = 0, VAIN_A - RGND                       -10                +10         V
 Differential Input Range                    U/B = 1, VAIN_A - VAIN_B                     -10                +10         V
 Absolute Voltage Range                                                                   -10                +10         V
 Input Impedance                                                                                     10                 kΩ
 Input Capacitance                           At each analog input                                    10                 pF
 EXTERNAL REFERENCE (REFSEL = 1)
 Absolute Input Voltage Range        VREF                                                1.25                 2.5        V
 Input Capacitance                                                                                   50                 pF
 Input Current                               Time averaged at maximum throughput rate               1600                µA
 INTERNAL REFERENCE (REFSEL = 0)
 Reference Voltage Level                                                                 2.48       2.50     2.52        V
                                             ISOURCE = 0 to 1mA                                      1
 Load Regulation                                                                                                       mV/mA
                                             ISINK = 0 to 50µA                                       1
 Voltage Temperature Coefficient                                                                    ±50.0              ppm/oC
 DIGITAL INPUTS (SCLK, CNVST, U/B, S/D, SEL, REFSEL)
 Input-Voltage Low                    VIL                                                                   0.3 x VL     V
 Input-Voltage High                   VIH                                               0.7 x VL                         V
 Input Leakage Current                IIL                                                                    ±10         µA
 DIGITAL OUTPUTS (DOUT1, DOUT2)
 Output Load Capacitance            CDOUT    For stated timing performance                                    30         pF
 Output-Voltage Low                  VOL     ISINK = 5mA                                                      0.4        V
 Output-Voltage High                 VOH     ISOURCE = 1mA, VL ≥ 2.7V                   VL - 0.5V                        V
 Output Leakage Current               IOL    High-impedance mode (Figure 9)                         ±0.2                 µA
 POWER REQUIREMENTS
 Analog Supply Voltage               AVDD                                                4.75        5.0     5.25        V
 Digital Supply Voltage               VL                                                  1.8               AVDD         V
                                             Normal operation                                        55       65        mA
 Analog Supply Current               IAVDD
                                             Full power-down mode (Note 5)                           0.5      10         µA
 Average Static Supply Current                                                                       44       58        mA
 Digital Supply Current               IVL    fSCLK = 20MHz, VL = 3V, CL = 30pF                        2       3.0       mA
 Power-Supply Rejection              PSR     VAVDD = 5V ±10%, full-scale input                       ±5      ±30        mV
                      _______________________________________________________________________________________                  7


                          Dual, 12-Bit, 1.25Msps Simultaneous-Sampling
                          ADCs with Serial Interface
                          TIMING CHARACTERISTICS (Figures 6, 10)
MAX1377/MAX1379/MAX1383
                          VAVDD = 4.25V to 5.25V, VL = 1.8V to AVDD, VREF = 4.096V, fSCLK = 20MHz for MAX1379, 50% duty cycle, CL = 30pF, TA = TMIN to
                          TMAX, unless otherwise noted. Typical values are at TA = +25°C.)
                                                       PARAMETER                        SYMBOL                                                         CONDITIONS                                                         MIN            TYP            MAX     UNITS
                          SCLK Clock Period                                                tCP                                                                                                                                50                                    ns
                          SCLK Duty Cycle                                                tCH/tCL                                                                                                                              45                        55          %
                          SCLK Pulse-Width High                                            tCH                                                                                                                            22.5                                      ns
                          SCLK Pulse-Width Low                                             tCL                                                                                                                            22.5                                      ns
                                                                                                                                  CL = 30pF, VL = 5V                                                                                                    14
                          SCLK Rise to DOUT_ Transition                                   tDOUT                                   CL = 30pF, VL = 3V                                                                                                    17          ns
                                                                                                                                  CL = 30pF, VL = 1.8V                                                                                                  24
                          DOUT_ Remains Valid After
                                                                                         tDHOLD                                                                                                                               4                                     ns
                          SCLK
                          CNVST Fall to SCLK Fall                                        tSETUP                                   CL = 30pF                                                                                   10                                    ns
                          CNVST Pulse Width                                               tCSW                                                                                                                                20                                    ns
                          Power-Up Time; Full Power-Down                                 tPWR-UP                                  External load on REF < 3µF                                                                               2                        ms
                          SEL to CNVST Fall                                             tSEL_SETUP                                                                                                                        100            120                        ns
                          SEL Hold to CNVST Fall                                                                                                                                                                              10                                    ns
                          CS Fall To CNVST Fall                                            tCST                                   External load on REF < 3µF                                                                               2                        ms
                          Restart Time; Partial Power-Down                                tRCV                                    No external load                                                                                        16                    Cycles
                          Note 1: Relative accuracy is the deviation of the analog value at any code from its theoretical value after the gain error and the offset
                                  error have been nulled.
                          Note 2: Offset nulled.
                          Note 3: Conversion time is defined as the number of clock cycles (16) multiplied by the clock period. Clock has 50% duty cycle.
                          Note 4: At sample rates below 10ksps, the input full linear bandwidth is reduced to 5kHz.
                          Note 5: SCLK and CNVST not switching during measurement.
                                                                                                                                                              Typical Operating Characteristics
                          (VAVDD = 5V/3V, VL = 3V, fSCLK = 20MHz, TA = +25°C, unless otherwise noted.)
                                                         MAX1377 BIPOLAR FFT                                                                 MAX1377 BIPOLAR FFT                                                                     MAX1377 BIPOLAR FFT
                                              0                                                                                   0                                                                                  0
                                                                                               MAX1377 toc01                                                                      MAX1377 toc02                                                                           MAX1377 toc03
                                                                    fSAMPLE = 1.25MHz                                                                   fSAMPLE = 1.25MHz                                                     fSAMPLE = 1.25MHz
                                             -20                    fSCLK = 20MHz                                                -20                    fSCLK = 20MHz                                               -20       fSCLK = 20MHz
                                                                    fIN = 100kHz                                                                        fIN = 250kHz                                                          fIN = 500kHz
                                             -40                    SINAD = 60.052dB                                             -40                    SINAD = 68.720dB                                            -40       SINAD = 68.542dB
                           AMPLITUDE (dB)                                                                      AMPLITUDE (dB)                                                                     AMPLITUDE (dB)
                                                                    SNR = 69.073dB                                                                      SNR = 68.769dB                                                        SNR = 68.554dB
                                                                    THD = -92.267dB                                                                     THD = -88.244dB                                                       THD = -90.391dB
                                             -60                    SFDR = 93.225dB                                              -60                    SFDR = 91.237dB                                             -60       SFDR = 94.350dB
                                                                    VREF = 2.048V                                                                       VREF = 2.048V                                                         VREF = 2.048V
                                             -80                                                                                 -80                                                                                -80
                                            -100                                                                                -100                                                                               -100
                                            -120                                                                                -120                                                                               -120
                                                   0   100    200   300    400    500    600                                           0   100   200    300    400    500   600                                           0        100   200      300   400   500   600
                                                        ANALOG INPUT FREQUENCY (kHz)                                                       ANALOG INPUT FREQUENCY (kHz)                                                            ANALOG INPUT FREQUENCY (kHz)
                          8                  _______________________________________________________________________________________


                  Dual, 12-Bit, 1.25Msps Simultaneous-Sampling
                                      ADCs with Serial Interface
                                                                                                             Typical Operating Characteristics (continued)
                                                                                                                                                                                                                                                                                    MAX1377/MAX1379/MAX1383
(VAVDD = 5V/3V, VL = 3V, fSCLK = 20MHz, TA = +25°C, unless otherwise noted.)
                                 MAX1377 UNIPOLAR FFT                                                                      MAX1377 UNIPOLAR FFT                                                                         MAX1377 UNIPOLAR FFT
                    0                                                                                         0                                                                                          0
                                                                        MAX1377 toc04                                                                                MAX1377 toc05                                                                               MAX1377 toc06
                                             fSAMPLE = 1.25MHz                                                                          fSAMPLE = 1.25MHz                                                         fSAMPLE = 1.25MHz
                   -20                       fSCLK = 20MHz                                                   -20                        fSCLK = 20MHz                                                   -20       fSCLK = 20MHz
                                             fIN = 100kHz                                                                               fIN = 250kHz                                                              fIN = 500kHz
                                             SINAD = 69.324dB                                                -40                        SINAD = 68.947dB                                                -40       SINAD = 68.645dB
                   -40
 AMPLITUDE (dB)                                                                            AMPLITUDE (dB)                                                                             AMPLITUDE (dB)
                                             SNR = 69.400dB                                                                             SNR = 69.054dB                                                            SNR = 68.715dB
                                             THD = -86.952dB                                                                            THD = -85.101dB                                                           THD = -83.617dB
                   -60                       SFDR = 89.213dB                                                 -60                        SFDR = 86.718dB                                                 -60       SFDR = 88.709dB
                                             VREF = 2.048V                                                                              VREF = 2.048V                                                             VREF = 2.048V
                   -80                                                                                       -80                                                                                        -80
                  -100                                                                                      -100                                                                                       -100
                  -120                                                                                      -120                                                                                       -120
                         0     100    200    300    400    500    600                                              0    100     200    300    400     500   600                                               0       100      200    300    400     500   600
                               ANALOG INPUT FREQUENCY (kHz)                                                              ANALOG INPUT FREQUENCY (kHz)                                                                 ANALOG INPUT FREQUENCY (kHz)
                                  MAX1377 UNIPOLAR DNL                                                                     MAX1377 BIPOLAR INL                                                                           MAX1377 UNIPOLAR INL
                                 vs. DIGITAL OUTPUT CODE                                                                  vs. DIGITAL OUTPUT CODE                                                                       vs. DIGITAL OUTPUT CODE
                   1.0                                                                                       1.0                                                                                        1.0
                                                                         MAX1377 toc07                                                                               MAX1377 toc08                                                                                  MAX1377 toc09
                   0.8                                                                                       0.8                                                                                        0.8
                   0.6                                                                                       0.6                                                                                        0.6
                   0.4                                                                                       0.4                                                                                        0.4
                   0.2                                                                                       0.2                                                                                        0.2
DNL (LSB)                                                                                 INL (LSB)                                                                                   INL (LSB)
                     0                                                                                         0                                                                                          0
                  -0.2                                                                                      -0.2                                                                                       -0.2
                  -0.4                                                                                      -0.4                                                                                       -0.4
                  -0.6                                                                                      -0.6                                                                                       -0.6
                  -0.8                                                                                      -0.8                                                                                       -0.8
                  -1.0                                                                                      -1.0                                                                                       -1.0
                         0   500 1000 1500 2000 2500 3000 3500 4000 4500                                           0   500 1000 1500 2000 2500 3000 3500 4000 4500                                            0     500 1000 1500 2000 2500 3000 3500 4000 4500
                                     DIGITAL OUTPUT CODE                                                                      DIGITAL OUTPUT CODE                                                                             DIGITAL OUTPUT CODE
                                 MAX1377 BIPOLAR DNL                                                                       MAX1379 UNIPOLAR INL                                                                         MAX1379 BIPOLAR INL
                                vs. DIGITAL OUTPUT CODE                                                                   vs. DIGITAL OUTPUT CODE                                                                      vs. DIGITAL OUTPUT CODE
                   1.0                                                                                       1.0                                                                                        1.0
                                                                        MAX1377 toc10                                                                             MAX1377 toc11                                                                                  MAX1377 toc12
                   0.8                                                                                       0.8                                                                                        0.8
                   0.6                                                                                       0.6                                                                                        0.6
                   0.4                                                                                       0.4                                                                                        0.4
                                                                                                             0.2                                                                                        0.2
                                                                                                                                                                                     INL (LSB)
                   0.2
DNL (LSB)
                     0                                                                   INL (LSB)            0                                                                                           0
                  -0.2                                                                                      -0.2                                                                                       -0.2
                  -0.4                                                                                      -0.4                                                                                       -0.4
                  -0.6                                                                                      -0.6                                                                                       -0.6
                  -0.8                                                                                      -0.8                                                                                       -0.8
                  -1.0                                                                                      -1.0                                                                                       -1.0
                         0   500 1000 1500 2000 2500 3000 3500 4000 4500                                           0        1024       2048         3072     4096                                             0             1024      2048         3072    4096
                                     DIGITAL OUTPUT CODE                                                                       DIGITAL OUTPUT CODE                                                                            DIGITAL OUTPUT CODE
                                            _______________________________________________________________________________________                                                                                                                                      9


                          Dual, 12-Bit, 1.25Msps Simultaneous-Sampling
                          ADCs with Serial Interface
                                                                                                                                             Typical Operating Characteristics (continued)
MAX1377/MAX1379/MAX1383
                          (VAVDD = 5V/3V, VL = 3V, fSCLK = 20MHz, TA = +25°C, unless otherwise noted.)
                                                            MAX1379 UNIPOLAR DNL                                                                        MAX1379 BIPOLAR DNL                                                                                         MAX1379 OFFSET ERROR
                                                           vs. DIGITAL OUTPUT CODE                                                                     vs. DIGITAL OUTPUT CODE                                                                                        vs. TEMPERATURE
                                               1.0                                                                                           1.0                                                                                                      0
                                                                                                          MAX1377 toc13                                                                         MAX1377 toc14                                                                                                     MAX1377 toc15
                                               0.8                                                                                           0.8
                                               0.6                                                                                           0.6                                                                                                   -0.3
                                                                                                                                                                                                                       OFFSET ERROR (LSB)
                                               0.4                                                                                           0.4
                                                                                                                                             0.2
                                                                                                                          DNL (LSB)
                                               0.2
                          DNL (LSB)
                                                                                                                                                                                                                                                   -0.6
                                                0                                                                                              0
                                                                                                                                                                                                                                                                             CHANNEL 1
                                              -0.2                                                                                          -0.2                                                                                                   -0.9
                                              -0.4                                                                                          -0.4
                                              -0.6                                                                                          -0.6                                                                                                   -1.2
                                              -0.8                                                                                          -0.8
                                                                                                                                                                                                                                                               CHANNEL 2
                                              -1.0                                                                                          -1.0                                                                                                   -1.5
                                                     0      1024           2048          3072           4096                                       0     1024      2048          3072       4096                                                          -40       -15        10          35         60         85
                                                                  DIGITAL OUTPUT CODE                                                                      DIGITAL OUTPUT CODE                                                                                              TEMPERATURE (°C)
                                                            MAX1379 GAIN ERROR
                                                             vs. TEMPERATURE                                                                               MAX1379 FFT PLOT                                                                                               MAX1379 FFT PLOT
                                               2.0                                                                                            0                                                                                                      0
                                                                                                          MAX1377 toc16                                                                          MAX1377 toc17                                                                                                    MAX1377 toc18
                                                                                       CHANNEL 2                                                        fSAMPLE = 1.8Msps                                                                                                         fSAMPLE = 1.8Msps
                                                                                                                                             -20        fSCLK = 28.8MHz                                                                             -20                           fSCLK = 28.8MHz
                                               1.6                                                                                                      fIN = 100kHz                                                                                                              fIN = 250kHz
                                                                                                                                                        SINAD = 70.43dB                                                                                                           SINAD = 70.05dB
                           GAIN ERROR (LSB)
                                                                                                                                             -40
                                                                                                                           AMPLITUDE (dB)
                                                                                                                                                                                                                                                    -40
                                                                                                                                                                                                                       AMPLITUDE (dB)
                                                                                                                                                        SNR = 70.72dB                                                                                                             SNR = 70.32dB
                                               1.2                                                                                                      THD = -82.33dB                                                                                                            THD = -82.35dB
                                                                                                                                             -60        SFDR = 82.78dB                                                                              -60                           SFDR = 83.22dB
                                                                           CHANNEL 1                                                                    VREF = 4.096V                                                                                                             VREF = 4.096V
                                               0.8
                                                                                                                                             -80                                                                                                    -80
                                               0.4                                                                                          -100                                                                                                   -100
                                                0                                                                                           -120                                                                                                   -120
                                                     -40   -15        10          35         60          85                                        0        300               600           900                                                           0                 300                 600             900
                                                                   TEMPERATURE (°C)                                                                    ANALOG INPUT FREQUENCY (kHz)                                                                                ANALOG INPUT FREQUENCY (kHz)
                                                                                                                                                                                                                                                          MAX1379 TOTAL HARMONIC DISTORTION
                                                                 MAX1379 FFT PLOT                                                                         MAX1379 FFT PLOT                                                                                      vs. SOURCE IMPEDENCE
                                                0                                                                                             0                                                                                                     -72
                                                                                                          MAX1377 toc19                                                                         MAX1377 toc20                                                                                                     MAX1377 toc21
                                                                           fSAMPLE = 1.8Msps
                                                                                                                                                                                                                 TOTAL HARMONIC DISTORTION (dBc)
                                               -20                         fSCLK = 28.8MHz                                                   -20                                                                                                    -74
                                                                           fIN = 300kHz                                                                                                                                                                                               fIN = 500kHz
                                                                                                                                                                            fSAMPLE = 1.8Msps                                                       -76
                                               -40                         SINAD = 70dB
                                                                                                                                             -40                            fSCLK = 28.8MHz
                           AMPLITUDE (dB)                                                                                  AMPLITUDE (dB)
                                                                           SNR = 70.27dB
                                                                                                                                                                            fIN = 500kHz
                                                                           THD = -82.2dB                                                                                                                                                            -78
                                                                                                                                                                            SINAD = 69.58dB
                                               -60                         SFDR = 81.81dB                                                    -60
                                                                                                                                                                            SNR = 69.75dB
                                                                           VREF = 4.096V                                                                                                                                                            -80
                                                                                                                                                                            THD = -83.79dB
                                               -80                                                                                           -80                            SFDR = 84.69dB
                                                                                                                                                                            VREF = 4.096V                                                           -82
                                                                                                                                                                                                                                                                                                 fIN = 100kHz
                                              -100                                                                                          -100                                                                                                    -84
                                              -120                                                                                          -120                                                                                                    -86
                                                     0      200        400             600        800                                              0         300              600           900                                                           10                         100                        1000
                                                           ANALOG INPUT FREQUENCY (kHz)                                                                ANALOG INPUT FREQUENCY (kHz)                                                                                       SOURCE IMPEDANCE (Ω)
                          10                     ______________________________________________________________________________________


                  Dual, 12-Bit, 1.25Msps Simultaneous-Sampling
                                      ADCs with Serial Interface
                                                                                                                               Typical Operating Characteristics (continued)
                                                                                                                                                                                                                                                                                                                                                                         MAX1377/MAX1379/MAX1383
(VAVDD = 5V/3V, VL = 3V, fSCLK = 20MHz, TA = +25°C, unless otherwise noted.)
                                                                                                                                      MAX1379 AVDD FULL POWER-DOWN                                                                                                                       MAX1379 AVDD PARTIAL POWER-DOWN
                             MAX1379 INTERMODULATION PLOT                                                                               CURRENT vs. TEMPERATURE                                                                                                                              CURRENT vs. TEMPERATURE
                    0                                                                                                         1.0                                                                                                                                                  4.0
                                                                                                    MAX1377 toc22                                                                                                      MAX1377 toc23                                                                                                                     MAX1377 toc24
                                                                                                                                                                                                                                              AVDD FULL POWER-DOWN CURRENT (mA)
                                                                       fSAMPLE = 1.8Msps                                      0.9                                                                                                                                                  3.8
                   -20                                                 fSCLK = 28.8MHz
                                                                       fIN1 = 250kHz                                          0.8                                                                                                                                                  3.6
                                                                       fIN1 = 300kHz                                          0.7                                                                                                                                                  3.4
                   -40
 AMPLITUDE (dB)
                                                                       IMD = -81.53dB
                                                                       VREF = 4.096V                                          0.6                                                                                                                                                  3.2
                   -60                                                                                                        0.5                                                                                                                                                  3.0
                                                                                                                              0.4                                                                                                                                                  2.8
                   -80
                                                                                                                              0.3                                                                                                                                                  2.6
                                                                                                                              0.2                                                                                                                                                  2.4
                  -100
                                                                                                                              0.1                                                                                                                                                  2.2
                  -120                                                                                                         0                                                                                                                                                   2.0
                         0             300                                        600           900                                 -40 -25 -10              5   20   35   50                          65     80                                                                         -40 -25 -10     5      20                   35   50   65   80
                                ANALOG INPUT FREQUENCY (kHz)                                                                                                 TEMPERATURE (°C)                                                                                                                           TEMPERATURE (°C)
                                                                                MAX1379 AVDD SUPPLY CURRENT                                                                                                         MAX1379 AVDD SUPPLY CURRENT
                                                                                      vs. TEMPERATURE                                                                                                                   vs. CONVERSION RATE
                                                                     14.0                                                                                                                              20
                                                                                                                                             MAX1377 toc25                                                                                                                                                           MAX1377 toc26
                                                                                                                                                                                                       18
                                                                     13.5
                                                                                                                                                                                                       16
                                          AVDD SUPPLY CURRENT (mA)                                                                                                         AVDD SUPPLY CURRENT (mA)
                                                                     13.0
                                                                                                                                                                                                       14
                                                                     12.5                                                                                                                              12
                                                                     12.0                                                                                                                              10
                                                                     11.5                                                                                                                               8
                                                                                                                                                                                                        6
                                                                     11.0
                                                                                                                                                                                                        4
                                                                     10.5                                                                                                                               2
                                                                     10.0                                                                                                                               0
                                                                            -40 -25 -10    5   20                   35   50    65     80                                                                      0            400                                                    800      1200       1600      2000
                                                                                           TEMPERATURE (°C)                                                                                                                              CONVERSION RATE (kHz)
                                                                                MAX1379 FULL-SCALE AMPLITUDE                                                                                                 MAX1379 INTERNAL REFERENCE VOLTAGE
                                                                                       vs. FREQUENCY                                                                                                             vs. ANALOG SUPPLY VOLTAGE
                                                                3850                                                                                                                                  4.10
                                                                                                                                            MAX1377 toc27                                                                                                                                                            MAX1377 toc28
                                                                                                                                                                                                      4.09
                                                                3800
                                                                                                                                                                                                      4.08
                                                                                                                                                                                                                                                                                           TA = +25°C
                                     OUTPUT SWING (LSB)
                                                                3750                                                                                                                                  4.07
                                                                                                                                                                                                      4.06
                                                                3700                                                                                                       VREF (V)
                                                                                                                                                                                                      4.05
                                                                                                                                                                                                                                       TA = -40°C
                                                                3650                                                                                                                                  4.04
                                                                                                                                                                                                      4.03                             TA = +85°C
                                                                3600
                                                                                                                                                                                                      4.02
                                                                3550                                                                                                                                  4.01
                                                                            1                                                              10                                                                4.20                      4.45                                         4.70       4.95          5.20
                                                                                           FREQUENCY (MHz)                                                                                                                                                                        AVDD (V)
                                                                     ______________________________________________________________________________________                                                                                                                                                                                              11


                          Dual, 12-Bit, 1.25Msps Simultaneous-Sampling
                          ADCs with Serial Interface
                                                                                                                                                       Typical Operating Characteristics (continued)
MAX1377/MAX1379/MAX1383
                          (VAVDD = 5V/3V, VL = 3V, fSCLK = 20MHz, TA = +25°C, unless otherwise noted.)
                                                        MAX1383 BIPOLAR INL                                                                                           MAX1383 BIPOLAR DNL                                                                                                 MAX1383 UNIPOLAR INL
                                                      vs. DIGITAL OUTPUT CODE                                                                                        vs. DIGITAL OUTPUT CODE                                                                                             vs. DIGITAL OUTPUT CODE
                                            1.0                                                                                                        1.0                                                                                                                 1.0
                                                                                                    MAX1377 toc29                                                                                              MAX1377 toc30                                                                                              MAX1377 toc31
                                            0.8                                                                                                        0.8                                                                                                                 0.8
                                            0.6                                                                                                        0.6                                                                                                                 0.6
                                            0.4                                                                                                        0.4                                                                                                                 0.4
                                            0.2                                                                                                        0.2                                                                                                                 0.2
                          INL (LSB)          0                                                                      DNL (LSB)                           0                                                                             INL (LSB)                             0
                                           -0.2                                                                                                       -0.2                                                                                                                -0.2
                                           -0.4                                                                                                       -0.4                                                                                                                -0.4
                                           -0.6                                                                                                       -0.6                                                                                                                -0.6
                                           -0.8                                                                                                       -0.8                                                                                                                -0.8
                                           -1.0                                                                                                       -1.0                                                                                                                -1.0
                                                  0    1024           2048         3072       4096                                                            0        1024        2048         3072      4096                                                                   0        1024       2048        3072   4096
                                                            DIGITAL OUTPUT CODE                                                                                             DIGITAL OUTPUT CODE                                                                                              DIGITAL OUTPUT CODE
                                                       MAX1383 UNIPOLAR DNL                                                                                          MAX1383 OFFSET ERROR                                                                                                 MAX1383 GAIN ERROR
                                                      vs. DIGITAL OUTPUT CODE                                                                                          vs. TEMPERATURE                                                                                                     vs. TEMPERATURE
                                            1.0                                                                                                        10                                                                                                                   4
                                                                                                    MAX1377 toc32                                                                                              MAX1377 toc33                                                                                              MAX1377 toc34
                                            0.8                                                                                                                    CHANNEL 1
                                            0.6                                                                                                         8
                                                                                                                                                                                                                                                                            2
                                                                                                                    OFFSET ERROR (LSB)
                                            0.4                                                                                                                                                                                                                                                   CHANNEL 2
                                                                                                                                                                                                                                      GAIN ERROR (LSB)
                                            0.2                                                                                                         6
                          DNL (LSB)          0                                                                                                                                                                                                                              0
                                                                                                                                                                                  CHANNEL 2
                                           -0.2                                                                                                         4
                                                                                                                                                                                                                                                                                      CHANNEL 1
                                           -0.4
                                                                                                                                                                                                                                                                            -2
                                           -0.6                                                                                                         2
                                           -0.8
                                           -1.0                                                                                                         0                                                                                                                   -4
                                                  0    1024           2048         3072       4096                                                            -40 -25 -10 5 20 35 50 65 80 95 110 125                                                                            -40 -25 -10 5 20 35 50 65 80 95 110 125
                                                            DIGITAL OUTPUT CODE                                                                                              TEMPERATURE (°C)                                                                                                 TEMPERATURE (°C)
                                                                                                                                                              MAX1383 TOTAL HARMONIC DISTORTION                                                                                      MAX1383 AVDD FULL POWER-DOWN
                                                            MAX1383 FFT PLOT                                                                                        vs. SOURCE IMPEDANCE                                                                                                CURRENT vs. TEMPERATURE
                                             0                                                                                                        -87.0                                                                                                               2000
                                                                                                    MAX1377 toc35                                                                                                     MAX1377 toc36                                                                                       MAX1377 toc37
                                                                             fSAMPLE = 1.25Msps
                                                                                                                                                                                                                                      AVDD FULL POWER-DOWN CURRENT (nA)
                                                                             fSCLK = 20MHz                                                                                                                                                                                1800
                                                                                                                    TOTAL HARMONIC DISTORTION (dBc)
                                            -20                              fIN = 100kHz                                                             -87.5
                                                                                                                                                                                                                                                                          1600
                                                                             SINAD = 70.07dB
                                                                             SNR = 70.15dB                                                                                                                                                                                1400
                                            -40
                          AMPLITUDE (dB)
                                                                                                                                                      -88.0
                                                                             THD = -87.39dB                                                                                                                                                                               1200
                                                                             SFDR = 90.1dB
                                            -60                              VREF = 2.5V                                                              -88.5                                                                                                               1000
                                                                                                                                                                                                                                                                          800
                                            -80                                                                                                       -89.0
                                                                                                                                                                                                                                                                          600
                                                                                                                                                                                                                                                                          400
                                           -100                                                                                                       -89.5
                                                                                                                                                                                          fIN = 100kHz
                                                                                                                                                                                                                                                                          200
                                                                                                                                                                                          fSAMPLE = 1.25Msps
                                           -120                                                                                                       -90.0                                                                                                                 0
                                                  0   125       250          375      500         625                                                          0      100       200       300      400     500                                                                   -40 -25 -10 5 20 35 50 65 80 95 110 125
                                                      ANALOG INPUT FREQUENCY (kHz)                                                                                          SOURCE IMPEDANCE (Ω)                                                                                              TEMPERATURE (°C)
                          12                  ______________________________________________________________________________________


                                  Dual, 12-Bit, 1.25Msps Simultaneous-Sampling
                                                      ADCs with Serial Interface
                                                                                                                                       Typical Operating Characteristics (continued)
                                                                                                                                                                                                                                                                                                                 MAX1377/MAX1379/MAX1383
    (VAVDD = 5V/3V, VL = 3V, fSCLK = 20MHz, TA = +25°C, unless otherwise noted.)
                                               MAX1383 AVDD SUPPLY CURRENT                                                                          MAX1383 AVDD SUPPLY CURRENT                                                                          MAX1383 FULL-SCALE AMPLITUDE
                                                     vs. TEMPERATURE                                                                                    vs. CONVERSION RATE                                                                                     vs. FREQUENCY
                                  56                                                                                                   56                                                                                                    0
                                  54                                                    MAX1383 toc38                                                                                             MAX1377 toc39                                                                                  MAX1377 toc40
                                                                                                                                       55
     AVDD SUPPLY CURRENT (mA)                                                                              AVDD SUPPLY CURRENT (mA)
                                  52
                                                                                                                                                                                                                       OUTPUT SWING (dB)
                                                             CONVERTING AT 1.25Msps                                                    54                                                                                                   -1
                                  50
                                                                                                                                       53
                                  48
                                                                STATIC                                                                 52                                                                                                   -2
                                  46
                                  44                                                                                                   51
                                  42                                                                                                   50                                                                                                   -3
                                        -40 -25 -10 5 20 35 50 65 80 95 110 125                                                               0          500             1000          1500     2000                                               1                                           10
                                                            TEMPERATURE (°C)                                                                                  CONVERSION RATE (kHz)                                                                                 FREQUENCY (MHz)
                                               MAX1383 AVDD SUPPLY CURRENT                                                                          MAX1383 AVDD SUPPLY CURRENT                                                                   MAX1383 INTERNAL REFERENCE VOLTAGE
                                                   vs. SUPPLY VOLTAGE                                                                                   vs. SUPPLY VOLTAGE                                                                            vs. ANALOG SUPPLY VOLTAGE
                                  56                                                                                                   54                                                                                              2.497
                                                                                        MAX1377 toc41                                                                                             MAX1377 toc42                                                                                  MAX1377 toc43
                                               INTERNAL REFERENCE                                                                                 EXTERNAL REFERENCE
                                  54                                                                                                   52                                                                                              2.496                TEMPERATURE AT TA = +25°C
     AVDD SUPPLY CURRENT (mA)                                                                              AVDD SUPPLY CURRENT (mA)
                                  52
                                                                                                                                       50                                                                                              2.495
                                  50                                                                                                                                                                                                                       TEMPERATURE AT TA = -40°C
                                                            CONVERTING AT 1.25Msps
                                                                                                                                                                                                                  VREFIO (V)
                                                                                                                                       48                       CONVERTING AT 1.25Msps                                                 2.494
                                  48
                                                                                                                                                                                                                                                          TEMPERATURE AT TA = +85°C
                                                                 STATIC                                                                46                                                                                              2.493
                                  46
                                                                                                                                       44                                STATIC                                                        2.492
                                  44
                                  42                                                                                                   42                                                                                              2.491             TEMPERATURE AT TA = +125°C
                                  40                                                                                                   40                                                                                              2.490
                                        4.25       4.45       4.65     4.85    5.05   5.25                                                   4.25      4.45       4.65          4.85     5.05   5.25                                              4.75       4.85     4.95     5.05     5.15   5.25
                                                                 VCC (V)                                                                                             VCC (V)                                                                                             VCC (V)
                                        MAX1383 INTERNAL REFERENCE VOLTAGE                                                                   MAX1383 EXTERNAL REFERENCE SUPPLY                                                                         MAX1383 DIGITAL SUPPLY CURRENT
                                                  vs. TEMPERATURE                                                                                 CURRENT vs. TEMPERATURE                                                                                    vs. TEMPERATURE
                                2.499                                                                                                 1.48                                                                                                 1.70
                                                                                           MAX1377 toc44                                                                                          MAX1377 toc45                                                                                  MAX1377 toc46
                                               VAVDD = 5V
                                                                                                                                      1.47
                                2.497                                                                                                                                                                                                      1.68
                                                                                                                                      1.46
                                                                                                           IEXREFIO (µA)                                                                                               IDVDD (mA)
                                2.495                                                                                                                                                                                                      1.66
VREFIO (V)                                                                                                                            1.45
                                2.493                                                                                                                                                                                                      1.64
                                                                                                                                      1.44
                                2.491                                                                                                                                                                                                      1.62
                                                                                                                                      1.43
                                2.489                                                                                                 1.42                                                                                                 1.60
                                        -40 -25 -10 5 20 35 50 65 80 95 110 125                                                              -40 -25 -10 5 20 35 50 65 80 95 110 125                                                              -40 -25 -10 5 20 35 50 65 80 95 110 125
                                                            TEMPERATURE (°C)                                                                                    TEMPERATURE (°C)                                                                                    TEMPERATURE (°C)
                                                                ______________________________________________________________________________________                                                                                                                                          13


                          Dual, 12-Bit, 1.25Msps Simultaneous-Sampling
                          ADCs with Serial Interface
                                                                                                                                Pin Description
MAX1377/MAX1379/MAX1383
                               PIN         NAME                                                   FUNCTION
                                                     Reference-Select Input. Drive REFSEL high to select external reference mode and power down the
                                1         REFSEL
                                                     internal reference. Drive REFSEL low to select internal reference mode.
                                                     Internal Reference Output/External Reference Input. For internal reference mode, bypass REF to
                                2           REF
                                                     RGND with a ≥ 1µF capacitor. For external reference mode, apply a reference voltage at REF.
                                                     Reference Ground/Common Negative Input. In bipolar mode, RGND is the reference ground. In
                                3          RGND
                                                     unipolar mode, RGND is the common negative input for all four analog inputs (see Figure 3).
                               4, 18       AGND      Analog Ground
                                5          AVDD      Analog-Supply Input. Bypass AVDD with a 10µF || 10nF capacitor to ground.
                                                     Primary/Positive Analog Input Channel 2. AIN2A is the primary channel 2 input (AIN2A) if using
                                6          AIN2A     single-ended inputs (U/B is low) and the positive channel 2 input (AIN2+) if using differential inputs
                                                     (U/B is high) (see Figure 3).
                                                     Secondary/Negative Analog Input Channel 2. AIN2B is the secondary channel 2 input (AIN2B) if
                                7          AIN2B     using single-ended inputs (U/B is low) and the negative channel 2 input (AIN2-) if using differential
                                                     inputs (U/B is high) (see Figure 3).
                                                     Unipolar/Bipolar Input. Drive U/B low to select unipolar mode. Drive U/B high to select bipolar
                                8           U/B
                                                     mode. In bipolar mode, the analog inputs are differential.
                                9          DGND      Digital Supply Ground
                                10          VL       Digital Supply Input. Bypass VL with a 10µF || 10nF capacitor to ground.
                                11        DOUT2      Serial-Data Output 2. Data is clocked out on the rising edge of SCLK.
                                12        DOUT1      Serial-Data Output 1. Data is clocked out on the rising edge of SCLK.
                                13         SCLK      Serial-Clock Input. Clocks data out of the serial interface. SCLK also sets the conversion time.
                                                     Conversion-Start Input. Forcing CNVST high prepares the device for a conversion. Conversion
                                14         CNVST
                                                     begins on the falling edge of CNVST.
                                                     Active-Low, Chip-Select Input. Drive CS low to enable the serial interface. When CS is high, DOUT1
                                15          CS
                                                     and DOUT2 are high impedance, the serial interface resets, and the device powers down.
                                                     Single-Output/Dual-Output Selection Input. Drive S/D high to route ADC2 data through DOUT1 after
                                16          S/D      ADC1 data. Drive S/D low for dual outputs with ADC1 data going to DOUT1 and ADC2 data going
                                                     to DOUT2. See the Single-/Dual-Output Modes (S/D) section.
                                                     Analog-Input Selection Input. If U/B is low (unipolar mode), drive SEL low to select the primary
                                17          SEL      inputs, AIN1A and AIN2A. Drive SEL high to select the secondary inputs, AIN1B and AIN2B. In
                                                     bipolar mode, SEL is ignored.
                                                     Secondary/Negative Analog Input Channel 1. AIN1B is the secondary channel 1 input (AIN1B) if
                                19         AIN1B     using single-ended inputs (U/B is low) and the negative channel 1 input (AIN1-) if using differential
                                                     inputs (U/B is high) (see Figure 3).
                                                     Primary/Positive Analog Input Channel 1. AIN1A is the primary channel 1 input (AIN1A) if using
                                20         AIN1A     single-ended inputs (U/B is low) and the positive channel 1 input (AIN1+) if using differential inputs
                                                     (U/B is high) (see Figure 3).
                                —           EP       Exposed Pad. EP is internally connected to AGND.
                          14   ______________________________________________________________________________________


   Dual, 12-Bit, 1.25Msps Simultaneous-Sampling
                       ADCs with Serial Interface
                                                  Detailed Description                      For the MAX1383, tACQ has a typical constant value of
                                                                                                                                                                           MAX1377/MAX1379/MAX1383
                                                                                            125ns. Also, it has a typical constant input impedance
The MAX1377/MAX1379/MAX1383 use an input track
                                                                                            of 11kΩ. Since the input voltage seen at the pin is a
and hold (T/H) and SAR circuitry to convert an analog
                                                                                            function of a resistive voltage divider i.e., VIN x RIN/(RIN
input signal to a digital 12-bit output. The dual serial
                                                                                            + RX) = VIN x 11kΩ/(11kΩ + RX), it is very important to
interface requires a minimum of three digital lines
                                                                                            select an RX << 11kΩ to avoid large gain error.
(SCLK, CNVST, and DOUT) and provides easy interfac-
ing to microprocessors (µPs) and DSPs. Four digital                                                             MAX1377/MAX1379 Unipolar Mode
lines are required for dual-output mode.                                                    The MAX1377/MAX1379 support two simultaneously
                                                                                            sampled, single-ended conversions in unipolar mode.
                                                                Input T/H Circuit           Drive U/B low for unipolar mode. In unipolar mode,
Upon power-up, the input T/H circuit enters its tracking
                                                                                            switches A–D in Figure 3a close according to the posi-
mode immediately. Following a conversion, the T/H
                                                                                            tion of SEL. Drive SEL low to close switches A and D
enters the tracking mode on the 14th SCLK rising edge
                                                                                            and designate AIN1A and AIN2A as the active, single-
of the previous conversion (Figure 6). The T/H enters the
                                                                                            ended inputs referenced to RGND. Drive SEL high to
hold mode on the falling edge of CNVST. The time
                                                                                            close switches B and D and select AIN1B and AIN2B
required for the T/H to acquire an input signal is deter-
                                                                                            as the active, single-ended inputs referenced to RGND.
mined by how quickly the input capacitance is charged.
                                                                                            The output code in unipolar mode is straight binary.
If the input signal’s source impedance is high, the acqui-
                                                                                            See Figure 4a for the unipolar transfer function.
sition time lengthens. For the MAX1377/MAX1379, the
acquisition time, tACQ, is the minimum time needed for                                                          MAX1377/MAX1379 Bipolar Mode
the signal to be acquired (see the Definitions section).                                    Drive U/B high to configure the inputs for bipolar/differ-
tACQ is calculated by the following equation:                                               ential mode. Switches A and C in Figure 3a are closed,
     tACQ ≥ 9 x (RS + RIN) x CIN (MAX1377/MAX1379)                                          designating AIN1A (AIN2A) and AIN1B (AIN2B) as the
                                                                                            active, differential inputs. In bipolar mode, SEL is
where RIN = 450Ω, CIN = 16pF, and RS is the source
                                                                                            ignored. The output code is in two’s complement.
impedance of the input signal.
                                                                                            Figure 5 shows the transfer function for bipolar mode.
Figure 1 shows the acquisition time as tested using the
circuit of Figure 2. The acquisition time is the time                                                                         MAX1383 Input Mode
between the rising edge of a 1V to 3V step input and                                        A ±10V input mode is available on the MAX1383. It is
the falling edge of CONVST which produced a stable                                          accomplished by utilizing a resistive divider on the
sample. Rs represents the source impedance of the                                           input followed by a low distortion amplifier to drive the
function generator (50Ω) and Rx represents the vari-                                        track and hold circuit. Special high voltage ESD struc-
able filter resistance.                                                                     tures are also utilized on these channels. When using
                                                                                                                     Rs       Rx
                                1800                                                                                                         ADC
                                                                            MAX1377 fig01
                                                                                                       1V TO 3V
                                1600                                                                    STEP                       C
                                                                                                                                                   CONVST
                                1400
        ACQUISITION TIME (ns)
                                1200
                                1000
                                800                            C = 1nF
                                                                                            Figure 2. Test Circuit
                                600
                                400                           C = 120pF                            AIN1A                               CIN     RIN
                                200                                                              (AIN2A)                  A
                                                                                                                                                            TO ADC+
                                  0                                                                 AIN1B                 B
                                       0     50        100       150      200                     (AIN2B)                              CIN     RIN
                                             SOURCE IMPEDANCE, Rx (Ω)                                                     C                                 TO ADC-
                                                                                                   RGND
                                                                                                                          D
Figure 1. MAX1377/MAX1379 Acquisition Time vs. Source
Impedance                                                                                   Figure 3a. MAX1377/MAX1379 Equivalent Input Circuit
                                           ______________________________________________________________________________________                                     15


                          Dual, 12-Bit, 1.25Msps Simultaneous-Sampling
                          ADCs with Serial Interface
                          the MAX1383, the signal bandwidth is limited to 100kHz                                                         ±10V input swings. All inputs must not exceed the stat-
MAX1377/MAX1379/MAX1383
                          by specification. Since ±10V signals are divided down to                                                       ed ranges for accurate conversions.
                          a 2.5V range, this version should only be used with sig-
                          nals greater than 5V. For those applications with signals                                                                                                             Internal Reference Mode
                          5V or less, use the MAX1377/MAX1379 for best SNR per-                                                          Drive REFSEL low to select internal reference mode. The
                          formance. The configuration is shown on Figure 3b.                                                             MAX1377 includes an on-chip 2.048V reference; the
                                                                                                                                         MAX1379 has a 4.096V reference; and the MAX1383
                                                                                                            Input Bandwidth              includes a 2.5V internal reference. The reference output
                          The ADC’s input-tracking circuitry has a 5MHz small-                                                           at REF can be used as a reference voltage source for
                          signal bandwidth, allowing the ADC to digitize high-                                                           other components. REF can source up to 2mA. Bypass
                          speed transient events and measure periodic signals                                                            REF with a 10nF capacitor and a 4.7µF capacitor to
                          with bandwidths exceeding the ADC’s sampling rate by                                                           RGND. It is important to select a low ESR capacitor and
                          using undersampling techniques. To avoid high-fre-                                                             keep the trace resistance as low as possible.
                          quency signals being aliased into the frequency band
                          of interest, anti-alias filtering is recommended.
                                                                                           Analog Input Protection                                                                                          FULL-SCALE
                                                                                                                                                                                                            TRANSITION
                          Internal protection diodes that clamp the analog input                                                                                                                                              MAX1383
                                                                                                                                                                      111...111
                          to AVDD and AGND allow the analog inputs to swing                                                                                                                                                  +FS = 4VREF
                                                                                                                                                                      111...110
                          from AGND - 0.3V to AVDD + 0.3V without damage to                                                                                                                                                   ZS = 0
                                                                                                                                                                      111...101
                          the MAX1377 and MAX1379. The MAX1383 can handle                                                                                                                                                    -FS = -4VREF
                                                                                                                                                DIGITAL OUTPUT CODE
                                                                                                                                                                                                                                   8 x VREF
                                                                                                                                                                                                                           1 LSB =
                                                                                                                                                                                                                                     4096
                                                                         REF (2.5V)
                                                                                R2
                               RIN ~ 11KΩ (typ) R1                                                                                                                    000...011
                                                                                      R4
                                                                                                              INA                                                     000...010
                                   INPUT
                                                                                                                                                                      000...001
                                                                                                            3pF                    T/H
                                                                                           R3                                                                         000...000
                                                                                                                                                                                  -FS             VREF - 1 LSB               +FS
                               INTERNAL                                                                                                                                                                                     +FS - 3/2 LSB
                                 SIGNAL                                                                                                                                                       INPUT VOLTAGE (LSB)
                                GROUND
                          Figure 3b. MAX1383 Equivalent Input Circuit                                                                    Figure 4b. MAX1383 Single-Ended Input
                                                                                                  FULL-SCALE                                                                                                FULL-SCALE
                                                                                                                                                                                                            TRANSITION     MAX1377/
                                                                                                  TRANSITION                                                                                                               MAX1379
                                                         111...111                                                                                                    011...111                                                      VREF
                                                                                                                       FS = VREF                                                                                               +FS =
                                                         111...110                                                                                                    011...100                                                        2
                                                                                                                       ZS = 0                                                                                                   ZS = 0
                                                         111...101                                                                                                                                                                   -VREF
                                                                                                                            V                                         000...010
                                                                                                                    1 LSB = REF                                                                                                -FS =
                                   DIGITAL OUTPUT CODE                                                                                        DIGITAL OUTPUT CODE
                                                                                                                                                                                                                                        2
                                                                                                                            4096                                      000...001
                                                                                                                                                                                                                                      V
                                                                                                                                                                                                                             1 LSB = REF
                                                                                                                                                                      000...000                                                       4096
                                                                                                                                                                      111...111                                            MAX1383
                                                                                                                                                                      111...110                                                +FS = 4VREF
                                                                                                                                                                      111...101                                                 ZS = 0
                                                         000...011                                                                                                                                                             -FS = -4VREF
                                                                                                                                                                                                                                     8 x VREF
                                                                                                                                                                      100...001                                              1 LSB =
                                                         000...010                                                                                                                                                                     4096
                                                         000...001                                                                                                    100...000
                                                         000...000
                                                                                                                      FS                                                          -FS            VREF - 1 LSB                 +FS
                                                                     0     1   2      3
                                                                                                                    FS - 3/2 LSB                                                                                            +FS - 3/2 LSB
                                                                                      INPUT VOLTAGE (LSB)                                                                               DIFFERENTIAL INPUT VOLTAGE (LSB)
                          Figure 4a. MAX1377/MAX1379 Unipolar Transfer Function (U/B                                                     Figure 5. Bipolar Transfer Function (U/B = High)
                          = Low)
                          16      ______________________________________________________________________________________


   Dual, 12-Bit, 1.25Msps Simultaneous-Sampling
                       ADCs with Serial Interface
The internal reference is continuously powered-up dur-                                                                                        Serial Interface
                                                                                                                                                                 MAX1377/MAX1379/MAX1383
ing both normal and partial power-down modes. In full                                                                   Initialization After Power-Up
power-down mode, the internal reference is disabled.                                      Upon initial power-up, the MAX1377/MAX1379/ MAX1383
Allow at least 2ms recovery time after a power-on reset                                   require a complete conversion cycle to initialize the inter-
or exiting full power-down mode for the reference to                                      nal calibration. Following this initialization, the ADC is
settle to its intended value.                                                             ready for normal operation. This initialization is only
                  Input Voltage Range (MAX1383)                                           required after a hardware power-on reset and is not
The input range on the MAX1383 has an 8x relationship                                     required after exiting partial or full power-down mode.
with the reference voltage. For example, when the refer-                                         Starting a Conversion and Reading the Output
ence voltage (internal or external) is 2.5V, the input                                    With SCLK idling high or low, a falling edge on CNVST
range is ±10V (20VP-P).                                                                   begins a conversion (see Figure 6). This causes the
                             External Reference Mode                                      analog input stage to transition from track to hold
Drive REFSEL high to select external reference mode.                                      mode. SCLK provides the timing for the conversion
Apply a reference voltage at REF. Bypass REF with                                         process, and data is shifted out as each bit of the result
a 10nF capacitor and a 4.7µF capacitor to RGND. As                                        is determined. A rising edge in CNVST forces the
with the internal reference, it is important to select a low                              device into one of three modes. The mode is deter-
ESR capacitor and keep the trace resistance as low                                        mined by the clock cycle in which the transition occurs
as possible.                                                                              and whether the device is set for single or dual outputs.
                                                                                          Figures 7 and 8 show each mode that is activated with
                                                                                          a rising CNVST edge for single and dual outputs.
      CS
                                                                                                                                                 tCSW
     CNVST
                   tSETUP
                                                tCH
     SCLK                     1                                                                                           13        14
                                      tCL                                    tDOUT                                                             tACQ
                     tCST
     DOUT_                                                D11      D10      D9       D8     D7     D6    D5   D4   D3          D2        D1       D0
                                                                tDHOLD
        INTERNAL T/H STATE                                                   HOLD MODE                                                        TRACKING
Figure 6. Detailed Serial-Interface Timing Diagram
        CS
     CNVST                                                             POWER-DOWN           CONTINUOUS MODE        DOUT1 HI-Z
                                                                                                                          DOUT1 GOES HI-Z
      SCLK                        1         2         3            4                  14                      28     29
Figure 7. Single-Output CNVST Transition Modes
                       ______________________________________________________________________________________                                              17


                          Dual, 12-Bit, 1.25Msps Simultaneous-Sampling
                          ADCs with Serial Interface
MAX1377/MAX1379/MAX1383
                                  CS
                               CNVST                                                           POWER-DOWN   CONTINUOUS MODE         DOUT_ HI-Z
                                SCLK                             1       2         3       4                14           15         16            17
                                                                                                                                                  DOUT_ HI-Z
                          Figure 8. Dual-Output CNVST Transition Modes
                                 SINGLE CONVERSION
                               CNVST
                                SCLK                 1                                                  8                9                                                                 16
                               DOUT_                     0   0       0    D11      D10   D9       D8            D7            D6        D5        D4        D3    D2        D1    D0
                                                                                                                                                                                                HIGH-Z
                                        HIGH-Z
                                                                                                                                                                 CONTINUOUS-CONVERSION
                                                                                                                                                                 SELECTION WINDOW*
                                 CONTINUOUS CONVERSION
                                 CNVST
                                 SCLK                1                                                  8            9                                                14              16         1
                                DOUT_                    0   0       0       D11   D10    D9       D8       D7           D6        D5        D4        D3        D2        D1    D0
                                  *CNVST MUST GO HIGH BETWEEN THE 14TH RISING AND 16TH FALLING EDGES OF SCLK.
                                  TO MAINTAIN CONTINUOUS CONVERSIONS, DOUT_ REMAINS LOW BETWEEN
                                  CONVERSION RESULTS IN CONTINUOUS-CONVERSION DUAL-OUTPUT MODE.
                          Figure 9. Dual-Output Mode, Single and Continuous Conversions
                          DOUT1 (and DOUT2, if S/D = low) transitions from high                                  For continuous operation in single-output mode, pull
                          impedance to being actively driven low once the ADC                                    CNVST high after the 14th rising and before the 28th
                          enters hold mode. DOUT_ remains low for the first three                                rising edge of SCLK. In dual-output mode, if CNVST
                          SCLK pulses and begins outputting the conversion result                                returns high after the 14th rising and before the 16th
                          after the 4th rising edge of SCLK, MSB first. DOUT_ tran-                              falling edge of SCLK, DOUT_ remains active so continu-
                          sitions complete tDOUT after each SCLK rising edge and                                 ous conversions can be sustained. If CNVST is low
                          the DOUT_ values remain valid for tHOLD after the next                                 during the 16th edge of SCLK (dual-conversion mode)
                          rising edge of SCLK. A total of 16 SCLK pulses are                                     and the 28th falling edge of SCLK (single-output mode),
                          required to complete a normal conversion in dual-output                                DOUT_ returns to its high-impedance state on the next
                          mode and 28 SCLK pulses in single-output mode.                                         rising edge of CNVST or SCLK, enabling the serial inter-
                          DOUT_ goes low after the 16th rising edge of SCLK and                                  face to be shared by multiple devices. See Figures 9
                          goes high-impedance when CNVST goes high.                                              and 10 for single and continuous conversion timing
                                                                                                                 diagrams.
                          18   ______________________________________________________________________________________


   Dual, 12-Bit, 1.25Msps Simultaneous-Sampling
                       ADCs with Serial Interface
                      Single-/Dual-Output Modes (S/D)                                                                          Power-Down Modes
                                                                                                                                                         MAX1377/MAX1379/MAX1383
In dual-output mode, conversion results from the two                                                           Partial Power-Down (PPD)
channels appear on separate outputs. DOUT1 outputs                                 Reduce power consumption by placing the MAX1377/
the result from channel 1 and DOUT2 outputs the result                             MAX1379 in partial power-down mode. Partial power-
from channel 2. Drive S/D low to operate in dual-output                            down mode is ideal for infrequent data sampling and
mode. For DSPs with two-buffer and two-input-stream                                applications requiring fast wake-up times. Pull CNVST
capability, use the dual-output mode to allow for easier                           high after the 3rd and before the 14th rising edge of
DSP software for dual streams. Two buffer locations can                            SCLK to place the device in partial power-down mode.
be used so the streams do not need to be separated.                                This reduces the analog supply current to 2mA. While
In single-output mode, the results from both channels                              in partial power-down mode, the internal reference
appear on DOUT1. The channel 2 conversion result fol-                              remains enabled (if REFSEL = GND). Figure 11 shows
lows the channel 1 conversion result (see Figure 10).                              the timing sequence to enter partial power-down mode.
The MSB (D11) of the channel 2 conversion result
appears on DOUT1 after the 16th rising edge of SCLK.                                                        Full Power-Down Mode (FPD)
The LSB (D0) of the channel 2 conversion result                                    Full power-down mode is ideal for infrequent data sam-
appears on DOUT1 after the 27th rising edge of SCLK                                pling and very low-supply current applications. To enter
and is ready to be clocked in on the 28th rising edge of                           full power-down mode, place the MAX1377/MAX1379/
SCLK. DOUT2 is high-impedance when S/D is high.                                    MAX1383 first in partial power-down mode. Perform the
                                                                                   CNVST/SCLK sequence necessary to enter partial
If CNVST goes high after the 28th rising edge of SCLK,                             power-down mode. Repeat the same sequence to enter
DOUT1 goes high impedance until the next conversion                                full power-down mode. In full power-down mode, the
is initiated (single-conversion mode). If CNVST goes                               internal reference is disabled to minimize power con-
high after the 14th rising edge and before the 28th ris-                           sumption. Figure 12 shows the timing sequence to
ing edge of SCLK, DOUT1 is actively driven low until                               enter full power-down mode.
the next conversion results are ready (continuous- con-
version mode).                                                                     Another way to enter the full power-down mode is to
                                                                                   drive CS high. If CS is high, the MAX1377/MAX1379/
Note: In single-output mode, the conversion speed is                               MAX1383 act as if the full power-down sequence were
limited to 0.625Msps by the maximum SCLK.                                          issued. To exit the CS-initiated power-down mode,
                                                                                   drive CS low. Allow 2ms for the reference to wake up
                                                                                   and settle before performing a conversion.
    SINGLE CONVERSION
    (SINGLE OUTPUT)
     CNVST
     SCLK     1                             8         9                      16      17                         24                    28
    DOUT1    0    0     0   D11 D10 D9 D8        D7   D6 D5 D4 D3 D2 D1 D0    D11 D10 D9 D8       D7 D6 D5 D4        D3   D2 D1 D0
                                                                                                                                           HIGH-Z
                                               CHANNEL 1                                         CHANNEL 2
                                            CONVERSION RESULT                                 CONVERSION RESULT
    CONTINUOUS CONVERSION
    (SINGLE OUTPUT)
    CNVST
     SCLK     1                              8        9             14       16      17                         24        25    27    28
              0   0     0   D11 D10 D9 D8     D7 D6 D5 D4 D3 D2 D1 D0             D11 D10 D9 D8 D7 D6 D5 D4          D3    D2 D1 D0
     DOUT1
                                                CHANNEL 1                                         CHANNEL 2
                                            CONVERSION RESULT                                 CONVERSION RESULT
Figure 10. Single-Output Mode, Single and Continuous Conversions
                        ______________________________________________________________________________________                                      19


                          Dual, 12-Bit, 1.25Msps Simultaneous-Sampling
                          ADCs with Serial Interface
MAX1377/MAX1379/MAX1383
                                                                                                                    PPD WINDOW
                                 CNVST                                                                                         CNVST MUST GO HIGH AFTER THE 3RD
                                                                                                                               BUT BEFORE THE 14TH
                                                                                                                               SCLK RISING EDGE
                                  SCLK           1                     3                                                      9                                       14
                                                                                                                                  DOUT_ GOES HIGH IMPEDANCE ONCE CNVST GOES HIGH
                                                         1ST SCLK RISING EDGE
                                 DOUT_               0         0           0         D11     D10    D9        D8        D7
                                  MODE                                          NORMAL                                                                  PARTIAL POWER-DOWN
                                      REF                                                                               ENABLED
                          Figure 11. Partial Power-Down Timing Sequence
                                CNVST                                                                                                   EXECUTE PARTIAL POWER-DOWN SEQUENCE TWICE
                                 SCLK
                                                                                                                                         DOUT_ ENTERS THREE-STATE ONCE CNVST GOES HIGH
                                              1ST SCLK RISING EDGE                                  1ST SCLK RISING EDGE
                               DOUT_
                                             0             0       0           D11     D10     D9        D8        D7               0        0      0      0      0        0        0    0
                               MODE                                    NORMAL                                                                               PPD                               FPD
                                REF                                                                                 ENABLED
                                                                                                                                                                                             DISABLED
                          Figure 12. Full Power-Down Mode Timing Sequence
                                     Exiting Partial and Full Power-Down Modes                                                                      Applications Information
                          Drive CNVST low and allow at least 14 SCLK cycles to
                          elapse before driving CNVST high to exit partial or full                                                                                     SPI and MICROWIRE
                          power-down mode. When exiting partial power-down                                                   The MAX1377/MAX1379/MAX1383 are compatible with
                          mode, conversions can begin immediately without hav-                                               all four modes programmed with the CPHA and CPOL
                          ing to wait for the reference to wake-up. When exiting                                             bits in the SPI or MICROWIRE control register.
                          full power-down mode, allow at least 2ms recovery time                                             Conversion begins with a CNVST falling edge. DOUT_
                          after exiting to ensure that the internal reference has                                            goes low, indicating a conversion is in progress. Two
                          settled.                                                                                           consecutive 8-bit reads are required to get the full 12
                          In partial or full power-down mode, maintain idle SCLK                                             bits from the ADC. DOUT_ transitions on the rising edge
                          low or high to minimize power.                                                                     of SCLK. DOUT_ is guaranteed to be valid tDOUT after
                                                                                                                             the rising edge of SCLK and remains valid until tDHOLD
                                                                                                                             after the next SCLK rising edge (see Figure 13).
                          20    ______________________________________________________________________________________


   Dual, 12-Bit, 1.25Msps Simultaneous-Sampling
                       ADCs with Serial Interface
For CPOL = 0 and CPHA = 0 or CPOL = 1 and CPHA =                                   clock cycles from the µC to clock out the 12 bits of
                                                                                                                                                 MAX1377/MAX1379/MAX1383
1, the data is clocked into the µC on the rising edge of                           data. The conversion result contains three zeros fol-
SCLK. For CPOL = 0 and CPHA = 1 or CPOL = 1 and                                    lowed by the 12 data bits, and a trailing zero with the
CPHA = 0, the data is clocked into the µC on the falling                           data in the MSB-first format.
edge of SCLK. The MAX1377/MAX1379/MAX1383 are
compatible with all CPOL/CPHA configurations since                                                         Three-Phase Motor Controller
the data is valid on the falling and rising edge of SCLK.                          The MAX1377/MAX1379/MAX1383 are ideally suited for
                                                                                   motor-control systems (Figure 16). The devices’ simulta-
                                                                            QSPI   neously sampled inputs eliminate the need for complicat-
Unlike SPI, which requires two 8-bit reads to acquire                              ed DSP algorithms that realign sequentially sampled
the 12 bits of data from the ADC, QSPI allows the mini-                            data into a simultaneous sample set. The ±10V
mum number of clock cycles necessary to clock in the                               (MAX1383) input allows for standard industrial inputs,
data. The MAX1377/MAX1379/MAX1383 require 16                                       eliminating the need for voltage-scaling amplifiers.
                                                                                                         I/O              CNVST
            SCLK                                                                                       SCK                SCLK
                                                                                                      MISO1               DOUT1
                              tDOUT                tDHOLD                                             MISO2               DOUT2   MAX1377
                                                                                                               3V TO 5V           MAX1379
                                                                                                                                  MAX1383
            DOUT_
                                                                                                         SS
                                                                                       A) SPI
Figure 13. Data Valid and Hold Times                                                                     CS               CNVST
                                                                                                       SCK                SCLK
                                                                                                      MISO1               DOUT1
                                                                                                      MISO2               DOUT2   MAX1377
                                                                                                                                  MAX1379
                                                                                                               3V TO 5V
                                                                                                                                  MAX1383
                                      SUPPLIES
   ANALOG                                                   DIGITAL
   SUPPLY           RETURN                                  SUPPLY    RETURN
                                                                                                         SS
           OPTIONAL
           FERRITE                                                                     B) QSPI
           BEAD
                                                                                                         I/O              CNVST
                                                                                                         SK               SCLK
                                                                                                         SI1              DOUT1
                                                                                                                                  MAX1377
                                                                                                        SI2               DOUT2   MAX1379
    AVDD            AGND              VL         DGND        VDD        GND                                                       MAX1383
                                                                 DIGITAL
                        MAX1377                                 CIRCUITRY
                        MAX1379
                        MAX1383
                                                                                       C) MICROWIRE
Figure 14. Power-Supply Grounding and Bypassing                                    Figure 15. Common Serial-Interface Connections to the
                                                                                   MAX1377/MAX1379/MAX1383
                             ______________________________________________________________________________________                         21


                          Dual, 12-Bit, 1.25Msps Simultaneous-Sampling
                          ADCs with Serial Interface
MAX1377/MAX1379/MAX1383
                                                                                                                   MAX1383
                                                                                                                                  AIN1A
                                                                   MISO1                                 12-BIT          T/H
                                                                                                          ADC                     AIN1B
                                             DSP-BASED DIGITAL
                                             PROCESSING ENGINE
                                                                                                                                  AIN2A
                                                                   MISO2                                 12-BIT
                                                                                                                         T/H      AIN2B
                                                                                                          ADC
                                           IGBT CURRENT DRIVERS
                                                             CURRENT
                                                             SENSORS
                                                                                 IPHASE2
                                                   IPHASE1
                                                                                                     THREE-PHASE ELECTRIC MOTOR
                                                                                 PHASE 2
                                                                PHASE 1                    PHASE 3
                                                                                                                                          SIN/COS
                                                                                                                                          POSITION
                                                                                                                                          RESOLVER
                                                 IPHASE3 = - IPHASE1 - IPHASE2
                          Figure 16. Three-Phase Motor Control
                          22   ______________________________________________________________________________________


   Dual, 12-Bit, 1.25Msps Simultaneous-Sampling
                       ADCs with Serial Interface
                          Wireless Communication
                                                                                                                                      MAX1377/MAX1379/MAX1383
Use the MAX1377/MAX1379/MAX1383 in a variety of                                                   AVDD   VL
wireless communication systems. These devices allow
precise, simultaneous sampling of the I and Q signals                                                                      VL
                                                                                                         MAX1377
of quadrature RF receiver systems. Figure 17 shows the
                                                                                            I
MAX1377 in a simplified quadrature system. The device                                                    12-BIT
has a differential input option that allows either full dif-                                              ADC
                                                                               QUADRATURE
ferential or psuedo-differential signals. The 2:1 input                       DEMODULATOR Q              12-BIT
mux allows measurement of RSSI and other system-                                                          ADC
                                                                                                                           DSP
monitoring functions with this device.                               T/R
                                                                                                                        PROCESSING
            Layout, Grounding, and Bypassing                                                              DAC
                                                                              QUADRATURE
For best performance, use PCBs with ground planes.                            TRANSMITTER
Ensure that digital and analog signal lines are separat-                                                  DAC
ed from each other. Do not run analog and digital
(especially clock) lines parallel to one another or digital
lines underneath the ADC package.
                                                                 Figure 17. Quadrature Wireless-Communication System
Establish a single-point analog ground (star ground point)
at AGND, separate from the digital ground, DGND.
Connect all other analog grounds and DGND to this star                                                            Aperture Delay
ground point for further noise reduction. The ground return      Aperture delay (tAD) is the time defined between the
to the power supply for this ground should be low imped-         falling edge of CNVST and the instant when an actual
ance and as short as possible for noise-free operation.          sample is taken.
See Figure 14.
                                                                                                   Signal-to-Noise Ratio
High-frequency noise in the AVDD power supply affects            For a waveform perfectly reconstructed from digital
the ADC’s high-speed comparator. Bypass the supply               samples, signal-to-noise ratio (SNR) is the ratio of full-
to the single-point analog ground with 0.01µF and 10µF           scale analog input (RMS value) to the RMS quantization
bypass capacitors. Minimize capacitor lead lengths for           error (residual error). The theoretical minimum analog-
best supply-noise rejection.                                     to-digital noise is caused by quantization error, and
                                          Definitions            results directly from the ADC’s resolution (N bits):
                                                                                 SNR = (6.02 x N + 1.76)dB
                                Integral Nonlinearity
Integral nonlinearity (INL) is the deviation of the values       In reality, there are other noise sources besides quanti-
on an actual transfer function from a straight line. This        zation noise, including thermal noise, reference noise,
straight line can be either a best-straight-line fit or a line   clock jitter, etc. Therefore, SNR is computed by taking
drawn between the end points of the transfer function,           the ratio of the RMS signal to the RMS noise, which
once offset and gain errors have been nulled. The static         includes all spectral components minus the fundamen-
linearity parameters for the MAX1377/MAX1379/                    tal, the first five harmonics, and the DC offset.
MAX1383 are measured using the end-points method.                                 Signal-to-Noise Plus Distortion
                           Differential Nonlinearity             Signal-to-noise plus distortion (SINAD) is the ratio of the
Differential nonlinearity (DNL) is the difference between        fundamental input frequency’s RMS amplitude to the
an actual step width and the ideal value of 1 LSB. A             RMS equivalent of all other ADC output signals:
DNL error specification of 1 LSB or less guarantees no                SINAD(dB) = 20 x log(SignalRMS/NoiseRMS)
missing codes and a monotonic transfer function.
                                                                                                Effective Number of Bits
                                        Aperture Jitter          Effective number of bits (ENOB) indicates the global
Aperture jitter (tAJ) is the sample-to-sample variation in       accuracy of an ADC at a specific input frequency and
the time between the samples.                                    sampling rate. An ideal ADC’s error consists of quanti-
                    ______________________________________________________________________________________                       23


                          Dual, 12-Bit, 1.25Msps Simultaneous-Sampling
                          ADCs with Serial Interface
MAX1377/MAX1379/MAX1383
                          zation noise only. With an input range equal to the full-                                              Intermodulation Distortion
                          scale range of the ADC, calculate the ENOB as follows:              Any device with nonlinearities creates distortion prod-
                                                                                              ucts when two sine waves at two different frequencies
                                                 ⎛ SINAD − 1.76 ⎞                             (f1 and f2) are input into the device. Intermodulation
                                          ENOB = ⎜              ⎟                             distortion (IMD) is the total power of the IM2 to IM5
                                                 ⎝    6.02      ⎠
                                                                                              intermodulation products to the Nyquist frequency rela-
                                                                                              tive to the total input power of the two input tones, f1
                                                 Total Harmonic Distortion                    and f2. The individual input tone levels are at
                          Total harmonic distortion (THD) is the ratio of the RMS             -6dBFS.
                          sum of the first five harmonics of the input signal to the
                          fundamental itself. This is expressed as:
                                                                                                                                           Pin Configuration
                                               ⎛                              ⎞
                                                 V 22 + V 32 + V 4 2 + V 52
                                 THD = 20 × log⎜                              ⎟
                                                                                                                                  CNVST           DOUT1   DOUT2
                                               ⎜            V1                ⎟                TOP VIEW
                                               ⎝                              ⎠                                         CS                 SCLK
                                                                                                                       15         14       13     12      11
                          where V1 is the fundamental amplitude, and V2 through
                          V5 are the amplitudes of the 2nd- through 5th-order
                                                                                                           S/D 16                                                  10     VL
                          harmonics.
                                                                                                           SEL 17                                                   9     DGND
                                           Spurious-Free Dynamic Range
                                                                                                                                       MAX1377
                          Spurious-free dynamic range (SFDR) is the ratio of the                          AGND 18                      MAX1379                      8     U/B
                          RMS amplitude of the fundamental (maximum signal                                                             MAX1383
                          component) to the RMS value of the next largest distor-                         AIN1B 19                                                  7     AIN2B
                          tion component.                                                                                         (EXPOSED PAD)*
                                                                                                          AIN1A 20         +                                        6     AIN2A
                                                       Full-Power Bandwidth
                          Full-power bandwidth is the frequency at which the input                                      1          2       3       4       5
                          signal amplitude attenuates by 3dB for a full-scale input.
                                                                                                                        REFSEL
                                                                                                                                  REF
                                                                                                                                           RGND   AGND     AVDD
                                                       Full-Linear Bandwidth                    *CONNECT PAD TO AGND
                                                                                                                                          TQFN
                          Full-linear bandwidth is the frequency at which the sig-
                          nal-to-noise plus distortion (SINAD) is equal to 56dB.
                                                                                                                                                  Selector Guide
                                                                                   INTERNAL
                                                                                                              INPUT VOLTAGE                                SAMPLING RATE
                                   PART             SUPPLY VOLTAGE (V)            REFERENCE
                                                                                                                  RANGE                                       (Msps)
                                                                                  VOLTAGE (V)
                                 MAX1377                   2.7 to 3.6                  2.048                  0 to VREF, ±VREF/2                                        1.25
                                 MAX1379                  4.75 to 5.25                 4.096                  0 to VREF, ±VREF/2                                        1.25
                                 MAX1383                  4.75 to 5.25                  2.5                            ±10V                                             1.25
                                                        Chip Information                                                         Package Information
                          PROCESS: BiCMOS                                                     For the latest package outline information and land patterns, go
                                                                                              to www.maxim-ic.com/packages.
                                                                                                PACKAGE TYPE            PACKAGE CODE                              DOCUMENT NO.
                                                                                                  20 TQFN-EP                       T2055-4                              21-0140
                          24   ______________________________________________________________________________________


    Dual, 12-Bit, 1.25Msps Simultaneous-Sampling
                        ADCs with Serial Interface
                                                                                                                  Revision History
                                                                                                                                                        MAX1377/MAX1379/MAX1383
   REVISION          REVISION                                                                                                          PAGES
                                                                           DESCRIPTION
   NUMBER             DATE                                                                                                            CHANGED
        0                7/08        Initial release of the MAX1377/MAX1379                                                                —
        1                2/09        Initial release of the MAX1383                                                                        —
Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are
implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.
Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 ____________________ 25
© 2009 Maxim Integrated Products                                         Maxim is a registered trademark of Maxim Integrated Products, Inc.


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Maxim Integrated:
 MAX1377ATP+ MAX1379ATP+ MAX1377ATP+T MAX1379ATP+T MAX1383ATP+ MAX1383ATP+T
