#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:37:02 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Sun Jan 19 23:59:19 2014
# Process ID: 1868
# Log file: E:/Leo/DSPIC_final/vivado.log
# Journal file: E:/Leo/DSPIC_final\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

INFO: [Common 17-78] Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

open_project {E:\Leo\DSPIC_final\DSPIC_final.xpr}
INFO: [Project 1-313] Project file moved from 'E:/DSPIC_final' since last save.
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 745.672 ; gain = 19.227
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property top test_fft_stage [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top fft_stage4 [current_fileset]
update_compile_order -fileset sources_1
add_files E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new
add_files -norecurse {E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/butterfly.v E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft.v E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/LUT_twiddle.v E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/add_32bits_float.v E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/mult_32bits_float.v E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/params.v E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/add.v E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_subtracter.v E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_add_sub.v E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_adder.v E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_multiplier.v E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/sub.v}
add_files -norecurse E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v
set_property SOURCE_SET {} [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/butterfly.v E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft.v E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/LUT_twiddle.v E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/add_32bits_float.v E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/mult_32bits_float.v E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/params.v E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/add.v E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_subtracter.v E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_add_sub.v E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_adder.v E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_multiplier.v E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/sub.v}
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1
[Mon Jan 20 00:09:05 2014] Launched synth_1...
Run output will be captured here: E:/Leo/DSPIC_final/DSPIC_final.runs/synth_1/runme.log
[Mon Jan 20 00:09:05 2014] Launched impl_1...
Run output will be captured here: E:/Leo/DSPIC_final/DSPIC_final.runs/impl_1/runme.log
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-5] Copied auxiliary file 'test_mult_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_num.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_LUT_twiddle.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'testbench.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'LUT_twiddle.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'mult_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_flp32_add_sub.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'fft.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'add_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'flp32_complex_multiplier.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fft_stage_behav --prj E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_fft_stage.prj   work.test_fft_stage   work.glbl"
Vivado Simulator 2013.3
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fft_stage_behav --prj E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_fft_stage.prj work.test_fft_stage work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/sub.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/add.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_add_sub.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_subtracter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_adder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/butterfly.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v" into library work
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:56]
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:107]
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:158]
ERROR: [VRFC 10-394] cannot access memory delay2_real directly [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:172]
ERROR: [VRFC 10-395] cannot assign an unpacked type to a packed type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:172]
ERROR: [VRFC 10-394] cannot access memory delay2_imag directly [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:173]
ERROR: [VRFC 10-395] cannot assign an unpacked type to a packed type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:173]
ERROR: [VRFC 10-1040] module fft_stage4 ignored due to previous errors [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:10]
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-5] Copied auxiliary file 'test_mult_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_num.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_LUT_twiddle.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'testbench.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'LUT_twiddle.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'mult_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_flp32_add_sub.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'fft.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'add_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'flp32_complex_multiplier.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fft_stage_behav --prj E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_fft_stage.prj   work.test_fft_stage   work.glbl"
Vivado Simulator 2013.3
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fft_stage_behav --prj E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_fft_stage.prj work.test_fft_stage work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/sub.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/add.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_add_sub.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_subtracter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_adder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/butterfly.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v" into library work
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:56]
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:107]
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:158]
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v" into library work
ERROR: [VRFC 10-1280] procedural assignment to a non-register in_real is not permitted, left-hand side should be reg/integer/time/genvar [E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v:22]
ERROR: [VRFC 10-1280] procedural assignment to a non-register in_real is not permitted, left-hand side should be reg/integer/time/genvar [E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v:22]
ERROR: [VRFC 10-1280] procedural assignment to a non-register in_real is not permitted, left-hand side should be reg/integer/time/genvar [E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v:26]
ERROR: [VRFC 10-1280] procedural assignment to a non-register in_real is not permitted, left-hand side should be reg/integer/time/genvar [E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v:26]
ERROR: [VRFC 10-1040] module test_fft_stage ignored due to previous errors [E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v:5]
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-5] Copied auxiliary file 'test_mult_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_num.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_LUT_twiddle.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'testbench.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'LUT_twiddle.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'mult_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_flp32_add_sub.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'fft.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'add_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'flp32_complex_multiplier.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fft_stage_behav --prj E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_fft_stage.prj   work.test_fft_stage   work.glbl"
Vivado Simulator 2013.3
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fft_stage_behav --prj E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_fft_stage.prj work.test_fft_stage work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/sub.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/add.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_add_sub.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_subtracter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_adder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/butterfly.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v" into library work
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:56]
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:107]
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:158]
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v" into library work
ERROR: [VRFC 10-1280] procedural assignment to a non-register in_real is not permitted, left-hand side should be reg/integer/time/genvar [E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v:22]
ERROR: [VRFC 10-1280] procedural assignment to a non-register in_real is not permitted, left-hand side should be reg/integer/time/genvar [E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v:22]
ERROR: [VRFC 10-1280] procedural assignment to a non-register in_real is not permitted, left-hand side should be reg/integer/time/genvar [E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v:26]
ERROR: [VRFC 10-1280] procedural assignment to a non-register in_real is not permitted, left-hand side should be reg/integer/time/genvar [E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v:26]
ERROR: [VRFC 10-1040] module test_fft_stage ignored due to previous errors [E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v:5]
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
set_property SOURCE_SET {} [get_filesets sim_1]
add_files -fileset sim_1 -norecurse E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-5] Copied auxiliary file 'test_mult_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_num.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_LUT_twiddle.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'testbench.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'LUT_twiddle.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'mult_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_flp32_add_sub.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'fft.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'add_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'flp32_complex_multiplier.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fft_stage_behav --prj E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_fft_stage.prj   work.test_fft_stage   work.glbl"
Vivado Simulator 2013.3
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fft_stage_behav --prj E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_fft_stage.prj work.test_fft_stage work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/sub.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/add.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_add_sub.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_subtracter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_adder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/butterfly.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v" into library work
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:56]
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:107]
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:158]
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v" into library work
ERROR: [VRFC 10-1280] procedural assignment to a non-register in_real is not permitted, left-hand side should be reg/integer/time/genvar [E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v:22]
ERROR: [VRFC 10-1280] procedural assignment to a non-register in_real is not permitted, left-hand side should be reg/integer/time/genvar [E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v:22]
ERROR: [VRFC 10-1280] procedural assignment to a non-register in_real is not permitted, left-hand side should be reg/integer/time/genvar [E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v:26]
ERROR: [VRFC 10-1280] procedural assignment to a non-register in_real is not permitted, left-hand side should be reg/integer/time/genvar [E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v:26]
ERROR: [VRFC 10-1040] module test_fft_stage ignored due to previous errors [E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v:5]
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-5] Copied auxiliary file 'test_mult_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_num.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_LUT_twiddle.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'testbench.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'LUT_twiddle.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'mult_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_flp32_add_sub.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'fft.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'add_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'flp32_complex_multiplier.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fft_stage_behav --prj E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_fft_stage.prj   work.test_fft_stage   work.glbl"
Vivado Simulator 2013.3
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fft_stage_behav --prj E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_fft_stage.prj work.test_fft_stage work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/sub.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/add.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_add_sub.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_subtracter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_adder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/butterfly.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v" into library work
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:56]
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:107]
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:158]
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out_i_real [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.add
Compiling module work.sub
Compiling module work.flp32_add_sub
Compiling module work.flp32_complex_adder
Compiling module work.flp32_complex_subtracter
Compiling module work.butterfly
Compiling module work.fft_stage4
Compiling module work.test_fft_stage
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_fft_stage_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "test_fft_stage_behav -key {Behavioral:sim_1:Functional:test_fft_stage} -tclbatch {test_fft_stage.tcl} -log {test_fft_stage_behav.log}"
Vivado Simulator 2013.3
Time resolution is 1 ps
0ns: out_r:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0ns: out_i:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
2ns: out_r:00111111100000000000000000000000
2ns: out_i:00000000000000000000000000000000
$finish called at time : 12 ns : File "E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v" Line 30
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 823.594 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'test_fft_stage_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 823.594 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 20 00:16:48 2014...
