{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561868171559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561868171566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 01:16:11 2019 " "Processing started: Sun Jun 30 01:16:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561868171566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1561868171566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Clock -c Clock " "Command: quartus_sta Clock -c Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1561868171566 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1561868171669 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1561868171786 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561868171829 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561868171829 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Clock.sdc " "Synopsys Design Constraints File file not found: 'Clock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1561868171990 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1561868171991 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freqDiv:div_50M\|clkOutDisp freqDiv:div_50M\|clkOutDisp " "create_clock -period 1.000 -name freqDiv:div_50M\|clkOutDisp freqDiv:div_50M\|clkOutDisp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1561868171992 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1561868171992 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer:enBtn_Dbc\|out debouncer:enBtn_Dbc\|out " "create_clock -period 1.000 -name debouncer:enBtn_Dbc\|out debouncer:enBtn_Dbc\|out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1561868171992 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freqDiv:div_50M\|clkOutDbc freqDiv:div_50M\|clkOutDbc " "create_clock -period 1.000 -name freqDiv:div_50M\|clkOutDbc freqDiv:div_50M\|clkOutDbc" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1561868171992 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter_4_3_Bits:sec_counter\|auxClk counter_4_3_Bits:sec_counter\|auxClk " "create_clock -period 1.000 -name counter_4_3_Bits:sec_counter\|auxClk counter_4_3_Bits:sec_counter\|auxClk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1561868171992 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freqDiv:div_50M\|clkOut freqDiv:div_50M\|clkOut " "create_clock -period 1.000 -name freqDiv:div_50M\|clkOut freqDiv:div_50M\|clkOut" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1561868171992 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter_4_3_Bits:min_counter\|auxClk counter_4_3_Bits:min_counter\|auxClk " "create_clock -period 1.000 -name counter_4_3_Bits:min_counter\|auxClk counter_4_3_Bits:min_counter\|auxClk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1561868171992 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1561868171992 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb~0  from: datad  to: combout " "Cell: comb~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561868171993 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb~1  from: datad  to: combout " "Cell: comb~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561868171993 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb~2  from: datad  to: combout " "Cell: comb~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561868171993 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1561868171993 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1561868171994 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1561868171995 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1561868171995 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1561868172002 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1561868172043 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1561868172043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.564 " "Worst-case setup slack is -4.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.564            -126.677 clk  " "   -4.564            -126.677 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.916              -8.946 counter_4_3_Bits:sec_counter\|auxClk  " "   -2.916              -8.946 counter_4_3_Bits:sec_counter\|auxClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.843              -9.037 freqDiv:div_50M\|clkOut  " "   -2.843              -9.037 freqDiv:div_50M\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.265              -5.605 counter_4_3_Bits:min_counter\|auxClk  " "   -1.265              -5.605 counter_4_3_Bits:min_counter\|auxClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.505              -1.287 freqDiv:div_50M\|clkOutDisp  " "   -0.505              -1.287 freqDiv:div_50M\|clkOutDisp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.411              -0.411 debouncer:enBtn_Dbc\|out  " "   -0.411              -0.411 debouncer:enBtn_Dbc\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561868172062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 counter_4_3_Bits:min_counter\|auxClk  " "    0.453               0.000 counter_4_3_Bits:min_counter\|auxClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 counter_4_3_Bits:sec_counter\|auxClk  " "    0.453               0.000 counter_4_3_Bits:sec_counter\|auxClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 freqDiv:div_50M\|clkOutDisp  " "    0.453               0.000 freqDiv:div_50M\|clkOutDisp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 freqDiv:div_50M\|clkOut  " "    0.454               0.000 freqDiv:div_50M\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.742               0.000 clk  " "    0.742               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.922               0.000 debouncer:enBtn_Dbc\|out  " "    0.922               0.000 debouncer:enBtn_Dbc\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172070 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561868172070 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561868172079 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561868172092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -89.246 clk  " "   -3.000             -89.246 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 counter_4_3_Bits:sec_counter\|auxClk  " "   -1.487             -11.896 counter_4_3_Bits:sec_counter\|auxClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 freqDiv:div_50M\|clkOut  " "   -1.487             -11.896 freqDiv:div_50M\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -8.922 counter_4_3_Bits:min_counter\|auxClk  " "   -1.487              -8.922 counter_4_3_Bits:min_counter\|auxClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 freqDiv:div_50M\|clkOutDbc  " "   -1.487              -5.948 freqDiv:div_50M\|clkOutDbc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 freqDiv:div_50M\|clkOutDisp  " "   -1.487              -4.461 freqDiv:div_50M\|clkOutDisp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 debouncer:enBtn_Dbc\|out  " "   -1.487              -1.487 debouncer:enBtn_Dbc\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561868172105 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561868172240 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1561868172240 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1561868172248 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1561868172266 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1561868172454 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb~0  from: datad  to: combout " "Cell: comb~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561868172553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb~1  from: datad  to: combout " "Cell: comb~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561868172553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb~2  from: datad  to: combout " "Cell: comb~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561868172553 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1561868172553 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1561868172554 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1561868172565 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1561868172565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.305 " "Worst-case setup slack is -4.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.305            -112.878 clk  " "   -4.305            -112.878 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.683              -7.740 counter_4_3_Bits:sec_counter\|auxClk  " "   -2.683              -7.740 counter_4_3_Bits:sec_counter\|auxClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.657              -7.932 freqDiv:div_50M\|clkOut  " "   -2.657              -7.932 freqDiv:div_50M\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.044              -4.592 counter_4_3_Bits:min_counter\|auxClk  " "   -1.044              -4.592 counter_4_3_Bits:min_counter\|auxClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.345              -0.875 freqDiv:div_50M\|clkOutDisp  " "   -0.345              -0.875 freqDiv:div_50M\|clkOutDisp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.297              -0.297 debouncer:enBtn_Dbc\|out  " "   -0.297              -0.297 debouncer:enBtn_Dbc\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561868172571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 counter_4_3_Bits:min_counter\|auxClk  " "    0.402               0.000 counter_4_3_Bits:min_counter\|auxClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 counter_4_3_Bits:sec_counter\|auxClk  " "    0.402               0.000 counter_4_3_Bits:sec_counter\|auxClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 freqDiv:div_50M\|clkOut  " "    0.402               0.000 freqDiv:div_50M\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 freqDiv:div_50M\|clkOutDisp  " "    0.403               0.000 freqDiv:div_50M\|clkOutDisp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.691               0.000 clk  " "    0.691               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.841               0.000 debouncer:enBtn_Dbc\|out  " "    0.841               0.000 debouncer:enBtn_Dbc\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561868172584 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561868172591 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561868172598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -89.246 clk  " "   -3.000             -89.246 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -12.391 counter_4_3_Bits:sec_counter\|auxClk  " "   -1.487             -12.391 counter_4_3_Bits:sec_counter\|auxClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 freqDiv:div_50M\|clkOut  " "   -1.487             -11.896 freqDiv:div_50M\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -9.198 counter_4_3_Bits:min_counter\|auxClk  " "   -1.487              -9.198 counter_4_3_Bits:min_counter\|auxClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 freqDiv:div_50M\|clkOutDbc  " "   -1.487              -5.948 freqDiv:div_50M\|clkOutDbc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 freqDiv:div_50M\|clkOutDisp  " "   -1.487              -4.461 freqDiv:div_50M\|clkOutDisp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 debouncer:enBtn_Dbc\|out  " "   -1.487              -1.487 debouncer:enBtn_Dbc\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172604 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561868172604 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561868172737 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1561868172737 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1561868172749 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb~0  from: datad  to: combout " "Cell: comb~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561868172868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb~1  from: datad  to: combout " "Cell: comb~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561868172868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb~2  from: datad  to: combout " "Cell: comb~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561868172868 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1561868172868 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1561868172869 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1561868172871 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1561868172871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.510 " "Worst-case setup slack is -1.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.510             -24.131 clk  " "   -1.510             -24.131 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.966              -1.089 counter_4_3_Bits:sec_counter\|auxClk  " "   -0.966              -1.089 counter_4_3_Bits:sec_counter\|auxClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.704              -0.869 freqDiv:div_50M\|clkOut  " "   -0.704              -0.869 freqDiv:div_50M\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013               0.000 counter_4_3_Bits:min_counter\|auxClk  " "    0.013               0.000 counter_4_3_Bits:min_counter\|auxClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 freqDiv:div_50M\|clkOutDisp  " "    0.335               0.000 freqDiv:div_50M\|clkOutDisp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 debouncer:enBtn_Dbc\|out  " "    0.426               0.000 debouncer:enBtn_Dbc\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561868172881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 counter_4_3_Bits:min_counter\|auxClk  " "    0.187               0.000 counter_4_3_Bits:min_counter\|auxClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 counter_4_3_Bits:sec_counter\|auxClk  " "    0.187               0.000 counter_4_3_Bits:sec_counter\|auxClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 freqDiv:div_50M\|clkOutDisp  " "    0.187               0.000 freqDiv:div_50M\|clkOutDisp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 freqDiv:div_50M\|clkOut  " "    0.188               0.000 freqDiv:div_50M\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 clk  " "    0.273               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 debouncer:enBtn_Dbc\|out  " "    0.392               0.000 debouncer:enBtn_Dbc\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561868172893 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561868172903 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561868172911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -64.754 clk  " "   -3.000             -64.754 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 counter_4_3_Bits:sec_counter\|auxClk  " "   -1.000              -8.000 counter_4_3_Bits:sec_counter\|auxClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 freqDiv:div_50M\|clkOut  " "   -1.000              -8.000 freqDiv:div_50M\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 counter_4_3_Bits:min_counter\|auxClk  " "   -1.000              -6.000 counter_4_3_Bits:min_counter\|auxClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 freqDiv:div_50M\|clkOutDbc  " "   -1.000              -4.000 freqDiv:div_50M\|clkOutDbc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 freqDiv:div_50M\|clkOutDisp  " "   -1.000              -3.000 freqDiv:div_50M\|clkOutDisp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 debouncer:enBtn_Dbc\|out  " "   -1.000              -1.000 debouncer:enBtn_Dbc\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561868172919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561868172919 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561868173050 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561868173050 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561868173050 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561868173050 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.344 ns " "Worst Case Available Settling Time: 0.344 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561868173050 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561868173050 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1561868173050 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1561868173439 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1561868173440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561868173538 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 01:16:13 2019 " "Processing ended: Sun Jun 30 01:16:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561868173538 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561868173538 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561868173538 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1561868173538 ""}
