Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Feb  5 18:23:16 2025
| Host         : RFMW running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   160 |
|    Minimum number of control sets                        |   160 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   520 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   160 |
| >= 0 to < 4        |    14 |
| >= 4 to < 6        |    40 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |    28 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |    15 |
| >= 14 to < 16      |     4 |
| >= 16              |    40 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             116 |           51 |
| No           | No                    | Yes                    |              34 |           10 |
| No           | Yes                   | No                     |             175 |           92 |
| Yes          | No                    | No                     |             947 |          253 |
| Yes          | No                    | Yes                    |             109 |           30 |
| Yes          | Yes                   | No                     |             483 |          158 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                              Enable Signal                                                                                              |                                                                 Set/Reset Signal                                                                 | Slice Load Count | Bel Load Count |
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/r_push_r                                                                           |                                                                                                                                                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push                                                   |                                                                                                                                                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                               |                                                                                                                                                  |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_qual                                                                      |                                                                                                                                                  |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.r_last_offset_0                                                                                               |                                                                                                                                                  |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/b_pipe/m_payload_i[2]_i_1_n_0                                                              |                                                                                                                                                  |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual |                                                                                                                                                  |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0        |                                                                                                                                                  |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][1]                                                                  |                                                                                                                                                  |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__5_n_0          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Custom_Modified_Boot_0/inst/dut/TWOS_Compl_5bit/E[0]                                                                                                                                         | design_1_i/Custom_Modified_Boot_0/inst/dut/SR[0]                                                                                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[3]_i_1__1_n_0                                              | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                        |                                                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[3]_i_1__0_n_0                                          | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/p_0_in                      |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/p_1_in                      |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/gen_pipelined.state_reg[0][0]                                        | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__2_n_0                                      | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                       | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/E[0]                                                         | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                           |                                                                                                                                                  |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Custom_Modified_Boot_0/inst/dut/B_buffered[3]_i_1_n_0                                                                                                                                        | design_1_i/Custom_Modified_Boot_0/inst/dut/SR[0]                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read[3]_i_1__2_n_0                                       | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                  |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                  | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                       | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                         |                                                                                                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_2_n_0                                                                                                          | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                   |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Custom_Modified_Boot_0/inst/dut/TWOS_Compl_5bit/twos_stm                                                                                                                                     |                                                                                                                                                  |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Custom_Modified_Boot_0/inst/AXI_lite/E[0]                                                                                                                                                    | design_1_i/Custom_Modified_Boot_0/inst/dut/SR[0]                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                             | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Custom_Modified_Boot_0/inst/AXI_lite/s_AXI_WREADY                                                                                                                                            | design_1_i/Custom_Modified_Boot_0/inst/dut/SR[0]                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Custom_Modified_Boot_0/inst/dut/recode_store[5]_i_1_n_0                                                                                                                                      | design_1_i/Custom_Modified_Boot_0/inst/dut/SR[0]                                                                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                             | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                   |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][2]                                                                  |                                                                                                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                   |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                             | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/E[0]                                                                                                                              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Custom_Modified_Boot_0/inst/dut/TWOS_Compl_5bit/main_stm_reg[2][0]                                                                                                                           | design_1_i/Custom_Modified_Boot_0/inst/dut/SR[0]                                                                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Custom_Modified_Boot_0/inst/AXI_lite/Write_to_1_en_reg_0[0]                                                                                                                                  | design_1_i/Custom_Modified_Boot_0/inst/dut/SR[0]                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Custom_Modified_Boot_0/inst/dut/TWOS_Compl_5bit/main_stm_reg[1]_0[0]                                                                                                                         | design_1_i/Custom_Modified_Boot_0/inst/dut/SR[0]                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Custom_Modified_Boot_0/inst/dut/TWOS_Compl_5bit/main_stm_reg[0]_1[0]                                                                                                                         | design_1_i/Custom_Modified_Boot_0/inst/dut/SR[0]                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Custom_Modified_Boot_0/inst/dut/TWOS_Compl_5bit/in_buf[4]_i_1_n_0                                                                                                                            |                                                                                                                                                  |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                       | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                         |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                          |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push68_out                                                                        |                                                                                                                                                  |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Custom_Modified_Boot_0/inst/dut/mult_data_reg[2]0                                                                                                                                            | design_1_i/Custom_Modified_Boot_0/inst/dut/SR[0]                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                 |                                                                                                                                                  |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Custom_Modified_Boot_0/inst/dut/mult_data_reg[1]0                                                                                                                                            | design_1_i/Custom_Modified_Boot_0/inst/dut/SR[0]                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                             |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1_n_0                                |                                                                                                                                                  |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Custom_Modified_Boot_0/inst/dut/mult_data_reg[0]0                                                                                                                                            | design_1_i/Custom_Modified_Boot_0/inst/dut/SR[0]                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                         |                                                                                                                                                  |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                             |                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                      | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                         |                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                        |                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Custom_Modified_Boot_0/inst/AXI_lite/axi_awaddr[7]_i_1_n_0                                                                                                                                   |                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Custom_Modified_Boot_0/inst/AXI_lite/axi_arready                                                                                                                                             | design_1_i/Custom_Modified_Boot_0/inst/dut/SR[0]                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                      |                                                                                                                                                  |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                 |                                                                                                                                                  |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                      |                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                        |                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                |                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[s_ready_i][0]                                              |                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_packing_boundary_reg[0][0]                      | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                      | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                  |                7 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/count                                                         | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/SR[0]         |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/first_beat                                                    |                                                                                                                                                  |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                   |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                   |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1                                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg           |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/b_push                                                        |                                                                                                                                                  |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][0]                                                                  |                                                                                                                                                  |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                       | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/SR[0] |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                  | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                   |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                   |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/Custom_Modified_Boot_0/inst/interconnect/MBA_A[4]_i_1_n_0                                                                             |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Custom_Modified_Boot_0/inst/AXI_lite/s_AXI_ARREADY                                                                                                                                           | design_1_i/Custom_Modified_Boot_0/inst/AXI_lite/axi_rdata[9]_i_1_n_0                                                                             |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Custom_Modified_Boot_0/inst/dut/sum_store1_0                                                                                                                                                 | design_1_i/Custom_Modified_Boot_0/inst/dut/SR[0]                                                                                                 |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Custom_Modified_Boot_0/inst/dut/FSM_sequential_chk_sign_stm_reg_n_0                                                                                                                          | design_1_i/Custom_Modified_Boot_0/inst/dut/SR[0]                                                                                                 |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Custom_Modified_Boot_0/inst/dut/sum_store2[9]_i_1_n_0                                                                                                                                        | design_1_i/Custom_Modified_Boot_0/inst/dut/SR[0]                                                                                                 |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Custom_Modified_Boot_0/inst/dut/E[0]                                                                                                                                                         | design_1_i/Custom_Modified_Boot_0/inst/dut/SR[0]                                                                                                 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                   |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Custom_Modified_Boot_0/inst/interconnect/mult_valid_reg_0[0]                                                                                                                                 | design_1_i/Custom_Modified_Boot_0/inst/dut/SR[0]                                                                                                 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                           |                                                                                                                                                  |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                    |                                                                                                                                                  |                6 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1035]_i_1__0_n_0                                                                                                      |                                                                                                                                                  |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                               |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg[11]_i_1__0_n_0        |                                                                                                                                                  |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                   |                                                                                                                                                  |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg[11]_i_1_n_0           |                                                                                                                                                  |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                               |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                 | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                   |                                                                                                                                                  |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                         |                                                                                                                                                  |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                        |                                                                                                                                                  |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                 |                                                                                                                                                  |                7 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                        |                                                                                                                                                  |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                              |                                                                                                                                                  |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Custom_Modified_Boot_0/inst/dut/start_recode                                                                                                                                                 | design_1_i/Custom_Modified_Boot_0/inst/dut/SR[0]                                                                                                 |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                               |                                                                                                                                                  |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                           |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/m_payload_i[33]_i_1_n_0                                                            |                                                                                                                                                  |                3 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                           |                                                                                                                                                  |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Custom_Modified_Boot_0/inst/dut/level_1_data_1                                                                                                                                               | design_1_i/Custom_Modified_Boot_0/inst/dut/SR[0]                                                                                                 |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                              |                                                                                                                                                  |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                            |                                                                                                                                                  |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/m_payload_i[227]_i_1_n_0                                                           |                                                                                                                                                  |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                          |                7 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                              |                                                                                                                                                  |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                          |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                         |                                                                                                                                                  |                6 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                        |                                                                                                                                                  |                5 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                            |                                                                                                                                                  |                8 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                  |                                                                                                                                                  |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                   |                                                                                                                                                  |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                  |                                                                                                                                                  |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                |                                                                                                                                                  |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                            |               11 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                          |                                                                                                                                                  |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                         |                                                                                                                                                  |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                     |                                                                                                                                                  |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                  |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                            |                                                                                                                                                  |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                              |                                                                                                                                                  |                8 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_cmd_active_reg[0][0]                   |                                                                                                                                                  |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/sel                                                                 |                                                                                                                                                  |                5 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i[35]_i_1_n_0                                                             |                                                                                                                                                  |                6 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                                                  |                5 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                     |                                                                                                                                                  |                5 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                           |               10 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                   |               26 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                            |               21 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                       |                                                                                                                                                  |                9 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                     |                                                                                                                                                  |               10 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                       |                                                                                                                                                  |                9 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                     |                                                                                                                                                  |                8 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                        |                                                                                                                                                  |               14 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/Custom_Modified_Boot_0/inst/dut/SR[0]                                                                                                 |               16 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                                                  |                7 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         |                                                                                                                                                  |               52 |            118 |
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


