Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L secureip --snapshot testbench_func_synth xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.sync_debounce
Compiling module xil_defaultlib.sync_debounce_0
Compiling module xil_defaultlib.sync_debounce_1
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111001000...
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.instantiate_ram
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.address_adder
Compiling module xil_defaultlib.alu
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.load_reg
Compiling module xil_defaultlib.load_reg_17
Compiling module xil_defaultlib.load_reg_18
Compiling module xil_defaultlib.load_reg_19
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.hex_driver
Compiling module xil_defaultlib.cpu_to_io
Compiling module xil_defaultlib.slc3
Compiling module xil_defaultlib.sync_flop
Compiling module xil_defaultlib.sync_flop_2
Compiling module xil_defaultlib.sync_flop_3
Compiling module xil_defaultlib.sync_flop_4
Compiling module xil_defaultlib.sync_flop_5
Compiling module xil_defaultlib.sync_flop_6
Compiling module xil_defaultlib.sync_flop_7
Compiling module xil_defaultlib.sync_flop_8
Compiling module xil_defaultlib.sync_flop_9
Compiling module xil_defaultlib.sync_flop_10
Compiling module xil_defaultlib.sync_flop_11
Compiling module xil_defaultlib.sync_flop_12
Compiling module xil_defaultlib.sync_flop_13
Compiling module xil_defaultlib.sync_flop_14
Compiling module xil_defaultlib.sync_flop_15
Compiling module xil_defaultlib.sync_flop_16
Compiling module xil_defaultlib.processor_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_func_synth
