
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2013.42default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.2default:default
Ú
Running: %s
333*	simulator2®
™/opt/Xilinx/Vivado/2013.4/bin/unwrapped/lnx64.o/xelab --debug typical --relax -L work -L blk_mem_gen_v8_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_v_behav --prj /home/andrew/vivadoprojects/lab6/lab6.sim/sim_1/behav/testbench_v.prj work.testbench_v work.glbl 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
22default:defaultZ43-3954
÷
+Analyzing Verilog file "%s" into library %s165*xsimverific2…
q/home/andrew/vivadoprojects/lab6/lab6.srcs/sources_1/ip/phonemes_1/blk_mem_gen_v8_1/simulation/blk_mem_gen_v8_1.v2default:default2$
blk_mem_gen_v8_12default:defaultZ10-165
Ê
+Analyzing Verilog file "%s" into library %s165*xsimverific2e
Q/home/andrew/vivadoprojects/lab6/lab6.srcs/sources_1/ip/phonemes_1/sim/phonemes.v2default:default2
work2default:defaultZ10-165
Æ
+Analyzing Verilog file "%s" into library %s165*xsimverific2a
M/home/andrew/vivadoprojects/lab6/lab6.srcs/sources_1/imports/files/narrator.v2default:default2
work2default:defaultZ10-165
Å
+Analyzing Verilog file "%s" into library %s165*xsimverific2`
L/home/andrew/vivadoprojects/lab6/lab6.srcs/sources_1/imports/files/chatter.v2default:default2
work2default:defaultZ10-165
Á
+Analyzing Verilog file "%s" into library %s165*xsimverific2\
H/home/andrew/vivadoprojects/lab6/lab6.srcs/sources_1/imports/files/fsm.v2default:default2
work2default:defaultZ10-165
Á
+Analyzing Verilog file "%s" into library %s165*xsimverific2\
H/home/andrew/vivadoprojects/lab6/lab6.srcs/sources_1/imports/files/dac.v2default:default2
work2default:defaultZ10-165
Ã
+Analyzing Verilog file "%s" into library %s165*xsimverific2^
J/home/andrew/vivadoprojects/lab6/lab6.srcs/sim_1/imports/files/testbench.v2default:default2
work2default:defaultZ10-165
ª
+Analyzing Verilog file "%s" into library %s165*xsimverific2E
1/opt/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v2default:default2
work2default:defaultZ10-165
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460
{
Compiling module %s405*	simulator2I
5blk_mem_gen_v8_1.BLK_MEM_GEN_v8_1_output_stage(C_...
2default:defaultZ43-3953
{
Compiling module %s405*	simulator2I
5blk_mem_gen_v8_1.BLK_MEM_GEN_v8_1_output_stage(C_...
2default:defaultZ43-3953
{
Compiling module %s405*	simulator2I
5blk_mem_gen_v8_1.BLK_MEM_GEN_v8_1_softecc_output_...
2default:defaultZ43-3953
{
Compiling module %s405*	simulator2I
5blk_mem_gen_v8_1.BLK_MEM_GEN_v8_1_mem_module(C_CO...
2default:defaultZ43-3953
{
Compiling module %s405*	simulator2I
5blk_mem_gen_v8_1.blk_mem_gen_v8_1(C_FAMILY="artix...
2default:defaultZ43-3953
T
Compiling module %s405*	simulator2"
work.phonemes
2default:defaultZ43-3953
O
Compiling module %s405*	simulator2
	work.dac
2default:defaultZ43-3953
O
Compiling module %s405*	simulator2
	work.fsm
2default:defaultZ43-3953
S
Compiling module %s405*	simulator2!
work.chatter
2default:defaultZ43-3953
T
Compiling module %s405*	simulator2"
work.narrator
2default:defaultZ43-3953
W
Compiling module %s405*	simulator2%
work.testbench_v
2default:defaultZ43-3953
P
Compiling module %s405*	simulator2

work.glbl
2default:defaultZ43-3953
c
/Waiting for %s sub-compilation(s) to finish...
381*	simulator2
22default:defaultZ43-3497
a
Built simulation snapshot %s
278*	simulator2%
testbench_v_behav2default:defaultZ43-3394


End Record