Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b5eb5320cc094c8990a3784893869827 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fft16point_TB_behav xil_defaultlib.fft16point_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <fft16point> not found while processing module instance <UUT> [D:/fpga/sixtte_pt_dft/fft16point_TB.v:5]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
