@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: MF284 |Setting synthesis effort to medium for the design
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MO111 :"c:\development\fpga\spin_clock_ice\top.sv":5:14:5:23|Tristate driver tlc_sclk_o (in view: work.top(verilog)) on net tlc_sclk_o (in view: work.top(verilog)) has its enable tied to GND.
@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
@N: MO111 :"c:\development\fpga\spin_clock_ice\top.sv":5:14:5:23|Tristate driver tlc_sclk_o (in view: work.top(verilog)) on net tlc_sclk_o (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\development\FPGA\spin_clock_ice\impl_1\spin_clock_impl_1.sap.
