// Seed: 4117697424
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    input tri0 id_2,
    input wor id_3
);
  wire id_5;
endmodule
module module_1 (
    output supply0 id_0,
    output supply0 id_1,
    input uwire id_2,
    input tri0 id_3,
    output wire id_4,
    input uwire id_5,
    output tri0 id_6,
    input supply0 id_7,
    input wor id_8,
    output tri id_9,
    output supply1 id_10,
    input tri0 id_11,
    input uwire id_12
);
  assign id_1 = id_11;
  assign id_0 = 1 != 1;
  wor id_14 = 1;
  always_latch @(posedge id_9++or posedge id_7) id_6 = id_11;
  assign id_9 = id_7;
  wire id_15;
  wire id_16;
  wire id_17;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_3,
      id_5
  );
  assign modCall_1.type_0 = 0;
  uwire id_18 = 1;
endmodule
