# Reading C:/Modeltech_pe_edu_10.4a/tcl/vsim/pref.tcl
# OpenFile {D:/School Work/Senior Design/project_repo/Verilog-ARMv4/ARMv4.v}
