<?xml version="1.0"?>
<!-- Release file -->

<sip_release>
  <version>8.4 November 13, 2013</version>
  <date>Sun Feb 11 16:15:50 PST 2018</date>
  <user>vnandaku</user>
  <sip_name>47</sip_name>
  <sip_variation>528</sip_variation>
  <sip_variation_id>528</sip_variation_id>
  <sip_reldate>2018WW06</sip_reldate>
  <sip_milestone>1p0</sip_milestone>
  <sip_relver>PICr24</sip_relver>
  <sip_relname>ALL_2018WW06_R1p0_PICr24</sip_relname>
  <sip_owner>vnandaku</sip_owner>
  <sip_dist></sip_dist>
  <sip_fixed></sip_fixed>
  <sip_open></sip_open>
  <sip_attachment>
  </sip_attachment>
  <sip_customers>
  </sip_customers>
  <sip_base>0</sip_base>
  <sip_features>
    <sip_feature>
<![CDATA[
HTML
   <h2>RTL Updates:</h2>
   <dl>
      <dt>HSDs: <dt>
    </dl>

<dd>1.  <a href="https://hsdes.intel.com/appstore/article/#/1504696477">1504696477:</a> "FWD TGP-LP RTL1.0 UPF - SBR - UPF vs RTL Mismatch on R
etention element"</dd>
<dd>2.  <a href="https://hsdes.intel.com/appstore/article/#/1504694142">1504694142:</a> "FWD TGP-LP RTL0.8 SBR Invalid Clamp Value"</dd>
<dd>3.  <a href="https://hsdes.intel.com/appstore/article/#/1504691015">1504691015:</a> "Adding stuckat coverage steps in cfg/README.hdk"</dd>
<dd>4.  <a href="https://hsdes.intel.com/appstore/article/#/1406749369">1406749369:</a> "Enable the SGCDC flow through SBR Dynamo"</dd>
<dd>5.  <a href="https://hsdes.intel.com/appstore/article/#/1406742743">1406742743:</a> "Extend the "duplicate port" error message for LTE fabr
ics to also specify the setting of MinGlobalSpacePID parameter"</dd>
<dd>6.  <a href="https://hsdes.intel.com/appstore/article/#/1406674901">1406674901:</a> "Relax a requirement that SOC customers are required to
 determine a correct value for the idlecnt strap"</dd>
<dd>7.  <a href="https://hsdes.intel.com/appstore/article/#/1504681990">1504681990:</a> "FWD [TGPLP] [SBR PICr23 sandbox 17ww44a] Spyglass_lp f
ailed with egressfifo don't have isolation strategy"</dd>
<dd>8.  <a href="https://hsdes.intel.com/appstore/article/#/1406656546">1406656546:</a> "Ensure that clkreq is deasserted when PGCB is in PWRDN
, for both syncronous and async routers"</dd>
<dd>9.  <a href="https://hsdes.intel.com/appstore/article/#/1406651010">1406651010:</a> "Remove SGDFT scripts override for RTR"</dd>
<dd>10. <a href="https://hsdes.intel.com/appstore/article/#/1406615607">1406615607:</a> "SBR CDC update (combined HSD's for various CDC changes
 - refer comments)"</dd>

   </dl> 
   <h2>Backend Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
   </dl>

   <h2>Validation Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
   </dl>]]>    </sip_feature>
  </sip_features>
  <sip_knissues>
    <sip_knissue>
<![CDATA[
HTML
<dt> None. </dt>]]>    </sip_knissue>
  </sip_knissues>
  <sip_speccons>
    <sip_speccon>
<![CDATA[
HTML
   <h2>Integration Notes:</h2>
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable CTECH library when synthesising the IP.</p>
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable/behavior CTECH library when simulating the IP.</p>]]>    </sip_speccon>
  </sip_speccons>
  <sip_specins>
    <sip_specin>
<![CDATA[
HTML
   <p>This SBR release uses the "IOSF_SVC_2018WW06" version of SVC in IRR with constraints on hierarchical headers insertion.</p>
   <p>For support file an <b>HSD</b> at <a href="https://hsdes.intel.com/appstore/article/#/sip.bugeco/create?=&subject=bugeco&tenant=sip">SIP 
HSD</a></p>
   <p>The Zircon scores are uploaded to the IPDS dashboard for the SBR IP at <a href="https://zircon.echo.intel.com/zircon/index.php/zirconRele
aseDashboardTable.php?FiltersModel[IP_id]=17319&FiltersModel[Ver_id]=25&FiltersModel[App_id]=all&FiltersModel[Proj_id]=12971&FiltersModel[Miles
tone]=4&FiltersModel[Rules_type]=SOC&FiltersModel[top_filter_checkbox]=0&FiltersModel[showlatest]=1&FiltersModel[showAllIp]=0">Zircon Scores</a
></p>  ]]>    </sip_specin>
  </sip_specins>
  <sip_models>
  </sip_models>
</sip_release>
