

================================================================
== Vitis HLS Report for 'cordiccart2pol_Pipeline_cordic_loop'
================================================================
* Date:           Sat Nov 12 20:31:04 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        cordic
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  1.00 us|  4.606 ns|     1.00 us|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       13|       13|  13.000 us|  13.000 us|   13|   13|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- cordic_loop  |       11|       11|         2|          1|          1|    11|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%theta_out_V = alloca i32 1"   --->   Operation 5 'alloca' 'theta_out_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_temp_V = alloca i32 1"   --->   Operation 7 'alloca' 'x_temp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%y_cordic_V = alloca i32 1"   --->   Operation 8 'alloca' 'y_cordic_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%select_ln1697_1_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %select_ln1697_1"   --->   Operation 9 'read' 'select_ln1697_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%select_ln1697_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %select_ln1697"   --->   Operation 10 'read' 'select_ln1697_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.70ns)   --->   "%store_ln0 = store i15 %select_ln1697_1_read, i15 %y_cordic_V"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 12 [1/1] (1.70ns)   --->   "%store_ln0 = store i15 %select_ln1697_read, i15 %x_temp_V"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.70ns)   --->   "%store_ln0 = store i15 0, i15 %theta_out_V"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.60>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [cordic/code_src/cordiccart2pol.cpp:28]   --->   Operation 16 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%x_cordic_V_2 = load i15 %x_temp_V" [cordic/code_src/cordiccart2pol.cpp:12]   --->   Operation 17 'load' 'x_cordic_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%y_cordic_V_1 = load i15 %y_cordic_V"   --->   Operation 18 'load' 'y_cordic_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.30ns)   --->   "%icmp_ln28 = icmp_eq  i4 %i_1, i4 11" [cordic/code_src/cordiccart2pol.cpp:28]   --->   Operation 19 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 11, i64 11, i64 11"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.73ns)   --->   "%add_ln28 = add i4 %i_1, i4 1" [cordic/code_src/cordiccart2pol.cpp:28]   --->   Operation 21 'add' 'add_ln28' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.body.split, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit423_ifconv.exitStub" [cordic/code_src/cordiccart2pol.cpp:28]   --->   Operation 22 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i15 %y_cordic_V_1" [cordic/code_src/cordiccart2pol.cpp:28]   --->   Operation 23 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/Users/Alan/Desktop/HLS_LabC/cordic/solution1/directives.tcl:7]   --->   Operation 24 'specpipeline' 'specpipeline_ln7' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln2422 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2"   --->   Operation 25 'specloopname' 'specloopname_ln2422' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %y_cordic_V_1, i32 14"   --->   Operation 26 'bitselect' 'tmp_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %tmp_2, void %if.then7, void %if.else61" [cordic/code_src/cordiccart2pol.cpp:31]   --->   Operation 27 'br' 'br_ln31' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.66ns)   --->   "%switch_ln32 = switch i4 %i_1, void %sw.epilog, i4 10, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit2723, i4 1, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit4415, i4 2, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit4227, i4 3, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit4039, i4 4, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit3851, i4 5, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit3663, i4 6, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit3475, i4 7, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit3287, i4 8, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit3099, i4 9, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit2911" [cordic/code_src/cordiccart2pol.cpp:32]   --->   Operation 28 'switch' 'switch_ln32' <Predicate = (!icmp_ln28 & !tmp_2)> <Delay = 2.66>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%r_21 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %y_cordic_V_1, i32 9, i32 13"   --->   Operation 29 'partselect' 'r_21' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 9)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1534_9 = zext i5 %r_21"   --->   Operation 30 'zext' 'zext_ln1534_9' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 9)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%r_22 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %x_cordic_V_2, i32 9, i32 14"   --->   Operation 31 'partselect' 'r_22' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 9)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1534_13 = sext i6 %r_22"   --->   Operation 32 'sext' 'sext_ln1534_13' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 9)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (2.66ns)   --->   "%br_ln72 = br void %sw.epilog" [cordic/code_src/cordiccart2pol.cpp:72]   --->   Operation 33 'br' 'br_ln72' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 9)> <Delay = 2.66>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%r_19 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %y_cordic_V_1, i32 8, i32 13"   --->   Operation 34 'partselect' 'r_19' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 8)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln1534_8 = zext i6 %r_19"   --->   Operation 35 'zext' 'zext_ln1534_8' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 8)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%r_20 = partselect i7 @_ssdm_op_PartSelect.i7.i15.i32.i32, i15 %x_cordic_V_2, i32 8, i32 14"   --->   Operation 36 'partselect' 'r_20' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 8)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1534_12 = sext i7 %r_20"   --->   Operation 37 'sext' 'sext_ln1534_12' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 8)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.66ns)   --->   "%br_ln68 = br void %sw.epilog" [cordic/code_src/cordiccart2pol.cpp:68]   --->   Operation 38 'br' 'br_ln68' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 8)> <Delay = 2.66>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%r_17 = partselect i7 @_ssdm_op_PartSelect.i7.i15.i32.i32, i15 %y_cordic_V_1, i32 7, i32 13"   --->   Operation 39 'partselect' 'r_17' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 7)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1534_7 = zext i7 %r_17"   --->   Operation 40 'zext' 'zext_ln1534_7' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 7)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%r_18 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %x_cordic_V_2, i32 7, i32 14"   --->   Operation 41 'partselect' 'r_18' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 7)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1534_11 = sext i8 %r_18"   --->   Operation 42 'sext' 'sext_ln1534_11' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 7)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.66ns)   --->   "%br_ln64 = br void %sw.epilog" [cordic/code_src/cordiccart2pol.cpp:64]   --->   Operation 43 'br' 'br_ln64' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 7)> <Delay = 2.66>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%r_15 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %y_cordic_V_1, i32 6, i32 13"   --->   Operation 44 'partselect' 'r_15' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 6)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln1534_6 = zext i8 %r_15"   --->   Operation 45 'zext' 'zext_ln1534_6' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 6)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%r_16 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %x_cordic_V_2, i32 6, i32 14"   --->   Operation 46 'partselect' 'r_16' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 6)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1534_10 = sext i9 %r_16"   --->   Operation 47 'sext' 'sext_ln1534_10' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 6)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.66ns)   --->   "%br_ln60 = br void %sw.epilog" [cordic/code_src/cordiccart2pol.cpp:60]   --->   Operation 48 'br' 'br_ln60' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 6)> <Delay = 2.66>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%r_13 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %y_cordic_V_1, i32 5, i32 13"   --->   Operation 49 'partselect' 'r_13' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 5)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln1534_5 = zext i9 %r_13"   --->   Operation 50 'zext' 'zext_ln1534_5' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 5)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%r_14 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %x_cordic_V_2, i32 5, i32 14"   --->   Operation 51 'partselect' 'r_14' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 5)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1534_9 = sext i10 %r_14"   --->   Operation 52 'sext' 'sext_ln1534_9' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 5)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (2.66ns)   --->   "%br_ln56 = br void %sw.epilog" [cordic/code_src/cordiccart2pol.cpp:56]   --->   Operation 53 'br' 'br_ln56' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 5)> <Delay = 2.66>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%r_11 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %y_cordic_V_1, i32 4, i32 13"   --->   Operation 54 'partselect' 'r_11' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 4)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln1534_4 = zext i10 %r_11"   --->   Operation 55 'zext' 'zext_ln1534_4' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 4)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%r_12 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %x_cordic_V_2, i32 4, i32 14"   --->   Operation 56 'partselect' 'r_12' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 4)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1534_8 = sext i11 %r_12"   --->   Operation 57 'sext' 'sext_ln1534_8' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 4)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (2.66ns)   --->   "%br_ln52 = br void %sw.epilog" [cordic/code_src/cordiccart2pol.cpp:52]   --->   Operation 58 'br' 'br_ln52' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 4)> <Delay = 2.66>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%r_39 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %y_cordic_V_1, i32 3, i32 13"   --->   Operation 59 'partselect' 'r_39' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 3)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln1534_3 = zext i11 %r_39"   --->   Operation 60 'zext' 'zext_ln1534_3' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 3)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%r_10 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %x_cordic_V_2, i32 3, i32 14"   --->   Operation 61 'partselect' 'r_10' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 3)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1534_7 = sext i12 %r_10"   --->   Operation 62 'sext' 'sext_ln1534_7' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 3)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (2.66ns)   --->   "%br_ln48 = br void %sw.epilog" [cordic/code_src/cordiccart2pol.cpp:48]   --->   Operation 63 'br' 'br_ln48' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 3)> <Delay = 2.66>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%r_8 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %y_cordic_V_1, i32 2, i32 13"   --->   Operation 64 'partselect' 'r_8' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 2)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1534_2 = zext i12 %r_8"   --->   Operation 65 'zext' 'zext_ln1534_2' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 2)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%r_9 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %x_cordic_V_2, i32 2, i32 14"   --->   Operation 66 'partselect' 'r_9' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 2)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1534_6 = sext i13 %r_9"   --->   Operation 67 'sext' 'sext_ln1534_6' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 2)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (2.66ns)   --->   "%br_ln44 = br void %sw.epilog" [cordic/code_src/cordiccart2pol.cpp:44]   --->   Operation 68 'br' 'br_ln44' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 2)> <Delay = 2.66>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%r_6 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %y_cordic_V_1, i32 1, i32 13"   --->   Operation 69 'partselect' 'r_6' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 1)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln1534_1 = zext i13 %r_6"   --->   Operation 70 'zext' 'zext_ln1534_1' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 1)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%r_7 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %x_cordic_V_2, i32 1, i32 14"   --->   Operation 71 'partselect' 'r_7' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 1)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1534_5 = sext i14 %r_7"   --->   Operation 72 'sext' 'sext_ln1534_5' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 1)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (2.66ns)   --->   "%br_ln40 = br void %sw.epilog" [cordic/code_src/cordiccart2pol.cpp:40]   --->   Operation 73 'br' 'br_ln40' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 1)> <Delay = 2.66>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%r_4 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %y_cordic_V_1, i32 10, i32 13"   --->   Operation 74 'partselect' 'r_4' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 10)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1534 = zext i4 %r_4"   --->   Operation 75 'zext' 'zext_ln1534' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 10)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%r_5 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %x_cordic_V_2, i32 10, i32 14"   --->   Operation 76 'partselect' 'r_5' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 10)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1534_4 = sext i5 %r_5"   --->   Operation 77 'sext' 'sext_ln1534_4' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 10)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (2.66ns)   --->   "%br_ln76 = br void %sw.epilog" [cordic/code_src/cordiccart2pol.cpp:76]   --->   Operation 78 'br' 'br_ln76' <Predicate = (!icmp_ln28 & !tmp_2 & i_1 == 10)> <Delay = 2.66>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%r_22_pn = phi i14 %zext_ln1534, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit2723, i14 %zext_ln1534_9, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit2911, i14 %zext_ln1534_8, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit3099, i14 %zext_ln1534_7, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit3287, i14 %zext_ln1534_6, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit3475, i14 %zext_ln1534_5, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit3663, i14 %zext_ln1534_4, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit3851, i14 %zext_ln1534_3, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit4039, i14 %zext_ln1534_2, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit4227, i14 %zext_ln1534_1, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit4415, i14 %trunc_ln28, void %if.then7"   --->   Operation 79 'phi' 'r_22_pn' <Predicate = (!icmp_ln28 & !tmp_2)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%r_23_pn = phi i15 %sext_ln1534_4, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit2723, i15 %sext_ln1534_13, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit2911, i15 %sext_ln1534_12, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit3099, i15 %sext_ln1534_11, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit3287, i15 %sext_ln1534_10, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit3475, i15 %sext_ln1534_9, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit3663, i15 %sext_ln1534_8, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit3851, i15 %sext_ln1534_7, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit4039, i15 %sext_ln1534_6, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit4227, i15 %sext_ln1534_5, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit4415, i15 %x_cordic_V_2, void %if.then7"   --->   Operation 80 'phi' 'r_23_pn' <Predicate = (!icmp_ln28 & !tmp_2)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%theta_out_V_load = load i15 %theta_out_V"   --->   Operation 81 'load' 'theta_out_V_load' <Predicate = (!icmp_ln28 & !tmp_2)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i14 %r_22_pn" [cordic/code_src/cordiccart2pol.cpp:12]   --->   Operation 82 'zext' 'zext_ln12' <Predicate = (!icmp_ln28 & !tmp_2)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.94ns)   --->   "%y_cordic_V_4 = sub i15 %y_cordic_V_1, i15 %r_23_pn" [cordic/code_src/cordiccart2pol.cpp:12]   --->   Operation 83 'sub' 'y_cordic_V_4' <Predicate = (!icmp_ln28 & !tmp_2)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (1.94ns)   --->   "%x_cordic_V_1 = add i15 %zext_ln12, i15 %x_cordic_V_2" [cordic/code_src/cordiccart2pol.cpp:12]   --->   Operation 84 'add' 'x_cordic_V_1' <Predicate = (!icmp_ln28 & !tmp_2)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node theta_out_V_3)   --->   "%tmp = mux i15 @_ssdm_op_Mux.ap_auto.11i15.i4, i15 3217, i15 1899, i15 1003, i15 509, i15 256, i15 128, i15 64, i15 32, i15 16, i15 8, i15 4, i4 %i_1"   --->   Operation 85 'mux' 'tmp' <Predicate = (!icmp_ln28 & !tmp_2)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (2.66ns) (out node of the LUT)   --->   "%theta_out_V_3 = add i15 %tmp, i15 %theta_out_V_load"   --->   Operation 86 'add' 'theta_out_V_3' <Predicate = (!icmp_ln28 & !tmp_2)> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.70ns)   --->   "%store_ln81 = store i15 %theta_out_V_3, i15 %theta_out_V" [cordic/code_src/cordiccart2pol.cpp:81]   --->   Operation 87 'store' 'store_ln81' <Predicate = (!icmp_ln28 & !tmp_2)> <Delay = 1.70>
ST_2 : Operation 88 [1/1] (2.66ns)   --->   "%switch_ln83 = switch i4 %i_1, void %sw.epilog116, i4 10, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit627, i4 1, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit2319, i4 2, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit2131, i4 3, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit1943, i4 4, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit1755, i4 5, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit1567, i4 6, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit1379, i4 7, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit1191, i4 8, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit1003, i4 9, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit815" [cordic/code_src/cordiccart2pol.cpp:83]   --->   Operation 88 'switch' 'switch_ln83' <Predicate = (!icmp_ln28 & tmp_2)> <Delay = 2.66>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%r_37 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %y_cordic_V_1, i32 9, i32 14"   --->   Operation 89 'partselect' 'r_37' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 9)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1534_28 = sext i6 %r_37"   --->   Operation 90 'sext' 'sext_ln1534_28' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 9)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%r_38 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %x_cordic_V_2, i32 9, i32 14"   --->   Operation 91 'partselect' 'r_38' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 9)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln1534_29 = sext i6 %r_38"   --->   Operation 92 'sext' 'sext_ln1534_29' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 9)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (2.66ns)   --->   "%br_ln123 = br void %sw.epilog116" [cordic/code_src/cordiccart2pol.cpp:123]   --->   Operation 93 'br' 'br_ln123' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 9)> <Delay = 2.66>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%r_35 = partselect i7 @_ssdm_op_PartSelect.i7.i15.i32.i32, i15 %y_cordic_V_1, i32 8, i32 14"   --->   Operation 94 'partselect' 'r_35' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 8)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1534_26 = sext i7 %r_35"   --->   Operation 95 'sext' 'sext_ln1534_26' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 8)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%r_36 = partselect i7 @_ssdm_op_PartSelect.i7.i15.i32.i32, i15 %x_cordic_V_2, i32 8, i32 14"   --->   Operation 96 'partselect' 'r_36' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 8)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1534_27 = sext i7 %r_36"   --->   Operation 97 'sext' 'sext_ln1534_27' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 8)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (2.66ns)   --->   "%br_ln119 = br void %sw.epilog116" [cordic/code_src/cordiccart2pol.cpp:119]   --->   Operation 98 'br' 'br_ln119' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 8)> <Delay = 2.66>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%r_33 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %y_cordic_V_1, i32 7, i32 14"   --->   Operation 99 'partselect' 'r_33' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 7)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1534_24 = sext i8 %r_33"   --->   Operation 100 'sext' 'sext_ln1534_24' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 7)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%r_34 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %x_cordic_V_2, i32 7, i32 14"   --->   Operation 101 'partselect' 'r_34' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 7)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1534_25 = sext i8 %r_34"   --->   Operation 102 'sext' 'sext_ln1534_25' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 7)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (2.66ns)   --->   "%br_ln115 = br void %sw.epilog116" [cordic/code_src/cordiccart2pol.cpp:115]   --->   Operation 103 'br' 'br_ln115' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 7)> <Delay = 2.66>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%r_31 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %y_cordic_V_1, i32 6, i32 14"   --->   Operation 104 'partselect' 'r_31' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 6)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1534_22 = sext i9 %r_31"   --->   Operation 105 'sext' 'sext_ln1534_22' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 6)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%r_32 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %x_cordic_V_2, i32 6, i32 14"   --->   Operation 106 'partselect' 'r_32' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 6)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1534_23 = sext i9 %r_32"   --->   Operation 107 'sext' 'sext_ln1534_23' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 6)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (2.66ns)   --->   "%br_ln111 = br void %sw.epilog116" [cordic/code_src/cordiccart2pol.cpp:111]   --->   Operation 108 'br' 'br_ln111' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 6)> <Delay = 2.66>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%r_29 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %y_cordic_V_1, i32 5, i32 14"   --->   Operation 109 'partselect' 'r_29' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 5)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1534_20 = sext i10 %r_29"   --->   Operation 110 'sext' 'sext_ln1534_20' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 5)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%r_30 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %x_cordic_V_2, i32 5, i32 14"   --->   Operation 111 'partselect' 'r_30' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 5)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1534_21 = sext i10 %r_30"   --->   Operation 112 'sext' 'sext_ln1534_21' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 5)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (2.66ns)   --->   "%br_ln107 = br void %sw.epilog116" [cordic/code_src/cordiccart2pol.cpp:107]   --->   Operation 113 'br' 'br_ln107' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 5)> <Delay = 2.66>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%r_27 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %y_cordic_V_1, i32 4, i32 14"   --->   Operation 114 'partselect' 'r_27' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 4)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1534_18 = sext i11 %r_27"   --->   Operation 115 'sext' 'sext_ln1534_18' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 4)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%r_28 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %x_cordic_V_2, i32 4, i32 14"   --->   Operation 116 'partselect' 'r_28' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 4)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1534_19 = sext i11 %r_28"   --->   Operation 117 'sext' 'sext_ln1534_19' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 4)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (2.66ns)   --->   "%br_ln103 = br void %sw.epilog116" [cordic/code_src/cordiccart2pol.cpp:103]   --->   Operation 118 'br' 'br_ln103' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 4)> <Delay = 2.66>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%r_25 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %y_cordic_V_1, i32 3, i32 14"   --->   Operation 119 'partselect' 'r_25' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 3)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1534_16 = sext i12 %r_25"   --->   Operation 120 'sext' 'sext_ln1534_16' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 3)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%r_26 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %x_cordic_V_2, i32 3, i32 14"   --->   Operation 121 'partselect' 'r_26' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 3)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1534_17 = sext i12 %r_26"   --->   Operation 122 'sext' 'sext_ln1534_17' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 3)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (2.66ns)   --->   "%br_ln99 = br void %sw.epilog116" [cordic/code_src/cordiccart2pol.cpp:99]   --->   Operation 123 'br' 'br_ln99' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 3)> <Delay = 2.66>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%r_23 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %y_cordic_V_1, i32 2, i32 14"   --->   Operation 124 'partselect' 'r_23' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 2)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln1534_14 = sext i13 %r_23"   --->   Operation 125 'sext' 'sext_ln1534_14' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 2)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%r_24 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %x_cordic_V_2, i32 2, i32 14"   --->   Operation 126 'partselect' 'r_24' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 2)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln1534_15 = sext i13 %r_24"   --->   Operation 127 'sext' 'sext_ln1534_15' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 2)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (2.66ns)   --->   "%br_ln95 = br void %sw.epilog116" [cordic/code_src/cordiccart2pol.cpp:95]   --->   Operation 128 'br' 'br_ln95' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 2)> <Delay = 2.66>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%r_2 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %y_cordic_V_1, i32 1, i32 14"   --->   Operation 129 'partselect' 'r_2' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 1)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1534_2 = sext i14 %r_2"   --->   Operation 130 'sext' 'sext_ln1534_2' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 1)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%r_3 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %x_cordic_V_2, i32 1, i32 14"   --->   Operation 131 'partselect' 'r_3' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 1)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1534_3 = sext i14 %r_3"   --->   Operation 132 'sext' 'sext_ln1534_3' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 1)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (2.66ns)   --->   "%br_ln91 = br void %sw.epilog116" [cordic/code_src/cordiccart2pol.cpp:91]   --->   Operation 133 'br' 'br_ln91' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 1)> <Delay = 2.66>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%r = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %y_cordic_V_1, i32 10, i32 14"   --->   Operation 134 'partselect' 'r' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 10)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln1534 = sext i5 %r"   --->   Operation 135 'sext' 'sext_ln1534' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 10)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%r_1 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %x_cordic_V_2, i32 10, i32 14"   --->   Operation 136 'partselect' 'r_1' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 10)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln1534_1 = sext i5 %r_1"   --->   Operation 137 'sext' 'sext_ln1534_1' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 10)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (2.66ns)   --->   "%br_ln127 = br void %sw.epilog116" [cordic/code_src/cordiccart2pol.cpp:127]   --->   Operation 138 'br' 'br_ln127' <Predicate = (!icmp_ln28 & tmp_2 & i_1 == 10)> <Delay = 2.66>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%r_42_pn = phi i15 %sext_ln1534, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit627, i15 %sext_ln1534_28, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit815, i15 %sext_ln1534_26, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit1003, i15 %sext_ln1534_24, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit1191, i15 %sext_ln1534_22, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit1379, i15 %sext_ln1534_20, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit1567, i15 %sext_ln1534_18, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit1755, i15 %sext_ln1534_16, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit1943, i15 %sext_ln1534_14, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit2131, i15 %sext_ln1534_2, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit2319, i15 %y_cordic_V_1, void %if.else61"   --->   Operation 139 'phi' 'r_42_pn' <Predicate = (!icmp_ln28 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%r_25_pn = phi i15 %sext_ln1534_1, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit627, i15 %sext_ln1534_29, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit815, i15 %sext_ln1534_27, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit1003, i15 %sext_ln1534_25, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit1191, i15 %sext_ln1534_23, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit1379, i15 %sext_ln1534_21, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit1567, i15 %sext_ln1534_19, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit1755, i15 %sext_ln1534_17, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit1943, i15 %sext_ln1534_15, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit2131, i15 %sext_ln1534_3, void %_ZNK13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode2EL9ap_o_mode3ELi0EErsEi.exit2319, i15 %x_cordic_V_2, void %if.else61"   --->   Operation 140 'phi' 'r_25_pn' <Predicate = (!icmp_ln28 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%theta_out_V_load_2 = load i15 %theta_out_V"   --->   Operation 141 'load' 'theta_out_V_load_2' <Predicate = (!icmp_ln28 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (1.94ns)   --->   "%y_cordic_V_3 = add i15 %y_cordic_V_1, i15 %r_25_pn" [cordic/code_src/cordiccart2pol.cpp:12]   --->   Operation 142 'add' 'y_cordic_V_3' <Predicate = (!icmp_ln28 & tmp_2)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (1.94ns)   --->   "%x_cordic_V = sub i15 %x_cordic_V_2, i15 %r_42_pn" [cordic/code_src/cordiccart2pol.cpp:12]   --->   Operation 143 'sub' 'x_cordic_V' <Predicate = (!icmp_ln28 & tmp_2)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node theta_out_V_2)   --->   "%tmp_1 = mux i15 @_ssdm_op_Mux.ap_auto.11i15.i4, i15 3217, i15 1899, i15 1003, i15 509, i15 256, i15 128, i15 64, i15 32, i15 16, i15 8, i15 4, i4 %i_1"   --->   Operation 144 'mux' 'tmp_1' <Predicate = (!icmp_ln28 & tmp_2)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (2.66ns) (out node of the LUT)   --->   "%theta_out_V_2 = sub i15 %theta_out_V_load_2, i15 %tmp_1"   --->   Operation 145 'sub' 'theta_out_V_2' <Predicate = (!icmp_ln28 & tmp_2)> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (1.70ns)   --->   "%store_ln859 = store i15 %theta_out_V_2, i15 %theta_out_V"   --->   Operation 146 'store' 'store_ln859' <Predicate = (!icmp_ln28 & tmp_2)> <Delay = 1.70>
ST_2 : Operation 147 [1/1] (1.58ns)   --->   "%store_ln28 = store i4 %add_ln28, i4 %i" [cordic/code_src/cordiccart2pol.cpp:28]   --->   Operation 147 'store' 'store_ln28' <Predicate = (!icmp_ln28)> <Delay = 1.58>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.body" [cordic/code_src/cordiccart2pol.cpp:28]   --->   Operation 148 'br' 'br_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%theta_out_V_load_1 = load i15 %theta_out_V"   --->   Operation 155 'load' 'theta_out_V_load_1' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%write_ln12 = write void @_ssdm_op_Write.ap_auto.i15P0A, i15 %x_cordic_V_5_out, i15 %x_cordic_V_2" [cordic/code_src/cordiccart2pol.cpp:12]   --->   Operation 156 'write' 'write_ln12' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i15P0A, i15 %theta_out_V_out, i15 %theta_out_V_load_1"   --->   Operation 157 'write' 'write_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 158 'ret' 'ret_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.70>
ST_3 : Operation 149 [1/1] (1.70ns)   --->   "%store_ln81 = store i15 %y_cordic_V_4, i15 %y_cordic_V" [cordic/code_src/cordiccart2pol.cpp:81]   --->   Operation 149 'store' 'store_ln81' <Predicate = (!tmp_2)> <Delay = 1.70>
ST_3 : Operation 150 [1/1] (1.70ns)   --->   "%store_ln81 = store i15 %x_cordic_V_1, i15 %x_temp_V" [cordic/code_src/cordiccart2pol.cpp:81]   --->   Operation 150 'store' 'store_ln81' <Predicate = (!tmp_2)> <Delay = 1.70>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.inc" [cordic/code_src/cordiccart2pol.cpp:81]   --->   Operation 151 'br' 'br_ln81' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (1.70ns)   --->   "%store_ln12 = store i15 %y_cordic_V_3, i15 %y_cordic_V" [cordic/code_src/cordiccart2pol.cpp:12]   --->   Operation 152 'store' 'store_ln12' <Predicate = (tmp_2)> <Delay = 1.70>
ST_3 : Operation 153 [1/1] (1.70ns)   --->   "%store_ln12 = store i15 %x_cordic_V, i15 %x_temp_V" [cordic/code_src/cordiccart2pol.cpp:12]   --->   Operation 153 'store' 'store_ln12' <Predicate = (tmp_2)> <Delay = 1.70>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 154 'br' 'br_ln0' <Predicate = (tmp_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 1e+03ns, clock uncertainty: 995ns.

 <State 1>: 1.71ns
The critical path consists of the following:
	'alloca' operation ('y_cordic.V') [8]  (0 ns)
	'store' operation ('store_ln0') of variable 'select_ln1697_1_read' on local variable 'y_cordic.V' [11]  (1.71 ns)

 <State 2>: 4.61ns
The critical path consists of the following:
	'load' operation ('i', cordic/code_src/cordiccart2pol.cpp:28) on local variable 'i' [17]  (0 ns)
	multiplexor before 'phi' operation ('x_temp.V') with incoming values : ('x_cordic.V', cordic/code_src/cordiccart2pol.cpp:12) ('sext_ln1534_29') ('sext_ln1534_27') ('sext_ln1534_25') ('sext_ln1534_23') ('sext_ln1534_21') ('sext_ln1534_19') ('sext_ln1534_17') ('sext_ln1534_15') ('sext_ln1534_3') ('sext_ln1534_1') [169]  (2.66 ns)
	'phi' operation ('x_temp.V') with incoming values : ('x_cordic.V', cordic/code_src/cordiccart2pol.cpp:12) ('sext_ln1534_29') ('sext_ln1534_27') ('sext_ln1534_25') ('sext_ln1534_23') ('sext_ln1534_21') ('sext_ln1534_19') ('sext_ln1534_17') ('sext_ln1534_15') ('sext_ln1534_3') ('sext_ln1534_1') [169]  (0 ns)
	'add' operation ('y_cordic.V', cordic/code_src/cordiccart2pol.cpp:12) [171]  (1.94 ns)

 <State 3>: 1.71ns
The critical path consists of the following:
	'store' operation ('store_ln12', cordic/code_src/cordiccart2pol.cpp:12) of variable 'y_cordic.V', cordic/code_src/cordiccart2pol.cpp:12 on local variable 'y_cordic.V' [175]  (1.71 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
