/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire [23:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [14:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = ~(celloutsig_0_5z[1] | celloutsig_0_5z[3]);
  assign celloutsig_1_5z = ~(celloutsig_1_4z | celloutsig_1_1z);
  assign celloutsig_0_11z = ~celloutsig_0_1z;
  assign celloutsig_1_14z = ~celloutsig_1_6z;
  assign celloutsig_1_4z = in_data[108] | ~(celloutsig_1_3z);
  assign celloutsig_1_13z = celloutsig_1_5z | ~(celloutsig_1_10z[0]);
  always_ff @(posedge clkin_data[0], posedge out_data[97])
    if (out_data[97]) _00_ <= 3'h0;
    else _00_ <= celloutsig_0_5z[2:0];
  assign celloutsig_0_2z = { in_data[54:33], celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[74:53], in_data[0] };
  assign celloutsig_1_18z = { in_data[142:141], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_14z } / { 1'h1, celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_13z = { celloutsig_0_2z[11:8], celloutsig_0_12z, celloutsig_0_1z } >= { celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_1_2z = in_data[186:178] >= in_data[130:122];
  assign celloutsig_1_7z = { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_6z } >= { in_data[183], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_1z = { in_data[109:96], celloutsig_1_0z } > in_data[130:116];
  assign celloutsig_1_3z = { in_data[177:172], celloutsig_1_0z } > { in_data[102:99], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_3z = in_data[12:1] > celloutsig_0_2z[11:0];
  assign celloutsig_0_0z = in_data[92:58] || in_data[73:39];
  assign celloutsig_0_6z = { celloutsig_0_2z[4:2], celloutsig_0_0z, celloutsig_0_4z } || { celloutsig_0_2z[17:14], celloutsig_0_4z };
  assign celloutsig_1_8z = { in_data[111:102], celloutsig_1_4z } || in_data[190:180];
  assign celloutsig_1_15z = { celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_5z } || { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_4z = { in_data[39:22], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z } < { in_data[40:20], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_6z = { in_data[186:173], celloutsig_1_0z } !== { in_data[181:171], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_9z = & { celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_2z, in_data[51:48], in_data[34], celloutsig_0_0z };
  assign celloutsig_0_1z = & in_data[51:48];
  assign celloutsig_1_0z = & in_data[170:168];
  assign celloutsig_1_12z = & { celloutsig_1_9z[2], celloutsig_1_9z[0], in_data[170:168] };
  assign celloutsig_0_8z = | in_data[27:11];
  assign celloutsig_0_5z = { in_data[56:54], celloutsig_0_0z, celloutsig_0_1z } <<< { celloutsig_0_2z[6:4], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_14z = { celloutsig_0_2z[1:0], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_8z } <<< { _00_, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_1_10z = { in_data[162:151], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z } <<< { in_data[152:148], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_5z };
  assign { celloutsig_1_9z[0], celloutsig_1_9z[2] } = ~ { celloutsig_1_4z, celloutsig_1_0z };
  assign out_data[99:97] = ~ { celloutsig_1_10z[5:4], celloutsig_1_7z };
  assign celloutsig_1_9z[1] = celloutsig_1_9z[2];
  assign { out_data[136:128], out_data[96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, out_data[97], celloutsig_0_13z, celloutsig_0_14z };
endmodule
