// Seed: 3782407630
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [1 : ""] id_4, id_5;
endmodule
module module_0 #(
    parameter id_0 = 32'd54,
    parameter id_6 = 32'd67
) (
    input uwire _id_0
    , id_13,
    input tri id_1,
    input supply0 id_2,
    input tri0 id_3,
    input tri module_1,
    input wor id_5,
    input tri1 _id_6,
    input tri1 id_7,
    output supply1 id_8,
    input wor id_9,
    input uwire id_10,
    input tri1 id_11
);
  wire [id_0 : -  id_0] id_14;
  assign id_8 = -1'd0;
  module_0 modCall_1 (
      id_13,
      id_14,
      id_13
  );
  wire  [  id_6  :  1 'b0 ]  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ,  id_62  ,  id_63  ,  id_64  ,  id_65  ,  id_66  ,  id_67  ,  id_68  ,  id_69  ,  id_70  ,  id_71  ,  id_72  ,  id_73  ,  id_74  ,  id_75  ,  id_76  ,  id_77  ,  id_78  ,  id_79  ,  id_80  ,  id_81  ,  id_82  ,  id_83  ,  id_84  ,  id_85  ,  id_86  ,  id_87  ,  id_88  ,  id_89  ,  id_90  ,  id_91  ,  id_92  ,  id_93  ,  id_94  ,  id_95  ,  id_96  ,  id_97  ,  id_98  ,  id_99  ,  id_100  ,  id_101  ,  id_102  ;
  logic id_103;
  xnor primCall (id_8, id_5, id_9, id_14);
endmodule
