DISPPLANE_TILED	,	V_360
"LCPLL still locked\n"	,	L_162
tiling	,	V_341
pch_id	,	V_915
wait_vblank	,	V_1226
intel_crtc_active	,	F_43
PLANE_CTL_YUV422_UYVY	,	V_382
PF_PIPE_SEL_IVB	,	F_355
TU_SIZE_SHIFT	,	V_940
intel_modeset_readout_hw_state	,	F_934
intel_ddi_disable_pipe_clock	,	F_406
ilk_get_display_clock_speed	,	F_503
pipeconf	,	V_857
state_string	,	F_55
has_panel	,	V_896
PIPEDSL	,	F_46
intel_pin_and_fence_fb_obj	,	F_183
plane_ctl	,	V_394
PCH_GTC_CTL	,	V_966
assert_pch_hdmi_disabled	,	F_116
scratch	,	V_1118
"pipe state doesn't match!\n"	,	L_250
i9xx_pll_refclk	,	F_672
GMBUSFREQ_VLV	,	V_655
FDI_RX_CTL	,	F_70
i915_gem_object_attach_phys	,	F_829
DPLL_FPA01_P1_POST_DIV_MASK	,	V_1071
DPLLB_LVDS_P2_CLOCK_DIV_14	,	V_832
"  STAT: %08x\n"	,	L_322
page_flip_flags	,	V_1133
"dot out of range\n"	,	L_9
BCS	,	V_1138
cursor_width	,	V_1338
size	,	V_340
POWER_DOMAIN_PORT_DDI_B_4_LANES	,	V_586
for_each_crtc	,	F_211
drm_i915_get_pipe_from_crtc_id	,	V_1264
IS_845G	,	F_77
encoder_retry	,	V_1166
drm_atomic_get_connector_state	,	F_665
intel_create_plane_state	,	F_842
DISPPLANE_SEL_PIPE_MASK	,	V_167
GFP_ATOMIC	,	V_1363
PCH_DP_D	,	V_200
PCH_DP_C	,	V_198
PLANE_STRIDE	,	F_248
err_most	,	V_80
POWER_DOMAIN_TRANSCODER	,	F_82
PCH_DP_B	,	V_196
DISPPLANE_RGBX888	,	V_320
"applying lvds SSC disable quirk\n"	,	L_294
"FDI train 1 done, level %i.\n"	,	L_63
disable_plane	,	V_566
queue_flip	,	V_1141
haswell_get_display_clock_speed	,	F_500
a	,	V_1089
b	,	V_1090
c	,	V_348
d	,	V_1312
e	,	V_629
i9xx_clock	,	F_27
i	,	V_38
INTEL_OUTPUT_HDMI	,	V_50
j	,	V_467
intel_primary_formats	,	V_1237
m	,	V_19
"%s enabled but not in use, disabling\n"	,	L_313
n	,	V_25
assert_fdi_rx_disabled	,	F_160
p	,	V_22
"intel_crtc = %p drm_state (pipe_config-&gt;base.state) = %p\n"	,	L_125
q	,	V_1315
DPLL_DVO_2X_MODE	,	V_218
blue	,	V_1031
in_mode_set	,	V_1206
allow_fb_modifiers	,	V_1334
x	,	V_266
y	,	V_267
"only 2 lanes on pipe %c: required %i lanes\n"	,	L_122
i9xx_update_pll	,	F_557
__i915_wait_request	,	F_725
PIPE_CSC_COEFF_RY_GY	,	F_582
"failed to enable transcoder %c\n"	,	L_45
FDI_LINK_TRAIN_AUTO	,	V_468
HTOTAL	,	F_319
cursor_base	,	V_1013
PCH_GTC_ENABLE	,	V_967
chv_disable_pll	,	F_140
intel_fb_align_height	,	F_179
needs_modeset	,	F_773
PFIT_PIPE_SHIFT	,	V_878
DRM_FORMAT_XRGB1555	,	V_315
force_thru	,	V_596
dither	,	V_858
hsw_enable_ips	,	F_359
intel_modeset_update_connector_atomic_state	,	F_756
drm_plane_helper_disable	,	F_475
CHV_BUFRIGHTENA2_MASK	,	V_227
SDVO_PIPE_SEL_MASK_CPT	,	V_186
PLANE_SIZE	,	F_247
intel_modeset_stage_output_state	,	F_810
dpll_md	,	V_213
intel_irq_uninstall	,	F_948
skl_max_scale	,	F_831
pp_reg	,	V_140
skl_primary_formats	,	V_1243
CURSOR_ENABLE	,	V_158
FDI_PLL_FB_CLOCK_MASK	,	V_17
HSW_PWR_WELL_DRIVER	,	V_951
intel_framebuffer_create	,	F_646
trace_i915_flip_complete	,	F_306
FP1	,	F_467
FP0	,	F_466
get_hw_state	,	V_133
FDI_RX_PHASE_SYNC_POINTER_OVR	,	V_456
SDVO_MULTIPLIER_SHIFT_HIRES	,	V_824
DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS	,	V_1074
intel_gen6_queue_flip	,	F_710
HAS_IPS	,	F_390
"[CRTC:%d] wrong plane connection detected!\n"	,	L_302
spin_unlock_irqrestore	,	F_693
_CURABASE	,	V_1015
DPIO_DCLKP_EN	,	V_216
drm_modeset_lock	,	F_257
DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD	,	V_905
vlv_force_pll_off	,	F_556
drm_property	,	V_1170
vga_reg	,	V_1324
intel_display_port_power_domain	,	F_412
tile_height	,	V_271
PIPE_CSC_COEFF_BY	,	F_583
check_wm_state	,	F_785
"[CONNECTOR:%d:%s] hw state readout: %s\n"	,	L_310
PIPE_CSC_COEFF_BU	,	F_585
update_scanline_offset	,	F_795
PIPE_CSC_COEFF_BV	,	F_587
GEN4_HDMIB	,	V_1286
drm_kms_helper_poll_fini	,	F_949
intel_mode_max_pixclk	,	F_449
pipe_src_h	,	V_357
TRANS_DDI_EDP_INPUT_MASK	,	V_1001
mode_set	,	V_238
drm_object_property_set_value	,	F_776
intel_limits_i8xx_lvds	,	V_62
"(expected (%u,%u), found (%u,%u))\n"	,	L_233
GEN4_HDMIC	,	V_1288
divider	,	V_603
MI_STORE_REGISTER_MEM	,	F_716
surf_addr	,	V_400
chv_update_pll	,	F_546
spin_unlock	,	F_742
BIT	,	F_222
CDCLK_FREQ_337_308	,	V_633
SKL_CDCLK_READY_FOR_CHANGE	,	V_643
GC_DISPLAY_CLOCK_MASK	,	V_728
DPLL_VCO_ENABLE	,	V_123
dev_private	,	V_13
port_sel	,	V_144
PP_ON	,	V_958
IOSF_PORT_DPIO_2	,	V_207
tribuf_calcntr	,	V_800
CURSOR_MODE_64_ARGB_AX	,	V_1018
"CURSOR"	,	L_220
PLANE_CTL_PIPE_GAMMA_ENABLE	,	V_411
valleyview_get_display_clock_speed	,	F_502
GAMMA_MODE_MODE_MASK	,	V_558
"iCLKIP clock: found settings for %dKHz refresh rate: auxdiv=%x, divsel=%x, phasedir=%x, phaseinc=%x\n"	,	L_68
intel_atomic_setup_scalers	,	F_353
cur_pipe	,	V_166
TRANS_DDI_PORT_MASK	,	V_996
bestppm	,	V_85
IS_I915GM	,	F_899
"  VBLANK: %08x\n"	,	L_339
scaler_state	,	V_369
intel_ddi_get_crtc_new_encoder	,	F_343
vlv_bunit_write	,	F_445
round_up	,	F_201
PIPE_CSC_PREOFF_LO	,	F_590
has_reduced_clock	,	V_871
tmp	,	V_215
event_lock	,	V_432
"FDI train 2 done, level %i.\n"	,	L_65
SBI_SSCAUXDIV_FINALDIV2SEL	,	F_316
"Utility pin enabled\n"	,	L_157
FDI_PCDCLK	,	V_473
intel_init_pm	,	F_922
DRM_PLANE_HELPER_NO_SCALING	,	V_1218
DRM_ROTATE_0	,	V_388
"  VTOTAL: %08x\n"	,	L_338
p2_slow	,	V_75
"FDI TX state assertion failure (expected %s, current %s)\n"	,	L_17
gtt	,	V_1345
mode_config	,	V_1044
PIPE_CSC_POSTOFF_ME	,	F_592
DVSCNTR	,	F_94
drm_universal_plane_init	,	F_844
PIPE_CONF_CHECK_I_ALT	,	F_781
mdiv	,	V_780
pipe_src_w	,	V_358
"m out of range\n"	,	L_7
ironlake_enable_pch_transcoder	,	F_153
cmd	,	V_657
PIPECONF_6BPC	,	V_861
DRM_INFO	,	F_904
VGA_RSRC_LEGACY_IO	,	V_1325
"timed out waiting for CDclk change\n"	,	L_108
drm_modeset_backoff	,	F_669
intel_decrease_pllclock	,	F_677
FDI_TX_ENABLE	,	V_136
PIPE_CSC_POSTOFF_LO	,	F_593
_CHV_CMN_DW5_CH0	,	V_222
assert_shared_dpll	,	F_64
"  STRIDE: %08x\n"	,	L_325
"PLL %d failed to lock\n"	,	L_38
FDI_RX_PHASE_SYNC_POINTER_EN	,	V_457
DPIO_M1DIV_SHIFT	,	V_789
to_intel_crtc_state	,	F_758
i915_gem_object_pin_fence	,	F_191
intel_connector_init	,	F_481
crtc_vtotal	,	V_840
INTEL_OUTPUT_SDVO	,	V_53
MI_WAIT_FOR_PLANE_A_FLIP	,	V_1097
SBI_SSCAUXDIV6	,	V_500
intel_mode_funcs	,	V_1335
PIXCLK_GATE_UNGATE	,	V_501
haswell_crtc_enable	,	F_392
GC_DISPLAY_CLOCK_333_MHZ	,	V_736
crtc_hsync_start	,	V_845
PIPECONF_INTERLACED_ILK	,	V_248
intel_crtc_page_flip	,	F_743
LCPLL1_CTL	,	V_638
intel_pch_transcoder_get_m_n	,	F_601
intel_enable_sprite_planes	,	F_356
DP_A	,	V_1271
DP_B	,	V_1287
DP_C	,	V_1289
DP_D	,	V_1291
snb_b_fdi_train_param	,	V_465
crtc_vsync_start	,	V_850
frontbuffer_bits	,	V_351
"%s PLANE:%d plane: %u.%u idx: %d enabled"	,	L_222
to_intel_crtc	,	F_33
disable	,	V_242
DBUF_CTL	,	V_623
FDI_LINK_TRAIN_PATTERN_1	,	V_455
hsw_fdi_link_train	,	V_1305
FDI_LINK_TRAIN_PATTERN_2	,	V_458
this_err	,	V_77
PLANE_CTL_PIPE_CSC_ENABLE	,	V_412
cpu_transcoder	,	V_98
"pipe/plane %c/%d with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n"	,	L_136
FP_M1_DIV_SHIFT	,	V_1063
intel_post_enable_primary	,	F_370
PLL_REF_INPUT_TVCLKINBC	,	V_835
"pll in on but not on in use in sw tracking\n"	,	L_256
IOSF_PORT_DPIO	,	V_209
"disabling %s\n"	,	L_44
PIPE_CSC_MODE	,	F_594
CURSOR_STRIDE	,	F_638
nlanes	,	V_749
"wrong connector dpms state\n"	,	L_111
preserve_bios_swizzle	,	V_350
intel_dig_port	,	V_522
PRIMCNSTALPHA	,	F_221
i915_redisable_vga	,	F_932
QUIRK_PIPEA_FORCE	,	V_161
intel_ddi_set_pipe_settings	,	F_397
pitches	,	V_290
spin_lock_irq	,	F_269
pipe	,	V_4
skylake_get_display_clock_speed	,	F_498
DISPPLANE_BGRX101010	,	V_322
vlv_pllb_recal_opamp	,	F_520
"CRTC for pipe %c enabled\n"	,	L_148
cpp	,	V_306
for_each_sprite	,	F_89
DRM_FORMAT_RGB565	,	V_317
intel_crtc_load_lut	,	F_364
PIPECONF	,	F_50
crtc_htotal	,	V_844
intel_mark_idle	,	F_681
"Current CD clock rate: %d kHz\n"	,	L_107
intel_backlight_register	,	F_941
dpio_channel	,	V_214
pipe_name	,	F_75
GC_CLOCK_166_250	,	V_742
DPIO_CHV_N_DIV_SHIFT	,	V_808
TRANS_DDI_EDP_INPUT_A_ONOFF	,	V_1002
i9xx_dpll_compute_fp	,	F_518
IS_CRESTLINE	,	F_187
"failed to allocate framebuffer for load-detection\n"	,	L_175
"Disabling package C8+\n"	,	L_167
intel_fbc_disable	,	F_376
list_for_each_entry	,	F_476
"FDI train done\n"	,	L_60
"flip queue: previous flip completed, continuing\n"	,	L_184
PLANE_CTL_TILED_X	,	V_385
drm_crtc_vblank_on	,	F_388
PLANE_CTL_TILED_Y	,	V_386
intel_finish_page_flip	,	F_694
dst_y	,	V_407
skl_plane_ctl_rotation	,	F_239
dst_x	,	V_406
dst_w	,	V_408
coreclk	,	V_786
"%s:%d scaler_user index %u.%u: src %ux%u dst %ux%u "	,	L_82
LCPLL_CLK_FREQ_MASK	,	V_718
reenable_ips	,	V_557
FDI_LINK_TRAIN_NONE	,	V_444
quirk	,	T_8
PANEL_PORT_SELECT_MASK	,	V_147
I915_SET_COLORKEY_NONE	,	V_545
busy	,	V_1083
TRANS_PROGRESSIVE	,	V_251
dst_h	,	V_409
PIPE_CSC_POSTOFF_HI	,	F_591
update_wm	,	V_1232
lane	,	V_702
min_width	,	V_1330
crtc_vblank_end	,	V_841
"Cursor dimension %dx%d not supported\n"	,	L_272
PLL_P1_DIVIDE_BY_TWO	,	V_838
crt	,	V_1347
start_vbl_count	,	V_1123
PIPE_CSC_PREOFF_ME	,	F_589
"Enabling package C8+\n"	,	L_166
PIXCLK_GATE	,	V_486
IS_BROADWELL	,	F_228
GC_DISPLAY_CLOCK_167_MHZ_PNV	,	V_734
CHV_BUFLEFTENA2_MASK	,	V_226
for_each_intel_plane	,	F_380
PIPE_CONF_CHECK_I	,	F_780
"encoder's hw state doesn't match sw tracking "	,	L_243
port_name	,	F_143
PIPE_CONF_CHECK_X	,	F_779
pll	,	V_130
"[sw state]"	,	L_252
"DSI PLL state assertion failure (expected %s, current %s)\n"	,	L_14
"DPLL0 already running\n"	,	L_105
"m2 out of range\n"	,	L_3
VLV_PIPE_PP_CONTROL	,	F_74
"Plane [%d]:\n"	,	L_323
i915_update_gfx_val	,	F_679
FP_M2_DIV_SHIFT	,	V_1067
other_active_crtc	,	V_571
IS_ERR	,	F_451
"CRTC:%d allocated %s\n"	,	L_75
ironlake_compute_clocks	,	F_596
drm_connector_unregister	,	F_944
DSPFREQGUAR_SHIFT_CHV	,	V_669
"crtc not enabled\n"	,	L_115
"Invalid cursor width/stride, width=%u, stride=%u\n"	,	L_170
ADPA_PIPE_SELECT_MASK	,	V_193
"size is out of scaler range\n"	,	L_83
"CRTC:%d sharing existing %s (crtc mask 0x%08x, ative %d)\n"	,	L_74
TRANS_DP_HSYNC_ACTIVE_HIGH	,	V_516
intel_unpin_work_fn	,	F_686
len	,	V_1105
POWER_DOMAIN_PORT_CRT	,	V_593
reduced_clock	,	V_764
ctl	,	V_1121
state	,	V_34
file_priv	,	V_1376
chv_enable_pll	,	F_129
chv_find_best_dpll	,	F_40
i855_get_display_clock_speed	,	F_511
intel_PLL_is_valid	,	F_30
ctx	,	V_1041
new_config	,	V_521
"pll hw state mismatch\n"	,	L_260
"ddi_pll_sel: %u; dpll_hw_state: wrpll: 0x%x\n"	,	L_214
min_freq	,	V_631
vlv_wait_port_ready	,	F_141
was_interruptible	,	V_428
adjusted_mode	,	V_94
IS_I945GM	,	F_559
drm_get_format_name	,	F_890
intel_link_m_n	,	V_752
intel_create_rotation_property	,	F_845
ironlake_crtc_disable	,	F_402
pnv_find_best_dpll	,	F_34
PIPECONF_INTERLACE_W_FIELD_INDICATION	,	V_865
DPLL_DAC_SERIAL_P2_CLOCK_DIV_10	,	V_831
intel_sbi_read	,	F_312
quirk_pipeb_force	,	F_905
TRANS_INTERLACE_MASK	,	V_246
intel_modeset_fixup_state	,	F_757
IS_CHERRYVIEW	,	F_22
"applying pipe a force quirk\n"	,	L_292
TRANS_DP_CTL	,	F_104
PORT_CLK_SEL_WRPLL1	,	V_992
PORT_CLK_SEL_WRPLL2	,	V_994
DPIO_CHV_FRAC_DIV_EN	,	V_810
CDCLK_CTL	,	V_611
intel_panel_init_backlight_funcs	,	F_901
PIPE_LINK_M2	,	F_533
PIPE_LINK_M1	,	F_529
"IBX PCH dp port still using transcoder B\n"	,	L_32
MI_DISPLAY_FLIP	,	V_1100
found	,	V_79
SDEISR	,	V_119
BUG	,	F_142
pos	,	V_547
"encoder's stage crtc doesn't match current crtc\n"	,	L_237
lpt_program_iclkip	,	F_310
PLANE_C	,	V_1109
skl_cdclk_frequencies	,	V_627
I915_HI_DISPBASE	,	F_736
intel_limits_g4x_hdmi	,	V_52
intel_enable_gt_powersave	,	F_919
DREF_SSC_SOURCE_MASK	,	V_175
need_scaling	,	V_530
i915_gem_obj_ggtt_offset	,	F_212
release_fb	,	V_1054
SPRCTL	,	F_93
M1_N1	,	V_567
GEN3_SDVOC	,	V_1293
GEN3_SDVOB	,	V_1292
ppm	,	V_86
drm_mode_crtc_set_gamma_size	,	F_856
SDE_PORTC_HOTPLUG_CPT	,	V_117
PIPE_LINK_N2	,	F_534
LCPLL_POWER_DOWN_ALLOW	,	V_977
check_digital_port_conflicts	,	F_768
out_unref_obj	,	V_347
broxton_uninit_cdclk	,	F_423
FDI_TX_CTL	,	F_68
intel_limits_pineview_sdvo	,	V_58
intel_limits_g4x_dual_channel_lvds	,	V_48
i9xx_pfit_enable	,	F_409
PIPE_LINK_N1	,	F_530
PCH_DPLL	,	F_816
dmi_system_id	,	V_1309
div_u64	,	F_38
intel_ddi_set_vc_payload_alloc	,	F_399
"DBuf power disable timeout\n"	,	L_103
DISPLAY_PLANE_ENABLE	,	V_165
PIPE_MULT	,	F_393
divsel	,	V_482
source	,	V_1369
intel_crtc_state	,	V_31
intel_default_queue_flip	,	F_732
align	,	V_1216
BXT_DE_PLL_CTL	,	V_616
err_interruptible	,	V_303
cdclk_freq	,	V_620
FDI_LINK_TRAIN_PATTERN_MASK_CPT	,	V_445
DRM_MODE_FLAG_PHSYNC	,	V_515
PIPE_CSC_COEFF_RV_GV	,	F_586
bestn	,	V_781
PIPE_CSC_PREOFF_HI	,	F_588
assert_fdi_rx_pll	,	F_72
VLV_DISPLAY_BASE	,	V_1285
intel_dmi_quirks	,	V_1321
DPLL_ID_SKL_DPLL1	,	V_983
FORCEWAKE_ALL	,	V_978
IS_I865G	,	F_78
"crtc not active\n"	,	L_116
DPIO_CHV_PROP_COEFF_SHIFT	,	V_815
DPLL_ID_SKL_DPLL3	,	V_987
"Couldn't get view from plane state!"	,	L_51
DPLL_ID_SKL_DPLL2	,	V_985
"Unknown DPLL mode %08x in programmed "	,	L_178
clear_intel_crtc_state	,	F_769
"type: 0x%x flags: 0x%x\n"	,	L_190
KHz	,	F_492
GC_DISPLAY_CLOCK_133_MHZ_PNV	,	V_733
intel_modeset_init	,	F_920
intel_modeset_vga_set_state	,	F_958
"failed to find PLL for pipe %c\n"	,	L_146
TU_SIZE_MASK	,	V_505
intel_runtime_pm_enable_interrupts	,	F_267
FDI_COMPOSITE_SYNC	,	V_470
"Requesting pfit without getting a scaler first\n"	,	L_88
intel_check_cursor_plane	,	F_849
DPIO_PHY_STATUS	,	V_235
"on"	,	L_11
"PWR_WELL_CTL2: %08x\n"	,	L_318
crtc_hsync_end	,	V_848
kzalloc	,	F_482
dp_encoder_is_mst	,	V_574
broxton_set_cdclk	,	F_420
intel_modeset_preclose	,	F_965
"failed to inform PCU about cdclk change\n"	,	L_102
fail_unlock	,	V_1046
intel_dp_is_edp	,	F_872
PF_FILTER_MED_3x3	,	V_549
intel_crtc_to_shared_dpll	,	F_63
has_ck505	,	V_897
DRM_FORMAT_ABGR2101010	,	V_1300
fb_format_modifier	,	V_270
vdisplay	,	V_534
FDI_MPHY_IOSFSB_RESET_STATUS	,	V_911
"Unsupported fb modifier 0x%llx!\n"	,	L_284
rotation	,	V_287
start	,	V_1032
vlv_cck_read	,	F_61
hsync	,	V_1080
PFI_CREDIT	,	F_457
SOUTH_CHICKEN2	,	V_909
SOUTH_CHICKEN1	,	V_502
skl_cdclk_decimal	,	F_424
DRM_FORMAT_XBGR2101010	,	V_325
"Timed out waiting for IPS disable\n"	,	L_91
PORT_TRANS_SEL_MASK	,	V_190
current_freq	,	V_605
get_initial_plane_config	,	V_1304
IPS_ENABLE	,	V_555
intel_crtc	,	V_28
ddi_pll_sel	,	V_982
flip_queued_req	,	V_1086
mmio_flip	,	V_1125
intel_crtc_set_config	,	F_814
"CPU transcoder: %c\n"	,	L_333
"DBuf power disable timeout!\n"	,	L_99
intel_limits_ironlake_dual_lvds	,	V_44
dotclock	,	V_1195
drm_plane_cleanup	,	F_840
"swapping pipes &amp; planes for FBC\n"	,	L_275
"unsupported pixel format: %s\n"	,	L_290
intel_init_audio	,	F_923
active_changed	,	V_1169
"LCPLL not locked yet\n"	,	L_164
__intel_ring_advance	,	F_707
INTEL_FRONTBUFFER_SPRITE	,	F_828
intel_is_dual_link_lvds	,	F_16
drm_encoder_cleanup	,	F_478
intel_set_mode	,	F_667
old_obj	,	V_1212
VSYNC	,	F_329
MI_NOOP	,	V_1099
compute_config	,	V_1168
"fdi link B uses too many lanes to enable link C\n"	,	L_123
drm_vblank_count	,	F_740
"SPLL enabled\n"	,	L_150
"WRPLL2 enabled\n"	,	L_152
haswell_set_pipeconf	,	F_394
hw_entry	,	V_1186
DRM_DEBUG_DRIVER	,	F_145
"intel fb init failed\n"	,	L_52
BXT_CDCLK_CD2X_DIV_SEL_1_5	,	V_608
DPIO_CHV_S1_DIV_SHIFT	,	V_803
destroy	,	V_1058
"PCH PWM1 enabled\n"	,	L_156
intel_user_framebuffer_create	,	F_893
intel_engine_cs	,	V_293
i9xx_enable_pll	,	F_136
"PLL state assertion failure (expected %s, current %s)\n"	,	L_13
connection_mutex	,	V_1045
old_state	,	V_683
intel_rotation_info	,	V_283
drm_calc_timestamping_constants	,	F_804
assert_pll_enabled	,	F_167
primary	,	V_91
intel_get_crtc_for_pipe	,	F_489
DP_PIPE_MASK_CHV	,	V_183
"Unknown cd freq selection\n"	,	L_127
ibx_pch_dpll_init	,	F_822
ibx_pch_dpll_get_hw_state	,	F_815
vlv_enable_pll	,	F_120
dport	,	V_228
hsw_compute_ips_config	,	F_495
DPIO_CHV_INT_LOCK_THRESHOLD_SEL_COARSE	,	V_813
DISPPLANE_SEL_PIPE_SHIFT	,	V_168
CHV_CANVAS	,	F_463
GC_DISPLAY_CLOCK_444_MHZ_PNV	,	V_731
PORT_CLK_SEL	,	F_631
"m1 &lt;= m2\n"	,	L_5
PF_ENABLE	,	V_548
CURSOR_X_SHIFT	,	V_1027
PLANE_CTL_FORMAT_INDEXED	,	V_373
intel_limits_g4x_sdvo	,	V_54
ironlake_needs_fb_cb_tune	,	F_597
intel_helper_funcs	,	V_1259
tiling_mode	,	V_305
"FDI_RX_IIR 0x%x\n"	,	L_55
INTEL_FRONTBUFFER_PRIMARY	,	F_213
DSPFREQSTAT_MASK	,	V_661
intel_connector_dpms	,	F_484
atomic_update	,	V_1122
intel_runtime_pm_disable_interrupts	,	F_266
"timout waiting for DE PLL unlock\n"	,	L_94
DP_PIPEB_SELECT	,	V_194
clip	,	V_1221
pixel_bytes	,	V_272
load_detect_mode	,	V_1057
pch_transcoder	,	V_257
BXT_DE_PLL_RATIO	,	F_421
intel_link_compute_m_n	,	F_494
"active encoder's pipe doesn't match"	,	L_244
cursor_y	,	V_1024
i915_disable_vga	,	F_912
cursor_x	,	V_1023
IS_BROADWATER	,	F_186
PLANE_CTL_TILED_LINEAR	,	V_946
SDVO_PIPE_SEL_MASK_CHV	,	V_187
PIPECONF_DITHER_TYPE_SP	,	V_860
DPLL_MD_UDI_MULTIPLIER_MASK	,	V_891
i915_gem_alloc_object	,	F_652
atomic_dec	,	F_690
enabled_crtcs	,	V_1193
PLANE_B	,	V_359
SUPPORTS_INTEGRATED_DP	,	F_879
PLANE_A	,	V_1106
SBI_SSCCTL6	,	V_488
DPIO_P1_SHIFT	,	V_791
format	,	V_311
intel_modeset_pipe_config	,	F_770
check_crtc_state	,	F_791
intel_fb_pitch_limit	,	F_889
vlv_update_cdclk	,	F_439
HAS_FBC	,	F_843
enable_ips	,	V_709
done	,	V_1198
intel_pipe_to_cpu_transcoder	,	F_44
DSPFREQSTAT_SHIFT	,	V_662
alt_name	,	T_7
intel_initial_plane_config	,	V_333
"[ENCODER:%d:%s] manually disabled\n"	,	L_305
check_encoder_cloning	,	F_767
"planes on this crtc\n"	,	L_217
i845_update_cursor	,	F_636
enabled_power_domains	,	V_601
pipe_to_crtc_mapping	,	V_97
LVDS_BORDER_ENABLE	,	V_880
INTEL_PCH_TYPE	,	F_600
kmemdup	,	F_346
intel_modeset_init_hw	,	F_268
gmch_pfit	,	V_577
p2_fast	,	V_74
mappable_base	,	V_1346
intel_mark_page_flip_active	,	F_700
intel_check_plane_mapping	,	F_927
fdi_link_train	,	V_506
htotal	,	V_852
for_each_intel_encoder	,	F_573
DISPPLANE_BGRX888	,	V_318
post_enable_primary	,	V_1227
lpt_disable_clkout_dp	,	F_578
CURSIZE	,	V_1016
DPLL_PORTD_READY_MASK	,	V_234
pipe_dsl_stopped	,	F_45
ironlake_get_pfit_config	,	F_607
DDI_BUF_CTL_A	,	V_1276
DSPFREQGUAR_MASK_CHV	,	V_668
intel_mmio_flip	,	V_1124
target_freq	,	V_81
assert_cursor	,	F_76
FP_M2_DIV_MASK	,	V_1069
"Couldn't release load detect pipe.\n"	,	L_177
temp	,	V_441
ddb	,	V_1184
vlv_clock	,	F_8
intel_encoder_dpms	,	F_479
GC_LOW_FREQUENCY_ENABLE	,	V_735
skl_set_cdclk	,	F_435
DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW	,	V_1070
refclk	,	V_18
rotation_info	,	V_285
WARN_ON	,	F_3
INTEL_OUTPUT_DP_MST	,	V_592
pcu_ack	,	V_645
SFUSE_STRAP	,	V_1279
g4x_flip_count_after_eq	,	F_695
for_each_plane	,	F_787
round_down	,	F_200
min_t	,	F_515
intel_crtc_compute_config	,	F_496
PIPECONF_PROGRESSIVE	,	V_867
funcs	,	V_1049
intel_crtc_destroy	,	F_683
pending_flip_queue	,	V_478
connectors	,	V_1205
"%s\n"	,	L_253
freq_select	,	V_644
DPIO_CHV_P2_DIV_SHIFT	,	V_805
intel_ring_cacheline_align	,	F_713
ident	,	V_1310
TRANS_DP_PORT_SEL_NONE	,	V_576
stride	,	V_343
den	,	V_745
gmch_ctrl	,	V_1356
skl_ddb_get_hw_state	,	F_786
i9xx_find_best_dpll	,	F_32
assert_dsi_pll_enabled	,	F_166
dev	,	V_10
SUPPORTS_TV	,	F_881
i9xx_check_fifo_underruns	,	F_373
PLL_REF_INPUT_DREFCLK	,	V_837
intel_ddi_pll_init	,	F_824
SKL_DPLL0	,	V_635
SKL_DPLL2	,	V_986
DERRMR	,	V_1113
broxton_init_cdclk	,	F_422
SKL_DPLL1	,	V_984
intel_limit_t	,	T_3
drm_framebuffer_init	,	F_892
SKL_DPLL3	,	V_991
ARRAY_SIZE	,	F_295
intel_fuzzy_clock_check	,	F_777
intel_release_load_detect_pipe	,	F_670
FDI_LINK_TRAIN_VOL_EMP_MASK	,	V_460
IS_HASWELL	,	F_227
intel_crtc_update_dpms	,	F_473
assert_shared_dpll_disabled	,	F_146
active	,	V_90
intel_crtc_funcs	,	V_1258
"m1 out of range\n"	,	L_4
"%s:%d staged scaling request for %ux%u-&gt;%ux%u "	,	L_86
intel_update_primary_planes	,	F_256
DSPPOS	,	F_218
required_vco	,	V_630
intel_crtc_scaler_state	,	V_368
intel_update_pipe_size	,	F_279
bestm2_frac	,	V_801
domain	,	V_599
FP_N_PINEVIEW_DIV_MASK	,	V_1064
"cpu_transcoder: %c\n"	,	L_192
busaddr	,	V_1253
i915_gem_obj_ggtt_offset_view	,	F_232
plane_offset	,	V_396
for_each_intel_crtc	,	F_135
"enabling %s\n"	,	L_42
drm_plane	,	V_262
DPLL_DAC_SERIAL_P2_CLOCK_DIV_5	,	V_829
"[CRTC:%d]\n"	,	L_245
DRM_FORMAT_UYVY	,	V_381
pci_read_config_word	,	F_508
PLL_LOAD_PULSE_PHASE_SHIFT	,	V_833
""	,	L_300
DBUF_POWER_REQUEST	,	V_624
drm_format_plane_cpp	,	F_176
"FDI train 1 fail!\n"	,	L_57
LCPLL_PLL_LOCK	,	V_640
hdisplay	,	V_533
drm_atomic_helper_prepare_planes	,	F_803
i915_redisable_vga_power_on	,	F_931
assert_pch_ports_disabled	,	F_117
pixel_size	,	V_354
"cursor cannot be tiled\n"	,	L_274
reg_val	,	V_768
encoder_type	,	V_1189
IS_GEN2	,	F_24
i915_get_display_clock_speed	,	F_505
ironlake_fdi_link_train	,	F_286
IS_GEN8	,	F_712
IS_GEN7	,	F_608
wait_for	,	F_51
IS_GEN9	,	F_935
IS_GEN3	,	F_924
IS_GEN6	,	F_293
IS_GEN5	,	F_7
subsystem_device	,	V_1319
"%d display pipe%s available.\n"	,	L_298
"  SIZE: %08x\n"	,	L_326
lpt_enable_pch_transcoder	,	F_157
msb_divisor_value	,	V_494
INTEL_OUTPUT_LVDS	,	V_42
SNB_GMCH_CTRL	,	V_1354
num_shared_dpll	,	V_523
drm_atomic_set_fb_for_plane	,	F_660
vblank	,	V_1374
drm_modeset_unlock_all	,	F_273
drm_atomic_set_crtc_for_connector	,	F_811
intel_dotclock_calculate	,	F_674
crtc_vblank_start	,	V_849
BXT_CDCLK_CD2X_DIV_SEL_MASK	,	V_618
vsync_end	,	V_856
SBI_MPHY	,	V_912
"flip queue: crtc already busy\n"	,	L_185
intel_plane	,	V_367
"Unknown pnv display core clock 0x%04x\n"	,	L_129
ironlake_crtc_off	,	F_408
intel_display_power_domain	,	V_583
match_clock	,	V_71
pending_flip_obj	,	V_480
drm_crtc_cleanup	,	F_685
assert_vblank_disabled	,	F_95
SR01	,	V_1326
intel_prepare_ddi	,	F_623
plane_name	,	F_85
valleyview_get_vco	,	F_438
is_dsi	,	V_686
vlv_dpio_read	,	F_131
PLANE_SURF	,	F_241
INTEL_FLIP_COMPLETE	,	V_1087
pre_pll_enable	,	V_688
valid_fb	,	V_349
phaseinc	,	V_483
DPLL_CTRL1_HDMI_MODE	,	F_427
SFUSE_STRAP_DDIB_DETECTED	,	V_1280
"128-bit pixels are not supported for display!"	,	L_49
"DBuf power enable timeout\n"	,	L_106
lvds_downclock_avail	,	V_875
PCH_TRANS_LINK_M1	,	F_526
info	,	V_284
intel_crtc_enable_planes	,	F_262
IS_SKYLAKE	,	F_633
drm_object_attach_property	,	F_848
i915_gem_track_fb	,	F_750
DRM_MODE_FLAG_NHSYNC	,	V_1164
SPLL_CTL	,	V_952
count	,	V_217
best_clock	,	V_72
PLANE_CTL_FORMAT_YUV422	,	V_377
intel_plane_state	,	V_401
link_m_n_set	,	V_772
max_scale	,	V_1217
"PLANE:%d scaling %ux%u-&gt;%ux%u not allowed with colorkey"	,	L_84
link_freq	,	V_1077
vga_get_uninterruptible	,	F_914
INTEL_PCH_LPT_LP_DEVICE_ID_TYPE	,	V_916
pch_pfit	,	V_439
final	,	V_893
to_intel_connector	,	F_663
haswell_get_pipe_config	,	F_634
assert_fdi_tx_disabled	,	F_159
gcfgc	,	V_725
intel_plane_destroy	,	F_839
FDI_FE_ERRC_ENABLE	,	V_449
TRANS_LEGACY_INTERLACED_ILK	,	V_249
ibx_pch_dpll_names	,	V_1209
PLANE_CTL_ALPHA_MASK	,	V_944
INTEL_REVID	,	F_871
"plane %c assertion failure, should be off on pipe %c but is still active\n"	,	L_26
FDI_RX_CHICKEN	,	F_289
i9xx_crtc_enable	,	F_468
CDCLK_FREQ_450_432	,	V_646
DISPLAY_FREQUENCY_VALUES	,	V_664
intel_gen4_queue_flip	,	F_709
"%sabling fdi C rx\n"	,	L_69
chv_clock	,	F_28
cancel_work_sync	,	F_684
alpha	,	V_327
assert_pch_transcoder_disabled	,	F_101
retry	,	V_459
assert_fdi_tx_enabled	,	F_154
ironlake_fdi_compute_config	,	F_490
"FDI_RX_IIR before link train 0x%x\n"	,	L_62
i865_get_display_clock_speed	,	F_510
crtc_vsync_end	,	V_851
DRM_ROTATE_90	,	V_389
CDCLK_FREQ_675_617	,	V_648
pre_enable	,	V_569
prefer_shadow	,	V_1333
best_error_ppm	,	V_83
valleyview_set_cdclk	,	F_440
HAS_DDI	,	F_66
intel_frontbuffer_flip	,	F_378
ironlake_fdi_pll_disable	,	F_297
PFI_CREDIT_RESEND	,	V_682
SDVO_PIPE_SEL	,	F_109
PCH_TRANS_LINK_N1	,	F_527
VGA_SR_DATA	,	V_1328
PCI_ANY_ID	,	V_1318
intel_limits_chv	,	V_59
intel_wait_for_vblank	,	F_300
intel_atomic_get_crtc_state	,	F_450
"downclocking LVDS\n"	,	L_180
enable_execlists	,	V_1119
ENOMEM	,	V_527
PFIT_PIPE_MASK	,	V_877
skylake_get_initial_plane_config	,	F_606
intel_prepare_page_flip	,	F_254
GC_DISPLAY_CLOCK_267_MHZ_PNV	,	V_729
compute_baseline_pipe_bpp	,	F_760
cursor_cntl	,	V_1012
shared_dpll	,	V_128
trans_edp_pipe	,	V_1000
"pipe %c sprite %c init failed: %d\n"	,	L_301
tiles	,	V_309
hook	,	V_1320
TRANS_DDI_EDP_INPUT_B_ONOFF	,	V_1004
vtot	,	V_1081
"pipe_off wait timed out\n"	,	L_10
"CPU PWM2 enabled\n"	,	L_155
intel_limits_i8xx_dac	,	V_65
intel_commit_cursor_plane	,	F_852
pitch	,	V_289
intel_get_pipe_from_crtc_id	,	F_861
m_n	,	V_753
IS_G33	,	F_560
"Failed to write to D_COMP\n"	,	L_160
intel_iommu_gfx_mapped	,	V_268
drm_modeset_unlock	,	F_258
has_vga	,	V_922
intel_crt_init	,	F_869
get_crtc_power_domains	,	F_414
"enabling CxSR downclocking\n"	,	L_132
"fp0: 0x%x, fp1: 0x%x\n"	,	L_216
i915_gem_check_olr	,	F_748
hsw_disable_ips	,	F_363
encoder	,	V_6
PCH_TRANS_HSYNC	,	F_322
DSPSTRIDE	,	F_223
intel_ddi_init	,	F_870
DPIO_ENABLE_CALIBRATION	,	V_797
dpms_property	,	V_1171
intel_cursor_plane_create	,	F_853
plane_bit	,	V_1104
DPLL_FPA1_P1_POST_DIV_SHIFT	,	V_828
PCH_RAWCLK_FREQ	,	V_14
"timeout waiting for DE PLL lock\n"	,	L_95
intel_fb	,	V_884
best_encoder	,	V_40
hpllcc	,	V_738
intel_plane_init	,	F_925
MI_DISPLAY_FLIP_IVB_PLANE_B	,	V_1108
MI_DISPLAY_FLIP_IVB_PLANE_A	,	V_1107
ebb0	,	V_1147
DRM_PLANE_TYPE_PRIMARY	,	V_1213
vga_put	,	F_917
MI_DISPLAY_FLIP_IVB_PLANE_C	,	V_1110
dot	,	V_27
has_infoframe	,	V_1146
vlv_crtc_clock_get	,	F_567
"FDI train done.\n"	,	L_61
"Y tiling bo slipped through, driver bug!\n"	,	L_50
file	,	V_1263
i915_gem_request_get_ring	,	F_718
intel_cursor_formats	,	V_1254
cursor_addr	,	V_1025
SDVO_PIPE_SEL_MASK	,	V_188
DISPLAY_FREQUENCY_STATUS	,	V_665
max	,	V_69
"disabling CxSR downclocking\n"	,	L_133
HSW_BLC_PWM2_CTL	,	V_961
drm_connector_state	,	V_36
ironlake_get_refclk	,	F_581
"Num Pipes: %d\n"	,	L_317
intel_digital_port	,	V_107
DISPPLANE_GAMMA_ENABLE	,	V_355
drm_mode_legacy_fb_format	,	F_653
sw_ddb	,	V_1181
"CPU PWM1 enabled\n"	,	L_154
LCPLL_PLL_DISABLE	,	V_974
TRANS_DDI_EDP_INPUT_C_ONOFF	,	V_1005
PCH_LP_PARTITION_LEVEL_DISABLE	,	V_981
intel_queue_rps_boost_for_request	,	F_741
CDCLK_FREQ_540	,	V_647
__work	,	V_1085
DPLL_MODE_MASK	,	V_1072
intel_queue_mmio_flip	,	F_727
QUIRK_LVDS_SSC_DISABLE	,	V_762
crtc_enable	,	V_424
vsync_start	,	V_855
intel_limits_pineview_lvds	,	V_57
"encoder active on the wrong pipe\n"	,	L_117
flip_queued_vblank	,	V_1131
err_unpin	,	V_304
"active crtc, but not enabled in sw tracking\n"	,	L_246
i915_gem_request_completed	,	F_734
SBI_DBUFF0	,	V_920
SDVO_PIPE_B_SELECT	,	V_195
intel_display_capture_error_state	,	F_960
DVS_ENABLE	,	V_173
framebuffer_references	,	V_1295
intel_clock_t	,	T_2
intel_framebuffer_create_for_mode	,	F_651
SKL_PS_CTRL	,	F_234
pipe_from_crtc_id	,	V_1265
filp	,	V_1302
"pll active crtcs mismatch (expected %i, found %i)\n"	,	L_258
FDI_BC_BIFURCATION_SELECT	,	V_503
VGA_SR_INDEX	,	V_1327
clear_pipes	,	V_524
haswell_crtc_disable	,	F_404
intel_ddi_fdi_disable	,	F_407
intel_quirks	,	V_1313
ADPA_DAC_ENABLE	,	V_192
SBI_SSCDIVINTPHASE_DIR	,	F_314
MI_STORE_REGISTER_MEM_GEN8	,	F_715
cleanup	,	V_526
drm_plane_helper_add	,	F_846
intel_connector_attach_encoder	,	F_956
position	,	V_1366
ironlake_update_primary_plane	,	F_226
LVDS_PORT_EN	,	V_189
disabled_planes	,	V_1234
update_state_fb	,	F_206
__intel_set_mode	,	F_802
"PCH DP (0x%08x) enabled on transcoder %c, should be disabled\n"	,	L_31
"unsupported CDCLK freq %d"	,	L_92
compute_m_n	,	F_514
dst	,	V_416
INTEL_FLIP_PENDING	,	V_1093
drm_atomic_connectors_for_crtc	,	F_813
WARN_ON_ONCE	,	F_37
dp_m2_n2	,	V_774
"disabled, scaler_id = %d\n"	,	L_219
has_active_crtc	,	V_1351
PIPE_DATA_M_G4X	,	F_535
intel_dmi_reverse_brightness	,	F_909
IS_G4X	,	F_20
dpll_hw_state	,	V_211
can_ssc	,	V_898
atomic_inc_not_zero	,	F_699
check_shared_dpll_state	,	F_792
has_dp_encoder	,	V_510
subsystem_vendor	,	V_1317
max_downscale	,	V_1240
"plane %c assertion failure (expected %s, current %s)\n"	,	L_24
drm_mode_create_rotation_property	,	F_847
unregister	,	V_1353
clock_limit	,	V_710
MI_DISPLAY_FLIP_I915	,	V_1101
GC_DISPLAY_CLOCK_190_200_MHZ	,	V_737
POWER_DOMAIN_PORT_DDI_C_4_LANES	,	V_587
container_of	,	F_687
SBI_SSCCTL_DISABLE	,	V_490
drm_file	,	V_1262
with_spread	,	V_913
DISPLAY_RATE_SELECT_FPA1	,	V_1061
intel_encoder_destroy	,	F_477
drm_atomic_state_alloc	,	F_664
FDI_RX_ENHANCE_FRAME_ENABLE	,	V_447
VGA_DISP_DISABLE	,	V_1329
has_edp_a	,	F_864
"ctrl1: 0x%x, cfgcr1: 0x%x, cfgcr2: 0x%x\n"	,	L_213
vlv_cck_write	,	F_443
"FDI train 1 done.\n"	,	L_56
FUSE_STRAP	,	V_720
pixel_format	,	V_269
"IRQs enabled\n"	,	L_159
intel_crtc_gamma_set	,	F_643
intel_encoder_clones	,	F_863
__intel_display_power_is_enabled	,	F_961
SBI_ICLK	,	V_489
drm_atomic_helper_check_planes	,	F_799
GEN2_CURSOR_HEIGHT	,	V_1341
hsw_crtc_supports_ips	,	F_389
fdi_m_n	,	V_568
crtc_clock	,	V_95
height	,	V_277
pipe_domains	,	V_597
"encoder-&gt;connectors_active not set\n"	,	L_113
ret_n	,	V_748
PS_PLANE_SEL_MASK	,	V_941
"unknown pipe linked to edp transcoder\n"	,	L_169
"[ENCODER:%d:%s]\n"	,	L_236
check_connector_state	,	F_789
dpio_val	,	V_802
intel_ring_emit	,	F_705
DPLL_CTRL1	,	V_634
to_intel_encoder	,	F_14
ret_m	,	V_747
valleyview_modeset_global_resources	,	F_458
intel_dump_pipe_config	,	F_762
num_scalers	,	V_370
connectors_active	,	V_692
PIPEMISC_DITHER_10_BPC	,	V_931
ivybridge_update_fdi_bc_bifurcation	,	F_333
DPLL_CTRL2	,	V_989
flip_mask	,	V_1095
src_h	,	V_405
freq	,	V_626
skl_hw	,	V_1183
i9xx_get_pfit_config	,	F_566
DPLL_ID_WRPLL1	,	V_993
DPIO_CHV_FEEDFWD_GAIN_MASK	,	V_809
DPLL_ID_WRPLL2	,	V_995
can_scale	,	V_1239
intel_g4x_limit	,	F_17
PIPECONF_INTERLACE_MASK	,	V_247
min	,	V_68
DPLL_CTRL1_LINK_RATE_1080	,	V_636
src_x	,	V_402
src_w	,	V_404
vlv_bunit_read	,	F_444
PCH_TRANS_DATA_M1	,	F_523
src_y	,	V_403
coeff	,	V_924
DISPPLANE_BGRX565	,	V_316
intel_ddi_disable_transcoder_func	,	F_405
dpms_mode	,	V_1047
ironlake_crtc_enable	,	F_381
stat	,	V_1370
drm_framebuffer_reference	,	F_208
IS_VALLEYVIEW	,	F_23
CURSOR_GAMMA_ENABLE	,	V_1010
port_to_power_domain	,	F_411
drm_i915_private	,	V_11
connected_sink_compute_bpp	,	F_759
"ips: %i\n"	,	L_207
SUPPORTS_DIGITAL_OUTPUTS	,	F_877
PLANE_CTL_FORMAT_MASK	,	V_943
vlv_disable_pll	,	F_139
CURSOR_FORMAT_ARGB	,	V_1011
"[CRTC:%d] [FB:%d] #connectors=%d (x y) (%i %i)\n"	,	L_268
i9xx_get_initial_plane_config	,	F_568
intel_tile_height	,	F_175
DPLLB_LVDS_P2_CLOCK_DIV_7	,	V_830
PCH_TRANSCONF	,	F_102
DSPSIZE	,	F_217
"rejecting conflicting digital port configuration\n"	,	L_226
current_config	,	V_1175
"sprite %c assertion failure, should be off on pipe %c but is still active\n"	,	L_28
intel_modeset_compute_config	,	F_796
DISPPLANE_BGRX555	,	V_314
ratio	,	V_604
"encoder not enabled\n"	,	L_114
"Using SSC on panel\n"	,	L_138
irq_lock	,	V_425
DPLL_ID_PRIVATE	,	V_519
"%s assertion failure (expected %s, current %s)\n"	,	L_16
num_formats	,	V_1238
intel_limit	,	F_18
intel_mmio_flip_work_func	,	F_724
cloneable	,	V_1159
POWER_DOMAIN_PORT_DDI_D_4_LANES	,	V_588
intel_check_page_flip	,	F_737
"mode set failed: pipe %c stuck\n"	,	L_77
drm_mode_debug_printmodeline	,	F_764
intel_crtc_dpms_overlay_disable	,	F_368
FDI_DP_PORT_WIDTH_MASK	,	V_453
LCPLL_PLL_ENABLE	,	V_639
DPIO_N_SHIFT	,	V_793
quirk_invert_brightness	,	F_907
intel_output_type	,	V_30
assert_sprites_disabled	,	F_88
PAGE_ALIGN	,	F_650
"applying backlight present quirk\n"	,	L_296
intel_display_power_is_enabled	,	F_81
I915_TILING_NONE	,	V_307
vsync	,	V_1082
"No Y tiling for legacy addfb\n"	,	L_282
drm_atomic_state	,	V_33
broxton_calc_cdclk	,	F_448
intel_limits_bxt	,	V_56
intel_overlay_switch_off	,	F_369
new_encoder	,	V_1053
FDI_LINK_TRAIN_PATTERN_1_CPT	,	V_464
"[CONNECTOR:%d:%s] checking for sink bpp constrains\n"	,	L_186
PRIMSIZE	,	F_219
SKL_PCODE_CDCLK_CONTROL	,	V_642
intel_uncore_forcewake_get	,	F_619
CHV_HDMID	,	V_1290
intel_user_framebuffer_destroy	,	F_885
intel_dp_set_m_n	,	F_382
intel_connector_alloc	,	F_483
PCH_TRANS_DATA_N1	,	F_525
i9xx_crtc_disable	,	F_470
"Incorrect port type\n"	,	L_168
"panel assertion failure, pipe %c regs locked\n"	,	L_21
idx	,	V_531
index_mask	,	V_1269
possible_clones	,	V_1294
has_audio	,	V_1145
__intel_pageflip_stall_check	,	F_733
SKL_MIN_DST_H	,	V_539
"for crtc_state = %p\n"	,	L_87
update	,	V_1251
broxton_modeset_global_resources	,	F_624
"pipe %c assertion failure (expected %s, current %s)\n"	,	L_23
DPLL_CTRL2_DDI_CLK_SEL_MASK	,	F_629
bxt_find_best_dpll	,	F_41
MAX_CURSOR_HEIGHT	,	V_1343
"gmch pfit: control: 0x%08x, ratios: 0x%08x, lvds border: 0x%08x\n"	,	L_203
SDE_PORTC_HOTPLUG	,	V_113
dpll_ctl1	,	V_988
mask	,	V_595
skl_ddb_entry	,	V_1185
active_crtcs	,	V_1194
hblank	,	V_1373
LCPLL_CD_SOURCE_FCLK	,	V_719
intel_dsi_init	,	F_876
hpll_freq	,	V_650
HSW_PCODE_DE_WRITE_FREQ_REQ	,	V_610
DPLL_VGA_MODE_DIS	,	V_777
PCH_TRANS_HBLANK	,	F_320
intel_fbdev_output_poll_changed	,	F_896
BXT_DE_PLL_ENABLE	,	V_613
pitch_limit	,	V_1297
BXT_CDCLK_SSA_PRECHARGE_ENABLE	,	V_619
flush_workqueue	,	F_745
intel_set_memory_cxsr	,	F_375
fb_bits	,	V_1230
"pitch (%d) must be at least %u byte aligned\n"	,	L_285
LPT_TRANSCONF	,	V_256
wake_up_all	,	F_304
SKL_MIN_DST_W	,	V_538
disable_ips	,	V_1228
PIPE_CSC_COEFF_RU_GU	,	F_584
page_flip_completed	,	F_301
base	,	V_8
quirks	,	V_160
skl_cdclk_entry	,	V_628
skl_init_scalers	,	F_635
"audio: %i, infoframes: %i\n"	,	L_197
IS_IVYBRIDGE	,	F_285
mmioflips	,	V_1127
tracked_pipe	,	V_1188
vlv_punit_write	,	F_442
SBI_GEN0	,	V_919
PIPE_LINK_N_G4X	,	F_538
ironlake_pfit_enable	,	F_354
skl_init_cdclk	,	F_437
_CHV_CMN_DW1_CH1	,	V_225
enable	,	V_241
DISPPLANE_RGBX101010	,	V_324
PIPEMISC_DITHER_12_BPC	,	V_932
D_COMP_BDW	,	V_969
dpms	,	V_694
PCH_PP_CONTROL	,	V_145
drm_for_each_legacy_plane	,	F_357
val	,	V_121
dpll	,	V_66
i915	,	V_435
work	,	V_476
assert_pch_dp_disabled	,	F_115
PIPE_DATA_M2	,	F_531
PIPE_DATA_M1	,	F_336
fail	,	V_1056
intel_modeset_setup_plane_state	,	F_656
SBI_SSCCTL_PATHALT	,	V_918
intel_prepare_reset	,	F_263
intel_ironlake_limit	,	F_15
FP_M2_PINEVIEW_DIV_MASK	,	V_1066
WARN_ONCE	,	F_177
intel_connector_get_hw_state	,	F_486
DSL_LINEMASK_GEN3	,	V_104
ENODEV	,	V_1111
intel_plane_helper_funcs	,	V_1247
PIPE_DATA_N1	,	F_528
page_flip_finished	,	F_696
"Using SSC on eDP\n"	,	L_139
BLC_PWM_CPU_CTL2	,	V_959
flip_count	,	V_1092
I915_READ	,	F_5
bestm1	,	V_782
mutex	,	V_422
vbt	,	V_760
PIPE_DATA_N2	,	F_532
bestm2	,	V_783
DPIO_PHY_IOSF_PORT	,	F_119
"FDI TX PLL assertion failure, should be active but is disabled\n"	,	L_19
intel_begin_crtc_commit	,	F_836
POWER_DOMAIN_PIPE	,	F_415
intel_limits_ironlake_dual_lvds_100m	,	V_43
BLM_PCH_PWM_ENABLE	,	V_963
needs_recompute	,	V_705
haswell_get_ddi_pll	,	F_630
intel_panel_destroy_backlight	,	F_943
iclk_pi_range	,	V_492
DSPTILEOFF	,	F_224
event	,	V_477
vco	,	V_26
CHV_PLL_DW9	,	F_552
ips_enabled	,	V_550
CHV_PLL_DW8	,	F_554
"pipe bpp: %i, dithering: %i\n"	,	L_193
assert_cursor_disabled	,	F_163
EDEADLK	,	V_1059
CCK_DISPLAY_CLOCK_CONTROL	,	V_663
CHV_PLL_DW6	,	F_553
drm_send_vblank_event	,	F_303
CHV_PLL_DW1	,	F_549
"PLANE"	,	L_80
CHV_PLL_DW0	,	F_548
intel_commit_primary_plane	,	F_834
CHV_PLL_DW3	,	F_551
CHV_PLL_DW2	,	F_550
DRM_FORMAT_YUYV	,	V_376
drm_atomic_state_free	,	F_668
drm_framebuffer_cleanup	,	F_886
intel_dvo_init	,	F_880
FDI_LINK_TRAIN_PATTERN_2_IVB	,	V_471
DRM_FORMAT_XRGB2101010	,	V_323
udelay	,	F_126
DRM_FORMAT_XBGR8888	,	V_321
vsyncshift	,	V_842
MI_SRM_LRM_GLOBAL_GTT	,	V_1117
intel_init_display	,	F_897
PCH_TRANS_VBLANK	,	F_326
FDI_RX_TP1_TO_TP2_48	,	V_462
hsw_disable_lcpll	,	F_616
"clamping display bpp (was %d) to EDID reported max of %d\n"	,	L_187
DSL_LINEMASK_GEN2	,	V_103
intel_modeset_update_state	,	F_774
"pipe %c with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n"	,	L_147
"  TILEOFF: %08x\n"	,	L_330
PS_SCALER_EN	,	V_418
DREF_CPU_SOURCE_OUTPUT_MASK	,	V_902
atomic_inc	,	F_747
assert_planes_disabled	,	F_86
LCPLL_CTL	,	V_717
intel_dpll_id	,	V_520
"n out of range\n"	,	L_1
"failed to write control word\n"	,	L_316
"transcoder assertion failed, should be off on pipe %c but is still active\n"	,	L_30
drm_helper_move_panel_connectors_to_head	,	F_884
enc_to_dig_port	,	F_344
ironlake_init_pch_refclk	,	F_572
"only 2 lanes on haswell, required: %i lanes\n"	,	L_120
IS_I945G	,	F_558
intel_get_pipe_timings	,	F_562
evade	,	V_1235
i9xx_update_pll_dividers	,	F_519
TRANS_DP_SYNC_MASK	,	V_512
BCLRPAT	,	F_410
from	,	V_565
bw_constrained	,	V_707
need_vtd_wa	,	F_173
DSPOFFSET	,	F_229
PIPE_CONFIG_QUIRK_INHERITED_MODE	,	V_1178
i915_gem_request_unreference__unlocked	,	F_726
"encoder's active_connectors set, but no crtc\n"	,	L_238
offset	,	V_310
bestp1	,	V_784
TRANS_INTERLACED	,	V_250
bestp2	,	V_785
force_detach	,	V_529
"PCH HDMI (0x%08x) enabled on transcoder %c, should be disabled\n"	,	L_33
PTR_ERR	,	F_452
i9xx_update_cursor	,	F_639
drm_i915_error_state_buf	,	V_1375
intel_crtc_wait_for_pending_flips	,	F_307
__intel_framebuffer_create	,	F_644
intel_get_load_detect_pipe	,	F_661
CURCNTR	,	F_79
hsw_restore_lcpll	,	F_618
LVDS	,	V_153
intel_update_watermarks	,	F_387
DBUF_POWER_STATE	,	V_625
__intel_set_mode_setup_plls	,	F_800
schedule_work	,	F_731
TRANS_ENABLE	,	V_178
for_each_crtc_in_state	,	F_455
htot	,	V_1079
vlv_dpio_write	,	F_133
drm_crtc_init_with_planes	,	F_855
TRANS_CHICKEN2	,	F_156
intel_limits_g4x_single_channel_lvds	,	V_49
TRANS_DP_VSYNC_ACTIVE_HIGH	,	V_518
drm_gem_object_lookup	,	F_895
skl_update_scaler_users	,	F_350
FDI_RX_ENABLE	,	V_137
FDI_LINK_TRAIN_400MV_0DB_SNB_B	,	V_461
crtc_it	,	V_570
"  ADDR: %08x\n"	,	L_328
DSI_PLL_VCO_EN	,	V_126
PLANE_CTL_ALPHA_SW_PREMULTIPLY	,	V_375
ironlake_get_fdi_m_n_config	,	F_604
PIXCLK_GATE_GATE	,	V_487
plane_state	,	V_282
SKL_PS_WIN_SZ	,	F_236
intel_frontbuffer_flip_complete	,	F_689
sw_entry	,	V_1187
inb	,	F_916
"failed to alloc fb\n"	,	L_135
VLV_REF_DW13	,	V_769
GC_CLOCK_133_200	,	V_740
PIPEMISC	,	F_595
PCH_HDMIC	,	V_204
PCH_HDMIB	,	V_203
drm_atomic_helper_check_modeset	,	F_798
PIPECONF_12BPC	,	V_923
PCH_HDMID	,	V_205
"probing SDVOC\n"	,	L_279
skl_plane_ctl_tiling	,	F_238
"[CRTC:%d] hw state adjusted, was %s, now %s\n"	,	L_303
DIV_ROUND_CLOSEST_ULL	,	F_29
intel_hdmi_init	,	F_875
wrpll	,	V_1157
"CRTC fixup failed\n"	,	L_228
"PCH VGA enabled on transcoder %c, should be disabled\n"	,	L_35
crtc_id	,	V_1267
TRANS_DDI_FUNC_CTL	,	F_67
intel_hpd_init	,	F_272
crtc_mask	,	V_236
cfgcr2	,	V_1156
cfgcr1	,	V_1155
assert_can_disable_lcpll	,	F_612
unpin_work	,	V_433
i9xx_crtc_compute_clock	,	F_565
intel_shared_dpll_abort_config	,	F_348
i915_gem_request_reference	,	F_729
intel_set_pipe_timings	,	F_383
drm_atomic_get_plane_state	,	F_657
new_enabled	,	V_1051
check_encoder_state	,	F_790
fbdev	,	V_1035
DREF_NONSPREAD_CK505_ENABLE	,	V_900
intel_ring_get_request	,	F_749
VBLANK	,	F_327
intel_update_sprite_watermarks	,	F_838
HAS_PCH_LPT	,	F_164
RESET_PCH_HANDSHAKE_ENABLE	,	V_622
SDVO_ENABLE	,	V_185
mode_fits_in_fbdev	,	F_654
modeset_update_crtc_power_domains	,	F_417
quirk_pipea_force	,	F_903
drm_plane_state	,	V_281
fb_base	,	V_1344
drm_mode_set_name	,	F_676
assert_plane	,	F_83
intel_modeset_setup_hw_state	,	F_271
commit_plane	,	V_1242
"CRTC"	,	L_81
drm_atomic_add_affected_connectors	,	F_797
"[CONNECTOR:%d:%s] to [NOCRTC]\n"	,	L_266
update_primary_plane	,	V_265
i945_get_display_clock_speed	,	F_504
aligned_height	,	V_882
CURSOR_POS_SIGN	,	V_1026
intel_crt_present	,	F_865
PIPEMISC_DITHER_ENABLE	,	V_933
force_restore	,	V_1200
GEN6_PCODE_WRITE_D_COMP	,	V_970
scaler_id	,	V_410
FDI_PLL_BIOS_0	,	V_16
haswell_crtc_compute_clock	,	F_625
CURSOR_MODE_128_ARGB_AX	,	V_1019
sprite	,	V_169
BXT_DE_PLL_LOCK	,	V_615
tile_offset	,	V_1368
PIPESRC	,	F_280
"Display already initialized\n"	,	L_97
INVALID_PIPE	,	V_1260
drm_crtc	,	V_89
WRPLL_PLL_ENABLE	,	V_955
DSPFREQGUAR_MASK	,	V_659
postoff	,	V_925
PANEL_PORT_SELECT_LVDS	,	V_148
DPLL_SSC_REF_CLOCK_CHV	,	V_221
PF_WIN_POS	,	F_282
num_connectors	,	V_39
drm_i915_gem_object	,	V_295
PCH_TRANS_VTOTAL	,	F_324
ENOENT	,	V_1268
"invalid shared fdi lane config on pipe %c: %i lanes\n"	,	L_121
PIPECONF_CXSR_DOWNCLOCK	,	V_864
PLL_P2_DIVIDE_BY_4	,	V_839
DREF_CPU_SOURCE_OUTPUT_NONSPREAD	,	V_906
"crtc timings: %d %d %d %d %d %d %d %d %d, "	,	L_189
intel_init_pch_refclk	,	F_580
intel_unregister_dsm_handler	,	F_950
"PLANE:%d FB:%d unsupported scaling format 0x%x\n"	,	L_85
cdclk	,	V_656
hw_ddb	,	V_1180
"rejecting invalid cloning configuration\n"	,	L_225
m2_n2	,	V_770
DERRMR_PIPEA_PRI_FLIP_DONE	,	V_1114
pps_mutex	,	V_1306
"crtc active state doesn't match with hw state "	,	L_249
"tiled"	,	L_287
lvds_downclock	,	V_876
red	,	V_1029
FP_N_DIV_SHIFT	,	V_1065
"timed out waiting for port %c ready: got 0x%x, expected 0x%x\n"	,	L_39
i9xx_crtc_clock_get	,	F_571
reg	,	V_99
"encoder's enabled state mismatch "	,	L_239
finish	,	V_1249
has_hdmi_sink	,	V_1176
line2	,	V_101
drm_mode_set	,	V_1202
line1	,	V_100
req	,	V_1126
ret	,	V_298
TRANS_DP_BPC_MASK	,	V_513
pnv_get_display_clock_speed	,	F_507
intel_user_framebuffer_create_handle	,	F_887
assert_dsi_pll	,	F_59
POSTING_READ	,	F_125
ironlake_check_fdi_lanes	,	F_488
"LCPLL1 not enabled\n"	,	L_126
i915_vgacntrl_reg	,	F_913
wait_for_flips	,	V_1225
"pll in active use but not on in sw tracking\n"	,	L_255
LVDS_PIPE	,	F_112
DATA_LINK_M_N_MASK	,	V_746
port	,	V_108
vlv_prepare_pll	,	F_461
intel_plane_obj_offset	,	F_231
intel_display_print_error_state	,	F_963
PF_CTL	,	F_281
alignment	,	V_297
PIPECONF_FRAME_START_DELAY_MASK	,	V_1348
SDVO_PIPE_SEL_CPT	,	F_107
skylake_get_ddi_pll	,	F_628
drm_helper_mode_fill_fb_struct	,	F_891
drm_crtc_vblank_get	,	F_97
train_done	,	V_472
intel_cleanup_overlay	,	F_953
switch_to_fclk	,	V_971
pci_write_config_word	,	F_959
roundup_pow_of_two	,	F_637
intel_connector_unregister	,	F_942
drm_gem_object_reference	,	F_746
last_write_req	,	V_1120
DISPPLANE_8BPP	,	V_312
update_fbc	,	V_1231
PS_PLANE_SEL	,	F_249
"Unexpected PCH type %d\n"	,	L_145
kmalloc	,	F_728
flip_ready_vblank	,	V_1130
smp_rmb	,	F_302
end	,	V_1033
valleyview_crtc_enable	,	F_459
linkrate	,	V_714
"has_panel %d has_lvds %d has_ck505 %d\n"	,	L_137
"Failed to disable PCH transcoder\n"	,	L_48
sandybridge_pcode_write	,	F_361
intel_fdi_link_freq	,	F_6
i9xx_set_pipeconf	,	F_464
DPLL_CTRL1_LINK_RATE_MASK	,	F_429
drm_atomic_helper_commit_planes_on_crtc	,	F_805
iclk_virtual_root_freq	,	V_491
crtc_h	,	V_1009
pfit_domain	,	V_999
"Failed to enable PCH transcoder\n"	,	L_46
FP_N_DIV_MASK	,	V_1068
crtc_y	,	V_1037
IS_PINEVIEW	,	F_21
intel_runtime_pm_get	,	F_188
"FDI train 2 fail!\n"	,	L_59
i8xx_update_pll	,	F_561
PLANE_CTL_PLANE_GAMMA_DISABLE	,	V_413
crtc_w	,	V_1008
TRANSCODER_C	,	V_1362
PLANE_CTL_ORDER_RGBX	,	V_374
clock_set	,	V_873
crtc_x	,	V_1036
DRM_DEBUG	,	F_850
TRANSCODER_B	,	V_1361
"FDI RX state assertion failure (expected %s, current %s)\n"	,	L_18
vlv_pipe_to_channel	,	F_130
use_mmio_flip	,	F_717
tries	,	V_450
drm_crtc_vblank_count	,	F_735
ILK_eDP_A_DISABLE	,	V_1273
haswell_mode_set_planes_workaround	,	F_391
skl_uninit_cdclk	,	F_436
IS_I830	,	F_137
TRANSCODER_A	,	V_253
"Encoder config failure\n"	,	L_227
CONFIG_DRM_I915_FBDEV	,	F_655
gmch_m	,	V_755
gmch_n	,	V_756
y_offset	,	V_399
sb_lock	,	V_124
DRM_FORMAT_C8	,	V_313
POWER_DOMAIN_PORT_OTHER	,	V_589
max_width	,	V_1336
intel_find_encoder	,	F_1
HZ	,	V_481
intel_limits_ironlake_single_lvds	,	V_46
double_wide	,	V_260
CSC_MODE_YUV_TO_RGB	,	V_926
assert_plane_enabled	,	F_360
i9xx_get_pipe_config	,	F_570
drm_mode_config	,	V_1043
intel_dump_crtc_timings	,	F_761
CURSOR_ROTATE_180	,	V_1022
PFIT_CONTROL	,	V_579
CURBASE	,	F_640
gen6_fdi_link_train	,	F_291
"loop in pipe configuration computation\n"	,	L_229
intel_best_encoder	,	F_955
"Pipe [%d]:\n"	,	L_319
intel_modeset_update_staged_output_state	,	F_754
"[CONNECTOR:%d:%s]\n"	,	L_110
ironlake_crtc_compute_clock	,	F_599
cursor_size	,	V_1014
cursor_needs_physical	,	V_1215
phasedir	,	V_485
handle	,	V_1296
wait_event_timeout	,	F_309
cherryview_set_cdclk	,	F_446
PFIT_PGM_RATIOS	,	V_581
DISPLAY_IPS_CONTROL	,	V_553
DERRMR_PIPEB_PRI_FLIP_DONE	,	V_1115
connector	,	V_3
"p out of range\n"	,	L_6
intel_cpu_transcoder_set_m_n	,	F_384
FDI_RX_MISC	,	F_292
intel_crtc_control	,	F_472
GEN2_CURSOR_WIDTH	,	V_1340
get_pipe_config	,	V_1191
intel_framebuffer_init	,	F_203
drm_crtc_get_hv_timing	,	F_658
ironlake_pch_clock_get	,	F_611
ps_ctrl	,	V_417
vlv_find_best_dpll	,	F_39
SBI_SSCCTL	,	V_917
haswell_get_ddi_port_state	,	F_632
GAMMA_MODE	,	F_367
can_position	,	V_1222
num_transcoders	,	V_1371
QUIRK_INVERT_BRIGHTNESS	,	V_1307
skl_ddb_entry_equal	,	F_788
CONFIG_INTEL_IOMMU	,	F_174
err	,	V_73
drm_rect	,	V_1219
"[ENCODER:%d:%s] hw state readout: %s, pipe %c\n"	,	L_309
PIPECONF_INTERLACE_MASK_HSW	,	V_255
DPIO_K_SHIFT	,	V_794
"plane %c assertion failure, should be disabled but not\n"	,	L_25
plane_config	,	V_334
"framebuffer init failed %d\n"	,	L_291
assert_fdi_rx_pll_enabled	,	F_168
min_height	,	V_1331
PALETTE	,	F_365
cleanup_unpin	,	V_1140
"[CRTC:%d] mode restore failed, out of memory"	,	L_263
drm_plane_helper_check_update	,	F_833
hsw_enable_pc8	,	F_621
PIPESTAT	,	F_962
trans_dp_ctl	,	V_181
"cdclk change in progress\n"	,	L_128
"more active pll users than references: %i vs %i\n"	,	L_254
intel_modeset_gem_init	,	F_938
DISPPLANE_ROTATE_180	,	V_364
"  Power: %s\n"	,	L_320
tile_rows	,	V_308
valleyview_modeset_global_pipes	,	F_453
SDE_PORTD_HOTPLUG	,	V_115
modifier	,	V_292
i915_ggtt_view_rotated	,	V_288
intel_sbi_write	,	F_311
i915_terminally_wedged	,	F_744
"enable %s (active %d, on? %d) for crtc %d\n"	,	L_41
mode	,	V_419
SKL_NUM_SCALERS	,	V_1257
DSPFREQSTAT_MASK_CHV	,	V_670
intel_pipe_update_start	,	F_722
CCK_REG_DSI_PLL_CONTROL	,	V_125
gtt_offset	,	V_1091
DPIO_CHV_M1_DIV_BY_2	,	V_807
is_lvds	,	V_872
drm_crtc_index	,	F_858
GC_CLOCK_100_200	,	V_741
PCH_TRANS_HTOTAL	,	F_318
i915_gem_request_assign	,	F_688
DRM_FORMAT_VYUY	,	V_383
IPS_CTL	,	V_554
intel_display_power_get	,	F_150
skl_cdclk_get_vco	,	F_425
domains	,	V_691
"FDI requires downspread\n"	,	L_143
DDI_INIT_DISPLAY_DETECTED	,	V_1277
crtc_disable	,	V_423
uint16_t	,	T_6
DPLL_PORTB_READY_MASK	,	V_232
DSPFREQGUAR_SHIFT	,	V_660
intel_crtc_disable	,	F_474
struct_mutex	,	V_299
allow_power_down	,	V_972
DRM_FORMAT_ABGR8888	,	V_330
CHV_BLEND_LEGACY	,	V_687
D_COMP_RCOMP_IN_PROGRESS	,	V_976
ironlake_fdi_pll_enable	,	F_296
SFUSE_STRAP_DDID_DETECTED	,	V_1282
DRM_MODE_FB_MODIFIERS	,	V_346
"double wide: %i\n"	,	L_208
intel_backlight_unregister	,	F_947
PRIMPOS	,	F_220
INTEL_OUTPUT_UNKNOWN	,	V_590
FDI_TX_PLL_ENABLE	,	V_138
VLV_CMN_DW0	,	V_788
crtc_compute_clock	,	V_1197
linear_offset	,	V_352
PANEL_UNLOCK_REGS	,	V_156
TRANS_STATE_ENABLE	,	V_252
intel_connector	,	V_2
credits	,	V_676
SDVO_PIPE_SEL_CHV	,	F_108
PIPECONF_DITHER_EN	,	V_859
intel_sanitize_crtc	,	F_928
new_state	,	V_1211
"initial plane fb obj %p\n"	,	L_53
"enabled"	,	L_205
i9xx_disable_pll	,	F_138
drm_modeset_is_locked	,	F_860
to_intel_plane	,	F_242
PLANE_CTL_FORMAT_RGB_565	,	V_328
SKL_CDCLK_PREPARE_FOR_CHANGE	,	V_641
DPLL_CTRL1_LINK_RATE	,	F_431
DPLL_REFA_CLK_ENABLE_VLV	,	V_220
"PCode CDCLK freq set failed, (err %d, freq %d)\n"	,	L_96
req_cdclk	,	V_684
rps	,	V_551
INTEL_FRONTBUFFER_ALL_MASK	,	F_379
out_hang	,	V_1136
PIPECONF_8BPC	,	V_862
intel_fbc_update	,	F_371
ironlake_get_lanes_required	,	F_493
intel_prepare_plane_fb	,	F_826
disable_fbc	,	V_421
intel_gen3_queue_flip	,	F_708
"mismatch in DDB state pipe %c cursor "	,	L_234
FDI_DP_PORT_WIDTH	,	F_288
lpt_pch_enable	,	F_340
ring	,	V_1094
ilk_do_mmio_flip	,	F_720
DIV_ROUND_UP	,	F_245
"bad %s crtc mask\n"	,	L_72
intel_pre_disable_primary	,	F_374
SKL_CRTC_INDEX	,	V_532
PIPE_CONFIG_QUIRK_MODE_SYNC_FLAGS	,	V_1177
"%s pitch (%u) must be at less than %d\n"	,	L_286
mode_changed	,	V_675
intel_panel_use_ssc	,	F_516
dp_m_n	,	V_773
PLANE_CTL_FORMAT_XRGB_2101010	,	V_332
DSPCNTR	,	F_84
vlv_punit_read	,	F_441
base_bpp	,	V_1163
DRM_ROTATE_270	,	V_392
SPLL_PLL_ENABLE	,	V_953
WRPLL_CTL2	,	V_956
WRPLL_CTL1	,	V_954
intel_num_dvo_pipes	,	F_134
"[modeset]"	,	L_262
intel_put_shared_dpll	,	F_341
PIPEMISC_DITHER_6_BPC	,	V_929
DRM_MODE_DPMS_OFF	,	V_695
SPCNTR	,	F_91
assert_shared_dpll_enabled	,	F_149
atomic	,	V_1224
PCH_LVDS	,	V_149
transcoders	,	V_1360
GFP_KERNEL	,	V_525
DPIO_PHY1	,	V_208
intel_finish_page_flip_plane	,	F_255
DPIO_PHY0	,	V_206
enable_stall_check	,	V_1129
skl_dpll0_enable	,	F_426
MHz	,	F_491
MAX_CURSOR_WIDTH	,	V_1342
TRANS_DPLL_ENABLE	,	F_337
intel_get_shared_dpll	,	F_342
skl_detach_scalers	,	F_233
intel_finish_reset	,	F_265
mutex_init	,	F_902
intel_enable_pipe	,	F_162
drm_mode_connector_attach_encoder	,	F_957
mutex_unlock	,	F_62
"  SURF: %08x\n"	,	L_329
intel_dpll_hw_state	,	V_131
DPLL_MD	,	F_128
intel_crtc_reset	,	F_259
intel_attached_encoder	,	F_662
dpd_is_edp	,	V_1275
ibx_pch_dpll_mode_set	,	F_819
intel_plane_funcs	,	V_1246
PIPE_FLIPCOUNT_GM45	,	F_698
DSPADDR	,	F_216
scaler_users	,	V_535
POWER_DOMAIN_PLLS	,	V_240
"CRTC:%d Disabled scaler id %u.%u\n"	,	L_54
"pipe src size: %dx%d\n"	,	L_201
for_each_power_domain	,	F_418
get_display_clock_speed	,	V_654
PLANE_CTL_ROTATE_270	,	V_390
"disable %s (active %d, on? %d) for crtc %d\n"	,	L_43
intel_enable_primary_hw_plane	,	F_170
DSPSURF	,	F_215
drm_gem_object_unreference_unlocked	,	F_753
PIPE_CONF_CHECK_CLOCK_FUZZY	,	F_783
FDI_RX_IMR	,	F_287
"clamping display bpp (was %d) to default limit of 24\n"	,	L_188
PLANE_POS	,	F_251
intel_shared_dpll_commit	,	F_347
i915_gem_object_wait_rendering	,	F_275
mutex_lock	,	F_60
dspaddr_offset	,	V_362
SDE_PORTB_HOTPLUG_CPT	,	V_116
I915_FORMAT_MOD_Y_TILED	,	V_275
intel_uncore_forcewake_put	,	F_620
ERR_PTR	,	F_645
pipelined	,	V_294
intel_crtc_init	,	F_854
DPIO_M2DIV_MASK	,	V_790
mdelay	,	F_47
intel_disable_pipe	,	F_169
sandybridge_pcode_read	,	F_433
CURSOR_Y_SHIFT	,	V_1028
primary_get_hw_state	,	F_933
"dp: %i, gmch_m2: %u, gmch_n2: %u, link_m2: %u, link_n2: %u, tu2: %u\n"	,	L_196
size_aligned	,	V_339
encoders_cloneable	,	F_765
view	,	V_279
"failed to downclock LVDS!\n"	,	L_181
TRANSCODER_EDP	,	V_572
BXT_DE_PLL_PLL_ENABLE	,	V_614
IS_I85X	,	F_900
overlay	,	V_563
DPLLB_MODE_LVDS	,	V_822
crtc_state	,	V_32
__intel_set_mode_checks	,	F_801
intel_framebuffer_pitch_for_width	,	F_648
WARN	,	F_52
palreg	,	V_556
pci_dev	,	V_1311
transcoder_name	,	F_763
"Unsupported tiling 0x%llx!\n"	,	L_283
name	,	V_134
pineview_clock	,	F_25
PLANE_CTL	,	F_90
PLLB_REF_INPUT_SPREADSPECTRUMIN	,	V_836
"FDI RX PLL assertion failure (expected %s, current %s)\n"	,	L_20
drm_atomic_helper_swap_state	,	F_775
dmi_id_list	,	V_1322
for_each_intel_connector	,	F_755
D_COMP_COMP_DISABLE	,	V_975
intel_trans_dp_port_sel	,	F_339
INTEL_GMCH_VGA_DISABLE	,	V_1358
lowfreq_avail	,	V_767
"tiling_mode doesn't match fb modifier\n"	,	L_281
intel_modeset_check_state	,	F_485
"checking fdi config on pipe %c, lanes %i\n"	,	L_118
"pll6: 0x%x, pll8: 0x%x, pcsdw12: 0x%x\n"	,	L_211
"Timed out waiting for IPS enable\n"	,	L_90
DRM_MODE_FLAG_PVSYNC	,	V_517
BLM_PWM_ENABLE	,	V_960
cpt_verify_modeset	,	F_349
skl_ddb_allocation	,	V_1179
factor	,	V_937
intel_dp_get_m_n	,	F_603
CHV_BUFRIGHTENA1_MASK	,	V_224
outb	,	F_915
green	,	V_1030
"failed to pin boot fb on pipe %d\n"	,	L_314
BLC_PWM_PCH_CTL1	,	V_962
DP_DETECTED	,	V_1272
intel_init_gt_powersave	,	F_939
target	,	V_70
DPLL_LOCK_VLV	,	V_212
enc_to_mst	,	F_413
clock2	,	V_1173
"applying pipe b force quirk\n"	,	L_293
i9xx_format_to_fourcc	,	F_197
FDI_RX_IIR	,	F_290
intel_quirk	,	V_1314
clock1	,	V_1172
drm_crtc_vblank_off	,	F_403
"pitch (%d) must match tiling stride (%d)\n"	,	L_289
PIPECONF_DOUBLE_WIDE	,	V_261
adpa_pipe_enabled	,	F_113
HSYNC	,	F_323
"Changing CDCLK to %dKHz\n"	,	L_101
"failed to set mode on [CRTC:%d], err = %d\n"	,	L_270
DRM_MODE_FLAG_INTERLACE	,	V_843
FDI_DP_PORT_WIDTH_SHIFT	,	V_948
uint64_t	,	V_67
"\tscaler:%d src (%u, %u) %ux%u dst (%u, %u) %ux%u\n"	,	L_224
"Disabling SSC entirely\n"	,	L_140
waitqueue_active	,	F_308
GAMMA_MODE_MODE_SPLIT	,	V_559
broadwell_get_display_clock_speed	,	F_499
max_height	,	V_1337
DPIO_P2_SHIFT	,	V_792
intel_gen2_queue_flip	,	F_703
intel_disable_primary_plane	,	F_835
loopfilter	,	V_799
drm_device	,	V_9
CHV_BUFLEFTENA1_MASK	,	V_223
PIPECONF_COLOR_RANGE_SELECT	,	V_869
"asserting DPLL %s with no DPLL\n"	,	L_15
PCH_TRANS_VSYNCSHIFT	,	F_330
"Switching to FCLK failed\n"	,	L_161
intel_sdvo_init	,	F_874
intel_check_primary_plane	,	F_832
intel_crtc_has_pending_flip	,	F_276
phys_handle	,	V_1252
BXT_CDCLK_CD2X_DIV_SEL_4	,	V_606
intel_limits_ironlake_dac	,	V_47
assert_pipe	,	F_80
fbc	,	V_564
BXT_CDCLK_CD2X_DIV_SEL_1	,	V_609
DPIO_CHV_INT_COEFF_SHIFT	,	V_816
BXT_CDCLK_CD2X_DIV_SEL_2	,	V_607
lpt_reset_fdi_mphy	,	F_574
intel_wm_need_update	,	F_825
skl_cdclk_pcu_ready	,	F_432
crtc_vdisplay	,	V_438
desired_divisor	,	V_493
link_m	,	V_757
link_n	,	V_758
free_work	,	V_1137
crtc	,	V_29
DRM_FORMAT_YVYU	,	V_379
HAS_PCH_IBX	,	F_54
pipesrc	,	V_1103
DRM_FORMAT_ARGB8888	,	V_331
PAGE_SIZE	,	V_338
drm_rect_width	,	F_243
lcpll	,	V_716
pipeconf_val	,	V_243
mst_port	,	V_5
i915gm_get_display_clock_speed	,	F_509
CURPOS	,	F_641
"Failed to add [CONNECTOR:%d:%s] to state: %ld\n"	,	L_264
wait_for_atomic_us	,	F_575
to_intel_bo	,	F_894
DPLL_INTEGRATED_CRI_CLK_VLV	,	V_219
update_sprite_watermarks	,	V_1236
"applying inverted panel brightness quirk\n"	,	L_295
i9xx_crtc_off	,	F_471
intel_scaler	,	V_1255
post_disable	,	V_575
"Couldn't find PLL settings for mode!\n"	,	L_134
DREF_CPU_SOURCE_OUTPUT_DISABLE	,	V_907
flags	,	V_345
"unknown plane in flip command\n"	,	L_182
ironlake_get_initial_plane_config	,	F_609
I965_PIPECONF_ACTIVE	,	V_106
enabled	,	V_120
HBLANK	,	F_321
stride_alignment	,	V_1298
"  SRC: %08x\n"	,	L_321
"active connector not linked to encoder\n"	,	L_112
INT_MAX	,	V_87
stride_mult	,	V_942
intel_disable_gt_powersave	,	F_946
num_pipes	,	V_701
spin_unlock_irq	,	F_270
"%s hw state readout: crtc_mask 0x%08x, on %i\n"	,	L_308
DPIO_CHV_TDC_TARGET_CNT_MASK	,	V_818
display	,	V_264
"no such CRTC id\n"	,	L_276
intel_setup_overlay	,	F_940
GC_CLOCK_CONTROL_MASK	,	V_739
intel_crtc_update_cursor	,	F_377
intel_ddi_pll_select	,	F_626
interruptible	,	V_302
DISPLAY_FREQUENCY_STATUS_SHIFT	,	V_666
intel_pipe_has_type	,	F_10
"setting up %s\n"	,	L_40
intel_init_clock_gating	,	F_918
has_pch_encoder	,	V_259
width	,	V_344
intel_find_initial_plane_obj	,	F_209
vtotal	,	V_854
IS_HSW_ULT	,	F_501
"dpll_hw_state: dpll: 0x%x, dpll_md: 0x%x, "	,	L_215
"pll on state mismatch (expected %i, found %i)\n"	,	L_257
"  HBLANK: %08x\n"	,	L_336
do_intel_finish_page_flip	,	F_691
IS_MOBILE	,	F_123
num	,	V_744
bxt_get_ddi_pll	,	F_627
TRANS_DDI_FUNC_ENABLE	,	V_135
mode_cmd	,	V_336
"probing SDVOB\n"	,	L_277
"  POS: %08x\n"	,	L_327
vlv_PLL_is_optimal	,	F_36
BUNIT_REG_BISOC	,	V_667
intel_connector_check_state	,	F_480
panel_use_ssc	,	V_759
PCH_PP_STATUS	,	V_957
gpu_error	,	V_430
intel_cleanup_gt_powersave	,	F_954
freq_320	,	V_673
"dp: %i, gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n"	,	L_195
PLANE_CTL_YUV422_YVYU	,	V_380
used_ports	,	V_1161
for_each_pipe	,	F_87
visible	,	V_263
drm_pending_vblank_event	,	V_1132
power_domain_on	,	V_1365
intel_limits_i8xx_dvo	,	V_64
UTIL_PIN_ENABLE	,	V_965
"  HTOTAL: %08x\n"	,	L_335
ffs	,	F_673
skylake_get_pfit_config	,	F_605
check_single_encoder_cloning	,	F_766
intel_complete_page_flips	,	F_253
SBI_SSCDIVINTPHASE_PROPAGATE	,	V_499
SKL_MIN_SRC_W	,	V_536
PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT	,	V_939
cdctl	,	V_713
fdi_dotclock	,	V_704
chv_crtc_clock_get	,	F_569
ironlake_get_pipe_config	,	F_610
MI_WAIT_FOR_PLANE_B_FLIP	,	V_1096
POWER_DOMAIN_PIPE_A	,	V_685
DPIO_AFC_RECAL	,	V_820
valleyview_calc_cdclk	,	F_447
"creating tmp fb for load-detection\n"	,	L_173
SKL_MIN_SRC_H	,	V_537
drm_connector	,	V_35
lvds_ssc_freq	,	V_763
lcpll1	,	V_712
"adjusted mode:\n"	,	L_199
err_printf	,	F_964
intel_framebuffer	,	V_883
PORT_TRANS_SEL_CPT	,	F_111
intel_fdi_normal_train	,	F_284
PIPEMISC_DITHER_8_BPC	,	V_930
POWER_DOMAIN_VGA	,	V_1352
intel_fill_fb_ggtt_view	,	F_181
HSW_CDCLK_LIMIT	,	V_721
unpin_work_count	,	V_474
lpt_enable_clkout_dp	,	F_577
addr	,	V_1128
RAWCLK_FREQ_MASK	,	V_15
drm_encoder_crtc_ok	,	F_812
DPLL_CTRL1_OVERRIDE	,	F_430
hpd_irq_setup	,	V_426
DPIO_CHV_P1_DIV_SHIFT	,	V_804
DSPLINOFF	,	F_225
int_crt_support	,	V_1274
INTEL_OUTPUT_DISPLAYPORT	,	V_591
encoder_enabled	,	V_698
PCH_DREF_CONTROL	,	V_174
"reusing fbdev for load-detection framebuffer\n"	,	L_174
queue_work	,	F_305
hsw_read_dcomp	,	F_614
GC_DISPLAY_CLOCK_333_MHZ_PNV	,	V_730
other_crtc	,	V_699
"probing HDMI on SDVOC\n"	,	L_280
limited_color_range	,	V_868
HAS_PIPE_CXSR	,	F_564
plane	,	V_164
"[CRTC:%d]%s config %p for pipe %c\n"	,	L_191
atomic_set	,	F_702
IS_PINEVIEW_M	,	F_898
intel_finish_fb	,	F_274
intel_shared_dpll_start_config	,	F_345
"crtc_state = %p scaler_users = 0x%x\n"	,	L_79
intel_fb_obj	,	F_184
"crtc's computed active state doesn't match tracked active state "	,	L_247
pll_dw1	,	V_888
pll_dw0	,	V_887
cntl	,	V_1006
x_offset	,	V_398
cursor_size_ok	,	F_642
pll_dw3	,	V_890
pll_dw2	,	V_889
SDE_PORTB_HOTPLUG	,	V_111
SBI_SSCDIVINTPHASE_DIVSEL	,	F_313
error_ppm	,	V_84
"Unsupported divider value\n"	,	L_131
FDI_TX_ENHANCE_FRAME_ENABLE	,	V_443
DPLL_PORTC_READY_MASK	,	V_233
cpu_fifo_underrun_disabled	,	V_1349
intel_unpin_fb_obj	,	F_194
i9xx_misc_get_display_clock_speed	,	F_506
IS_I915G	,	F_497
PANEL_POWER_ON	,	V_154
HAS_PCH_SPLIT	,	F_4
CDCLK_FREQ_SEL_MASK	,	V_632
EIO	,	V_1142
tmp_state	,	V_1162
diff	,	V_1174
PS_SCALER_MODE_DYN	,	V_1256
"plane bpp: %i, pipe bpp: %i, dithering: %i\n"	,	L_231
intel_unpin_work	,	V_475
link_bw	,	V_703
DPIO_CHV_INT_LOCK_THRESHOLD_MASK	,	V_812
DRM_FORMAT_MOD_NONE	,	V_273
vlv_update_pll	,	F_539
QUIRK_BACKLIGHT_PRESENT	,	V_1308
skylake_pfit_update	,	F_352
base_aligned	,	V_337
LVDS_PIPEB_SELECT	,	V_150
i915_reset_in_progress	,	F_277
"invalid fdi lane config on pipe %c: %i lanes\n"	,	L_119
RCS	,	V_1112
TRANS_DP_PORT_SEL_MASK	,	V_182
"plane %d assertion failure, should be off on pipe %c but is still active\n"	,	L_27
find_dpll	,	V_874
skl_plane_ctl_format	,	F_237
drm_atomic_set_crtc_for_plane	,	F_659
PCH_ADPA	,	V_202
intel_has_pending_fb_unpin	,	F_299
new_crtc	,	V_1052
PCH_SDVOB	,	V_1284
intel_init_quirks	,	F_910
"  CONF: %08x\n"	,	L_334
quirk_backlight_present	,	F_908
ironlake_set_pipeconf	,	F_385
"PCH GTC enabled\n"	,	L_158
EBUSY	,	V_1134
intel_prepare_shared_dpll	,	F_144
sel	,	V_507
DREF_NONSPREAD_SOURCE_ENABLE	,	V_901
skl_do_mmio_flip	,	F_719
hw_lock	,	V_552
PANEL_UNLOCK_MASK	,	V_155
INIT_WORK	,	F_730
"Panel power on\n"	,	L_153
set	,	V_1203
fourcc	,	V_881
crtc_hblank_start	,	V_846
CURSOR_MODE	,	V_159
intel_pipe_config_compare	,	F_778
"IBX PCH hdmi port still using transcoder B\n"	,	L_34
i915_gem_object_create_stolen_for_preallocated	,	F_202
scanline_offset	,	V_1196
pll6	,	V_1152
vlv_program_pfi_credits	,	F_456
pll0	,	V_1148
pll1	,	V_1149
pll2	,	V_1150
PCH_FP0	,	F_817
pll3	,	V_1151
PCH_FP1	,	F_818
intel_mark_busy	,	F_678
ibx_pch_dpll_disable	,	F_821
I915_NUM_PLLS	,	V_1210
pll8	,	V_1153
config	,	V_93
ilk_wm_get_hw_state	,	F_937
DRM_DEBUG_KMS	,	F_148
intel_runtime_pm_put	,	F_192
drmmode_crtc	,	V_1266
i9xx_pfit_disable	,	F_469
DPLL_CTRL1_LINK_RATE_810	,	V_637
intel_psr_init	,	F_883
fastboot	,	V_436
DP_PIPE_SELECT_CHV	,	F_105
SBI_SSCDIVINTPHASE_DIVSEL_MASK	,	V_496
"for crtc_state = %p scaler_id = %d\n"	,	L_89
DP_PORT_EN	,	V_179
TRANS_DP_OUTPUT_ENABLE	,	V_514
in_interrupt	,	F_738
INTEL_FRONTBUFFER_CURSOR	,	F_827
drm_crtc_vblank_put	,	F_98
dslreg	,	V_528
vco_freq	,	V_651
intel_primary_plane_create	,	F_841
intel_shared_dpll	,	V_127
calculated_clock	,	V_82
cursor_bo	,	V_1250
I915_FORMAT_MOD_Yf_TILED	,	V_276
fp1	,	V_690
fp0	,	V_689
gen6_rps_busy	,	F_680
fp2	,	V_766
trans_dp_ctl_reg	,	V_180
target_clock	,	V_88
ndelay	,	F_617
hdmi_pipe_enabled	,	F_106
INTEL_OUTPUT_DSI	,	V_258
DRM_ERROR	,	F_127
dot_limit	,	V_76
line_mask	,	V_102
SBI_SSCDIVINTPHASE_INCVAL	,	F_315
fb	,	V_92
i915_mutex_lock_interruptible	,	F_647
"FDI train 1 fail on vswing %d\n"	,	L_64
intel_opregion_notify_encoder	,	F_400
SOUTH_DSPCLK_GATE_D	,	V_980
cursor	,	V_1007
work_struct	,	V_1084
SKL_PS_WIN_POS	,	F_235
reset_counter	,	V_431
DPIO_POST_DIV_HDMIDP	,	V_795
fp	,	V_765
"  CNTR: %08x\n"	,	L_324
intel_shared_dpll_init	,	F_823
ironlake_check_encoder_dotclock	,	F_794
pipe_required_fdi_lanes	,	F_487
drm_modeset_lock_all	,	F_264
DPIO_CHV_INT_LOCK_THRESHOLD_SHIFT	,	V_814
PLL_REF_SDVO_HDMI_MULTIPLIER_MASK	,	V_950
INTEL_OUTPUT_DVO	,	V_63
pgm_ratios	,	V_582
"vco out of range\n"	,	L_8
i8xx_primary_formats	,	V_1245
intel_disable_cursor_plane	,	F_851
GC_CLOCK_100_133	,	V_743
lpt_init_pch_refclk	,	F_579
"Cursor [%d]:\n"	,	L_331
ibx_digital_port_connected	,	F_53
scalers	,	V_371
intel_dp_init	,	F_873
intel_fb_stride_alignment	,	F_230
obj	,	V_296
FDI_FS_ERRC_ENABLE	,	V_448
"Something enabled VGA plane, disabling it\n"	,	L_306
intel_sanitize_encoder	,	F_930
intel_disable_shared_dpll	,	F_151
PIPECONF_BPC_MASK	,	V_245
"FDI dotclock and encoder dotclock mismatch, fdi: %i, encoder: %i\n"	,	L_261
intel_irqs_enabled	,	F_613
PORT_A	,	V_584
"[ENCODER:%d:%s] has active connectors but no active pipe!\n"	,	L_304
PORT_E	,	V_998
PORT_D	,	V_114
"[CRTC:%d] [NOFB]\n"	,	L_269
PORT_C	,	V_112
PORT_B	,	V_110
sprite_name	,	F_92
ibx_assert_pch_refclk_enabled	,	F_99
crtc_hdisplay	,	V_437
DPIO_CHV_K_DIV_SHIFT	,	V_806
MISSING_CASE	,	F_178
fb_modifier	,	V_291
intel_ddi_enable_pipe_clock	,	F_396
"FDI mPHY reset de-assert timeout\n"	,	L_142
g4x_find_best_dpll	,	F_35
bit	,	V_109
mutex_is_locked	,	F_185
bits_per_pixel	,	V_366
drm_atomic_helper_cleanup_planes	,	F_806
intel_limits_vlv	,	V_60
"Power well on\n"	,	L_149
dev_priv	,	V_12
_TRANSA_CHICKEN2	,	V_254
skylake_update_primary_plane	,	F_240
DPLL_FPA01_P1_POST_DIV_MASK_I830	,	V_1076
min_scale	,	V_1223
context	,	V_1144
FDI_RX_SYMBOL_LOCK	,	V_451
id	,	V_239
PLANE_CTL_TILED_MASK	,	V_945
"mismatch in DDB state pipe %c plane %d "	,	L_232
"Kicking stuck page flip: queued at %d, now %d\n"	,	L_183
intel_fb_funcs	,	V_1301
FDI_MPHY_IOSFSB_RESET_CTL	,	V_910
PLL_REF_INPUT_MASK	,	V_1060
"active encoder with no crtc\n"	,	L_241
intel_load_detect_pipe	,	V_1038
surface	,	V_1367
PLANE_OFFSET	,	F_246
"disabled"	,	L_206
"en"	,	L_70
FP_CB_TUNE	,	V_938
skl_wm_get_hw_state	,	F_936
"failed to disable transcoder %c\n"	,	L_47
i915_ggtt_view	,	V_278
drm_modeset_acquire_ctx	,	V_1040
DREF_NONSPREAD_SOURCE_MASK	,	V_176
skl_cdclk_wait_for_pcu_ready	,	F_434
IS_BROXTON	,	F_19
has_cpu_edp	,	V_895
i830_get_display_clock_speed	,	F_512
intel_init_dpio	,	F_118
"[hw state]"	,	L_251
intel_finish_crtc_commit	,	F_837
"linear"	,	L_288
LCPLL_CLK_FREQ_337_5_BDW	,	V_724
GCFGC	,	V_727
drm_framebuffer_unregister_private	,	F_671
ALIGN	,	F_180
intel_limits_i9xx_lvds	,	V_61
ivb_manual_fdi_link_train	,	F_294
"CRTC bw constrained, retrying\n"	,	L_230
drm_atomic_get_crtc_state	,	F_454
PIPE_DATA_N_G4X	,	F_536
GC_DISPLAY_CLOCK_200_MHZ_PNV	,	V_732
"num_scalers: %d, scaler_users: 0x%x, scaler_id: %d\n"	,	L_202
u16	,	T_5
PIPE_B	,	V_151
PIPE_A	,	V_142
"no pipe available for load-detect\n"	,	L_172
crtc_hblank_end	,	V_847
intel_pipe_update_end	,	F_723
PIPE_C	,	V_504
drm_gem_object_unreference	,	F_205
SKL_MAX_DST_W	,	V_542
DPLL_INTEGRATED_CLOCK_VLV	,	V_778
m1	,	V_20
m2	,	V_21
flush_scheduled_work	,	F_951
VLV_PLL_DW10	,	F_542
VLV_PLL_DW11	,	F_545
"WRPLL1 enabled\n"	,	L_151
PFIT_ENABLE	,	V_580
off	,	V_693
DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW	,	V_826
to_i915	,	F_260
intel_tv_init	,	F_882
expected_mask	,	V_229
i915_gem_object_unpin_from_display_plane	,	F_193
intel_display_power_put	,	F_152
power_well_driver	,	V_1364
SKL_MAX_DST_H	,	V_543
ironlake_pch_transcoder_set_timings	,	F_317
default_credits	,	V_677
POWER_DOMAIN_PIPE_PANEL_FITTER	,	F_416
SP_ENABLE	,	V_171
SBI_SSCDIVINTPHASE_INCVAL_MASK	,	V_497
hsync_end	,	V_853
SKL_REVID_D0	,	V_1278
has_drrs	,	V_771
possible_crtcs	,	V_1050
vlv_force_pll_on	,	F_555
pdev	,	V_726
dmi_check_system	,	F_911
for_each_encoder_on_crtc	,	F_11
drm_encoder	,	V_696
drm_mode_copy	,	F_666
drm_crtc_vblank_reset	,	F_929
port_mask	,	V_230
PUNIT_REG_DSPFREQ	,	V_658
hsw_disable_pc8	,	F_622
"ddi_pll_sel: %u; dpll_hw_state: "	,	L_212
u32	,	T_1
SBI_GEN0_CFG_BUFFENABLE_DISABLE	,	V_921
PP_CONTROL	,	V_152
I915_FORMAT_MOD_X_TILED	,	V_274
limit	,	V_41
"failed to set mode on load-detect pipe\n"	,	L_176
CHV_CMN_DW14	,	F_132
CHV_CMN_DW13	,	F_547
locked	,	V_143
intel_cleanup_plane_fb	,	F_830
"(expected %i, found %i)\n"	,	L_240
mm	,	V_301
"PCH LVDS enabled on transcoder %c, should be disabled\n"	,	L_36
DISPPLANE_TRICKLE_FEED_DISABLE	,	V_361
intel_enable_pipe_a	,	F_926
FDI_RX_BIT_LOCK	,	V_452
has_connectors	,	V_1207
"off"	,	L_12
ironlake_fdi_disable	,	F_298
BXT_DE_PLL_RATIO_MASK	,	V_617
intel_display_set_init_power	,	F_419
entry	,	V_1270
"s"	,	L_299
"  BASE: %08x\n"	,	L_332
sr1	,	V_1323
DPLL_FPA01_P1_POST_DIV_SHIFT	,	V_827
I915_STATE_WARN	,	F_58
spin_lock_irqsave	,	F_692
"cursor on pipe %c assertion failure (expected %s, current %s)\n"	,	L_22
DREF_SSC1_ENABLE	,	V_903
DRM_PLANE_TYPE_CURSOR	,	V_1158
intel_set_cpu_fifo_underrun_reporting	,	F_372
intel_gen7_queue_flip	,	F_711
DPLL_MD_UDI_MULTIPLIER_SHIFT	,	V_779
p1	,	V_23
p2	,	V_24
DPIO_CHV_TDC_TARGET_CNT_SHIFT	,	V_819
"pll0: 0x%x, pll1: 0x%x, pll2: 0x%x, pll3: 0x%x, "	,	L_210
intel_set_pipe_csc	,	F_395
drm_crtc_state	,	V_674
i915_gem_object_get_fence	,	F_190
PLANE_CTL_YUV422_VYUY	,	V_384
"pch pfit: pos: 0x%08x, size: 0x%08x, %s\n"	,	L_204
drm_framebuffer	,	V_280
for_each_connector_in_state	,	F_13
assert_pll	,	F_56
bpc	,	V_511
intel_limits_ironlake_single_lvds_100m	,	V_45
pre_disable_primary	,	V_1229
"Staged freeing scaler id %d.%d from %s:%d "	,	L_78
ok	,	V_870
on	,	V_237
bpp	,	V_935
bps	,	V_936
src	,	V_414
control	,	V_578
intel_pipe_set_base_atomic	,	F_252
cleanup_pending	,	V_1139
dspcntr	,	V_353
QUIRK_PIPEB_FORCE	,	V_162
u64	,	V_1078
offsets	,	V_1135
pf	,	V_1102
PLANE_CTL_ENABLE	,	V_170
FDI_LINK_TRAIN_NONE_IVB	,	V_442
"crtc's computed enabled state doesn't match tracked enabled state "	,	L_248
helper_private	,	V_1208
VGA_FAST_MODE_DISABLE	,	V_681
handles	,	V_1303
DPLL_EXT_BUFFER_ENABLE_VLV	,	V_776
PIPEMISC_DITHER_TYPE_SP	,	V_934
I915_TILING_X	,	V_342
TRANS_DPLLB_SEL	,	F_338
assert_pipe_enabled	,	F_171
I915_WRITE	,	F_124
in_use	,	V_372
FDI_RX_TUSIZE1	,	F_335
plane_size	,	V_397
TRANS_DDI_PORT_SHIFT	,	V_997
DPLL_CTRL1_SSC	,	F_428
DPIO_CHV_GAIN_CTRL_SHIFT	,	V_817
pi_value	,	V_495
ADPA_PIPE_SELECT	,	F_114
SDVO_MULTIPLIER_MASK	,	V_892
VLV_PLL_DW9	,	F_521
intel_rotation_90_or_270	,	F_182
intel_ring_begin	,	F_704
VLV_PLL_DW5	,	F_543
HAS_PCH_CPT	,	F_100
HAS_GMCH_DISPLAY	,	F_165
VLV_PLL_DW7	,	F_544
VLV_PLL_DW8	,	F_540
"STANDARD"	,	L_221
pipe_bpp	,	V_706
I915_TILING_Y	,	V_1299
VLV_PLL_DW3	,	F_541
dp_pipe_enabled	,	F_103
lvds_border_bits	,	V_879
old	,	V_1039
smp_wmb	,	F_701
intel_mode_from_pipe_config	,	F_563
PIPECONF_10BPC	,	V_863
RETRY	,	V_708
ibx_pch_dpll_enable	,	F_820
skl_boot_cdclk	,	V_649
intel_crtc_mode_get	,	F_675
DPLL_CTRL1_LINK_RATE_2160	,	V_715
"  VSYNC: %08x\n"	,	L_340
DRM_PLANE_TYPE_OVERLAY	,	V_1214
drm_mode_config_init	,	F_921
FP_M1_DIV_MASK	,	V_1062
skl_format_to_fourcc	,	F_198
ro	,	V_1204
device	,	V_1316
POWER_DOMAIN_PORT_DSI	,	V_594
link_clock	,	V_751
VSYNCSHIFT	,	F_331
to_intel_plane_state	,	F_172
hw_state	,	V_132
FDI_LINK_TRAIN_PATTERN_2_CPT	,	V_466
INTEL_OUTPUT_EDP	,	V_440
drm_mode_set_crtcinfo	,	F_771
intel_crtc_in_use	,	F_772
display_info	,	V_1143
lpt_disable_pch_transcoder	,	F_161
intel_get_pipe_from_connector	,	F_859
PLANE_CTL_TILED_YF	,	V_387
INTEL_GMCH_CTRL	,	V_1355
_CURACNTR	,	V_157
"Switching back to LCPLL failed\n"	,	L_165
pipe_config	,	V_210
drm_framebuffer_unreference	,	F_207
"FDI mPHY reset assert timeout\n"	,	L_141
intel_wait_for_pipe_off	,	F_48
INTEL_INFO	,	F_49
old_fb	,	V_427
"Failed to add [CRTC:%d] to state: %ld\n"	,	L_265
cur_state	,	V_122
mst_encoders	,	V_7
atomic_read	,	F_278
u8	,	T_9
"%s PLANE:%d plane: %u.%u idx: %d "	,	L_218
intel_plane_restore	,	F_358
hweight32	,	F_793
uint32_t	,	T_4
panel_pipe	,	V_141
drm_rect_height	,	F_244
intel_crtc_disable_planes	,	F_261
"DPLL0 not locked\n"	,	L_100
check_plane	,	V_1241
DREF_SUPERSPREAD_SOURCE_MASK	,	V_177
"connector's staged encoder doesn't match current encoder\n"	,	L_235
SBI_SSCDIVINTPHASE6	,	V_498
SDE_PORTD_HOTPLUG_CPT	,	V_118
load_detect_temp	,	V_1048
"[CRTC:%d] found active mode: "	,	L_311
INTEL_OUTPUT_ANALOG	,	V_51
i9xx_dpll_compute_m	,	F_26
i9xx_update_primary_plane	,	F_214
"dis"	,	L_71
cursor_height	,	V_1339
max_n	,	V_78
has_lvds	,	V_894
tu	,	V_754
DPIO_POST_DIV_SHIFT	,	V_796
mode_set_atomic	,	V_420
gen6_rps_idle	,	F_682
dest	,	V_1220
intel_setup_outputs	,	F_867
"fdi link bw constraint, reducing pipe bpp to %i\n"	,	L_124
frequency	,	V_602
ctrl1	,	V_990
intel_frontbuffer_flip_prepare	,	F_751
"PCode CDCLK freq change notify failed (err %d, freq %d)\n"	,	L_93
hsync_start	,	V_711
PLANE_CTL_ROTATE_90	,	V_393
transcoder	,	V_96
MI_LOAD_REGISTER_IMM	,	F_714
plane_to_crtc_mapping	,	V_1088
"  HSYNC: %08x\n"	,	L_337
lpt_program_fdi_mphy	,	F_576
"failed to read control word\n"	,	L_315
drm_display_mode	,	V_434
DPLL_SDVO_HIGH_SPEED	,	V_825
is_sdvo	,	V_821
intel_limits_i9xx_sdvo	,	V_55
"port clock: %d\n"	,	L_200
"using %s for pipe %c\n"	,	L_76
MI_WAIT_FOR_EVENT	,	V_1098
modeset_crtc	,	V_1199
LGC_PALETTE	,	F_366
"disabling pfit, current: 0x%08x\n"	,	L_109
VLV_PLL_DW9_BCAST	,	V_787
pixel_multiplier	,	V_573
other_crtc_state	,	V_700
x1	,	V_415
intel_crtc_restore_mode	,	F_808
pnv_dpll_compute_fp	,	F_517
DRM_ROTATE_180	,	V_363
intel_ddi_enable_transcoder_func	,	F_398
DRM_MODE_DPMS_ON	,	V_697
BUG_ON	,	F_122
pending	,	V_429
"buffer is too small\n"	,	L_273
intel_pipe_will_have_type	,	F_12
M2_N2	,	V_775
"[CRTC:%d] hw state readout: %s\n"	,	L_307
D_COMP_HSW	,	V_968
"Removing stuck page flip\n"	,	L_67
ironlake_compute_dpll	,	F_598
"LP PCH doesn't have FDI\n"	,	L_144
intel_modeset_cleanup	,	F_945
wm	,	V_1182
wq	,	V_479
DERRMR_PIPEC_PRI_FLIP_DONE	,	V_1116
acquire_ctx	,	V_1055
"mode\n"	,	L_179
DSPSURFLIVE	,	F_697
"DPLL %d failed to lock\n"	,	L_37
drm_mode_fb_cmd2	,	V_335
"[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n"	,	L_171
DSPFREQSTAT_SHIFT_CHV	,	V_671
port_clock	,	V_798
DISPPLANE_SEL_PIPE_B	,	V_356
pcsdw12	,	V_1154
DRM_FORMAT_XRGB8888	,	V_319
"failed to attach phys object\n"	,	L_271
"CRTC:%d using pre-allocated %s\n"	,	L_73
CURSOR_MODE_256_ARGB_AX	,	V_1020
intel_encoder	,	V_1
INTELPllInvalid	,	F_31
intel_connector_in_mode_set	,	F_809
intel_set_pch_fifo_underrun_reporting	,	F_386
HSW_NDE_RSTWRN_OPT	,	V_621
TRANS_DDI_EDP_INPUT_A_ON	,	V_1003
connector_state	,	V_37
lut_b	,	V_562
DPLL_ID_PCH_PLL_A	,	V_949
TU_SIZE	,	F_524
DPLL_ID_PCH_PLL_B	,	V_509
conf	,	V_1372
VTOTAL	,	F_325
FDI_LINK_TRAIN_NORMAL_CPT	,	V_446
"\tFB:%d, fb = %ux%u format = 0x%x"	,	L_223
get_config	,	V_1192
max_pixclk	,	V_672
possible_crtc	,	V_1042
PIPE_CONF_CHECK_FLAGS	,	F_782
"requested mode:\n"	,	L_198
shared_dplls	,	V_129
lut_r	,	V_560
DIV_ROUND_CLOSEST	,	F_9
PCH_PP_ON_DELAYS	,	V_146
intel_pch_rawclk	,	F_2
lut_g	,	V_561
SKL_MAX_SRC_H	,	V_541
UTIL_PIN_CTL	,	V_964
intel_framebuffer_size_for_mode	,	F_649
i915_gem_object_pin_to_display_plane	,	F_189
assert_panel_unlocked	,	F_73
i915_ggtt_view_normal	,	V_286
chv_prepare_pll	,	F_460
CSC_BLACK_SCREEN_OFFSET	,	V_927
lvds_use_ssc	,	V_761
intel_pch_transcoder_set_m_n	,	F_522
assert_fdi_tx	,	F_65
cmn_dw13	,	V_886
DPLL	,	F_57
assert_fdi_rx_enabled	,	F_155
SKL_MAX_SRC_W	,	V_540
ckey	,	V_544
"FDI train 2 done.\n"	,	L_58
PS_FILTER_MEDIUM	,	V_546
sdvo_tv_clock	,	V_834
DISPPLANE_PIPE_CSC_ENABLE	,	V_365
PF_WIN_SZ	,	F_283
TRANS_DP_PORT_SEL_B	,	V_197
force	,	V_1233
TRANS_DP_PORT_SEL_C	,	V_199
TRANS_DP_PORT_SEL_D	,	V_201
stride_div	,	V_395
bridge_dev	,	V_1357
trace_i915_flip_request	,	F_752
kfree	,	F_210
I915_STATE_WARN_ON	,	F_96
drm_gem_handle_create	,	F_888
"D_COMP RCOMP still in progress\n"	,	L_163
MI_DISPLAY_FLIP_PLANE	,	F_706
FDI_RX_FDI_DELAY_90	,	V_463
out	,	V_1201
gen	,	V_105
LVDS_CLKB_POWER_UP	,	V_1075
drm_crtc_helper_add	,	F_857
intel_alloc_initial_plane_obj	,	F_199
DPLLB_MODE_DAC_SERIAL	,	V_823
LCPLL_CLK_FREQ_450	,	V_722
source_encoder	,	V_1160
drm_plane_index	,	F_351
"probing HDMI on SDVOB\n"	,	L_278
i9xx_get_refclk	,	F_42
PLANE_CTL_FORMAT_XRGB_8888	,	V_329
PLANE_CTL_YUV422_YUYV	,	V_378
"p1 out of range\n"	,	L_2
"Couldn't disable DPLL0\n"	,	L_104
cpt_set_fdi_bc_bifurcation	,	F_332
auxdiv	,	V_484
to_intel_framebuffer	,	F_204
PCH_TRANS_VSYNC	,	F_328
i915_gem_object_unpin_fence	,	F_195
assert_fdi_rx	,	F_69
CURSOR_PIPE_CSC_ENABLE	,	V_1021
assert_pipe_disabled	,	F_121
CDCLK_FREQ_DECIMAL_MASK	,	V_612
SFUSE_STRAP_DDIC_DETECTED	,	V_1281
EINVAL	,	V_300
"pll enabled crtcs mismatch (expected %i, found %i)\n"	,	L_259
PFI_CREDIT_31	,	V_679
DISPPLANE_PIXFORMAT_MASK	,	V_885
PIPECONF_INTERLACE_W_SYNC_SHIFT	,	V_866
depth	,	V_1034
intel_lvds_init	,	F_868
CHV_BLEND	,	F_462
assert_fdi_tx_pll_enabled	,	F_71
DRM_MODE_FLAG_NVSYNC	,	V_1165
hsw_write_dcomp	,	F_615
DP_PIPE_MASK	,	V_184
ironlake_pfit_disable	,	F_401
intel_gen4_compute_page_offset	,	F_196
POWER_DOMAIN_PORT_DDI_A_4_LANES	,	V_585
with_fdi	,	V_914
ironlake_pch_enable	,	F_334
PIPE_LINK_M_G4X	,	F_537
data	,	V_1261
FDI_LINK_TRAIN_PATTERN_1_IVB	,	V_469
MCURSOR_GAMMA_ENABLE	,	V_1017
CCK_FUSE_REG	,	V_652
PLANE_CTL_ROTATE_180	,	V_391
CRTC_STEREO_DOUBLE	,	V_1167
IS_BDW_ULT	,	F_866
"PCH refclk assertion failure, should be active but is disabled\n"	,	L_29
pch_fifo_underrun_disabled	,	V_1350
intel_do_mmio_flip	,	F_721
i9xx_set_pll_dividers	,	F_465
I915_READ_NOTRACE	,	F_362
SUPPORTS_INTEGRATED_HDMI	,	F_878
DPIO_CHV_FEEDFWD_GAIN_SHIFT	,	V_811
ironlake_disable_pch_transcoder	,	F_158
lvds	,	V_1073
LVDS_PIPE_MASK	,	V_191
drm_mode_config_cleanup	,	F_952
PF_PIPE_SEL_MASK_IVB	,	V_947
preferred_depth	,	V_1332
lvds_pipe_enabled	,	F_110
"[CONNECTOR:%d:%s] to [CRTC:%d]\n"	,	L_267
LCPLL_CD_SOURCE_FCLK_DONE	,	V_973
PIPECONF_ENABLE	,	V_163
"Backlight polarity reversed on %s\n"	,	L_297
CCK_FUSE_HPLL_FREQ_MASK	,	V_653
intel_set_mode_with_config	,	F_807
intel_reduce_m_n_ratio	,	F_513
intel_display_error_state	,	V_1359
I915_MAX_PIPES	,	V_598
drm_crtc_find	,	F_862
DREF_SSC_SOURCE_ENABLE	,	V_904
SKL_PS_PWR_GATE	,	F_250
SPRITE_ENABLE	,	V_172
modeset_global_resources	,	V_600
PIPE_CONF_QUIRK	,	F_784
fdi_lanes	,	V_454
GCI_CONTROL	,	V_680
"using SSC reference clock of %d kHz\n"	,	L_130
quirk_ssc_force_disable	,	F_906
D_COMP_COMP_FORCE	,	V_979
FDI_RX_PLL_ENABLE	,	V_139
spin_lock	,	F_739
cz_freq	,	V_678
i965_primary_formats	,	V_1244
PCH_DPLL_SEL	,	V_508
"DBuf power enable timeout!\n"	,	L_98
LCPLL_CLK_FREQ_54O_BDW	,	V_723
"encoder's computed active state doesn't match tracked active state "	,	L_242
"FDI train 2 fail on vswing %d\n"	,	L_66
pixel_clock	,	V_750
"ddi_pll_sel: %u; dpll_hw_state: ebb0: 0x%x, "	,	L_209
intel_cpu_transcoder_get_m_n	,	F_602
"[setup_hw_state]"	,	L_312
TRANS_CHICKEN2_TIMING_OVERRIDE	,	V_244
GAMMA_MODE_MODE_8BIT	,	V_928
rotation_property	,	V_1248
dpll_reg	,	V_231
DREF_SSC_SOURCE_DISABLE	,	V_908
SDVO_DETECTED	,	V_1283
intel_enable_shared_dpll	,	F_147
rgb_order	,	V_326
display_clock_mode	,	V_899
"fdi/pch: %i, lanes: %i, gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n"	,	L_194
DRM_MODE_ENCODER_DPMST	,	V_1190
