// Seed: 1219322333
module module_0 (
    output tri0 id_0,
    output supply0 id_1,
    input wand id_2,
    input tri id_3,
    output supply1 id_4,
    output tri0 id_5,
    input tri1 id_6,
    input wand id_7,
    input uwire id_8
);
  logic id_10;
  ;
  assign module_1.id_2 = 0;
endmodule
macromodule module_1 #(
    parameter id_0 = 32'd55
) (
    output wire _id_0,
    output wor id_1,
    input uwire id_2,
    input supply0 id_3
);
  logic [id_0 : -1] id_5;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_2,
      id_3,
      id_1,
      id_1,
      id_3,
      id_2,
      id_3
  );
endmodule
