entity ALU is

	port(
		A, B : in std_logic_vector(3 downto 0);
		ALU_op : in std_logic_vector(1 downto 0);
		A_inv, B_inv : in std_logic;
		C_in : in std_logic;
		ALU_out : out std_logic_vector(3 downto 0);
		N, C, V, Z : out std_logic
	);

end ALU;
