// Seed: 3701575327
module module_0 ();
  wire id_2;
  id_4(
      .id_0(1), .id_1(1), .id_2()
  );
  always_comb id_1 = id_2;
  logic [7:0] id_5;
  id_6 :
  assert property (@(posedge 1'b0 == id_5[1'b0] - 1) 1'b0)
  else;
  wire id_7, id_8, id_9;
endmodule
module module_1 (
    input  tri   id_0,
    input  wand  id_1,
    output uwire id_2,
    input  wand  id_3,
    input  tri1  id_4
);
  wire id_6;
  wire id_7;
  wire id_8;
  module_0();
endmodule
