Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar  1 10:23:29 2021
| Host         : tekPC running 64-bit Manjaro Linux
| Command      : report_methodology -file axi_gpio_wrapper_methodology_drc_routed.rpt -pb axi_gpio_wrapper_methodology_drc_routed.pb -rpx axi_gpio_wrapper_methodology_drc_routed.rpx
| Design       : axi_gpio_wrapper
| Device       : xc7z020clg400-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 5
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| CKLD-1    | Warning  | Clock Net has non-BUF driver and too many loads | 1          |
| TIMING-18 | Warning  | Missing input or output delay                   | 4          |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CKLD-1#1 Warning
Clock Net has non-BUF driver and too many loads  
Clock net axi_gpio_i/processing_system7_0/inst/FCLK_CLK0 is not driven by a Clock Buffer and has more than 512 loads. Driver(s): axi_gpio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on AXI_GPIO_KEY_tri_i[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on AXI_GPIO_KEY_tri_i[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on AXI_GPIO_LED_tri_o[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on AXI_GPIO_LED_tri_o[1] relative to clock(s) clk_fpga_0
Related violations: <none>


