Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Thu Oct  3 20:48:40 2024
| Host         : sgk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       28          
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (28)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (28)
5. checking no_input_delay (0)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (28)
-------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (28)
-------------------------------------------------
 There are 28 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   37          inf        0.000                      0                   37           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.831ns  (logic 5.606ns (47.379%)  route 6.226ns (52.621%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           1.947     3.398    design_1_i/mux_0/inst/I[2]
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.124     3.522 r  design_1_i/mux_0/inst/Y_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.522    design_1_i/mux_0/inst/Y_INST_0_i_1_n_0
    SLICE_X43Y37         MUXF7 (Prop_muxf7_I0_O)      0.212     3.734 r  design_1_i/mux_0/inst/Y_INST_0/O
                         net (fo=9, routed)           2.017     5.751    design_1_i/demux_0/EN
    SLICE_X43Y17         LUT4 (Prop_lut4_I0_O)        0.299     6.050 r  design_1_i/demux_0/Y[4]_INST_0/O
                         net (fo=1, routed)           2.262     8.312    led_OBUF[4]
    T19                  OBUF (Prop_obuf_I_O)         3.520    11.831 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.831    led[4]
    T19                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.260ns  (logic 5.631ns (50.006%)  route 5.629ns (49.994%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           1.947     3.398    design_1_i/mux_0/inst/I[2]
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.124     3.522 r  design_1_i/mux_0/inst/Y_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.522    design_1_i/mux_0/inst/Y_INST_0_i_1_n_0
    SLICE_X43Y37         MUXF7 (Prop_muxf7_I0_O)      0.212     3.734 r  design_1_i/mux_0/inst/Y_INST_0/O
                         net (fo=9, routed)           2.015     5.749    design_1_i/demux_0/EN
    SLICE_X43Y17         LUT4 (Prop_lut4_I0_O)        0.299     6.048 r  design_1_i/demux_0/Y[6]_INST_0/O
                         net (fo=1, routed)           1.668     7.715    led_OBUF[6]
    V20                  OBUF (Prop_obuf_I_O)         3.545    11.260 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.260    led[6]
    V20                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.164ns  (logic 5.633ns (50.453%)  route 5.531ns (49.547%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           1.947     3.398    design_1_i/mux_0/inst/I[2]
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.124     3.522 r  design_1_i/mux_0/inst/Y_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.522    design_1_i/mux_0/inst/Y_INST_0_i_1_n_0
    SLICE_X43Y37         MUXF7 (Prop_muxf7_I0_O)      0.212     3.734 r  design_1_i/mux_0/inst/Y_INST_0/O
                         net (fo=9, routed)           1.924     5.658    design_1_i/demux_0/EN
    SLICE_X43Y17         LUT4 (Prop_lut4_I1_O)        0.299     5.957 r  design_1_i/demux_0/Y[7]_INST_0/O
                         net (fo=1, routed)           1.661     7.617    led_OBUF[7]
    W20                  OBUF (Prop_obuf_I_O)         3.547    11.164 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.164    led[7]
    W20                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.918ns  (logic 5.623ns (51.504%)  route 5.295ns (48.496%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           1.947     3.398    design_1_i/mux_0/inst/I[2]
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.124     3.522 r  design_1_i/mux_0/inst/Y_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.522    design_1_i/mux_0/inst/Y_INST_0_i_1_n_0
    SLICE_X43Y37         MUXF7 (Prop_muxf7_I0_O)      0.212     3.734 r  design_1_i/mux_0/inst/Y_INST_0/O
                         net (fo=9, routed)           1.675     5.410    design_1_i/demux_0/EN
    SLICE_X43Y19         LUT4 (Prop_lut4_I0_O)        0.299     5.709 r  design_1_i/demux_0/Y[3]_INST_0/O
                         net (fo=1, routed)           1.672     7.381    led_OBUF[3]
    T20                  OBUF (Prop_obuf_I_O)         3.537    10.918 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.918    led[3]
    T20                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.870ns  (logic 5.635ns (51.839%)  route 5.235ns (48.161%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           1.947     3.398    design_1_i/mux_0/inst/I[2]
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.124     3.522 r  design_1_i/mux_0/inst/Y_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.522    design_1_i/mux_0/inst/Y_INST_0_i_1_n_0
    SLICE_X43Y37         MUXF7 (Prop_muxf7_I0_O)      0.212     3.734 r  design_1_i/mux_0/inst/Y_INST_0/O
                         net (fo=9, routed)           1.616     5.350    design_1_i/demux_0/EN
    SLICE_X43Y21         LUT4 (Prop_lut4_I0_O)        0.299     5.649 r  design_1_i/demux_0/Y[0]_INST_0/O
                         net (fo=1, routed)           1.672     7.321    led_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         3.549    10.870 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.870    led[0]
    N20                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.728ns  (logic 5.635ns (52.525%)  route 5.093ns (47.475%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           1.947     3.398    design_1_i/mux_0/inst/I[2]
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.124     3.522 r  design_1_i/mux_0/inst/Y_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.522    design_1_i/mux_0/inst/Y_INST_0_i_1_n_0
    SLICE_X43Y37         MUXF7 (Prop_muxf7_I0_O)      0.212     3.734 r  design_1_i/mux_0/inst/Y_INST_0/O
                         net (fo=9, routed)           1.621     5.355    design_1_i/demux_0/EN
    SLICE_X43Y21         LUT4 (Prop_lut4_I0_O)        0.299     5.654 r  design_1_i/demux_0/Y[1]_INST_0/O
                         net (fo=1, routed)           1.525     7.179    led_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         3.549    10.728 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.728    led[1]
    P20                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            blue_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.722ns  (logic 5.515ns (51.438%)  route 5.207ns (48.562%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           1.947     3.398    design_1_i/mux_0/inst/I[2]
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.124     3.522 r  design_1_i/mux_0/inst/Y_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.522    design_1_i/mux_0/inst/Y_INST_0_i_1_n_0
    SLICE_X43Y37         MUXF7 (Prop_muxf7_I0_O)      0.212     3.734 r  design_1_i/mux_0/inst/Y_INST_0/O
                         net (fo=9, routed)           3.259     6.994    blue_led_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.728    10.722 r  blue_led_OBUF_inst/O
                         net (fo=0)                   0.000    10.722    blue_led
    Y18                                                               r  blue_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.412ns  (logic 5.638ns (54.150%)  route 4.774ns (45.850%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           1.947     3.398    design_1_i/mux_0/inst/I[2]
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.124     3.522 r  design_1_i/mux_0/inst/Y_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.522    design_1_i/mux_0/inst/Y_INST_0_i_1_n_0
    SLICE_X43Y37         MUXF7 (Prop_muxf7_I0_O)      0.212     3.734 r  design_1_i/mux_0/inst/Y_INST_0/O
                         net (fo=9, routed)           0.967     4.701    design_1_i/demux_0/EN
    SLICE_X43Y43         LUT4 (Prop_lut4_I0_O)        0.299     5.000 r  design_1_i/demux_0/Y[2]_INST_0/O
                         net (fo=1, routed)           1.860     6.860    led_OBUF[2]
    R19                  OBUF (Prop_obuf_I_O)         3.552    10.412 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.412    led[2]
    R19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.246ns  (logic 5.660ns (55.245%)  route 4.586ns (44.755%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           1.947     3.398    design_1_i/mux_0/inst/I[2]
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.124     3.522 r  design_1_i/mux_0/inst/Y_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.522    design_1_i/mux_0/inst/Y_INST_0_i_1_n_0
    SLICE_X43Y37         MUXF7 (Prop_muxf7_I0_O)      0.212     3.734 r  design_1_i/mux_0/inst/Y_INST_0/O
                         net (fo=9, routed)           0.971     4.705    design_1_i/demux_0/EN
    SLICE_X43Y43         LUT4 (Prop_lut4_I0_O)        0.299     5.004 r  design_1_i/demux_0/Y[5]_INST_0/O
                         net (fo=1, routed)           1.668     6.672    led_OBUF[5]
    U13                  OBUF (Prop_obuf_I_O)         3.574    10.246 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.246    led[5]
    U13                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/counter_0/inst/counter_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.514ns  (logic 2.034ns (80.891%)  route 0.480ns (19.109%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE                         0.000     0.000 r  design_1_i/counter_0/inst/counter_reg[1]/C
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/counter_0/inst/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     0.936    design_1_i/counter_0/inst/counter_reg_n_0_[1]
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  design_1_i/counter_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    design_1_i/counter_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  design_1_i/counter_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    design_1_i/counter_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  design_1_i/counter_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.838    design_1_i/counter_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.952 r  design_1_i/counter_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.952    design_1_i/counter_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.066 r  design_1_i/counter_0/inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.066    design_1_i/counter_0/inst/counter_reg[16]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.180 r  design_1_i/counter_0/inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.180    design_1_i/counter_0/inst/counter_reg[20]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.514 r  design_1_i/counter_0/inst/counter_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.514    design_1_i/counter_0/inst/counter_reg[27]_i_1_n_6
    SLICE_X43Y74         FDRE                                         r  design_1_i/counter_0/inst/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/counter_0/inst/counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/counter_0/inst/counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE                         0.000     0.000 r  design_1_i/counter_0/inst/counter_reg[11]/C
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/counter_0/inst/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    design_1_i/counter_0/inst/counter_reg_n_0_[11]
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  design_1_i/counter_0/inst/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    design_1_i/counter_0/inst/counter_reg[8]_i_1_n_4
    SLICE_X43Y70         FDRE                                         r  design_1_i/counter_0/inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter_0/inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/counter_0/inst/counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE                         0.000     0.000 r  design_1_i/counter_0/inst/counter_reg[15]/C
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/counter_0/inst/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     0.249    design_1_i/counter_0/inst/counter_reg_n_0_[15]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  design_1_i/counter_0/inst/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    design_1_i/counter_0/inst/counter_reg[12]_i_1_n_4
    SLICE_X43Y71         FDRE                                         r  design_1_i/counter_0/inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter_0/inst/counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/counter_0/inst/counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE                         0.000     0.000 r  design_1_i/counter_0/inst/counter_reg[19]/C
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/counter_0/inst/counter_reg[19]/Q
                         net (fo=1, routed)           0.108     0.249    design_1_i/counter_0/inst/counter_reg_n_0_[19]
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  design_1_i/counter_0/inst/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    design_1_i/counter_0/inst/counter_reg[16]_i_1_n_4
    SLICE_X43Y72         FDRE                                         r  design_1_i/counter_0/inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter_0/inst/counter_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/counter_0/inst/counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE                         0.000     0.000 r  design_1_i/counter_0/inst/counter_reg[23]/C
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/counter_0/inst/counter_reg[23]/Q
                         net (fo=1, routed)           0.108     0.249    design_1_i/counter_0/inst/counter_reg_n_0_[23]
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  design_1_i/counter_0/inst/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    design_1_i/counter_0/inst/counter_reg[20]_i_1_n_4
    SLICE_X43Y73         FDRE                                         r  design_1_i/counter_0/inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/counter_0/inst/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE                         0.000     0.000 r  design_1_i/counter_0/inst/counter_reg[3]/C
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/counter_0/inst/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    design_1_i/counter_0/inst/counter_reg_n_0_[3]
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  design_1_i/counter_0/inst/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    design_1_i/counter_0/inst/counter_reg[0]_i_1_n_4
    SLICE_X43Y68         FDRE                                         r  design_1_i/counter_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/counter_0/inst/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE                         0.000     0.000 r  design_1_i/counter_0/inst/counter_reg[7]/C
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/counter_0/inst/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     0.249    design_1_i/counter_0/inst/counter_reg_n_0_[7]
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  design_1_i/counter_0/inst/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    design_1_i/counter_0/inst/counter_reg[4]_i_1_n_4
    SLICE_X43Y69         FDRE                                         r  design_1_i/counter_0/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter_0/inst/counter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/counter_0/inst/counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE                         0.000     0.000 r  design_1_i/counter_0/inst/counter_reg[12]/C
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/counter_0/inst/counter_reg[12]/Q
                         net (fo=1, routed)           0.105     0.246    design_1_i/counter_0/inst/counter_reg_n_0_[12]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  design_1_i/counter_0/inst/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    design_1_i/counter_0/inst/counter_reg[12]_i_1_n_7
    SLICE_X43Y71         FDRE                                         r  design_1_i/counter_0/inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter_0/inst/counter_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/counter_0/inst/counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE                         0.000     0.000 r  design_1_i/counter_0/inst/counter_reg[16]/C
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/counter_0/inst/counter_reg[16]/Q
                         net (fo=1, routed)           0.105     0.246    design_1_i/counter_0/inst/counter_reg_n_0_[16]
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  design_1_i/counter_0/inst/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    design_1_i/counter_0/inst/counter_reg[16]_i_1_n_7
    SLICE_X43Y72         FDRE                                         r  design_1_i/counter_0/inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter_0/inst/counter_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/counter_0/inst/counter_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE                         0.000     0.000 r  design_1_i/counter_0/inst/counter_reg[20]/C
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/counter_0/inst/counter_reg[20]/Q
                         net (fo=1, routed)           0.105     0.246    design_1_i/counter_0/inst/counter_reg_n_0_[20]
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  design_1_i/counter_0/inst/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    design_1_i/counter_0/inst/counter_reg[20]_i_1_n_7
    SLICE_X43Y73         FDRE                                         r  design_1_i/counter_0/inst/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter_0/inst/counter_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/counter_0/inst/counter_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE                         0.000     0.000 r  design_1_i/counter_0/inst/counter_reg[24]/C
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/counter_0/inst/counter_reg[24]/Q
                         net (fo=1, routed)           0.105     0.246    design_1_i/counter_0/inst/counter_reg_n_0_[24]
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  design_1_i/counter_0/inst/counter_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    design_1_i/counter_0/inst/counter_reg[27]_i_1_n_7
    SLICE_X43Y74         FDRE                                         r  design_1_i/counter_0/inst/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------





