
---------- Begin Simulation Statistics ----------
final_tick                                 5684747000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 192269                       # Simulator instruction rate (inst/s)
host_mem_usage                                 737748                       # Number of bytes of host memory used
host_op_rate                                   373579                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    52.01                       # Real time elapsed on the host
host_tick_rate                              109299434                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      19430125                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005685                       # Number of seconds simulated
sim_ticks                                  5684747000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1142135                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1167                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             21949                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1409662                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             812375                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1142135                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           329760                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1409662                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  110340                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11334                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   7033870                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5055335                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             22010                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1279093                       # Number of branches committed
system.cpu.commit.bw_lim_events               1233616                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             235                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          990116                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000001                       # Number of instructions committed
system.cpu.commit.committedOps               19430125                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5483999                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.543058                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.826343                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       330589      6.03%      6.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1674605     30.54%     36.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       589067     10.74%     47.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       912369     16.64%     63.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        26021      0.47%     64.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       454856      8.29%     72.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       247145      4.51%     77.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        15731      0.29%     77.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1233616     22.49%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5483999                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                    7988653                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               106813                       # Number of function calls committed.
system.cpu.commit.int_insts                  13395049                       # Number of committed integer instructions.
system.cpu.commit.loads                       1943333                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        49496      0.25%      0.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         11733885     60.39%     60.64% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1352      0.01%     60.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           266370      1.37%     62.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         950931      4.89%     66.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     66.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            320      0.00%     66.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     66.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     66.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     66.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     66.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     66.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             940      0.00%     66.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     66.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          210720      1.08%     68.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            2066      0.01%     68.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         525439      2.70%     70.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult             24      0.00%     70.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           236      0.00%     70.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     70.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      1574590      8.10%     78.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt       419196      2.16%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv       209312      1.08%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      1159810      5.97%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          470565      2.42%     90.45% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         377154      1.94%     92.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      1472768      7.58%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         4951      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          19430125                       # Class of committed instruction
system.cpu.commit.refs                        2325438                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      19430125                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.568475                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.568475                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      1905189                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1905189                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58009.129587                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58009.129587                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61971.817900                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61971.817900                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      1893907                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1893907                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    654459000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    654459000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005922                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005922                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        11282                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11282                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         8053                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8053                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    200107000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    200107000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001695                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001695                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3229                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3229                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data       382110                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       382110                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78438.869131                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78438.869131                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76462.827646                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76462.827646                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       373399                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         373399                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    683280989                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    683280989                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022797                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022797                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data         8711                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8711                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    665455989                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    665455989                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022776                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022776                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         8703                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8703                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.869186                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               344                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs         7179                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      2287299                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2287299                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66910.418096                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66910.418096                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72541.316544                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72541.316544                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      2267306                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2267306                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   1337739989                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1337739989                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008741                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008741                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        19993                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          19993                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data         8061                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8061                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    865562989                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    865562989                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005217                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005217                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        11932                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        11932                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      2287299                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2287299                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66910.418096                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66910.418096                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72541.316544                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72541.316544                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      2267306                       # number of overall hits
system.cpu.dcache.overall_hits::total         2267306                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   1337739989                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1337739989                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008741                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008741                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        19993                       # number of overall misses
system.cpu.dcache.overall_misses::total         19993                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data         8061                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8061                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    865562989                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    865562989                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005217                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005217                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        11932                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        11932                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   5684747000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  10908                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          134                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          866                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            191.018941                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          4586530                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1011.494865                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987788                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987788                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5684747000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             11932                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           4586530                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1011.494865                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2279238                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            246000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks         8262                       # number of writebacks
system.cpu.dcache.writebacks::total              8262                       # number of writebacks
system.cpu.decode.BlockedCycles               2027803                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               20698502                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   771903                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1656776                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  22120                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               1146108                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     2019187                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2605                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5684747000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                      396228                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           436                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5684747000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5684747000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                     1409662                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1412701                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4126213                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  6390                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10703811                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   59                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          128                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           572                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   44240                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.247973                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1475610                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             922715                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.882900                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5624710                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.741901                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.552557                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2196966     39.06%     39.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   135285      2.41%     41.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   227146      4.04%     45.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   504841      8.98%     54.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   181843      3.23%     57.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   177256      3.15%     60.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    75988      1.35%     62.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   129653      2.31%     64.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1995732     35.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5624710                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  13559052                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  7677725                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      1412701                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1412701                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 51535.179946                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51535.179946                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 52296.884016                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52296.884016                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      1408622                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1408622                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    210211999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    210211999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002887                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002887                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         4079                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4079                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          613                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          613                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    181261000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    181261000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002453                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002453                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3466                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3466                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          198                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      1412701                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1412701                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 51535.179946                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51535.179946                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 52296.884016                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52296.884016                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      1408622                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1408622                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst    210211999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    210211999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002887                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002887                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         4079                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4079                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst          613                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          613                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    181261000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    181261000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002453                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002453                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst         3466                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3466                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      1412701                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1412701                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 51535.179946                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51535.179946                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 52296.884016                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52296.884016                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      1408622                       # number of overall hits
system.cpu.icache.overall_hits::total         1408622                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst    210211999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    210211999                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002887                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002887                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         4079                       # number of overall misses
system.cpu.icache.overall_misses::total          4079                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst          613                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          613                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    181261000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    181261000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002453                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002453                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3466                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3466                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   5684747000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                   3210                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          237                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs            407.411425                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          2828868                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.386951                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997605                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997605                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   5684747000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              3466                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           2828868                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.386951                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1412088                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks         3210                       # number of writebacks
system.cpu.icache.writebacks::total              3210                       # number of writebacks
system.cpu.idleCycles                           60038                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                26220                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1305688                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.499077                       # Inst execution rate
system.cpu.iew.exec_refs                      2416329                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     396215                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  144595                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2053488                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                417                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1412                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               419582                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20420350                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2020114                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34403                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              19891373                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    415                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 16301                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  22120                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 16964                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           312                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           111492                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           93                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          197                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           27                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       110143                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        37474                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            197                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        19025                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7195                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  27718007                       # num instructions consuming a value
system.cpu.iew.wb_count                      19868269                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.557748                       # average fanout of values written-back
system.cpu.iew.wb_producers                  15459658                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.495013                       # insts written-back per cycle
system.cpu.iew.wb_sent                       19878690                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 18793100                       # number of integer regfile reads
system.cpu.int_regfile_writes                10932855                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   5684747000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               1.759093                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.759093                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             56577      0.28%      0.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              12107390     60.76%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1942      0.01%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                273799      1.37%     62.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              952624      4.78%     67.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 372      0.00%     67.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     67.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1295      0.01%     67.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               212414      1.07%     68.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 3041      0.02%     68.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              526076      2.64%     70.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  24      0.00%     70.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                543      0.00%     70.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     70.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1574785      7.90%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          419276      2.10%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv          209428      1.05%     82.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        1159960      5.82%     87.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     87.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     87.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     87.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     87.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     87.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     87.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     87.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     87.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     87.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     87.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     87.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     87.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               550704      2.76%     90.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              393678      1.98%     92.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1476777      7.41%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           5073      0.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               19925778                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 8000920                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            16001693                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      7998851                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            8030920                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       76132                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003821                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   73880     97.04%     97.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     97.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     97.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     97.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     97.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     97.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     97.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     97.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     97.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     97.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     97.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     97.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     97.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     64      0.08%     97.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     97.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      4      0.01%     97.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     4      0.01%     97.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     97.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     97.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   23      0.03%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1151      1.51%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   849      1.12%     99.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               114      0.15%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               43      0.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11944413                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           29556459                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11869418                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13379662                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20419699                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  19925778                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 651                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          990100                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              5756                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            416                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2074072                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5624710                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.542543                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.081408                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              362123      6.44%      6.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              514776      9.15%     15.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1165207     20.72%     36.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1098882     19.54%     55.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              544137      9.67%     65.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              707759     12.58%     78.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              721595     12.83%     90.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              342819      6.09%     97.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              167412      2.98%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5624710                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.505130                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   5684747000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     1412813                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           291                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5684747000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5684747000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads              8110                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1748                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2053488                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              419582                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6228461                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    180                       # number of misc regfile writes
system.cpu.numCycles                          5684748                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON      5684747000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                  183595                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              23104833                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                1399938                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1254781                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1734                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  2250                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              48138830                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               20592115                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            24702396                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2311999                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  53119                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  22120                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1847428                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1597401                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          13585342                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         20337129                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           4787                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                325                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   4957548                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            290                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     24670624                       # The number of ROB reads
system.cpu.rob.rob_writes                    40982415                       # The number of ROB writes
system.cpu.timesIdled                            1319                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    55                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks          144                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           144                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 74599.380468                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74599.380468                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    417831130                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    417831130                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         5601                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           5601                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst         3466                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3466                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 107623.434705                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 107623.434705                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 88104.072398                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88104.072398                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2348                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2348                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    120323000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    120323000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.322562                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.322562                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         1118                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1118                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     97355000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     97355000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.318811                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.318811                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1105                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1105                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data          8703                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8703                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107140.294562                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107140.294562                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87147.119924                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87147.119924                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              3407                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3407                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data    567415000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     567415000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.608526                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.608526                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data            5296                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5296                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    461444000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    461444000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.608411                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.608411                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data         5295                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5295                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data         3229                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3229                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 98226.092464                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98226.092464                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86379.955123                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86379.955123                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1650                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1650                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data    155099000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    155099000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.489006                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.489006                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data         1579                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1579                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data          242                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          242                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    115490000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    115490000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.414060                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.414060                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1337                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1337                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks         3181                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3181                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3181                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3181                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks         8262                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         8262                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks         8262                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             8262                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst             3466                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            11932                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                15398                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 107623.434705                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 105092.945455                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105446.891030                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 88104.072398                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86992.460796                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87151.221404                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                 2348                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 5057                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7405                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    120323000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    722514000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        842837000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.322562                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.576182                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.519093                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               1118                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6875                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7993                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst              13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data             243                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 256                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst     97355000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    576934000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    674289000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.318811                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.555816                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.502468                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          1105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6632                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7737                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst            3466                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           11932                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               15398                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 107623.434705                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 105092.945455                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105446.891030                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 88104.072398                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86992.460796                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 74599.380468                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81880.351627                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                2348                       # number of overall hits
system.l2.overall_hits::.cpu.data                5057                       # number of overall hits
system.l2.overall_hits::total                    7405                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    120323000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    722514000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       842837000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.322562                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.576182                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.519093                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              1118                       # number of overall misses
system.l2.overall_misses::.cpu.data              6875                       # number of overall misses
system.l2.overall_misses::total                  7993                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst             13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data            243                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                256                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst     97355000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    576934000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    417831130                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1092120130                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.318811                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.555816                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.866216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         1105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6632                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         5601                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13338                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued             6221                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED   5684747000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                    4                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                6229                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   189                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED   5684747000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED   5684747000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                           9413                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          444                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          832                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          930                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1742                       # Occupied blocks per task id
system.l2.tags.avg_refs                      2.566955                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                   249325                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      57.728294                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       250.767855                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2079.853329                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1591.186400                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.014094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.061223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.507777                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.388473                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.971566                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1324                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2772                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.323242                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.676758                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   5684747000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     13509                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                    249325                       # Number of tag accesses
system.l2.tags.tagsinuse                  3979.535878                       # Cycle average of tags in use
system.l2.tags.total_refs                       34677                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                       378                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                4648                       # number of writebacks
system.l2.writebacks::total                      4648                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     316077.95                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                39142.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples      4648.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      5598.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     20392.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       150.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    150.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        52.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     52.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      23.58                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst     12440307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12440307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          12440307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          74664361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     63045902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             150150570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       52328098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         12440307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         74664361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     63045902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            202478668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       52328098                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             52328098                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         3289                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    349.285497                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   261.953476                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   263.080509                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          469     14.26%     14.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          913     27.76%     42.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          416     12.65%     54.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          887     26.97%     81.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          131      3.98%     85.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           93      2.83%     88.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           96      2.92%     91.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           63      1.92%     93.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          221      6.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3289                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 853376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                  853568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  295936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               297472                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        70720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         70720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          70720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         424448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher       358400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             853568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       297472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          297472                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         1105                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6632                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher         5600                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36737.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35651.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     43729.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        70720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       424384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher       358272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 12440307.369879432023                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 74653102.415991425514                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 63023385.209579244256                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     40594501                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    236443769                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher    244883942                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks         4648                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  27279228.54                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks       295936                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 52057901.609341628850                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 126793854250                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          260                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               32121                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4409                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          260                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            1105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher         5600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4648                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               4648                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    81.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0               771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              136                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.001401208500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   5684747000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          260                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.250000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.259502                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    240.752270                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           242     93.08%     93.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           17      6.54%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.38%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           260                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                    7050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     13337                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13337                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       13337                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 81.48                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    10865                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                   66670000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                    5684662000                       # Total gap between requests
system.mem_ctrls.totMemAccLat               521922212                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    271909712                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          260                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.784615                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.756925                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.986273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               48     18.46%     18.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              187     71.92%     90.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      4.23%     94.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      5.00%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.38%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           260                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                     4648                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 4648                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                       4648                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                81.80                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    3802                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            289415790                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 11566800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1540317270                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            509.007111                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     20403000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     168480000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    616390500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1017295254                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     484413500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   3377764746                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             14771040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                  6140310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       390648480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                49251720                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         398286720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        181621440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2893576650                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime           5011298250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               11557080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            312678630                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 11930940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1606852800                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            520.676240                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     18316000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     177320000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    352917500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1084842501                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     527581250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   3523769749                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             14399520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                  6341445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       416573760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                45953040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         419184480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        113417880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             2959912695                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime           4954534750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               12580200                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        35669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        35669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1151040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1151040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1151040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED   5684747000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            41133790                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           69670547                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13337                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13337    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13337                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8995                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22332                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp               8042                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4648                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4347                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5295                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5295                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8042                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10142                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        34772                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 44914                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       427264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1292416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1719680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   5684747000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           52462999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          10404993                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          35797998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.snoopTraffic                    297472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            33106                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.018184                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.133618                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  32504     98.18%     98.18% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    602      1.82%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              33106                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           39                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        14120                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          563                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        29518                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            563                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           17708                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp              6695                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12910                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3210                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7411                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             8295                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8703                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8703                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3466                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3229                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
