

================================================================
== Vitis HLS Report for 'ode_fpga_Pipeline_1'
================================================================
* Date:           Mon May 22 17:32:37 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  5.079 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.250 us|  0.250 us|    5|    5|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        3|        3|         1|          1|          1|     3|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     32|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     14|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       4|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       4|     73|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_32_80_1_1_U48  |mux_32_80_1_1  |        0|   0|  0|  14|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  14|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |empty_73_fu_93_p2    |         +|   0|  0|  10|           2|           1|
    |empty_74_fu_116_p2   |         +|   0|  0|  14|           6|           6|
    |exitcond82_fu_87_p2  |      icmp|   0|  0|   8|           2|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  32|          10|           9|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index17_t_load  |   9|          2|    2|          4|
    |loop_index17_t_fu_38                  |   9|          2|    2|          4|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  27|          6|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |ap_CS_fsm             |  1|   0|    1|          0|
    |ap_done_reg           |  1|   0|    1|          0|
    |loop_index17_t_fu_38  |  2|   0|    2|          0|
    +----------------------+---+----+-----+-----------+
    |Total                 |  4|   0|    4|          0|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------+-----+-----+------------+---------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  ode_fpga_Pipeline_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  ode_fpga_Pipeline_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  ode_fpga_Pipeline_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  ode_fpga_Pipeline_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  ode_fpga_Pipeline_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  ode_fpga_Pipeline_1|  return value|
|r_out_V_0_04    |   in|   80|     ap_none|         r_out_V_0_04|        scalar|
|r_out_V_1_05    |   in|   80|     ap_none|         r_out_V_1_05|        scalar|
|r_out_V_2_06    |   in|   80|     ap_none|         r_out_V_2_06|        scalar|
|empty           |   in|    6|     ap_none|                empty|        scalar|
|out_r_address0  |  out|    6|   ap_memory|                out_r|         array|
|out_r_ce0       |  out|    1|   ap_memory|                out_r|         array|
|out_r_we0       |  out|    1|   ap_memory|                out_r|         array|
|out_r_d0        |  out|   80|   ap_memory|                out_r|         array|
+----------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.07>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%loop_index17_t = alloca i32 1"   --->   Operation 4 'alloca' 'loop_index17_t' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %empty"   --->   Operation 5 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%r_out_V_2_06_read = read i80 @_ssdm_op_Read.ap_auto.i80, i80 %r_out_V_2_06"   --->   Operation 6 'read' 'r_out_V_2_06_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r_out_V_1_05_read = read i80 @_ssdm_op_Read.ap_auto.i80, i80 %r_out_V_1_05"   --->   Operation 7 'read' 'r_out_V_1_05_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%r_out_V_0_04_read = read i80 @_ssdm_op_Read.ap_auto.i80, i80 %r_out_V_0_04"   --->   Operation 8 'read' 'r_out_V_0_04_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %loop_index17_t"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop16"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%loop_index17_t_load = load i2 %loop_index17_t"   --->   Operation 11 'load' 'loop_index17_t_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.95ns)   --->   "%exitcond82 = icmp_eq  i2 %loop_index17_t_load, i2 3"   --->   Operation 13 'icmp' 'exitcond82' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.56ns)   --->   "%empty_73 = add i2 %loop_index17_t_load, i2 1"   --->   Operation 15 'add' 'empty_73' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond82, void %load-store-loop16.split, void %load-store-loop.preheader.exitStub"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%loop_index17_t_cast1 = zext i2 %loop_index17_t_load"   --->   Operation 17 'zext' 'loop_index17_t_cast1' <Predicate = (!exitcond82)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.70ns)   --->   "%tmp_6 = mux i80 @_ssdm_op_Mux.ap_auto.3i80.i2, i80 %r_out_V_0_04_read, i80 %r_out_V_1_05_read, i80 %r_out_V_2_06_read, i2 %loop_index17_t_load"   --->   Operation 18 'mux' 'tmp_6' <Predicate = (!exitcond82)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.82ns)   --->   "%empty_74 = add i6 %tmp, i6 %loop_index17_t_cast1"   --->   Operation 19 'add' 'empty_74' <Predicate = (!exitcond82)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %empty_74"   --->   Operation 20 'zext' 'p_cast' <Predicate = (!exitcond82)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i80 %out_r, i64 0, i64 %p_cast"   --->   Operation 21 'getelementptr' 'out_addr' <Predicate = (!exitcond82)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%store_ln0 = store i80 %tmp_6, i6 %out_addr"   --->   Operation 22 'store' 'store_ln0' <Predicate = (!exitcond82)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 42> <RAM>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 %empty_73, i2 %loop_index17_t"   --->   Operation 23 'store' 'store_ln0' <Predicate = (!exitcond82)> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop16"   --->   Operation 24 'br' 'br_ln0' <Predicate = (!exitcond82)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (exitcond82)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r_out_V_0_04]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_out_V_1_05]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_out_V_2_06]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index17_t        (alloca           ) [ 01]
tmp                   (read             ) [ 00]
r_out_V_2_06_read     (read             ) [ 00]
r_out_V_1_05_read     (read             ) [ 00]
r_out_V_0_04_read     (read             ) [ 00]
store_ln0             (store            ) [ 00]
br_ln0                (br               ) [ 00]
loop_index17_t_load   (load             ) [ 00]
specpipeline_ln0      (specpipeline     ) [ 00]
exitcond82            (icmp             ) [ 01]
speclooptripcount_ln0 (speclooptripcount) [ 00]
empty_73              (add              ) [ 00]
br_ln0                (br               ) [ 00]
loop_index17_t_cast1  (zext             ) [ 00]
tmp_6                 (mux              ) [ 00]
empty_74              (add              ) [ 00]
p_cast                (zext             ) [ 00]
out_addr              (getelementptr    ) [ 00]
store_ln0             (store            ) [ 00]
store_ln0             (store            ) [ 00]
br_ln0                (br               ) [ 00]
ret_ln0               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r_out_V_0_04">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_out_V_0_04"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r_out_V_1_05">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_out_V_1_05"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r_out_V_2_06">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_out_V_2_06"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i80"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i80.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="loop_index17_t_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index17_t/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="tmp_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="6" slack="0"/>
<pin id="44" dir="0" index="1" bw="6" slack="0"/>
<pin id="45" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="r_out_V_2_06_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="80" slack="0"/>
<pin id="50" dir="0" index="1" bw="80" slack="0"/>
<pin id="51" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_out_V_2_06_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="r_out_V_1_05_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="80" slack="0"/>
<pin id="56" dir="0" index="1" bw="80" slack="0"/>
<pin id="57" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_out_V_1_05_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="r_out_V_0_04_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="80" slack="0"/>
<pin id="62" dir="0" index="1" bw="80" slack="0"/>
<pin id="63" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_out_V_0_04_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="out_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="80" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="6" slack="0"/>
<pin id="70" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="store_ln0_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="6" slack="0"/>
<pin id="75" dir="0" index="1" bw="80" slack="0"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="80" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln0_store_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="0"/>
<pin id="81" dir="0" index="1" bw="2" slack="0"/>
<pin id="82" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="loop_index17_t_load_load_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="2" slack="0"/>
<pin id="86" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index17_t_load/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="exitcond82_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="2" slack="0"/>
<pin id="89" dir="0" index="1" bw="2" slack="0"/>
<pin id="90" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond82/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="empty_73_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="2" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_73/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="loop_index17_t_cast1_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="2" slack="0"/>
<pin id="101" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index17_t_cast1/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="tmp_6_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="80" slack="0"/>
<pin id="105" dir="0" index="1" bw="80" slack="0"/>
<pin id="106" dir="0" index="2" bw="80" slack="0"/>
<pin id="107" dir="0" index="3" bw="80" slack="0"/>
<pin id="108" dir="0" index="4" bw="2" slack="0"/>
<pin id="109" dir="1" index="5" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="empty_74_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="0"/>
<pin id="118" dir="0" index="1" bw="2" slack="0"/>
<pin id="119" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_74/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_cast_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="6" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln0_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="2" slack="0"/>
<pin id="129" dir="0" index="1" bw="2" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="132" class="1005" name="loop_index17_t_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="0"/>
<pin id="134" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="loop_index17_t "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="10" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="12" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="36" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="91"><net_src comp="84" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="97"><net_src comp="84" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="102"><net_src comp="84" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="34" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="60" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="112"><net_src comp="54" pin="2"/><net_sink comp="103" pin=2"/></net>

<net id="113"><net_src comp="48" pin="2"/><net_sink comp="103" pin=3"/></net>

<net id="114"><net_src comp="84" pin="1"/><net_sink comp="103" pin=4"/></net>

<net id="115"><net_src comp="103" pin="5"/><net_sink comp="73" pin=1"/></net>

<net id="120"><net_src comp="42" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="99" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="116" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="131"><net_src comp="93" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="38" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="138"><net_src comp="132" pin="1"/><net_sink comp="127" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {1 }
 - Input state : 
	Port: ode_fpga_Pipeline_1 : r_out_V_0_04 | {1 }
	Port: ode_fpga_Pipeline_1 : r_out_V_1_05 | {1 }
	Port: ode_fpga_Pipeline_1 : r_out_V_2_06 | {1 }
	Port: ode_fpga_Pipeline_1 : empty | {1 }
	Port: ode_fpga_Pipeline_1 : out_r | {}
  - Chain level:
	State 1
		store_ln0 : 1
		loop_index17_t_load : 1
		exitcond82 : 2
		empty_73 : 2
		br_ln0 : 3
		loop_index17_t_cast1 : 2
		tmp_6 : 2
		empty_74 : 3
		p_cast : 4
		out_addr : 5
		store_ln0 : 6
		store_ln0 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |        empty_73_fu_93        |    0    |    10   |
|          |        empty_74_fu_116       |    0    |    14   |
|----------|------------------------------|---------|---------|
|    mux   |         tmp_6_fu_103         |    0    |    14   |
|----------|------------------------------|---------|---------|
|   icmp   |       exitcond82_fu_87       |    0    |    8    |
|----------|------------------------------|---------|---------|
|          |        tmp_read_fu_42        |    0    |    0    |
|   read   | r_out_V_2_06_read_read_fu_48 |    0    |    0    |
|          | r_out_V_1_05_read_read_fu_54 |    0    |    0    |
|          | r_out_V_0_04_read_read_fu_60 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |  loop_index17_t_cast1_fu_99  |    0    |    0    |
|          |         p_cast_fu_122        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    46   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|loop_index17_t_reg_132|    2   |
+----------------------+--------+
|         Total        |    2   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   46   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    2   |    -   |
+-----------+--------+--------+
|   Total   |    2   |   46   |
+-----------+--------+--------+
