#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Apr 17 18:36:29 2019
# Process ID: 3124
# Current directory: C:/Users/Administrator/Desktop/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4772 C:\Users\Administrator\Desktop\project_1\project_1.xpr
# Log file: C:/Users/Administrator/Desktop/project_1/vivado.log
# Journal file: C:/Users/Administrator/Desktop/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Administrator/Desktop/a/project_1' since last save.
WARNING: [Project 1-312] File not found as 'C:/Users/Administrator/Desktop/test.coe'; using path 'C:/Users/Administrator/Desktop/a/test.coe' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/Users/Administrator/Desktop/test.coe] -no_script -reset -force -quiet
remove_files  c:/Users/Administrator/Desktop/test.coe
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Users/Administrator/Desktop/project_1/vivado_pid3124.debug)
set_property -dict [list CONFIG.coefficient_file {C:/Users/Administrator/Desktop/a/test.coe}] [get_ips InstrROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Administrator/Desktop/a/test.coe' provided. It will be converted relative to IP Instance files '../../../../../a/test.coe'
generate_target all [get_files  C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/ip/InstrROM/InstrROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'InstrROM'...
export_ip_user_files -of_objects [get_files C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/ip/InstrROM/InstrROM.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/ip/InstrROM/InstrROM.xci] -directory C:/Users/Administrator/Desktop/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 4
[Wed Apr 17 18:37:39 2019] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/project_1/project_1.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim/InstrROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/ip/InstrROM/sim/InstrROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/ip/DataROM/sim/DataROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/new/mainctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 2425f7e436e149bd8b5a450d409ce585 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port WriteAddr [C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/new/top.v:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mainctr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.aluctr
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.DataROM
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.InstrROM
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/topsim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 17 18:37:57 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -view {C:/Users/Administrator/Desktop/project_1/regSim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config C:/Users/Administrator/Desktop/project_1/regSim_behav.wcfg
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 12ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 12ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 908.938 ; gain = 21.719
launch_runs impl_1 -jobs 4
[Wed Apr 17 18:38:52 2019] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/project_1/project_1.runs/impl_1/runme.log
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Users/Administrator/Desktop/project_1/vivado_pid3124.debug)
run 50 ns
set_property source_mgmt_mode DisplayOnly [current_project]
reorder_files -fileset sim_1 -after C:/Users/Administrator/Desktop/project_1/project_1.srcs/sim_1/new/topsim.v C:/Users/Administrator/Desktop/project_1/project_1.srcs/sim_1/new/regSim.v
undo
INFO: [Common 17-17] undo 'reorder_files -fileset sim_1 -after C:/Users/Administrator/Desktop/project_1/project_1.srcs/sim_1/new/topsim.v C:/Users/Administrator/Desktop/project_1/project_1.srcs/sim_1/new/regSim.v'
undo
INFO: [Common 17-17] undo 'set_property source_mgmt_mode DisplayOnly [current_project]'
update_compile_order -fileset sim_1
redo
INFO: [Common 17-16] redo 'set_property source_mgmt_mode DisplayOnly [current_project]'
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Apr 17 18:56:48 2019] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/project_1/project_1.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim/InstrROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/ip/InstrROM/sim/InstrROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/ip/DataROM/sim/DataROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/new/mainctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.srcs/sim_1/new/regSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regSim
INFO: [VRFC 10-2458] undeclared symbol WriteDaya, assumed default net type wire [C:/Users/Administrator/Desktop/project_1/project_1.srcs/sim_1/new/regSim.v:35]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 2425f7e436e149bd8b5a450d409ce585 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port WriteAddr [C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/new/top.v:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mainctr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.aluctr
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.DataROM
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.InstrROM
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -view {C:/Users/Administrator/Desktop/project_1/regSim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config C:/Users/Administrator/Desktop/project_1/regSim_behav.wcfg
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 12ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 12ns
launch_runs impl_1 -jobs 4
[Wed Apr 17 18:57:49 2019] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/project_1/project_1.runs/impl_1/runme.log
run all
run: Time (s): cpu = 00:01:29 ; elapsed = 00:01:18 . Memory (MB): peak = 975.051 ; gain = 6.719
run all
run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 975.051 ; gain = 0.000
run 12 ns
run 12 ns
run 12 ns
run 12 ns
run 12 ns
run 12 ns
run 12 ns
run 12 ns
run 12 ns
run 12 ns
run 12 ns
run 12 ns
run 12 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 12 ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run 12 ns
run 12 ns
run 12 ns
run 12 ns
run 12 ns
run 12 ns
run 12 ns
run 12 ns
run 12 ns
run 12 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 12 ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run 12 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 12 ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run 12 ns
run 12 ns
run 12 ns
run 12 ns
run 12 ns
run 12 ns
run 12 ns
run 12 ns
run 12 ns
run 12 ns
run 12 ns
run 12 ns
run 12 ns
run 12 ns
run 12 ns
run 12 ns
run 12 ns
run 12 ns
run 12 ns
run 12 ns
run 12 ns
run 12 ns
run 12 ns
run 12 ns
run 12 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 12 ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run 12 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 12 ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
current_wave_config {regSim_behav.wcfg}
regSim_behav.wcfg
add_wave {{/topsim/u1/regfile/regs}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim/InstrROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.srcs/sim_1/new/regSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regSim
INFO: [VRFC 10-2458] undeclared symbol WriteDaya, assumed default net type wire [C:/Users/Administrator/Desktop/project_1/project_1.srcs/sim_1/new/regSim.v:35]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 2425f7e436e149bd8b5a450d409ce585 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port WriteAddr [C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/new/top.v:56]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run 12 ns
run 12 ns
run 12 ns
run 12 ns
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim/InstrROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/ip/InstrROM/sim/InstrROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/ip/DataROM/sim/DataROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/new/mainctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.srcs/sim_1/new/regSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regSim
INFO: [VRFC 10-2458] undeclared symbol WriteDaya, assumed default net type wire [C:/Users/Administrator/Desktop/project_1/project_1.srcs/sim_1/new/regSim.v:35]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 2425f7e436e149bd8b5a450d409ce585 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port WriteAddr [C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/new/top.v:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mainctr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.aluctr
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.DataROM
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.InstrROM
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim/InstrROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 2425f7e436e149bd8b5a450d409ce585 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port WriteAddr [C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/new/top.v:56]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run 12 ns
run 12 ns
run 12 ns
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim/InstrROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/ip/InstrROM/sim/InstrROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/ip/DataROM/sim/DataROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/new/mainctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_1/project_1.srcs/sim_1/new/regSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regSim
INFO: [VRFC 10-2458] undeclared symbol WriteDaya, assumed default net type wire [C:/Users/Administrator/Desktop/project_1/project_1.srcs/sim_1/new/regSim.v:35]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 2425f7e436e149bd8b5a450d409ce585 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mainctr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.aluctr
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.DataROM
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.InstrROM
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run 12 ns
run 12 ns
run 12 ns
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Users/Administrator/Desktop/project_1/vivado_pid3124.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Users/Administrator/Desktop/project_1/vivado_pid3124.debug)
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 17 19:53:08 2019...
