INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/오형우/OneDrive - 한양대학교/바탕 화면/Pro_1/Pro_1.srcs/sources_1/new/ALU_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/오형우/OneDrive - 한양대학교/바탕 화면/Pro_1/Pro_1.srcs/sources_1/new/ALU_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/오형우/OneDrive - 한양대학교/바탕 화면/Pro_1/Pro_1.srcs/sources_1/new/Add_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/오형우/OneDrive - 한양대학교/바탕 화면/Pro_1/Pro_1.srcs/sources_1/new/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/오형우/OneDrive - 한양대학교/바탕 화면/Pro_1/Pro_1.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/오형우/OneDrive - 한양대학교/바탕 화면/Pro_1/Pro_1.srcs/sources_1/new/DDL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/오형우/OneDrive - 한양대학교/바탕 화면/Pro_1/Pro_1.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/오형우/OneDrive - 한양대학교/바탕 화면/Pro_1/Pro_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/오형우/OneDrive - 한양대학교/바탕 화면/Pro_1/Pro_1.srcs/sources_1/new/Equal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/오형우/OneDrive - 한양대학교/바탕 화면/Pro_1/Pro_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/오형우/OneDrive - 한양대학교/바탕 화면/Pro_1/Pro_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/오형우/OneDrive - 한양대학교/바탕 화면/Pro_1/Pro_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMEM
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/Users/오형우/OneDrive - 한양대학교/바탕 화면/Pro_1/Pro_1.srcs/sources_1/new/IMEM.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/오형우/OneDrive - 한양대학교/바탕 화면/Pro_1/Pro_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/오형우/OneDrive - 한양대학교/바탕 화면/Pro_1/Pro_1.srcs/sources_1/new/MIPS_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/오형우/OneDrive - 한양대학교/바탕 화면/Pro_1/Pro_1.srcs/sources_1/new/MUX_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/오형우/OneDrive - 한양대학교/바탕 화면/Pro_1/Pro_1.srcs/sources_1/new/MUX_2bit_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2bit_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/오형우/OneDrive - 한양대학교/바탕 화면/Pro_1/Pro_1.srcs/sources_1/new/MUX_5_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_5_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/오형우/OneDrive - 한양대학교/바탕 화면/Pro_1/Pro_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/오형우/OneDrive - 한양대학교/바탕 화면/Pro_1/Pro_1.srcs/sources_1/new/Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/오형우/OneDrive - 한양대학교/바탕 화면/Pro_1/Pro_1.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/오형우/OneDrive - 한양대학교/바탕 화면/Pro_1/Pro_1.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/오형우/OneDrive - 한양대학교/바탕 화면/Pro_1/Pro_1.srcs/sim_1/new/MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_tb
