name: SPI
description: "Serial peripheral interface/Inter-IC\n      sound"
groupName: SPI
source: STM32F302 SVD v1.8
registers:
  - name: CR1
    displayName: CR1
    description: control register 1
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CPHA
        description: Clock phase
        bitOffset: 0
        bitWidth: 1
      - name: CPOL
        description: Clock polarity
        bitOffset: 1
        bitWidth: 1
      - name: MSTR
        description: Master selection
        bitOffset: 2
        bitWidth: 1
      - name: BR
        description: Baud rate control
        bitOffset: 3
        bitWidth: 3
      - name: SPE
        description: SPI enable
        bitOffset: 6
        bitWidth: 1
      - name: LSBFIRST
        description: Frame format
        bitOffset: 7
        bitWidth: 1
      - name: SSI
        description: Internal slave select
        bitOffset: 8
        bitWidth: 1
      - name: SSM
        description: Software slave management
        bitOffset: 9
        bitWidth: 1
      - name: RXONLY
        description: Receive only
        bitOffset: 10
        bitWidth: 1
      - name: CRCL
        description: CRC length
        bitOffset: 11
        bitWidth: 1
      - name: CRCNEXT
        description: CRC transfer next
        bitOffset: 12
        bitWidth: 1
      - name: CRCEN
        description: "Hardware CRC calculation\n              enable"
        bitOffset: 13
        bitWidth: 1
      - name: BIDIOE
        description: "Output enable in bidirectional\n              mode"
        bitOffset: 14
        bitWidth: 1
      - name: BIDIMODE
        description: "Bidirectional data mode\n              enable"
        bitOffset: 15
        bitWidth: 1
  - name: CR2
    displayName: CR2
    description: control register 2
    addressOffset: 4
    size: 32
    access: read-write
    resetValue: 1792
    fields:
      - name: RXDMAEN
        description: Rx buffer DMA enable
        bitOffset: 0
        bitWidth: 1
      - name: TXDMAEN
        description: Tx buffer DMA enable
        bitOffset: 1
        bitWidth: 1
      - name: SSOE
        description: SS output enable
        bitOffset: 2
        bitWidth: 1
      - name: NSSP
        description: NSS pulse management
        bitOffset: 3
        bitWidth: 1
      - name: FRF
        description: Frame format
        bitOffset: 4
        bitWidth: 1
      - name: ERRIE
        description: Error interrupt enable
        bitOffset: 5
        bitWidth: 1
      - name: RXNEIE
        description: "RX buffer not empty interrupt\n              enable"
        bitOffset: 6
        bitWidth: 1
      - name: TXEIE
        description: "Tx buffer empty interrupt\n              enable"
        bitOffset: 7
        bitWidth: 1
      - name: DS
        description: Data size
        bitOffset: 8
        bitWidth: 4
      - name: FRXTH
        description: FIFO reception threshold
        bitOffset: 12
        bitWidth: 1
      - name: LDMA_RX
        description: "Last DMA transfer for\n              reception"
        bitOffset: 13
        bitWidth: 1
      - name: LDMA_TX
        description: "Last DMA transfer for\n              transmission"
        bitOffset: 14
        bitWidth: 1
  - name: SR
    displayName: SR
    description: status register
    addressOffset: 8
    size: 32
    resetValue: 2
    fields:
      - name: RXNE
        description: Receive buffer not empty
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: TXE
        description: Transmit buffer empty
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: CHSIDE
        description: Channel side
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: UDR
        description: Underrun flag
        bitOffset: 3
        bitWidth: 1
        access: read-only
      - name: CRCERR
        description: CRC error flag
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: MODF
        description: Mode fault
        bitOffset: 5
        bitWidth: 1
        access: read-only
      - name: OVR
        description: Overrun flag
        bitOffset: 6
        bitWidth: 1
        access: read-only
      - name: BSY
        description: Busy flag
        bitOffset: 7
        bitWidth: 1
        access: read-only
      - name: TIFRFE
        description: TI frame format error
        bitOffset: 8
        bitWidth: 1
        access: read-only
      - name: FRLVL
        description: FIFO reception level
        bitOffset: 9
        bitWidth: 2
        access: read-only
      - name: FTLVL
        description: FIFO transmission level
        bitOffset: 11
        bitWidth: 2
        access: read-only
  - name: DR
    displayName: DR
    description: data register
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DR
        description: Data register
        bitOffset: 0
        bitWidth: 16
  - name: CRCPR
    displayName: CRCPR
    description: CRC polynomial register
    addressOffset: 16
    size: 32
    access: read-write
    resetValue: 7
    fields:
      - name: CRCPOLY
        description: CRC polynomial register
        bitOffset: 0
        bitWidth: 16
  - name: RXCRCR
    displayName: RXCRCR
    description: RX CRC register
    addressOffset: 20
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: RxCRC
        description: Rx CRC register
        bitOffset: 0
        bitWidth: 16
  - name: TXCRCR
    displayName: TXCRCR
    description: TX CRC register
    addressOffset: 24
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: TxCRC
        description: Tx CRC register
        bitOffset: 0
        bitWidth: 16
  - name: I2SCFGR
    displayName: I2SCFGR
    description: I2S configuration register
    addressOffset: 28
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CHLEN
        description: "Channel length (number of bits per audio\n              channel)"
        bitOffset: 0
        bitWidth: 1
      - name: DATLEN
        description: "Data length to be\n              transferred"
        bitOffset: 1
        bitWidth: 2
      - name: CKPOL
        description: "Steady state clock\n              polarity"
        bitOffset: 3
        bitWidth: 1
      - name: I2SSTD
        description: I2S standard selection
        bitOffset: 4
        bitWidth: 2
      - name: PCMSYNC
        description: PCM frame synchronization
        bitOffset: 7
        bitWidth: 1
      - name: I2SCFG
        description: I2S configuration mode
        bitOffset: 8
        bitWidth: 2
      - name: I2SE
        description: I2S Enable
        bitOffset: 10
        bitWidth: 1
      - name: I2SMOD
        description: I2S mode selection
        bitOffset: 11
        bitWidth: 1
  - name: I2SPR
    displayName: I2SPR
    description: I2S prescaler register
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 16
    fields:
      - name: I2SDIV
        description: I2S Linear prescaler
        bitOffset: 0
        bitWidth: 8
      - name: ODD
        description: "Odd factor for the\n              prescaler"
        bitOffset: 8
        bitWidth: 1
      - name: MCKOE
        description: Master clock output enable
        bitOffset: 9
        bitWidth: 1
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
interrupts:
  - name: INTR
    description: SPI1 global interrupt
