{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642095130619 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642095130625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 13 18:32:10 2022 " "Processing started: Thu Jan 13 18:32:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642095130625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095130625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Lab7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095130625 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642095131213 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642095131213 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Lab7.qsys " "Elaborating Qsys system entity \"Lab7.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095138785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.18:32:21 Progress: Loading Lab7/Lab7.qsys " "2022.01.13.18:32:21 Progress: Loading Lab7/Lab7.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095141954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.18:32:22 Progress: Reading input file " "2022.01.13.18:32:22 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095142384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.18:32:22 Progress: Adding Hex_1_2 \[altera_avalon_pio 17.0\] " "2022.01.13.18:32:22 Progress: Adding Hex_1_2 \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095142477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.18:32:22 Progress: Parameterizing module Hex_1_2 " "2022.01.13.18:32:22 Progress: Parameterizing module Hex_1_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095142530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.18:32:22 Progress: Adding Hex_3_4 \[altera_avalon_pio 17.0\] " "2022.01.13.18:32:22 Progress: Adding Hex_3_4 \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095142534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.18:32:22 Progress: Parameterizing module Hex_3_4 " "2022.01.13.18:32:22 Progress: Parameterizing module Hex_3_4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095142534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.18:32:22 Progress: Adding Hex_5_6 \[altera_avalon_pio 17.0\] " "2022.01.13.18:32:22 Progress: Adding Hex_5_6 \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095142534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.18:32:22 Progress: Parameterizing module Hex_5_6 " "2022.01.13.18:32:22 Progress: Parameterizing module Hex_5_6" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095142535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.18:32:22 Progress: Adding JTAG_UART \[altera_avalon_jtag_uart 17.0\] " "2022.01.13.18:32:22 Progress: Adding JTAG_UART \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095142535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.18:32:22 Progress: Parameterizing module JTAG_UART " "2022.01.13.18:32:22 Progress: Parameterizing module JTAG_UART" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095142558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.18:32:22 Progress: Adding NIOS_II_Processor \[altera_nios2_gen2 17.0\] " "2022.01.13.18:32:22 Progress: Adding NIOS_II_Processor \[altera_nios2_gen2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095142559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.18:32:23 Progress: Parameterizing module NIOS_II_Processor " "2022.01.13.18:32:23 Progress: Parameterizing module NIOS_II_Processor" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095143238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.18:32:23 Progress: Adding OnChip_Memory \[altera_avalon_onchip_memory2 17.0\] " "2022.01.13.18:32:23 Progress: Adding OnChip_Memory \[altera_avalon_onchip_memory2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095143242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.18:32:23 Progress: Parameterizing module OnChip_Memory " "2022.01.13.18:32:23 Progress: Parameterizing module OnChip_Memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095143262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.18:32:23 Progress: Adding Timer_0 \[altera_avalon_timer 17.0\] " "2022.01.13.18:32:23 Progress: Adding Timer_0 \[altera_avalon_timer 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095143263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.18:32:23 Progress: Parameterizing module Timer_0 " "2022.01.13.18:32:23 Progress: Parameterizing module Timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095143297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.18:32:23 Progress: Adding clk_0 \[clock_source 17.0\] " "2022.01.13.18:32:23 Progress: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095143298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.18:32:23 Progress: Parameterizing module clk_0 " "2022.01.13.18:32:23 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095143401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.18:32:23 Progress: Adding leds \[altera_avalon_pio 17.0\] " "2022.01.13.18:32:23 Progress: Adding leds \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095143402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.18:32:23 Progress: Parameterizing module leds " "2022.01.13.18:32:23 Progress: Parameterizing module leds" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095143402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.18:32:23 Progress: Adding pushbutton \[altera_avalon_pio 17.0\] " "2022.01.13.18:32:23 Progress: Adding pushbutton \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095143403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.18:32:23 Progress: Parameterizing module pushbutton " "2022.01.13.18:32:23 Progress: Parameterizing module pushbutton" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095143403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.18:32:23 Progress: Adding rooms_manager_0 \[rooms_manager 1.0\] " "2022.01.13.18:32:23 Progress: Adding rooms_manager_0 \[rooms_manager 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095143403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.18:32:23 Progress: Parameterizing module rooms_manager_0 " "2022.01.13.18:32:23 Progress: Parameterizing module rooms_manager_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095143728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.18:32:23 Progress: Adding sw_sliders \[altera_avalon_pio 17.0\] " "2022.01.13.18:32:23 Progress: Adding sw_sliders \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095143728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.18:32:23 Progress: Parameterizing module sw_sliders " "2022.01.13.18:32:23 Progress: Parameterizing module sw_sliders" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095143728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.18:32:23 Progress: Building connections " "2022.01.13.18:32:23 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095143730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.18:32:23 Progress: Parameterizing connections " "2022.01.13.18:32:23 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095143764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.18:32:23 Progress: Validating " "2022.01.13.18:32:23 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095143766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.13.18:32:24 Progress: Done reading input file " "2022.01.13.18:32:24 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095144381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab7.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Lab7.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095145042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab7.pushbutton: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab7.pushbutton: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095145042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab7.sw_sliders: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab7.sw_sliders: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095145043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab7: Generating Lab7 \"Lab7\" for QUARTUS_SYNTH " "Lab7: Generating Lab7 \"Lab7\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095145702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_1_2: Starting RTL generation for module 'Lab7_Hex_1_2' " "Hex_1_2: Starting RTL generation for module 'Lab7_Hex_1_2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095150127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_1_2:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab7_Hex_1_2 --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9005_3560234642790132196.dir/0001_Hex_1_2_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9005_3560234642790132196.dir/0001_Hex_1_2_gen//Lab7_Hex_1_2_component_configuration.pl  --do_build_sim=0  \] " "Hex_1_2:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab7_Hex_1_2 --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9005_3560234642790132196.dir/0001_Hex_1_2_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9005_3560234642790132196.dir/0001_Hex_1_2_gen//Lab7_Hex_1_2_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095150127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_1_2: Done RTL generation for module 'Lab7_Hex_1_2' " "Hex_1_2: Done RTL generation for module 'Lab7_Hex_1_2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095150335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_1_2: \"Lab7\" instantiated altera_avalon_pio \"Hex_1_2\" " "Hex_1_2: \"Lab7\" instantiated altera_avalon_pio \"Hex_1_2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095150342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: Starting RTL generation for module 'Lab7_JTAG_UART' " "JTAG_UART: Starting RTL generation for module 'Lab7_JTAG_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095150350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Lab7_JTAG_UART --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9005_3560234642790132196.dir/0002_JTAG_UART_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9005_3560234642790132196.dir/0002_JTAG_UART_gen//Lab7_JTAG_UART_component_configuration.pl  --do_build_sim=0  \] " "JTAG_UART:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Lab7_JTAG_UART --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9005_3560234642790132196.dir/0002_JTAG_UART_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9005_3560234642790132196.dir/0002_JTAG_UART_gen//Lab7_JTAG_UART_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095150350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: Done RTL generation for module 'Lab7_JTAG_UART' " "JTAG_UART: Done RTL generation for module 'Lab7_JTAG_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095150621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: \"Lab7\" instantiated altera_avalon_jtag_uart \"JTAG_UART\" " "JTAG_UART: \"Lab7\" instantiated altera_avalon_jtag_uart \"JTAG_UART\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095150628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II_Processor: \"Lab7\" instantiated altera_nios2_gen2 \"NIOS_II_Processor\" " "NIOS_II_Processor: \"Lab7\" instantiated altera_nios2_gen2 \"NIOS_II_Processor\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095151036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "OnChip_Memory: Starting RTL generation for module 'Lab7_OnChip_Memory' " "OnChip_Memory: Starting RTL generation for module 'Lab7_OnChip_Memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095151046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "OnChip_Memory:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Lab7_OnChip_Memory --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9005_3560234642790132196.dir/0003_OnChip_Memory_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9005_3560234642790132196.dir/0003_OnChip_Memory_gen//Lab7_OnChip_Memory_component_configuration.pl  --do_build_sim=0  \] " "OnChip_Memory:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Lab7_OnChip_Memory --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9005_3560234642790132196.dir/0003_OnChip_Memory_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9005_3560234642790132196.dir/0003_OnChip_Memory_gen//Lab7_OnChip_Memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095151046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "OnChip_Memory: Done RTL generation for module 'Lab7_OnChip_Memory' " "OnChip_Memory: Done RTL generation for module 'Lab7_OnChip_Memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095152110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "OnChip_Memory: \"Lab7\" instantiated altera_avalon_onchip_memory2 \"OnChip_Memory\" " "OnChip_Memory: \"Lab7\" instantiated altera_avalon_onchip_memory2 \"OnChip_Memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095152128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'Lab7_Timer_0' " "Timer_0: Starting RTL generation for module 'Lab7_Timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095152135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Lab7_Timer_0 --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9005_3560234642790132196.dir/0004_Timer_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9005_3560234642790132196.dir/0004_Timer_0_gen//Lab7_Timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Lab7_Timer_0 --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9005_3560234642790132196.dir/0004_Timer_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9005_3560234642790132196.dir/0004_Timer_0_gen//Lab7_Timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095152135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'Lab7_Timer_0' " "Timer_0: Done RTL generation for module 'Lab7_Timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095152381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"Lab7\" instantiated altera_avalon_timer \"Timer_0\" " "Timer_0: \"Lab7\" instantiated altera_avalon_timer \"Timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095152387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Starting RTL generation for module 'Lab7_leds' " "Leds: Starting RTL generation for module 'Lab7_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095152395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab7_leds --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9005_3560234642790132196.dir/0005_leds_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9005_3560234642790132196.dir/0005_leds_gen//Lab7_leds_component_configuration.pl  --do_build_sim=0  \] " "Leds:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab7_leds --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9005_3560234642790132196.dir/0005_leds_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9005_3560234642790132196.dir/0005_leds_gen//Lab7_leds_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095152395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Done RTL generation for module 'Lab7_leds' " "Leds: Done RTL generation for module 'Lab7_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095152600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: \"Lab7\" instantiated altera_avalon_pio \"leds\" " "Leds: \"Lab7\" instantiated altera_avalon_pio \"leds\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095152605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbutton: Starting RTL generation for module 'Lab7_pushbutton' " "Pushbutton: Starting RTL generation for module 'Lab7_pushbutton'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095152612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbutton:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab7_pushbutton --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9005_3560234642790132196.dir/0006_pushbutton_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9005_3560234642790132196.dir/0006_pushbutton_gen//Lab7_pushbutton_component_configuration.pl  --do_build_sim=0  \] " "Pushbutton:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab7_pushbutton --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9005_3560234642790132196.dir/0006_pushbutton_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9005_3560234642790132196.dir/0006_pushbutton_gen//Lab7_pushbutton_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095152612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbutton: Done RTL generation for module 'Lab7_pushbutton' " "Pushbutton: Done RTL generation for module 'Lab7_pushbutton'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095152844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbutton: \"Lab7\" instantiated altera_avalon_pio \"pushbutton\" " "Pushbutton: \"Lab7\" instantiated altera_avalon_pio \"pushbutton\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095152850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rooms_manager_0: \"Lab7\" instantiated rooms_manager \"rooms_manager_0\" " "Rooms_manager_0: \"Lab7\" instantiated rooms_manager \"rooms_manager_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095152852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw_sliders: Starting RTL generation for module 'Lab7_sw_sliders' " "Sw_sliders: Starting RTL generation for module 'Lab7_sw_sliders'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095152860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw_sliders:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab7_sw_sliders --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9005_3560234642790132196.dir/0008_sw_sliders_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9005_3560234642790132196.dir/0008_sw_sliders_gen//Lab7_sw_sliders_component_configuration.pl  --do_build_sim=0  \] " "Sw_sliders:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab7_sw_sliders --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9005_3560234642790132196.dir/0008_sw_sliders_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9005_3560234642790132196.dir/0008_sw_sliders_gen//Lab7_sw_sliders_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095152860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw_sliders: Done RTL generation for module 'Lab7_sw_sliders' " "Sw_sliders: Done RTL generation for module 'Lab7_sw_sliders'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095153116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw_sliders: \"Lab7\" instantiated altera_avalon_pio \"sw_sliders\" " "Sw_sliders: \"Lab7\" instantiated altera_avalon_pio \"sw_sliders\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095153122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095156457 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095156680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095156896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095157115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095157350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095157570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095157784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095158005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095158224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095158437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095158655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"Lab7\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"Lab7\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095161330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"Lab7\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"Lab7\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095161337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"Lab7\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"Lab7\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095161342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'Lab7_NIOS_II_Processor_cpu' " "Cpu: Starting RTL generation for module 'Lab7_NIOS_II_Processor_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095161357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Lab7_NIOS_II_Processor_cpu --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9005_3560234642790132196.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9005_3560234642790132196.dir/0011_cpu_gen//Lab7_NIOS_II_Processor_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Lab7_NIOS_II_Processor_cpu --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9005_3560234642790132196.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9005_3560234642790132196.dir/0011_cpu_gen//Lab7_NIOS_II_Processor_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095161357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.13 18:32:41 (*) Starting Nios II generation " "Cpu: # 2022.01.13 18:32:41 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095163990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.13 18:32:41 (*)   Checking for plaintext license. " "Cpu: # 2022.01.13 18:32:41 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095163990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.13 18:32:42 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/ " "Cpu: # 2022.01.13 18:32:42 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095163990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.13 18:32:42 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.01.13 18:32:42 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095163990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.13 18:32:42 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.01.13 18:32:42 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095163990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.13 18:32:42 (*)   Plaintext license not found. " "Cpu: # 2022.01.13 18:32:42 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095163990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.13 18:32:42 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2022.01.13 18:32:42 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095163991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.13 18:32:42 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.01.13 18:32:42 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095163991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.13 18:32:42 (*)   Creating all objects for CPU " "Cpu: # 2022.01.13 18:32:42 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095163991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.13 18:32:43 (*)   Generating RTL from CPU objects " "Cpu: # 2022.01.13 18:32:43 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095163991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.13 18:32:43 (*)   Creating plain-text RTL " "Cpu: # 2022.01.13 18:32:43 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095163991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.13 18:32:43 (*) Done Nios II generation " "Cpu: # 2022.01.13 18:32:43 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095163991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'Lab7_NIOS_II_Processor_cpu' " "Cpu: Done RTL generation for module 'Lab7_NIOS_II_Processor_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095163991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"NIOS_II_Processor\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"NIOS_II_Processor\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095164014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II_Processor_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOS_II_Processor_data_master_translator\" " "NIOS_II_Processor_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOS_II_Processor_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095164028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JTAG_UART_avalon_jtag_slave_translator\" " "JTAG_UART_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JTAG_UART_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095164031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II_Processor_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOS_II_Processor_data_master_agent\" " "NIOS_II_Processor_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOS_II_Processor_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095164034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JTAG_UART_avalon_jtag_slave_agent\" " "JTAG_UART_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JTAG_UART_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095164038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"JTAG_UART_avalon_jtag_slave_agent_rsp_fifo\" " "JTAG_UART_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"JTAG_UART_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095164042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095164052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095164062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095164073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095164082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095164092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rooms_manager_0_avalon_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"rooms_manager_0_avalon_slave_0_burst_adapter\" " "Rooms_manager_0_avalon_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"rooms_manager_0_avalon_slave_0_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095164098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095164114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095164118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095164128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095164140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/17.0/Lab7/db/ip/Lab7/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/17.0/Lab7/db/ip/Lab7/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095164142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095164145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095164150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095164161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/17.0/Lab7/db/ip/Lab7/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/17.0/Lab7/db/ip/Lab7/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095164163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095164172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/17.0/Lab7/db/ip/Lab7/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/17.0/Lab7/db/ip/Lab7/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095164174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rooms_manager_0_avalon_slave_0_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"rooms_manager_0_avalon_slave_0_rsp_width_adapter\" " "Rooms_manager_0_avalon_slave_0_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"rooms_manager_0_avalon_slave_0_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095164176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/17.0/Lab7/db/ip/Lab7/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/intelFPGA_lite/17.0/Lab7/db/ip/Lab7/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095164178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/17.0/Lab7/db/ip/Lab7/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/intelFPGA_lite/17.0/Lab7/db/ip/Lab7/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095164179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095164568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095164954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095164960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095164964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab7: Done \"Lab7\" with 38 modules, 60 files " "Lab7: Done \"Lab7\" with 38 modules, 60 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095164965 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "Lab7.qsys " "Finished elaborating Qsys system entity \"Lab7.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095165963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab6-rtl " "Found design unit 1: Lab6-rtl" {  } { { "Lab7.vhd" "" { Text "C:/intelFPGA_lite/17.0/Lab7/Lab7.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166502 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab6 " "Found entity 1: Lab6" {  } { { "Lab7.vhd" "" { Text "C:/intelFPGA_lite/17.0/Lab7/Lab7.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/lab7.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/lab7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7 " "Found entity 1: Lab7" {  } { { "db/ip/lab7/lab7.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab6-rtl " "Found design unit 1: Lab6-rtl" {  } { { "db/ip/lab7/submodules/lab7.vhd" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166506 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab6 " "Found entity 1: Lab6" {  } { { "db/ip/lab7/submodules/lab7.vhd" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_hex_1_2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_hex_1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_Hex_1_2 " "Found entity 1: Lab7_Hex_1_2" {  } { { "db/ip/lab7/submodules/lab7_hex_1_2.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_hex_1_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/lab7/submodules/lab7_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_JTAG_UART_sim_scfifo_w " "Found entity 1: Lab7_JTAG_UART_sim_scfifo_w" {  } { { "db/ip/lab7/submodules/lab7_jtag_uart.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166511 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab7_JTAG_UART_scfifo_w " "Found entity 2: Lab7_JTAG_UART_scfifo_w" {  } { { "db/ip/lab7/submodules/lab7_jtag_uart.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166511 ""} { "Info" "ISGN_ENTITY_NAME" "3 Lab7_JTAG_UART_sim_scfifo_r " "Found entity 3: Lab7_JTAG_UART_sim_scfifo_r" {  } { { "db/ip/lab7/submodules/lab7_jtag_uart.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166511 ""} { "Info" "ISGN_ENTITY_NAME" "4 Lab7_JTAG_UART_scfifo_r " "Found entity 4: Lab7_JTAG_UART_scfifo_r" {  } { { "db/ip/lab7/submodules/lab7_jtag_uart.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166511 ""} { "Info" "ISGN_ENTITY_NAME" "5 Lab7_JTAG_UART " "Found entity 5: Lab7_JTAG_UART" {  } { { "db/ip/lab7/submodules/lab7_jtag_uart.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_nios_ii_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_nios_ii_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_NIOS_II_Processor " "Found entity 1: Lab7_NIOS_II_Processor" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_NIOS_II_Processor_cpu_register_bank_a_module " "Found entity 1: Lab7_NIOS_II_Processor_cpu_register_bank_a_module" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166525 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab7_NIOS_II_Processor_cpu_register_bank_b_module " "Found entity 2: Lab7_NIOS_II_Processor_cpu_register_bank_b_module" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166525 ""} { "Info" "ISGN_ENTITY_NAME" "3 Lab7_NIOS_II_Processor_cpu_nios2_oci_debug " "Found entity 3: Lab7_NIOS_II_Processor_cpu_nios2_oci_debug" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166525 ""} { "Info" "ISGN_ENTITY_NAME" "4 Lab7_NIOS_II_Processor_cpu_nios2_oci_break " "Found entity 4: Lab7_NIOS_II_Processor_cpu_nios2_oci_break" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166525 ""} { "Info" "ISGN_ENTITY_NAME" "5 Lab7_NIOS_II_Processor_cpu_nios2_oci_xbrk " "Found entity 5: Lab7_NIOS_II_Processor_cpu_nios2_oci_xbrk" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166525 ""} { "Info" "ISGN_ENTITY_NAME" "6 Lab7_NIOS_II_Processor_cpu_nios2_oci_dbrk " "Found entity 6: Lab7_NIOS_II_Processor_cpu_nios2_oci_dbrk" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166525 ""} { "Info" "ISGN_ENTITY_NAME" "7 Lab7_NIOS_II_Processor_cpu_nios2_oci_itrace " "Found entity 7: Lab7_NIOS_II_Processor_cpu_nios2_oci_itrace" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166525 ""} { "Info" "ISGN_ENTITY_NAME" "8 Lab7_NIOS_II_Processor_cpu_nios2_oci_td_mode " "Found entity 8: Lab7_NIOS_II_Processor_cpu_nios2_oci_td_mode" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166525 ""} { "Info" "ISGN_ENTITY_NAME" "9 Lab7_NIOS_II_Processor_cpu_nios2_oci_dtrace " "Found entity 9: Lab7_NIOS_II_Processor_cpu_nios2_oci_dtrace" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166525 ""} { "Info" "ISGN_ENTITY_NAME" "10 Lab7_NIOS_II_Processor_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Lab7_NIOS_II_Processor_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166525 ""} { "Info" "ISGN_ENTITY_NAME" "11 Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166525 ""} { "Info" "ISGN_ENTITY_NAME" "12 Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166525 ""} { "Info" "ISGN_ENTITY_NAME" "13 Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo " "Found entity 13: Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166525 ""} { "Info" "ISGN_ENTITY_NAME" "14 Lab7_NIOS_II_Processor_cpu_nios2_oci_pib " "Found entity 14: Lab7_NIOS_II_Processor_cpu_nios2_oci_pib" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166525 ""} { "Info" "ISGN_ENTITY_NAME" "15 Lab7_NIOS_II_Processor_cpu_nios2_oci_im " "Found entity 15: Lab7_NIOS_II_Processor_cpu_nios2_oci_im" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166525 ""} { "Info" "ISGN_ENTITY_NAME" "16 Lab7_NIOS_II_Processor_cpu_nios2_performance_monitors " "Found entity 16: Lab7_NIOS_II_Processor_cpu_nios2_performance_monitors" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166525 ""} { "Info" "ISGN_ENTITY_NAME" "17 Lab7_NIOS_II_Processor_cpu_nios2_avalon_reg " "Found entity 17: Lab7_NIOS_II_Processor_cpu_nios2_avalon_reg" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166525 ""} { "Info" "ISGN_ENTITY_NAME" "18 Lab7_NIOS_II_Processor_cpu_ociram_sp_ram_module " "Found entity 18: Lab7_NIOS_II_Processor_cpu_ociram_sp_ram_module" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166525 ""} { "Info" "ISGN_ENTITY_NAME" "19 Lab7_NIOS_II_Processor_cpu_nios2_ocimem " "Found entity 19: Lab7_NIOS_II_Processor_cpu_nios2_ocimem" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166525 ""} { "Info" "ISGN_ENTITY_NAME" "20 Lab7_NIOS_II_Processor_cpu_nios2_oci " "Found entity 20: Lab7_NIOS_II_Processor_cpu_nios2_oci" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166525 ""} { "Info" "ISGN_ENTITY_NAME" "21 Lab7_NIOS_II_Processor_cpu " "Found entity 21: Lab7_NIOS_II_Processor_cpu" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_nios_ii_processor_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_NIOS_II_Processor_cpu_debug_slave_sysclk " "Found entity 1: Lab7_NIOS_II_Processor_cpu_debug_slave_sysclk" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_nios_ii_processor_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_NIOS_II_Processor_cpu_debug_slave_tck " "Found entity 1: Lab7_NIOS_II_Processor_cpu_debug_slave_tck" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_nios_ii_processor_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper " "Found entity 1: Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_nios_ii_processor_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_NIOS_II_Processor_cpu_test_bench " "Found entity 1: Lab7_NIOS_II_Processor_cpu_test_bench" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_OnChip_Memory " "Found entity 1: Lab7_OnChip_Memory" {  } { { "db/ip/lab7/submodules/lab7_onchip_memory.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_Timer_0 " "Found entity 1: Lab7_Timer_0" {  } { { "db/ip/lab7/submodules/lab7_timer_0.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_irq_mapper " "Found entity 1: Lab7_irq_mapper" {  } { { "db/ip/lab7/submodules/lab7_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_leds " "Found entity 1: Lab7_leds" {  } { { "db/ip/lab7/submodules/lab7_leds.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0 " "Found entity 1: Lab7_mm_interconnect_0" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Lab7_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: Lab7_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: Lab7_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_cmd_demux " "Found entity 1: Lab7_mm_interconnect_0_cmd_demux" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Lab7_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_cmd_mux " "Found entity 1: Lab7_mm_interconnect_0_cmd_mux" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_cmd_mux_002 " "Found entity 1: Lab7_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab7_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642095166566 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab7_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642095166566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_router_default_decode " "Found entity 1: Lab7_mm_interconnect_0_router_default_decode" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166567 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab7_mm_interconnect_0_router " "Found entity 2: Lab7_mm_interconnect_0_router" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab7_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642095166568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab7_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642095166568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_router_001_default_decode " "Found entity 1: Lab7_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166569 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab7_mm_interconnect_0_router_001 " "Found entity 2: Lab7_mm_interconnect_0_router_001" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166569 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab7_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642095166570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab7_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642095166571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_router_002_default_decode " "Found entity 1: Lab7_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166571 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab7_mm_interconnect_0_router_002 " "Found entity 2: Lab7_mm_interconnect_0_router_002" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at lab7_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642095166573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at lab7_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642095166573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_router_003_default_decode " "Found entity 1: Lab7_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166573 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab7_mm_interconnect_0_router_003 " "Found entity 2: Lab7_mm_interconnect_0_router_003" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at lab7_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642095166575 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at lab7_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642095166575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_router_004_default_decode " "Found entity 1: Lab7_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166576 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab7_mm_interconnect_0_router_004 " "Found entity 2: Lab7_mm_interconnect_0_router_004" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_rsp_demux " "Found entity 1: Lab7_mm_interconnect_0_rsp_demux" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_rsp_demux_002 " "Found entity 1: Lab7_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_rsp_mux " "Found entity 1: Lab7_mm_interconnect_0_rsp_mux" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Lab7_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_pushbutton.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_pushbutton.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_pushbutton " "Found entity 1: Lab7_pushbutton" {  } { { "db/ip/lab7/submodules/lab7_pushbutton.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_pushbutton.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_sw_sliders.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_sw_sliders.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_sw_sliders " "Found entity 1: Lab7_sw_sliders" {  } { { "db/ip/lab7/submodules/lab7_sw_sliders.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_sw_sliders.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/lab7/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/lab7/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/lab7/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/lab7/submodules/altera_default_burst_converter.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/lab7/submodules/altera_incr_burst_converter.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/lab7/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab7/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/lab7/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166601 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/lab7/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/lab7/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/lab7/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/lab7/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166608 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/lab7/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166608 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/lab7/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166608 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/lab7/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166608 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/lab7/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166608 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/lab7/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642095166613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/lab7/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/lab7/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/lab7/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/lab7/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/lab7/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/lab7/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/lab7/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/lab7/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/lab7/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/lab7/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166634 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/lab7/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642095166635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/lab7/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095166636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095166636 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab7 " "Elaborating entity \"Lab7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642095166764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Hex_1_2 Lab7_Hex_1_2:hex_1_2 " "Elaborating entity \"Lab7_Hex_1_2\" for hierarchy \"Lab7_Hex_1_2:hex_1_2\"" {  } { { "db/ip/lab7/lab7.v" "hex_1_2" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095166793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_JTAG_UART Lab7_JTAG_UART:jtag_uart " "Elaborating entity \"Lab7_JTAG_UART\" for hierarchy \"Lab7_JTAG_UART:jtag_uart\"" {  } { { "db/ip/lab7/lab7.v" "jtag_uart" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095166800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_JTAG_UART_scfifo_w Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w " "Elaborating entity \"Lab7_JTAG_UART_scfifo_w\" for hierarchy \"Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\"" {  } { { "db/ip/lab7/submodules/lab7_jtag_uart.v" "the_Lab7_JTAG_UART_scfifo_w" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095166810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/lab7/submodules/lab7_jtag_uart.v" "wfifo" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095166989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/lab7/submodules/lab7_jtag_uart.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095166996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095166996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095166996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095166996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095166996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095166996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095166996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095166996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095166996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095166996 ""}  } { { "db/ip/lab7/submodules/lab7_jtag_uart.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642095166996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095167039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095167039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095167040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095167056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095167056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/intelFPGA_lite/17.0/Lab7/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095167056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095167072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095167072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/intelFPGA_lite/17.0/Lab7/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095167073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095167119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095167119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/17.0/Lab7/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095167120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095167169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095167169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/intelFPGA_lite/17.0/Lab7/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095167170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095167222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095167222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/17.0/Lab7/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095167224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_JTAG_UART_scfifo_r Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_r:the_Lab7_JTAG_UART_scfifo_r " "Elaborating entity \"Lab7_JTAG_UART_scfifo_r\" for hierarchy \"Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_r:the_Lab7_JTAG_UART_scfifo_r\"" {  } { { "db/ip/lab7/submodules/lab7_jtag_uart.v" "the_Lab7_JTAG_UART_scfifo_r" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095167232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Lab7_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Lab7_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic\"" {  } { { "db/ip/lab7/submodules/lab7_jtag_uart.v" "Lab7_JTAG_UART_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095167486 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab7_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Lab7_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic\"" {  } { { "db/ip/lab7/submodules/lab7_jtag_uart.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095167509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab7_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"Lab7_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095167509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095167509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095167509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095167509 ""}  } { { "db/ip/lab7/submodules/lab7_jtag_uart.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642095167509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint Lab7_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"Lab7_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095167553 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab7_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst Lab7_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Lab7_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"Lab7_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/lab7/submodules/lab7_jtag_uart.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095167560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint Lab7_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"Lab7_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095167578 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab7_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep Lab7_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Lab7_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"Lab7_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "db/ip/lab7/submodules/lab7_jtag_uart.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095167591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_NIOS_II_Processor Lab7_NIOS_II_Processor:nios_ii_processor " "Elaborating entity \"Lab7_NIOS_II_Processor\" for hierarchy \"Lab7_NIOS_II_Processor:nios_ii_processor\"" {  } { { "db/ip/lab7/lab7.v" "nios_ii_processor" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095167593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_NIOS_II_Processor_cpu Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu " "Elaborating entity \"Lab7_NIOS_II_Processor_cpu\" for hierarchy \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\"" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor.v" "cpu" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095167603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_NIOS_II_Processor_cpu_test_bench Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_test_bench:the_Lab7_NIOS_II_Processor_cpu_test_bench " "Elaborating entity \"Lab7_NIOS_II_Processor_cpu_test_bench\" for hierarchy \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_test_bench:the_Lab7_NIOS_II_Processor_cpu_test_bench\"" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "the_Lab7_NIOS_II_Processor_cpu_test_bench" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095167694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_NIOS_II_Processor_cpu_register_bank_a_module Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_register_bank_a_module:Lab7_NIOS_II_Processor_cpu_register_bank_a " "Elaborating entity \"Lab7_NIOS_II_Processor_cpu_register_bank_a_module\" for hierarchy \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_register_bank_a_module:Lab7_NIOS_II_Processor_cpu_register_bank_a\"" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "Lab7_NIOS_II_Processor_cpu_register_bank_a" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095167708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_register_bank_a_module:Lab7_NIOS_II_Processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_register_bank_a_module:Lab7_NIOS_II_Processor_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095167758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_register_bank_a_module:Lab7_NIOS_II_Processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_register_bank_a_module:Lab7_NIOS_II_Processor_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095167771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_register_bank_a_module:Lab7_NIOS_II_Processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_register_bank_a_module:Lab7_NIOS_II_Processor_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095167771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095167771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095167771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095167771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095167771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095167771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095167771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095167771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095167771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095167771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095167771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095167771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095167771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095167771 ""}  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642095167771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095167826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095167826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_register_bank_a_module:Lab7_NIOS_II_Processor_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_register_bank_a_module:Lab7_NIOS_II_Processor_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095167827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_NIOS_II_Processor_cpu_register_bank_b_module Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_register_bank_b_module:Lab7_NIOS_II_Processor_cpu_register_bank_b " "Elaborating entity \"Lab7_NIOS_II_Processor_cpu_register_bank_b_module\" for hierarchy \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_register_bank_b_module:Lab7_NIOS_II_Processor_cpu_register_bank_b\"" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "Lab7_NIOS_II_Processor_cpu_register_bank_b" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095167845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_NIOS_II_Processor_cpu_nios2_oci Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci " "Elaborating entity \"Lab7_NIOS_II_Processor_cpu_nios2_oci\" for hierarchy \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\"" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "the_Lab7_NIOS_II_Processor_cpu_nios2_oci" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095167861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_NIOS_II_Processor_cpu_nios2_oci_debug Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_oci_debug:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_debug " "Elaborating entity \"Lab7_NIOS_II_Processor_cpu_nios2_oci_debug\" for hierarchy \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_oci_debug:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_debug\"" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "the_Lab7_NIOS_II_Processor_cpu_nios2_oci_debug" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095167884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_oci_debug:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_oci_debug:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095167911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_oci_debug:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_oci_debug:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095167918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_oci_debug:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_oci_debug:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095167918 ""}  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642095167918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_NIOS_II_Processor_cpu_nios2_oci_break Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_oci_break:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_break " "Elaborating entity \"Lab7_NIOS_II_Processor_cpu_nios2_oci_break\" for hierarchy \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_oci_break:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_break\"" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "the_Lab7_NIOS_II_Processor_cpu_nios2_oci_break" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095167919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_NIOS_II_Processor_cpu_nios2_oci_xbrk Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_oci_xbrk:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_xbrk " "Elaborating entity \"Lab7_NIOS_II_Processor_cpu_nios2_oci_xbrk\" for hierarchy \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_oci_xbrk:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "the_Lab7_NIOS_II_Processor_cpu_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095167965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_NIOS_II_Processor_cpu_nios2_oci_dbrk Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_oci_dbrk:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_dbrk " "Elaborating entity \"Lab7_NIOS_II_Processor_cpu_nios2_oci_dbrk\" for hierarchy \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_oci_dbrk:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "the_Lab7_NIOS_II_Processor_cpu_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095167973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_NIOS_II_Processor_cpu_nios2_oci_itrace Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_oci_itrace:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_itrace " "Elaborating entity \"Lab7_NIOS_II_Processor_cpu_nios2_oci_itrace\" for hierarchy \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_oci_itrace:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_itrace\"" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "the_Lab7_NIOS_II_Processor_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095167981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_NIOS_II_Processor_cpu_nios2_oci_dtrace Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_oci_dtrace:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_dtrace " "Elaborating entity \"Lab7_NIOS_II_Processor_cpu_nios2_oci_dtrace\" for hierarchy \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_oci_dtrace:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "the_Lab7_NIOS_II_Processor_cpu_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095167989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_NIOS_II_Processor_cpu_nios2_oci_td_mode Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_oci_dtrace:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_dtrace\|Lab7_NIOS_II_Processor_cpu_nios2_oci_td_mode:Lab7_NIOS_II_Processor_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Lab7_NIOS_II_Processor_cpu_nios2_oci_td_mode\" for hierarchy \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_oci_dtrace:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_dtrace\|Lab7_NIOS_II_Processor_cpu_nios2_oci_td_mode:Lab7_NIOS_II_Processor_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "Lab7_NIOS_II_Processor_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095168033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo " "Elaborating entity \"Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo\" for hierarchy \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo\"" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "the_Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095168039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_NIOS_II_Processor_cpu_nios2_oci_compute_input_tm_cnt Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo\|Lab7_NIOS_II_Processor_cpu_nios2_oci_compute_input_tm_cnt:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Lab7_NIOS_II_Processor_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo\|Lab7_NIOS_II_Processor_cpu_nios2_oci_compute_input_tm_cnt:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "the_Lab7_NIOS_II_Processor_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095168071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo_wrptr_inc Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo\|Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo_wrptr_inc:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo\|Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo_wrptr_inc:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "the_Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095168076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo_cnt_inc Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo\|Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo_cnt_inc:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo\|Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo_cnt_inc:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "the_Lab7_NIOS_II_Processor_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095168083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_NIOS_II_Processor_cpu_nios2_oci_pib Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_oci_pib:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_pib " "Elaborating entity \"Lab7_NIOS_II_Processor_cpu_nios2_oci_pib\" for hierarchy \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_oci_pib:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_pib\"" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "the_Lab7_NIOS_II_Processor_cpu_nios2_oci_pib" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095168090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_NIOS_II_Processor_cpu_nios2_oci_im Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_oci_im:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_im " "Elaborating entity \"Lab7_NIOS_II_Processor_cpu_nios2_oci_im\" for hierarchy \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_oci_im:the_Lab7_NIOS_II_Processor_cpu_nios2_oci_im\"" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "the_Lab7_NIOS_II_Processor_cpu_nios2_oci_im" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095168095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_NIOS_II_Processor_cpu_nios2_avalon_reg Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_avalon_reg:the_Lab7_NIOS_II_Processor_cpu_nios2_avalon_reg " "Elaborating entity \"Lab7_NIOS_II_Processor_cpu_nios2_avalon_reg\" for hierarchy \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_avalon_reg:the_Lab7_NIOS_II_Processor_cpu_nios2_avalon_reg\"" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "the_Lab7_NIOS_II_Processor_cpu_nios2_avalon_reg" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095168106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_NIOS_II_Processor_cpu_nios2_ocimem Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_ocimem:the_Lab7_NIOS_II_Processor_cpu_nios2_ocimem " "Elaborating entity \"Lab7_NIOS_II_Processor_cpu_nios2_ocimem\" for hierarchy \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_ocimem:the_Lab7_NIOS_II_Processor_cpu_nios2_ocimem\"" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "the_Lab7_NIOS_II_Processor_cpu_nios2_ocimem" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095168115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_NIOS_II_Processor_cpu_ociram_sp_ram_module Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_ocimem:the_Lab7_NIOS_II_Processor_cpu_nios2_ocimem\|Lab7_NIOS_II_Processor_cpu_ociram_sp_ram_module:Lab7_NIOS_II_Processor_cpu_ociram_sp_ram " "Elaborating entity \"Lab7_NIOS_II_Processor_cpu_ociram_sp_ram_module\" for hierarchy \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_ocimem:the_Lab7_NIOS_II_Processor_cpu_nios2_ocimem\|Lab7_NIOS_II_Processor_cpu_ociram_sp_ram_module:Lab7_NIOS_II_Processor_cpu_ociram_sp_ram\"" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "Lab7_NIOS_II_Processor_cpu_ociram_sp_ram" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095168154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_ocimem:the_Lab7_NIOS_II_Processor_cpu_nios2_ocimem\|Lab7_NIOS_II_Processor_cpu_ociram_sp_ram_module:Lab7_NIOS_II_Processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_ocimem:the_Lab7_NIOS_II_Processor_cpu_nios2_ocimem\|Lab7_NIOS_II_Processor_cpu_ociram_sp_ram_module:Lab7_NIOS_II_Processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095168165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_ocimem:the_Lab7_NIOS_II_Processor_cpu_nios2_ocimem\|Lab7_NIOS_II_Processor_cpu_ociram_sp_ram_module:Lab7_NIOS_II_Processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_ocimem:the_Lab7_NIOS_II_Processor_cpu_nios2_ocimem\|Lab7_NIOS_II_Processor_cpu_ociram_sp_ram_module:Lab7_NIOS_II_Processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095168177 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_ocimem:the_Lab7_NIOS_II_Processor_cpu_nios2_ocimem\|Lab7_NIOS_II_Processor_cpu_ociram_sp_ram_module:Lab7_NIOS_II_Processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_ocimem:the_Lab7_NIOS_II_Processor_cpu_nios2_ocimem\|Lab7_NIOS_II_Processor_cpu_ociram_sp_ram_module:Lab7_NIOS_II_Processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095168177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095168177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095168177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095168177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095168177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095168177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095168177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095168177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095168177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095168177 ""}  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642095168177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095168224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095168224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_ocimem:the_Lab7_NIOS_II_Processor_cpu_nios2_ocimem\|Lab7_NIOS_II_Processor_cpu_ociram_sp_ram_module:Lab7_NIOS_II_Processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_nios2_ocimem:the_Lab7_NIOS_II_Processor_cpu_nios2_ocimem\|Lab7_NIOS_II_Processor_cpu_ociram_sp_ram_module:Lab7_NIOS_II_Processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095168225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper:the_Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper " "Elaborating entity \"Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper\" for hierarchy \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper:the_Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper\"" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" "the_Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095168240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_NIOS_II_Processor_cpu_debug_slave_tck Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper:the_Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper\|Lab7_NIOS_II_Processor_cpu_debug_slave_tck:the_Lab7_NIOS_II_Processor_cpu_debug_slave_tck " "Elaborating entity \"Lab7_NIOS_II_Processor_cpu_debug_slave_tck\" for hierarchy \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper:the_Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper\|Lab7_NIOS_II_Processor_cpu_debug_slave_tck:the_Lab7_NIOS_II_Processor_cpu_debug_slave_tck\"" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu_debug_slave_wrapper.v" "the_Lab7_NIOS_II_Processor_cpu_debug_slave_tck" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095168249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_NIOS_II_Processor_cpu_debug_slave_sysclk Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper:the_Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper\|Lab7_NIOS_II_Processor_cpu_debug_slave_sysclk:the_Lab7_NIOS_II_Processor_cpu_debug_slave_sysclk " "Elaborating entity \"Lab7_NIOS_II_Processor_cpu_debug_slave_sysclk\" for hierarchy \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper:the_Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper\|Lab7_NIOS_II_Processor_cpu_debug_slave_sysclk:the_Lab7_NIOS_II_Processor_cpu_debug_slave_sysclk\"" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu_debug_slave_wrapper.v" "the_Lab7_NIOS_II_Processor_cpu_debug_slave_sysclk" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095168289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper:the_Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab7_NIOS_II_Processor_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper:the_Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab7_NIOS_II_Processor_cpu_debug_slave_phy\"" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu_debug_slave_wrapper.v" "Lab7_NIOS_II_Processor_cpu_debug_slave_phy" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095168342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper:the_Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab7_NIOS_II_Processor_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper:the_Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab7_NIOS_II_Processor_cpu_debug_slave_phy\"" {  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095168348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper:the_Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab7_NIOS_II_Processor_cpu_debug_slave_phy " "Instantiated megafunction \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper:the_Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab7_NIOS_II_Processor_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095168348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095168348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095168348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095168348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095168348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095168348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095168348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095168348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095168348 ""}  } { { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642095168348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper:the_Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab7_NIOS_II_Processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper:the_Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab7_NIOS_II_Processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095168350 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper:the_Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab7_NIOS_II_Processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper:the_Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab7_NIOS_II_Processor_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper:the_Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab7_NIOS_II_Processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper:the_Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab7_NIOS_II_Processor_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/lab7/submodules/lab7_nios_ii_processor_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_nios_ii_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095168358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper:the_Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab7_NIOS_II_Processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper:the_Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab7_NIOS_II_Processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095168455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper:the_Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab7_NIOS_II_Processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Lab7_NIOS_II_Processor:nios_ii_processor\|Lab7_NIOS_II_Processor_cpu:cpu\|Lab7_NIOS_II_Processor_cpu_nios2_oci:the_Lab7_NIOS_II_Processor_cpu_nios2_oci\|Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper:the_Lab7_NIOS_II_Processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab7_NIOS_II_Processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095168594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_OnChip_Memory Lab7_OnChip_Memory:onchip_memory " "Elaborating entity \"Lab7_OnChip_Memory\" for hierarchy \"Lab7_OnChip_Memory:onchip_memory\"" {  } { { "db/ip/lab7/lab7.v" "onchip_memory" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095168642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab7_OnChip_Memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Lab7_OnChip_Memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab7/submodules/lab7_onchip_memory.v" "the_altsyncram" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_onchip_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095168654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab7_OnChip_Memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Lab7_OnChip_Memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab7/submodules/lab7_onchip_memory.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_onchip_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095168666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab7_OnChip_Memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"Lab7_OnChip_Memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095168666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Lab7_OnChip_Memory.hex " "Parameter \"init_file\" = \"Lab7_OnChip_Memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095168666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095168666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 62500 " "Parameter \"maximum_depth\" = \"62500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095168666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 62500 " "Parameter \"numwords_a\" = \"62500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095168666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095168666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095168666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095168666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095168666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095168666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095168666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095168666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642095168666 ""}  } { { "db/ip/lab7/submodules/lab7_onchip_memory.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_onchip_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642095168666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dsm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dsm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dsm1 " "Found entity 1: altsyncram_dsm1" {  } { { "db/altsyncram_dsm1.tdf" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/altsyncram_dsm1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095168748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095168748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dsm1 Lab7_OnChip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_dsm1:auto_generated " "Elaborating entity \"altsyncram_dsm1\" for hierarchy \"Lab7_OnChip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_dsm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095168749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095170163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095170163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla Lab7_OnChip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_dsm1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"Lab7_OnChip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_dsm1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_dsm1.tdf" "decode3" { Text "C:/intelFPGA_lite/17.0/Lab7/db/altsyncram_dsm1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095170164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642095170216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642095170216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb Lab7_OnChip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_dsm1:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"Lab7_OnChip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_dsm1:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_dsm1.tdf" "mux2" { Text "C:/intelFPGA_lite/17.0/Lab7/db/altsyncram_dsm1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095170216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Timer_0 Lab7_Timer_0:timer_0 " "Elaborating entity \"Lab7_Timer_0\" for hierarchy \"Lab7_Timer_0:timer_0\"" {  } { { "db/ip/lab7/lab7.v" "timer_0" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095170585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_leds Lab7_leds:leds " "Elaborating entity \"Lab7_leds\" for hierarchy \"Lab7_leds:leds\"" {  } { { "db/ip/lab7/lab7.v" "leds" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095170601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_pushbutton Lab7_pushbutton:pushbutton " "Elaborating entity \"Lab7_pushbutton\" for hierarchy \"Lab7_pushbutton:pushbutton\"" {  } { { "db/ip/lab7/lab7.v" "pushbutton" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095170609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab6 Lab6:rooms_manager_0 " "Elaborating entity \"Lab6\" for hierarchy \"Lab6:rooms_manager_0\"" {  } { { "db/ip/lab7/lab7.v" "rooms_manager_0" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095170620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_sw_sliders Lab7_sw_sliders:sw_sliders " "Elaborating entity \"Lab7_sw_sliders\" for hierarchy \"Lab7_sw_sliders:sw_sliders\"" {  } { { "db/ip/lab7/lab7.v" "sw_sliders" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095170638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0 Lab7_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Lab7_mm_interconnect_0\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/lab7/lab7.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095170651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_ii_processor_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_ii_processor_data_master_translator\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "nios_ii_processor_data_master_translator" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095170944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_ii_processor_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_ii_processor_instruction_master_translator\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "nios_ii_processor_instruction_master_translator" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095170958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 1006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095170971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rooms_manager_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rooms_manager_0_avalon_slave_0_translator\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "rooms_manager_0_avalon_slave_0_translator" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 1070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095170985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_ii_processor_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_ii_processor_debug_mem_slave_translator\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "nios_ii_processor_debug_mem_slave_translator" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 1134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095170998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 1198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095171012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "leds_s1_translator" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 1262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095171027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 1646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095171047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_ii_processor_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_ii_processor_data_master_agent\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "nios_ii_processor_data_master_agent" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 1727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095171061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_ii_processor_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_ii_processor_instruction_master_agent\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "nios_ii_processor_instruction_master_agent" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 1808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095171073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 1892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095171085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/lab7/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095171103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Lab7_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 1933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095171117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "rooms_manager_0_avalon_slave_0_agent" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 2017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095171146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/lab7/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095171161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Lab7_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "rooms_manager_0_avalon_slave_0_agent_rsp_fifo" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 2058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642095171176 ""}
