<profile>

<section name = "Vitis HLS Report for 'write_C'" level="0">
<item name = "Date">Fri Jun  9 10:20:00 2023
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)</item>
<item name = "Project">kernel_acc</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- mem_wr">?, ?, 2 ~ ?, -, -, ?, no</column>
<column name=" + VITIS_LOOP_184_1">2, ?, 2, -, -, 1 ~ ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 220, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 3, 0, 20, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 149, -</column>
<column name="Register">-, -, 298, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32ns_32ns_62_1_1_U47">mul_32ns_32ns_62_1_1, 0, 3, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln183_fu_170_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln184_fu_227_p2">+, 0, 0, 38, 31, 1</column>
<column name="empty_54_fu_193_p2">+, 0, 0, 71, 64, 64</column>
<column name="ap_block_state10">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_288">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op48_read_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op50_read_state4">and, 0, 0, 2, 1, 1</column>
<column name="cmp12_fu_147_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln183_fu_165_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln184_fu_222_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="N_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">59, 11, 1, 11</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="fifoSortMatrixC_i_01_blk_n">9, 2, 1, 2</column>
<column name="fifoSortMatrixC_i_0_blk_n">9, 2, 1, 2</column>
<column name="gmem4_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem4_blk_n_B">9, 2, 1, 2</column>
<column name="gmem4_blk_n_W">9, 2, 1, 2</column>
<column name="i_fu_78">9, 2, 32, 64</column>
<column name="j_reg_127">9, 2, 31, 62</column>
<column name="tmp_reg_138">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="N_1_reg_263">32, 0, 32, 0</column>
<column name="N_cast_reg_273">32, 0, 62, 30</column>
<column name="add_ln183_reg_281">32, 0, 32, 0</column>
<column name="add_ln184_reg_295">31, 0, 31, 0</column>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="cmp12_reg_269">1, 0, 1, 0</column>
<column name="gmem4_addr_reg_286">64, 0, 64, 0</column>
<column name="i_fu_78">32, 0, 32, 0</column>
<column name="j_reg_127">31, 0, 31, 0</column>
<column name="tmp_reg_138">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, write_C, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, write_C, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, write_C, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, write_C, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, write_C, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, write_C, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, write_C, return value</column>
<column name="p_read">in, 32, ap_none, p_read, scalar</column>
<column name="N_dout">in, 32, ap_fifo, N, pointer</column>
<column name="N_empty_n">in, 1, ap_fifo, N, pointer</column>
<column name="N_read">out, 1, ap_fifo, N, pointer</column>
<column name="fifoSortMatrixC_i_0_dout">in, 32, ap_fifo, fifoSortMatrixC_i_0, pointer</column>
<column name="fifoSortMatrixC_i_0_empty_n">in, 1, ap_fifo, fifoSortMatrixC_i_0, pointer</column>
<column name="fifoSortMatrixC_i_0_read">out, 1, ap_fifo, fifoSortMatrixC_i_0, pointer</column>
<column name="fifoSortMatrixC_i_01_dout">in, 32, ap_fifo, fifoSortMatrixC_i_01, pointer</column>
<column name="fifoSortMatrixC_i_01_empty_n">in, 1, ap_fifo, fifoSortMatrixC_i_01, pointer</column>
<column name="fifoSortMatrixC_i_01_read">out, 1, ap_fifo, fifoSortMatrixC_i_01, pointer</column>
<column name="m_axi_gmem4_AWVALID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWREADY">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWADDR">out, 64, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWLEN">out, 32, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWSIZE">out, 3, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWBURST">out, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWLOCK">out, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWCACHE">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWPROT">out, 3, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWQOS">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWREGION">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWUSER">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WVALID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WREADY">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WDATA">out, 32, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WSTRB">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WLAST">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WUSER">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARVALID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARREADY">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARADDR">out, 64, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARLEN">out, 32, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARSIZE">out, 3, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARBURST">out, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARLOCK">out, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARCACHE">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARPROT">out, 3, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARQOS">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARREGION">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARUSER">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RVALID">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RREADY">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RDATA">in, 32, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RLAST">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RID">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RUSER">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RRESP">in, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BVALID">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BREADY">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BRESP">in, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BID">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BUSER">in, 1, m_axi, gmem4, pointer</column>
<column name="p_read1">in, 64, ap_none, p_read1, scalar</column>
</table>
</item>
</section>
</profile>
