{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480316076735 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480316076740 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 01:54:36 2016 " "Processing started: Mon Nov 28 01:54:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480316076740 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480316076740 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PianoTiles -c PianoTiles " "Command: quartus_map --read_settings_files=on --write_settings_files=off PianoTiles -c PianoTiles" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480316076740 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1480316077169 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1480316077169 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Lab7P2/part2/vga_adapter/vga_pll.v " "Can't analyze file -- file ../Lab7P2/part2/vga_adapter/vga_pll.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1480316088139 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Lab7P2/part2/vga_adapter/vga_controller.v " "Can't analyze file -- file ../Lab7P2/part2/vga_adapter/vga_controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1480316088139 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Lab7P2/part2/vga_adapter/vga_address_translator.v " "Can't analyze file -- file ../Lab7P2/part2/vga_adapter/vga_address_translator.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1480316088139 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Lab7P2/part2/vga_adapter/vga_adapter.v " "Can't analyze file -- file ../Lab7P2/part2/vga_adapter/vga_adapter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1480316088139 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Lab7P2/part2/vga_adapter.v " "Can't analyze file -- file ../Lab7P2/part2/vga_adapter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1480316088139 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "shift_r SHIFT_R PianoTiles.v(370) " "Verilog HDL Declaration information at PianoTiles.v(370): object \"shift_r\" differs only in case from object \"SHIFT_R\" in the same scope" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 370 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480316088139 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE PianoTiles.v(370) " "Verilog HDL Declaration information at PianoTiles.v(370): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 370 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480316088139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pianotiles.v 7 7 " "Found 7 design units, including 7 entities, in source file pianotiles.v" { { "Info" "ISGN_ENTITY_NAME" "1 PianoTiles " "Found entity 1: PianoTiles" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480316088155 ""} { "Info" "ISGN_ENTITY_NAME" "2 tile " "Found entity 2: tile" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480316088155 ""} { "Info" "ISGN_ENTITY_NAME" "3 counter " "Found entity 3: counter" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480316088155 ""} { "Info" "ISGN_ENTITY_NAME" "4 datapath " "Found entity 4: datapath" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480316088155 ""} { "Info" "ISGN_ENTITY_NAME" "5 RandomNumberGenerator " "Found entity 5: RandomNumberGenerator" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 523 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480316088155 ""} { "Info" "ISGN_ENTITY_NAME" "6 LookUpTable " "Found entity 6: LookUpTable" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480316088155 ""} { "Info" "ISGN_ENTITY_NAME" "7 hex_decoder " "Found entity 7: hex_decoder" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 701 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480316088155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480316088155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameover.v 1 1 " "Found 1 design units, including 1 entities, in source file gameover.v" { { "Info" "ISGN_ENTITY_NAME" "1 GameOver " "Found entity 1: GameOver" {  } { { "GameOver.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/GameOver.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480316088155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480316088155 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PianoTiles.v(218) " "Verilog HDL Instantiation warning at PianoTiles.v(218): instance has no name" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 218 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480316088155 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PianoTiles.v(219) " "Verilog HDL Instantiation warning at PianoTiles.v(219): instance has no name" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 219 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480316088155 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PianoTiles.v(220) " "Verilog HDL Instantiation warning at PianoTiles.v(220): instance has no name" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 220 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480316088155 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PianoTiles.v(221) " "Verilog HDL Instantiation warning at PianoTiles.v(221): instance has no name" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 221 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480316088155 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PianoTiles.v(222) " "Verilog HDL Instantiation warning at PianoTiles.v(222): instance has no name" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 222 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480316088155 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PianoTiles.v(223) " "Verilog HDL Instantiation warning at PianoTiles.v(223): instance has no name" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 223 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480316088155 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PianoTiles " "Elaborating entity \"PianoTiles\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480316088192 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x PianoTiles.v(148) " "Verilog HDL Always Construct warning at PianoTiles.v(148): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480316088208 "|PianoTiles"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y PianoTiles.v(148) " "Verilog HDL Always Construct warning at PianoTiles.v(148): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480316088208 "|PianoTiles"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "colour PianoTiles.v(148) " "Verilog HDL Always Construct warning at PianoTiles.v(148): inferring latch(es) for variable \"colour\", which holds its previous value in one or more paths through the always construct" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480316088208 "|PianoTiles"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "writeEn PianoTiles.v(148) " "Verilog HDL Always Construct warning at PianoTiles.v(148): inferring latch(es) for variable \"writeEn\", which holds its previous value in one or more paths through the always construct" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480316088208 "|PianoTiles"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "FPSTick PianoTiles.v(209) " "Verilog HDL Event Control warning at PianoTiles.v(209): posedge or negedge of vector \"FPSTick\" depends solely on its least-significant bit" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 209 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1480316088208 "|PianoTiles"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "PianoTiles.v(259) " "Verilog HDL Case Statement information at PianoTiles.v(259): all case item expressions in this case statement are onehot" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 259 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1480316088208 "|PianoTiles"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 PianoTiles.v(341) " "Verilog HDL assignment warning at PianoTiles.v(341): truncated value with size 32 to match size of target (15)" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480316088208 "|PianoTiles"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 PianoTiles.v(344) " "Verilog HDL assignment warning at PianoTiles.v(344): truncated value with size 32 to match size of target (7)" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480316088208 "|PianoTiles"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PianoTiles.v(347) " "Verilog HDL assignment warning at PianoTiles.v(347): truncated value with size 32 to match size of target (8)" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480316088208 "|PianoTiles"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 PianoTiles.v(348) " "Verilog HDL assignment warning at PianoTiles.v(348): truncated value with size 8 to match size of target (7)" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480316088208 "|PianoTiles"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..1\] PianoTiles.v(41) " "Output port \"LEDR\[9..1\]\" at PianoTiles.v(41) has no driver" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1480316088208 "|PianoTiles"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeEn PianoTiles.v(155) " "Inferred latch for \"writeEn\" at PianoTiles.v(155)" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480316088223 "|PianoTiles"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[0\] PianoTiles.v(155) " "Inferred latch for \"colour\[0\]\" at PianoTiles.v(155)" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480316088223 "|PianoTiles"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[1\] PianoTiles.v(155) " "Inferred latch for \"colour\[1\]\" at PianoTiles.v(155)" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480316088223 "|PianoTiles"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[2\] PianoTiles.v(155) " "Inferred latch for \"colour\[2\]\" at PianoTiles.v(155)" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480316088223 "|PianoTiles"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] PianoTiles.v(155) " "Inferred latch for \"y\[0\]\" at PianoTiles.v(155)" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480316088223 "|PianoTiles"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] PianoTiles.v(155) " "Inferred latch for \"y\[1\]\" at PianoTiles.v(155)" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480316088223 "|PianoTiles"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] PianoTiles.v(155) " "Inferred latch for \"y\[2\]\" at PianoTiles.v(155)" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480316088223 "|PianoTiles"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] PianoTiles.v(155) " "Inferred latch for \"y\[3\]\" at PianoTiles.v(155)" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480316088223 "|PianoTiles"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] PianoTiles.v(155) " "Inferred latch for \"y\[4\]\" at PianoTiles.v(155)" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480316088223 "|PianoTiles"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] PianoTiles.v(155) " "Inferred latch for \"y\[5\]\" at PianoTiles.v(155)" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480316088223 "|PianoTiles"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] PianoTiles.v(155) " "Inferred latch for \"y\[6\]\" at PianoTiles.v(155)" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480316088223 "|PianoTiles"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] PianoTiles.v(155) " "Inferred latch for \"x\[0\]\" at PianoTiles.v(155)" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480316088223 "|PianoTiles"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] PianoTiles.v(155) " "Inferred latch for \"x\[1\]\" at PianoTiles.v(155)" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480316088223 "|PianoTiles"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] PianoTiles.v(155) " "Inferred latch for \"x\[2\]\" at PianoTiles.v(155)" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480316088223 "|PianoTiles"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] PianoTiles.v(155) " "Inferred latch for \"x\[3\]\" at PianoTiles.v(155)" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480316088223 "|PianoTiles"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] PianoTiles.v(155) " "Inferred latch for \"x\[4\]\" at PianoTiles.v(155)" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480316088223 "|PianoTiles"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] PianoTiles.v(155) " "Inferred latch for \"x\[5\]\" at PianoTiles.v(155)" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480316088223 "|PianoTiles"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] PianoTiles.v(155) " "Inferred latch for \"x\[6\]\" at PianoTiles.v(155)" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480316088223 "|PianoTiles"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] PianoTiles.v(155) " "Inferred latch for \"x\[7\]\" at PianoTiles.v(155)" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480316088223 "|PianoTiles"}
{ "Warning" "WSGN_SEARCH_FILE" "vga_adapter.v 1 1 " "Using design file vga_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480316088308 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1480316088308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "PianoTiles.v" "VGA" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480316088308 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_address_translator.v 1 1 " "Using design file vga_address_translator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480316088308 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1480316088308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480316088323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480316088339 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480316088339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088355 ""}  } { { "vga_adapter.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480316088355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6m1 " "Found entity 1: altsyncram_m6m1" {  } { { "db/altsyncram_m6m1.tdf" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/db/altsyncram_m6m1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480316088392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480316088392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m6m1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated " "Elaborating entity \"altsyncram_m6m1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480316088392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/db/decode_7la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480316088423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480316088423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_m6m1.tdf" "decode2" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/db/altsyncram_m6m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480316088423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/db/decode_01a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480316088475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480316088475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_m6m1.tdf" "rden_decode_b" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/db/altsyncram_m6m1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480316088477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/db/mux_ifb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480316088517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480316088517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3 " "Elaborating entity \"mux_ifb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3\"" {  } { { "db/altsyncram_m6m1.tdf" "mux3" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/db/altsyncram_m6m1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480316088518 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_pll.v 1 1 " "Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480316088528 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1480316088528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480316088529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480316088552 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480316088554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088554 ""}  } { { "vga_pll.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480316088554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480316088599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480316088599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480316088600 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_controller.v 1 1 " "Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480316088611 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1480316088611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480316088612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameOver GameOver:g1 " "Elaborating entity \"GameOver\" for hierarchy \"GameOver:g1\"" {  } { { "PianoTiles.v" "g1" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480316088622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram GameOver:g1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"GameOver:g1\|altsyncram:altsyncram_component\"" {  } { { "GameOver.v" "altsyncram_component" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/GameOver.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480316088631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GameOver:g1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"GameOver:g1\|altsyncram:altsyncram_component\"" {  } { { "GameOver.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/GameOver.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480316088632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GameOver:g1\|altsyncram:altsyncram_component " "Instantiated megafunction \"GameOver:g1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480316088632 ""}  } { { "GameOver.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/GameOver.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480316088632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vfm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vfm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vfm1 " "Found entity 1: altsyncram_vfm1" {  } { { "db/altsyncram_vfm1.tdf" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/db/altsyncram_vfm1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480316088675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480316088675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vfm1 GameOver:g1\|altsyncram:altsyncram_component\|altsyncram_vfm1:auto_generated " "Elaborating entity \"altsyncram_vfm1\" for hierarchy \"GameOver:g1\|altsyncram:altsyncram_component\|altsyncram_vfm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480316088675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tile tile:t1 " "Elaborating entity \"tile\" for hierarchy \"tile:t1\"" {  } { { "PianoTiles.v" "t1" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480316088678 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 PianoTiles.v(418) " "Verilog HDL assignment warning at PianoTiles.v(418): truncated value with size 32 to match size of target (5)" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480316088680 "|PianoTiles|tile:t1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 PianoTiles.v(419) " "Verilog HDL assignment warning at PianoTiles.v(419): truncated value with size 32 to match size of target (7)" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480316088680 "|PianoTiles|tile:t1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "PianoTiles.v(413) " "Verilog HDL Case Statement information at PianoTiles.v(413): all case item expressions in this case statement are onehot" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 413 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1480316088680 "|PianoTiles|tile:t1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:d1 " "Elaborating entity \"datapath\" for hierarchy \"datapath:d1\"" {  } { { "PianoTiles.v" "d1" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480316088687 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PianoTiles.v(511) " "Verilog HDL assignment warning at PianoTiles.v(511): truncated value with size 32 to match size of target (8)" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480316088687 "|PianoTiles|datapath:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LookUpTable LookUpTable:l1 " "Elaborating entity \"LookUpTable\" for hierarchy \"LookUpTable:l1\"" {  } { { "PianoTiles.v" "l1" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480316088703 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 PianoTiles.v(558) " "Verilog HDL assignment warning at PianoTiles.v(558): truncated value with size 32 to match size of target (27)" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480316088703 "|PianoTiles|LookUpTable:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 PianoTiles.v(618) " "Verilog HDL assignment warning at PianoTiles.v(618): truncated value with size 5 to match size of target (1)" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480316088703 "|PianoTiles|LookUpTable:l1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RandomNumberGenerator RandomNumberGenerator:r1 " "Elaborating entity \"RandomNumberGenerator\" for hierarchy \"RandomNumberGenerator:r1\"" {  } { { "PianoTiles.v" "r1" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480316088734 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 PianoTiles.v(538) " "Verilog HDL assignment warning at PianoTiles.v(538): truncated value with size 32 to match size of target (31)" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480316088734 "|PianoTiles|RandomNumberGenerator:r1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 PianoTiles.v(540) " "Verilog HDL assignment warning at PianoTiles.v(540): truncated value with size 32 to match size of target (31)" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480316088734 "|PianoTiles|RandomNumberGenerator:r1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:c1 " "Elaborating entity \"counter\" for hierarchy \"counter:c1\"" {  } { { "PianoTiles.v" "c1" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480316088749 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 PianoTiles.v(451) " "Verilog HDL assignment warning at PianoTiles.v(451): truncated value with size 32 to match size of target (30)" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480316088749 "|PianoTiles|counter:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 PianoTiles.v(465) " "Verilog HDL assignment warning at PianoTiles.v(465): truncated value with size 32 to match size of target (30)" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480316088749 "|PianoTiles|counter:c1"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "accelcount PianoTiles.v(468) " "Verilog HDL Event Control warning at PianoTiles.v(468): posedge or negedge of vector \"accelcount\" depends solely on its least-significant bit" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 468 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1480316088749 "|PianoTiles|counter:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 PianoTiles.v(482) " "Verilog HDL assignment warning at PianoTiles.v(482): truncated value with size 32 to match size of target (30)" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480316088749 "|PianoTiles|counter:c1"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "offset PianoTiles.v(491) " "Verilog HDL Event Control warning at PianoTiles.v(491): posedge or negedge of vector \"offset\" depends solely on its least-significant bit" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 491 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1480316088749 "|PianoTiles|counter:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 PianoTiles.v(496) " "Verilog HDL assignment warning at PianoTiles.v(496): truncated value with size 32 to match size of target (30)" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480316088749 "|PianoTiles|counter:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:comb_303 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:comb_303\"" {  } { { "PianoTiles.v" "comb_303" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480316088787 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1480316090182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "writeEn " "Latch writeEn has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selectColumn\[2\] " "Ports D and ENA on the latch are fed by the same signal selectColumn\[2\]" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480316090220 ""}  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480316090220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[7\] " "Latch x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selectColumn\[0\] " "Ports D and ENA on the latch are fed by the same signal selectColumn\[0\]" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480316090220 ""}  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480316090220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[5\] " "Latch x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selectColumn\[0\] " "Ports D and ENA on the latch are fed by the same signal selectColumn\[0\]" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480316090221 ""}  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480316090221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[6\] " "Latch x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selectColumn\[0\] " "Ports D and ENA on the latch are fed by the same signal selectColumn\[0\]" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480316090221 ""}  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480316090221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[3\] " "Latch y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selectColumn\[0\] " "Ports D and ENA on the latch are fed by the same signal selectColumn\[0\]" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480316090221 ""}  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480316090221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[4\] " "Latch y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selectColumn\[0\] " "Ports D and ENA on the latch are fed by the same signal selectColumn\[0\]" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480316090221 ""}  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480316090221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[5\] " "Latch y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selectColumn\[0\] " "Ports D and ENA on the latch are fed by the same signal selectColumn\[0\]" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480316090221 ""}  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480316090221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[6\] " "Latch y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selectColumn\[0\] " "Ports D and ENA on the latch are fed by the same signal selectColumn\[0\]" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480316090221 ""}  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480316090221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[2\] " "Latch colour\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selectColumn\[2\] " "Ports D and ENA on the latch are fed by the same signal selectColumn\[2\]" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480316090221 ""}  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480316090221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[0\] " "Latch x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selectColumn\[0\] " "Ports D and ENA on the latch are fed by the same signal selectColumn\[0\]" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480316090221 ""}  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480316090221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[1\] " "Latch x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selectColumn\[0\] " "Ports D and ENA on the latch are fed by the same signal selectColumn\[0\]" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480316090221 ""}  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480316090221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[2\] " "Latch x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selectColumn\[0\] " "Ports D and ENA on the latch are fed by the same signal selectColumn\[0\]" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480316090222 ""}  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480316090222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[3\] " "Latch x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selectColumn\[0\] " "Ports D and ENA on the latch are fed by the same signal selectColumn\[0\]" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480316090222 ""}  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480316090222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[4\] " "Latch x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selectColumn\[0\] " "Ports D and ENA on the latch are fed by the same signal selectColumn\[0\]" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480316090222 ""}  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480316090222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[1\] " "Latch colour\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selectColumn\[2\] " "Ports D and ENA on the latch are fed by the same signal selectColumn\[2\]" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480316090222 ""}  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480316090222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[0\] " "Latch colour\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selectColumn\[2\] " "Ports D and ENA on the latch are fed by the same signal selectColumn\[2\]" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480316090222 ""}  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480316090222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[0\] " "Latch y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selectColumn\[0\] " "Ports D and ENA on the latch are fed by the same signal selectColumn\[0\]" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480316090222 ""}  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480316090222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[1\] " "Latch y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selectColumn\[0\] " "Ports D and ENA on the latch are fed by the same signal selectColumn\[0\]" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480316090222 ""}  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480316090222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[2\] " "Latch y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selectColumn\[0\] " "Ports D and ENA on the latch are fed by the same signal selectColumn\[0\]" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480316090222 ""}  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480316090222 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480316090642 "|PianoTiles|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480316090642 "|PianoTiles|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480316090642 "|PianoTiles|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480316090642 "|PianoTiles|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480316090642 "|PianoTiles|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480316090642 "|PianoTiles|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480316090642 "|PianoTiles|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480316090642 "|PianoTiles|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480316090642 "|PianoTiles|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480316090642 "|PianoTiles|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1480316090642 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1480316090806 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1480316091487 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/output_files/PianoTiles.map.smsg " "Generated suppressed messages file C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/output_files/PianoTiles.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480316091587 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1480316091988 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480316091988 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1480316092104 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1480316092104 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480316092251 "|PianoTiles|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480316092251 "|PianoTiles|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480316092251 "|PianoTiles|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480316092251 "|PianoTiles|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480316092251 "|PianoTiles|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480316092251 "|PianoTiles|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480316092251 "|PianoTiles|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "PianoTiles.v" "" { Text "C:/Users/mah-a/Desktop/SKULE/ECE241/FinalProject/PianoTiles/PianoTiles.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480316092251 "|PianoTiles|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1480316092251 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1844 " "Implemented 1844 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1480316092251 ""} { "Info" "ICUT_CUT_TM_OPINS" "87 " "Implemented 87 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1480316092251 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1721 " "Implemented 1721 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1480316092251 ""} { "Info" "ICUT_CUT_TM_RAMS" "18 " "Implemented 18 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1480316092251 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1480316092251 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1480316092251 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1480316092251 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "963 " "Peak virtual memory: 963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480316092320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 28 01:54:52 2016 " "Processing ended: Mon Nov 28 01:54:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480316092320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480316092320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480316092320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480316092320 ""}
