$date
	Thu Nov 29 15:11:20 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module main $end
$var wire 32 ! data_o [31:0] $end
$var reg 11 " addr [10:0] $end
$var reg 1 # clk $end
$var reg 32 $ data_i [31:0] $end
$var reg 1 % en $end
$var reg 1 & wr $end
$scope module m $end
$var wire 11 ' addr_i [10:0] $end
$var wire 1 # clk_i $end
$var wire 32 ( data_i [31:0] $end
$var wire 1 % en_i $end
$var wire 1 & wr_i $end
$var reg 32 ) data_o [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bz )
b0 (
b0 '
0&
0%
b0 $
0#
b0 "
bz !
$end
#1
bx !
bx )
1&
b11111111 $
b11111111 (
b11 "
b11 '
1%
1#
#2
b11111111 !
b11111111 )
0#
#3
1#
#4
0#
#5
bx !
bx )
1#
b10 "
b10 '
0&
#6
bz !
bz )
0#
0%
#7
1#
#8
0#
#9
1#
#10
0#
#11
1#
#12
0#
#13
1#
#14
0#
#15
1#
#16
0#
#17
1#
#18
0#
#19
1#
#20
0#
#21
1#
#22
0#
