{"Balaram Sinharoy": [0, ["POWER7 multi-core processor design", ["Balaram Sinharoy"], "https://doi.org/10.1145/1669112.1669114", "micro", 2009]], "Wangyuan Zhang": [0, ["Characterizing and mitigating the impact of process variations on phase change based memory systems", ["Wangyuan Zhang", "Tao Li"], "https://doi.org/10.1145/1669112.1669116", "micro", 2009]], "Moinuddin K. Qureshi": [0, ["Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling", ["Moinuddin K. Qureshi", "John P. Karidis", "Michele Franceschini", "Vijayalakshmi Srinivasan", "Luis Lastras", "Bulent Abali"], "https://doi.org/10.1145/1669112.1669117", "micro", 2009]], "Laura M. Grupp": [0, ["Characterizing flash memory: anomalies, observations, and applications", ["Laura M. Grupp", "Adrian M. Caulfield", "Joel Coburn", "Steven Swanson", "Eitan Yaakobi", "Paul H. Siegel", "Jack K. Wolf"], "https://doi.org/10.1145/1669112.1669118", "micro", 2009]], "George L. Yuan": [0, ["Complexity effective memory access scheduling for many-core accelerator architectures", ["George L. Yuan", "Ali Bakhoda", "Tor M. Aamodt"], "https://doi.org/10.1145/1669112.1669119", "micro", 2009]], "Chi-Keung Luk": [0, ["Qilin: exploiting parallelism on heterogeneous multiprocessors with adaptive mapping", ["Chi-Keung Luk", "Sunpyo Hong", "Hyesoon Kim"], "https://doi.org/10.1145/1669112.1669121", "micro", 2009]], "Changhee Jung": [0.9231544882059097, ["DDT: design and evaluation of a dynamic program analysis for optimizing data structure usage", ["Changhee Jung", "Nathan Clark"], "https://doi.org/10.1145/1669112.1669122", "micro", 2009]], "Hongbo Rong": [0, ["Tree register allocation", ["Hongbo Rong"], "https://doi.org/10.1145/1669112.1669123", "micro", 2009]], "Christophe Dubach": [0, ["Portable compiler optimisation across embedded programs and microarchitectures using machine learning", ["Christophe Dubach", "Timothy M. Jones", "Edwin V. Bonilla", "Grigori Fursin", "Michael F. P. OBoyle"], "https://doi.org/10.1145/1669112.1669124", "micro", 2009]], "Zeshan Chishti": [0, ["Improving cache lifetime reliability at ultra-low voltages", ["Zeshan Chishti", "Alaa R. Alameldeen", "Chris Wilkerson", "Wei Wu", "Shih-Lien Lu"], "https://doi.org/10.1145/1669112.1669126", "micro", 2009]], "Amin Ansari": [0, ["ZerehCache: armoring cache architectures in high defect density technologies", ["Amin Ansari", "Shantanu Gupta", "Shuguang Feng", "Scott A. Mahlke"], "https://doi.org/10.1145/1669112.1669127", "micro", 2009]], "Jaume Abella": [0, ["Low Vccmin fault-tolerant cache with highly predictable performance", ["Jaume Abella", "Javier Carretero", "Pedro Chaparro", "Xavier Vera", "Antonio Gonzalez"], "https://doi.org/10.1145/1669112.1669128", "micro", 2009]], "Siva Kumar Sastry Hari": [0, ["mSWAT: low-cost hardware fault detection and diagnosis for multicore systems", ["Siva Kumar Sastry Hari", "Man-Lap Li", "Pradeep Ramachandran", "Byn Choi", "Sarita V. Adve"], "https://doi.org/10.1145/1669112.1669129", "micro", 2009]], "Wonsun Ahn": [0.9340991526842117, ["BulkCompiler: high-performance sequential consistency through cooperative compiler and hardware support", ["Wonsun Ahn", "Shanxiang Qi", "M. Nicolaides", "Josep Torrellas", "Jae-Woo Lee", "Xing Fang", "Samuel P. Midkiff", "David C. Wong"], "https://doi.org/10.1145/1669112.1669131", "micro", 2009]], "Sasa Tomic": [0, ["EazyHTM: eager-lazy hardware transactional memory", ["Sasa Tomic", "Cristian Perfumo", "Chinmay Eishan Kulkarni", "Adria Armejach", "Adrian Cristal", "Osman S. Unsal", "Tim Harris", "Mateo Valero"], "https://doi.org/10.1145/1669112.1669132", "micro", 2009]], "Geoffrey Blake": [0, ["Proactive transaction scheduling for contention management", ["Geoffrey Blake", "Ronald G. Dreslinski", "Trevor N. Mudge"], "https://doi.org/10.1145/1669112.1669133", "micro", 2009]], "Alex Shye": [0, ["Into the wild: studying real user activity patterns to guide power optimizations for mobile architectures", ["Alex Shye", "Benjamin Scholbrock", "Gokhan Memik"], "https://doi.org/10.1145/1669112.1669135", "micro", 2009]], "Mahesh Ketkar": [0, ["A microarchitecture-based framework for pre- and post-silicon power delivery analysis", ["Mahesh Ketkar", "Eli Chiprout"], "https://doi.org/10.1145/1669112.1669136", "micro", 2009]], "Vasileios Kontorinis": [0, ["Reducing peak power with a table-driven adaptive processor core", ["Vasileios Kontorinis", "Amirali Shayan", "Dean M. Tullsen", "Rakesh Kumar"], "https://doi.org/10.1145/1669112.1669137", "micro", 2009]], "Gabriel H. Loh": [0, ["Extending the effectiveness of 3D-stacked DRAM caches with an adaptive multi-queue policy", ["Gabriel H. Loh"], "https://doi.org/10.1145/1669112.1669139", "micro", 2009]], "Alejandro Valero": [0, ["An hybrid eDRAM/SRAM macrocell to implement first-level data caches", ["Alejandro Valero", "Julio Sahuquillo", "Salvador Petit", "Vicente Lorente", "Ramon Canal", "Pedro Lopez", "Jose Duato"], "https://doi.org/10.1145/1669112.1669140", "micro", 2009]], "Bo Zhao": [0, ["Variation-tolerant non-uniform 3D cache management in die stacked multicore processor", ["Bo Zhao", "Yu Du", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1145/1669112.1669141", "micro", 2009]], "Niket Agarwal": [0, ["In-network coherence filtering: snoopy coherence without broadcasts", ["Niket Agarwal", "Li-Shiuan Peh", "Niraj K. Jha"], "https://doi.org/10.1145/1669112.1669143", "micro", 2009]], "Mitchell Hayenga": [0, ["SCARAB: a single cycle adaptive routing and bufferless network", ["Mitchell Hayenga", "Natalie D. Enright Jerger", "Mikko H. Lipasti"], "https://doi.org/10.1145/1669112.1669144", "micro", 2009]], "John Kim": [1, ["Low-cost router microarchitecture for on-chip networks", ["John Kim"], "https://doi.org/10.1145/1669112.1669145", "micro", 2009]], "Mark Horowitz": [0, ["Why design must change: rethinking digital design", ["Mark Horowitz"], "https://doi.org/10.1145/1669112.1669147", "micro", 2009]], "Boris Grot": [0, ["Preemptive virtual clock: a flexible, efficient, and cost-effective QOS scheme for networks-on-chip", ["Boris Grot", "Stephen W. Keckler", "Onur Mutlu"], "https://doi.org/10.1145/1669112.1669149", "micro", 2009]], "Reetuparna Das": [0, ["Application-aware prioritization mechanisms for on-chip networks", ["Reetuparna Das", "Onur Mutlu", "Thomas Moscibroda", "Chita R. Das"], "https://doi.org/10.1145/1669112.1669150", "micro", 2009]], "Asit K. Mishra": [0, ["A case for dynamic frequency tuning in on-chip networks", ["Asit K. Mishra", "Reetuparna Das", "Soumya Eachempati", "Ravishankar R. Iyer", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1145/1669112.1669151", "micro", 2009]], "Dana Vantrease": [0, ["Light speed arbitration and flow control for nanophotonic interconnects", ["Dana Vantrease", "Nathan L. Binkert", "Robert Schreiber", "Mikko H. Lipasti"], "https://doi.org/10.1145/1669112.1669152", "micro", 2009]], "Eiman Ebrahimi": [0, ["Coordinated control of multiple prefetchers in multi-core systems", ["Eiman Ebrahimi", "Onur Mutlu", "Chang Joo Lee", "Yale N. Patt"], "https://doi.org/10.1145/1669112.1669154", "micro", 2009]], "Chang Joo Lee": [0.998660683631897, ["Improving memory bank-level parallelism in the presence of prefetching", ["Chang Joo Lee", "Veynu Narasiman", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/1669112.1669155", "micro", 2009]], "Ciji Isen": [0, ["ESKIMO: Energy savings using Semantic Knowledge of Inconsequential Memory Occupancy for DRAM subsystem", ["Ciji Isen", "Lizy Kurian John"], "https://doi.org/10.1145/1669112.1669156", "micro", 2009]], "Sangyeun Cho": [0.9954122602939606, ["Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance", ["Sangyeun Cho", "Hyunjin Lee"], "https://doi.org/10.1145/1669112.1669157", "micro", 2009]], "Alex Solomatnikov": [0, ["Using a configurable processor generator for computer architecture prototyping", ["Alex Solomatnikov", "Amin Firoozshahian", "Ofer Shacham", "Zain Asgar", "Megan Wachs", "Wajahat Qadeer", "Stephen Richardson", "Mark Horowitz"], "https://doi.org/10.1145/1669112.1669159", "micro", 2009]], "Hyunchul Park": [0.999739021062851, ["Polymorphic pipeline array: a flexible multicore accelerator with virtualized execution for mobile multimedia applications", ["Hyunchul Park", "Yongjun Park", "Scott A. Mahlke"], "https://doi.org/10.1145/1669112.1669160", "micro", 2009]], "Hari Kannan": [0, ["Ordering decoupled metadata accesses in multiprocessors", ["Hari Kannan"], "https://doi.org/10.1145/1669112.1669161", "micro", 2009]], "Haibo Chen": [0, ["Control flow obfuscation with information flow tracking", ["Haibo Chen", "Liwei Yuan", "Xi Wu", "Binyu Zang", "Bo Huang", "Pen-Chung Yew"], "https://doi.org/10.1145/1669112.1669162", "micro", 2009]], "Mainak Chaudhuri": [0, ["Pseudo-LIFO: the foundation of a new family of replacement policies for last-level caches", ["Mainak Chaudhuri"], "https://doi.org/10.1145/1669112.1669164", "micro", 2009]], "Daniel Hackenberg": [0, ["Comparing cache architectures and coherency protocols on x86-64 multicore SMP systems", ["Daniel Hackenberg", "Daniel Molka", "Wolfgang E. Nagel"], "https://doi.org/10.1145/1669112.1669165", "micro", 2009]], "Jason Zebchuk": [0, ["A tagless coherence directory", ["Jason Zebchuk", "Vijayalakshmi Srinivasan", "Moinuddin K. Qureshi", "Andreas Moshovos"], "https://doi.org/10.1145/1669112.1669166", "micro", 2009]], "Meeta Sharma Gupta": [0, ["Tribeca: design for PVT variations with local recovery and fine-grained adaptation", ["Meeta Sharma Gupta", "Jude A. Rivers", "Pradip Bose", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/1669112.1669168", "micro", 2009]], "Ulya R. Karpuzcu": [0, ["The BubbleWrap many-core: popping cores for sequential acceleration", ["Ulya R. Karpuzcu", "Brian Greskamp", "Josep Torrellas"], "https://doi.org/10.1145/1669112.1669169", "micro", 2009]], "Efraim Rotem": [0, ["Multiple clock and voltage domains for chip multi processors", ["Efraim Rotem", "Avi Mendelson", "Ran Ginosar", "Uri C. Weiser"], "https://doi.org/10.1145/1669112.1669170", "micro", 2009]], "Sheng Li": [0, ["McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures", ["Sheng Li", "Jung Ho Ahn", "Richard D. Strong", "Jay B. Brockman", "Dean M. Tullsen", "Norman P. Jouppi"], "https://doi.org/10.1145/1669112.1669172", "micro", 2009]], "Vladimir Cakarevic": [0, ["Characterizing the resource-sharing levels in the UltraSPARC T2 processor", ["Vladimir Cakarevic", "Petar Radojkovic", "Javier Verdu", "Alex Pajuelo", "Francisco J. Cazorla", "Mario Nemirovsky", "Mateo Valero"], "https://doi.org/10.1145/1669112.1669173", "micro", 2009]], "Mohit Tiwari": [0, ["Execution leases: a hardware-supported mechanism for enforcing strong non-interference", ["Mohit Tiwari", "Xun Li", "Hassan M. G. Wassel", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1145/1669112.1669174", "micro", 2009]], "Mahmut T. Kandemir": [0, ["Optimizing shared cache behavior of chip multiprocessors", ["Mahmut T. Kandemir", "Sai Prashanth Muralidhara", "Sri Hari Krishna Narayanan", "Yuanrui Zhang", "Ozcan Ozturk"], "https://doi.org/10.1145/1669112.1669176", "micro", 2009]], "Shekhar Srikantaiah": [0, ["SHARP control: controlled shared cache management in chip multiprocessors", ["Shekhar Srikantaiah", "Mahmut T. Kandemir", "Qian Wang"], "https://doi.org/10.1145/1669112.1669177", "micro", 2009]], "Dyer Rolan": [0, ["Adaptive line placement with the set balancing cache", ["Dyer Rolan", "Basilio B. Fraguela", "Ramon Doallo"], "https://doi.org/10.1145/1669112.1669178", "micro", 2009]], "Adrian Nistor": [0, ["Light64: lightweight hardware support for data race detection during systematic testing of parallel programs", ["Adrian Nistor", "Darko Marinov", "Josep Torrellas"], "https://doi.org/10.1145/1669112.1669180", "micro", 2009]], "Brandon Lucia": [0, ["Finding concurrency bugs with context-aware communication graphs", ["Brandon Lucia", "Luis Ceze"], "https://doi.org/10.1145/1669112.1669181", "micro", 2009]], "Dongyoon Lee": [0.999946266412735, ["Offline symbolic analysis for multi-processor execution replay", ["Dongyoon Lee", "Mahmoud Said", "Satish Narayanasamy", "Zijiang Yang", "Cristiano Pereira"], "https://doi.org/10.1145/1669112.1669182", "micro", 2009]], "Gilles Pokam": [0, ["Architecting a chunk-based memory race recorder in modern CMPs", ["Gilles Pokam", "Cristiano Pereira", "Klaus Danne", "Rolf Kassa", "Ali-Reza Adl-Tabatabai"], "https://doi.org/10.1145/1669112.1669183", "micro", 2009]]}