#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Sep 12 13:05:34 2024
# Process ID: 2554268
# Current directory: /home/epsilon/work/boxlambda/gw/dfx
# Command line: vivado -mode gui
# Log file: /home/epsilon/work/boxlambda/gw/dfx/vivado.log
# Journal file: /home/epsilon/work/boxlambda/gw/dfx/vivado.jou
# Running On: asustuf, OS: Linux, CPU Frequency: 3539.934 MHz, CPU Physical cores: 6, Host memory: 16615 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
set part "xc7a100ticsg324-1L"
xc7a100ticsg324-1L
set inst boxlambda_soc_inst/rm0_inst
boxlambda_soc_inst/rm0_inst
create_project -in_memory -part $part
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
Project
add_files -norecurse /home/epsilon/work/boxlambda/build/arty-a7-100/gw/projects/dfx_test/project.runs/synth_1/boxlambda_top.dcp
/home/epsilon/work/boxlambda/build/arty-a7-100/gw/projects/dfx_test/project.runs/synth_1/boxlambda_top.dcp
add_files -fileset constrs_1 -norecurse /home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc
/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc
add_files -norecurse /home/epsilon/work/boxlambda/build/arty-a7-100/gw/components/rm0_j1b/project.runs/synth_1/rm0.dcp
/home/epsilon/work/boxlambda/build/arty-a7-100/gw/components/rm0_j1b/project.runs/synth_1/rm0.dcp
read_ip ./dfx_controller/dfx_controller_0/dfx_controller_0.xci
WARNING: [Vivado 12-13650] The IP file '/home/epsilon/work/boxlambda/gw/dfx/dfx_controller/dfx_controller_0/dfx_controller_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/epsilon/work/boxlambda/gw/dfx/dfx_controller/dfx_controller_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
/home/epsilon/work/boxlambda/gw/dfx/dfx_controller/dfx_controller_0/dfx_controller_0.xci
read_ip ./ila/ila_0/ila_0.xci
WARNING: [Vivado 12-13650] The IP file '/home/epsilon/work/boxlambda/gw/dfx/ila/ila_0/ila_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/epsilon/work/boxlambda/gw/dfx/ila/ila_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
/home/epsilon/work/boxlambda/gw/dfx/ila/ila_0/ila_0.xci
set_property SCOPED_TO_CELLS {boxlambda_soc_inst/rm0_inst} [get_files /home/epsilon/work/boxlambda/build/arty-a7-100/gw/components/rm0_j1b/project.runs/synth_1/rm0.dcp]
link_design -mode default -reconfig_partitions {boxlambda_soc_inst/rm0_inst} -part $part -top boxlambda_top
Command: link_design -mode default -reconfig_partitions boxlambda_soc_inst/rm0_inst -part xc7a100ticsg324-1L -top boxlambda_top
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100ticsg324-1L
INFO: [Project 1-454] Reading design checkpoint '/home/epsilon/work/boxlambda/build/arty-a7-100/gw/components/rm0_j1b/project.runs/synth_1/rm0.dcp' for cell 'boxlambda_soc_inst/rm0_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/epsilon/work/boxlambda/gw/dfx/dfx_controller/dfx_controller_0/dfx_controller_0.dcp' for cell 'boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/dfx_controller_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/epsilon/work/boxlambda/gw/dfx/ila/ila_0/ila_0.dcp' for cell 'boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/ila_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.31 . Memory (MB): peak = 8015.207 ; gain = 0.000 ; free physical = 6524 ; free virtual = 10003
INFO: [Netlist 29-17] Analyzing 2314 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/ila_inst UUID: 9fcb4c32-82b8-5bfe-a7fc-d6bd4c9f8ac9 
Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/dfx_controller/dfx_controller_0/dfx_controller_0.xdc] for cell 'boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/dfx_controller_inst/U0'
Finished Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/dfx_controller/dfx_controller_0/dfx_controller_0.xdc] for cell 'boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/dfx_controller_inst/U0'
Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/ila/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/ila_inst/inst'
Finished Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/ila/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/ila_inst/inst'
Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/ila/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/ila_inst/inst'
Finished Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/ila/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/ila_inst/inst'
Parsing XDC File [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:16]
INFO: [Timing 38-2] Deriving generated clocks [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:16]
Finished Parsing XDC File [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/dfx_controller_inst/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/dfx_controller_inst/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/dfx_controller_inst/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/dfx_controller_inst/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 10 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8835.230 ; gain = 0.000 ; free physical = 5894 ; free virtual = 9386
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 613 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 284 instances
  IOBUF => IOBUF (IBUF, OBUFT): 42 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1S => RAM32X1S (RAMS32): 79 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 94 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 15 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 64 instances

14 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 8931.273 ; gain = 1262.199 ; free physical = 5704 ; free virtual = 9208
design_1
write_debug_probes -force ./debug_probes.ltx
INFO: [Timing 38-35] Done setting XDC timing constraints.
/home/epsilon/work/boxlambda/gw/dfx/debug_probes.ltx
write_checkpoint -force ./Checkpoint/boxlambda_top_link_rm0_j1b.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.11 . Memory (MB): peak = 8976.938 ; gain = 45.664 ; free physical = 5643 ; free virtual = 9152
INFO: [Common 17-1381] The checkpoint '/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/boxlambda_top_link_rm0_j1b.dcp' has been generated.
/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/boxlambda_top_link_rm0_j1b.dcp
create_pblock pblock_rm0_inst
pblock_rm0_inst
add_cells_to_pblock [get_pblocks pblock_rm0_inst] [get_cells -quiet [list boxlambda_soc_inst/rm0_inst]]
resize_pblock [get_pblocks pblock_rm0_inst] -add {SLICE_X6Y100:SLICE_X45Y149}
resize_pblock [get_pblocks pblock_rm0_inst] -add {DSP48_X0Y40:DSP48_X0Y59}
resize_pblock [get_pblocks pblock_rm0_inst] -add {RAMB18_X0Y40:RAMB18_X0Y59}
resize_pblock [get_pblocks pblock_rm0_inst] -add {RAMB36_X0Y20:RAMB36_X0Y29}
set_property RESET_AFTER_RECONFIG true [get_pblocks pblock_rm0_inst]
set_property SNAPPING_MODE ON [get_pblocks pblock_rm0_inst]
opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 4 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 9023.621 ; gain = 33.785 ; free physical = 5654 ; free virtual = 9150

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: cef06783

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9023.621 ; gain = 0.000 ; free physical = 5654 ; free virtual = 9150

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9212.434 ; gain = 0.000 ; free physical = 5369 ; free virtual = 8896
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1870a3c2c

Time (s): cpu = 00:01:39 ; elapsed = 00:01:35 . Memory (MB): peak = 9214.434 ; gain = 29.871 ; free physical = 5369 ; free virtual = 8896

Phase 2 Retarget
INFO: [Opt 31-1566] Pulled 23 inverters resulting in an inversion of 168 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1396b7670

Time (s): cpu = 00:01:45 ; elapsed = 00:01:37 . Memory (MB): peak = 9214.434 ; gain = 29.871 ; free physical = 5374 ; free virtual = 8902
INFO: [Opt 31-389] Phase Retarget created 22 cells and removed 65 cells
INFO: [Opt 31-1021] In phase Retarget, 138 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 17f9138c1

Time (s): cpu = 00:01:45 ; elapsed = 00:01:38 . Memory (MB): peak = 9214.434 ; gain = 29.871 ; free physical = 5378 ; free virtual = 8905
INFO: [Opt 31-389] Phase Constant propagation created 43 cells and removed 107 cells
INFO: [Opt 31-1021] In phase Constant propagation, 121 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: c3bdbaa8

Time (s): cpu = 00:01:46 ; elapsed = 00:01:39 . Memory (MB): peak = 9214.434 ; gain = 29.871 ; free physical = 5404 ; free virtual = 8931
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 161 cells
INFO: [Opt 31-1021] In phase Sweep, 2077 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: c3bdbaa8

Time (s): cpu = 00:01:47 ; elapsed = 00:01:39 . Memory (MB): peak = 9214.434 ; gain = 29.871 ; free physical = 5408 ; free virtual = 8935
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1583fea18

Time (s): cpu = 00:01:48 ; elapsed = 00:01:39 . Memory (MB): peak = 9214.434 ; gain = 29.871 ; free physical = 5407 ; free virtual = 8934
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1583fea18

Time (s): cpu = 00:01:48 ; elapsed = 00:01:40 . Memory (MB): peak = 9214.434 ; gain = 29.871 ; free physical = 5406 ; free virtual = 8933
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 128 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              22  |              65  |                                            138  |
|  Constant propagation         |              43  |             107  |                                            121  |
|  Sweep                        |               0  |             161  |                                           2077  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            128  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 9214.434 ; gain = 0.000 ; free physical = 5411 ; free virtual = 8938
Ending Logic Optimization Task | Checksum: 10d93e917

Time (s): cpu = 00:01:48 ; elapsed = 00:01:40 . Memory (MB): peak = 9214.434 ; gain = 29.871 ; free physical = 5411 ; free virtual = 8938

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 127 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 5 newly gated: 5 Total Ports: 254
Ending PowerOpt Patch Enables Task | Checksum: b2e9cb64

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.77 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 5025 ; free virtual = 8569
Ending Power Optimization Task | Checksum: b2e9cb64

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 9756.797 ; gain = 542.363 ; free physical = 5026 ; free virtual = 8570

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 86e699c5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4981 ; free virtual = 8546
Ending Final Cleanup Task | Checksum: 86e699c5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4995 ; free virtual = 8535

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4995 ; free virtual = 8535
Ending Netlist Obfuscation Task | Checksum: 86e699c5

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4995 ; free virtual = 8535
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:39 ; elapsed = 00:02:07 . Memory (MB): peak = 9756.797 ; gain = 766.961 ; free physical = 4991 ; free virtual = 8531
1
place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4858 ; free virtual = 8400
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3f0e805a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4858 ; free virtual = 8400
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4858 ; free virtual = 8400

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c4e88f05

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4803 ; free virtual = 8313

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1053acb02

Time (s): cpu = 00:00:41 ; elapsed = 00:00:14 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4607 ; free virtual = 8166

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1053acb02

Time (s): cpu = 00:00:41 ; elapsed = 00:00:14 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4608 ; free virtual = 8167
Phase 1 Placer Initialization | Checksum: 1053acb02

Time (s): cpu = 00:00:41 ; elapsed = 00:00:15 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4601 ; free virtual = 8165

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: d8bf12d7

Time (s): cpu = 00:00:57 ; elapsed = 00:00:18 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4660 ; free virtual = 8228

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18e524359

Time (s): cpu = 00:01:07 ; elapsed = 00:00:21 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4697 ; free virtual = 8257

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 18e524359

Time (s): cpu = 00:01:07 ; elapsed = 00:00:21 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4700 ; free virtual = 8261

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1d4a92f45

Time (s): cpu = 00:02:49 ; elapsed = 00:00:48 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4744 ; free virtual = 8291

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 7 LUTNM shape to break, 1181 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 7, two critical 0, total 7, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 502 nets or LUTs. Breaked 7 LUTs, combined 495 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4734 ; free virtual = 8281

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            7  |            495  |                   502  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            7  |            495  |                   502  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: a525b252

Time (s): cpu = 00:03:03 ; elapsed = 00:00:53 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4735 ; free virtual = 8282
Phase 2.4 Global Placement Core | Checksum: da91165f

Time (s): cpu = 00:03:08 ; elapsed = 00:00:55 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4725 ; free virtual = 8272
Phase 2 Global Placement | Checksum: da91165f

Time (s): cpu = 00:03:08 ; elapsed = 00:00:55 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4725 ; free virtual = 8272

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 587dbda2

Time (s): cpu = 00:03:20 ; elapsed = 00:00:58 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4724 ; free virtual = 8272

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e52af36e

Time (s): cpu = 00:03:42 ; elapsed = 00:01:03 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4728 ; free virtual = 8276

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ecd66c2e

Time (s): cpu = 00:03:44 ; elapsed = 00:01:04 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4734 ; free virtual = 8282

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ecd66c2e

Time (s): cpu = 00:03:44 ; elapsed = 00:01:04 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4734 ; free virtual = 8282

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 19567a407

Time (s): cpu = 00:04:08 ; elapsed = 00:01:09 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4745 ; free virtual = 8291

Phase 3.6 Small Shape Detail Placement

Phase 3.6.1 Place Remaining
Phase 3.6.1 Place Remaining | Checksum: 118de669c

Time (s): cpu = 00:04:26 ; elapsed = 00:01:25 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4709 ; free virtual = 8232
Phase 3.6 Small Shape Detail Placement | Checksum: 118de669c

Time (s): cpu = 00:04:27 ; elapsed = 00:01:25 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4696 ; free virtual = 8220

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 187cd45fe

Time (s): cpu = 00:04:32 ; elapsed = 00:01:31 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4705 ; free virtual = 8226

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 187cd45fe

Time (s): cpu = 00:04:32 ; elapsed = 00:01:31 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4703 ; free virtual = 8225

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: d68b46e1

Time (s): cpu = 00:05:08 ; elapsed = 00:01:39 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4728 ; free virtual = 8250
Phase 3 Detail Placement | Checksum: d68b46e1

Time (s): cpu = 00:05:08 ; elapsed = 00:01:39 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4718 ; free virtual = 8239

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a0599d82

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.321 | TNS=-31.890 |
Phase 1 Physical Synthesis Initialization | Checksum: 13d18617e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4623 ; free virtual = 8202
INFO: [Place 46-33] Processed net boxlambda_soc_inst/reset_ctrl_inst/ndm_reset_o, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/FDPE_3_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net boxlambda_soc_inst/rm0_inst/ram/nram/mem_reg_4_4[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net boxlambda_soc_inst/rm0_inst/ram/nram/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 4 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 4, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 13d18617e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4641 ; free virtual = 8216
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a0599d82

Time (s): cpu = 00:05:55 ; elapsed = 00:01:53 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4640 ; free virtual = 8215

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.277. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 203542000

Time (s): cpu = 00:06:48 ; elapsed = 00:02:21 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4580 ; free virtual = 8167

Time (s): cpu = 00:06:48 ; elapsed = 00:02:21 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4580 ; free virtual = 8167
Phase 4.1 Post Commit Optimization | Checksum: 203542000

Time (s): cpu = 00:06:48 ; elapsed = 00:02:21 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4583 ; free virtual = 8170

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 203542000

Time (s): cpu = 00:06:49 ; elapsed = 00:02:22 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4528 ; free virtual = 8144

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                4x4|                8x8|
|___________|___________________|___________________|
|       East|                4x4|                4x4|
|___________|___________________|___________________|
|       West|                2x2|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 203542000

Time (s): cpu = 00:06:50 ; elapsed = 00:02:22 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4516 ; free virtual = 8131
Phase 4.3 Placer Reporting | Checksum: 203542000

Time (s): cpu = 00:06:50 ; elapsed = 00:02:23 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4518 ; free virtual = 8133

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4518 ; free virtual = 8133

Time (s): cpu = 00:06:50 ; elapsed = 00:02:23 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4518 ; free virtual = 8133
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1efdbc9a0

Time (s): cpu = 00:06:50 ; elapsed = 00:02:23 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4517 ; free virtual = 8133
Ending Placer Task | Checksum: 129ea52e6

Time (s): cpu = 00:06:50 ; elapsed = 00:02:23 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4520 ; free virtual = 8135
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:09 ; elapsed = 00:02:28 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4523 ; free virtual = 8143
route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 94030885 ConstDB: 0 ShapeSum: 95e74a61 RouteDB: 0
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: c0c7fda5 | NumContArr: e6c94ff4 | Constraints: 4ce4020f | Timing: 0
Phase 1 Build RT Design | Checksum: 1f4754fa8

Time (s): cpu = 00:01:08 ; elapsed = 00:00:35 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4483 ; free virtual = 8100

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1f4754fa8

Time (s): cpu = 00:01:08 ; elapsed = 00:00:36 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4508 ; free virtual = 8124

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1f4754fa8

Time (s): cpu = 00:01:08 ; elapsed = 00:00:36 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4505 ; free virtual = 8122
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1d311b595

Time (s): cpu = 00:01:52 ; elapsed = 00:00:50 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4417 ; free virtual = 8042
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.345  | TNS=0.000  | WHS=-0.804 | THS=-820.075|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 203b73699

Time (s): cpu = 00:02:29 ; elapsed = 00:00:59 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4423 ; free virtual = 8068
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.345  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 1ed6404cd

Time (s): cpu = 00:02:30 ; elapsed = 00:00:59 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4425 ; free virtual = 8069

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 41765
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 41559
  Number of Partially Routed Nets     = 206
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2b1f0251c

Time (s): cpu = 00:02:31 ; elapsed = 00:01:00 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4416 ; free virtual = 8059

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2b1f0251c

Time (s): cpu = 00:02:31 ; elapsed = 00:01:00 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4415 ; free virtual = 8059
Phase 3 Initial Routing | Checksum: 216ec20a8

Time (s): cpu = 00:03:05 ; elapsed = 00:01:07 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4397 ; free virtual = 8053

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 12954
 Number of Nodes with overlaps = 4743
 Number of Nodes with overlaps = 2084
 Number of Nodes with overlaps = 962
 Number of Nodes with overlaps = 385
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.093  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1cce637ce

Time (s): cpu = 00:12:01 ; elapsed = 00:04:25 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4914 ; free virtual = 8422

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.093  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16502303a

Time (s): cpu = 00:12:10 ; elapsed = 00:04:30 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4931 ; free virtual = 8439
Phase 4 Rip-up And Reroute | Checksum: 16502303a

Time (s): cpu = 00:12:11 ; elapsed = 00:04:30 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4931 ; free virtual = 8439

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 20056509e

Time (s): cpu = 00:12:21 ; elapsed = 00:04:34 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4887 ; free virtual = 8405
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.149  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 156a08dcf

Time (s): cpu = 00:12:21 ; elapsed = 00:04:34 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4887 ; free virtual = 8405

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 156a08dcf

Time (s): cpu = 00:12:21 ; elapsed = 00:04:34 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4887 ; free virtual = 8405
Phase 5 Delay and Skew Optimization | Checksum: 156a08dcf

Time (s): cpu = 00:12:21 ; elapsed = 00:04:34 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4886 ; free virtual = 8404

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 244c87c0d

Time (s): cpu = 00:12:33 ; elapsed = 00:04:39 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4898 ; free virtual = 8416
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.149  | TNS=0.000  | WHS=0.036  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22d53b7b5

Time (s): cpu = 00:12:33 ; elapsed = 00:04:39 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4899 ; free virtual = 8417
Phase 6 Post Hold Fix | Checksum: 22d53b7b5

Time (s): cpu = 00:12:33 ; elapsed = 00:04:40 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4898 ; free virtual = 8416

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 14.1306 %
  Global Horizontal Routing Utilization  = 15.1463 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 236729ebd

Time (s): cpu = 00:12:34 ; elapsed = 00:04:40 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4898 ; free virtual = 8416

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 236729ebd

Time (s): cpu = 00:12:34 ; elapsed = 00:04:40 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4896 ; free virtual = 8414

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 25ffa254e

Time (s): cpu = 00:12:43 ; elapsed = 00:04:47 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4867 ; free virtual = 8385

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.149  | TNS=0.000  | WHS=0.036  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 25ffa254e

Time (s): cpu = 00:12:53 ; elapsed = 00:04:50 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4876 ; free virtual = 8394
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 11daf1f8f

Time (s): cpu = 00:13:03 ; elapsed = 00:04:55 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4883 ; free virtual = 8401

Time (s): cpu = 00:13:03 ; elapsed = 00:04:55 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4883 ; free virtual = 8401

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:13:19 ; elapsed = 00:04:58 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4881 ; free virtual = 8399
update_design -cell boxlambda_soc_inst/rm0_inst -black_box
INFO: [Constraints 18-11778] Running 'update_design -black_box' on cell boxlambda_soc_inst/rm0_inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
update_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4985 ; free virtual = 8521
lock_design -level routing
Locking Netlist...
Locking Placement...
Locking Routing...
lock_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 5080 ; free virtual = 8575
write_checkpoint -force Checkpoint/static_route_design.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4963 ; free virtual = 8548
INFO: [Common 17-1381] The checkpoint '/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 4998 ; free virtual = 8507
/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design.dcp
close_project
create_project -in_memory -part $part
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
Project
add_files ./Checkpoint/static_route_design.dcp
/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design.dcp
add_files ../../build/arty-a7-100/gw/components/rm0_j1b/project.runs/synth_1/rm0.dcp
/home/epsilon/work/boxlambda/build/arty-a7-100/gw/components/rm0_j1b/project.runs/synth_1/rm0.dcp
set_property SCOPED_TO_CELLS {boxlambda_soc_inst/rm0_inst} [get_files ../../build/arty-a7-100/gw/components/rm0_j1b/project.runs/synth_1/rm0.dcp]
link_design -mode default -reconfig_partitions {boxlambda_soc_inst/rm0_inst} -part $part -top boxlambda_top
Command: link_design -mode default -reconfig_partitions boxlambda_soc_inst/rm0_inst -part xc7a100ticsg324-1L -top boxlambda_top
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/epsilon/work/boxlambda/build/arty-a7-100/gw/components/rm0_j1b/project.runs/synth_1/rm0.dcp' for cell 'boxlambda_soc_inst/rm0_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.32 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 5013 ; free virtual = 8522
INFO: [Netlist 29-17] Analyzing 2332 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design/boxlambda_top_early.xdc]
Finished Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design/boxlambda_top_early.xdc]
Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design/boxlambda_top.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:16]
INFO: [Timing 38-2] Deriving generated clocks [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:16]
WARNING: [Vivado 12-627] No clocks matched 'clk_12_unbuf'. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:509]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:509]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -include_generated_clock clk_12_unbuf]'. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:509]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:509]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:509]
Finished Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design/boxlambda_top.xdc]
Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design/boxlambda_top_late.xdc]
Finished Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design/boxlambda_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 5071 ; free virtual = 8573
Restored from archive | CPU: 4.160000 secs | Memory: 49.939049 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 5071 ; free virtual = 8573
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 5067 ; free virtual = 8570
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 619 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 284 instances
  IOBUF => IOBUF (IBUF, OBUFT): 42 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1S => RAM32X1S (RAMS32): 79 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 100 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 15 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 64 instances

10 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 9756.797 ; gain = 0.000 ; free physical = 5060 ; free virtual = 8562
design_1
opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 4 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 5059 ; free virtual = 8561

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a824ea08

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 5060 ; free virtual = 8563

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1699ee3ec

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 5063 ; free virtual = 8565
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 2742 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1871ced5d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 5060 ; free virtual = 8563
INFO: [Opt 31-389] Phase Constant propagation created 24 cells and removed 48 cells
INFO: [Opt 31-1021] In phase Constant propagation, 76 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a5fe65f4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 5061 ; free virtual = 8563
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 150657 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a5fe65f4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 5062 ; free virtual = 8564
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 23e874c54

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 5061 ; free virtual = 8564
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 23e874c54

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 5060 ; free virtual = 8562
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 83 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                           2742  |
|  Constant propagation         |              24  |              48  |                                             76  |
|  Sweep                        |               0  |               0  |                                         150657  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             83  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.11 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 5058 ; free virtual = 8561
Ending Logic Optimization Task | Checksum: 22f136ba7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 5056 ; free virtual = 8559

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 127 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 22f136ba7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 5055 ; free virtual = 8557

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 22f136ba7

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.78 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 5055 ; free virtual = 8557

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 5055 ; free virtual = 8557
Ending Netlist Obfuscation Task | Checksum: 22f136ba7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.8 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 5060 ; free virtual = 8562
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 9767.785 ; gain = 10.988 ; free physical = 5060 ; free virtual = 8562
1
place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 5055 ; free virtual = 8557
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d74efaa6

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.46 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 5056 ; free virtual = 8558
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 5056 ; free virtual = 8558

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10355a2e5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 5042 ; free virtual = 8550

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15d1179e4

Time (s): cpu = 00:00:52 ; elapsed = 00:00:27 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 5029 ; free virtual = 8536

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15d1179e4

Time (s): cpu = 00:00:52 ; elapsed = 00:00:27 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 5028 ; free virtual = 8536
Phase 1 Placer Initialization | Checksum: 15d1179e4

Time (s): cpu = 00:01:00 ; elapsed = 00:00:31 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 5031 ; free virtual = 8538

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b86be2f8

Time (s): cpu = 00:01:18 ; elapsed = 00:00:34 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 5034 ; free virtual = 8541

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 11771d869

Time (s): cpu = 00:01:35 ; elapsed = 00:00:37 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 4902 ; free virtual = 8433

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 11771d869

Time (s): cpu = 00:01:36 ; elapsed = 00:00:37 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 4914 ; free virtual = 8427

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1c81b2aa3

Time (s): cpu = 00:02:19 ; elapsed = 00:00:48 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 4970 ; free virtual = 8472

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 63 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 29 nets or LUTs. Breaked 0 LUT, combined 29 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-896] DSP boxlambda_soc_inst/GENERATE_YM2149_MODULE.ym2149_sys_inst/ym2149_psg_sys_inst/FMIX_LEFT/dc_offset0 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP boxlambda_soc_inst/GENERATE_YM2149_MODULE.ym2149_sys_inst/ym2149_psg_sys_inst/FMIX_LEFT/m_audio_out_reg is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 4951 ; free virtual = 8455

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             29  |                    29  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           3  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |         119  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             29  |                    29  |         122  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 178f419f1

Time (s): cpu = 00:02:38 ; elapsed = 00:00:53 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 4946 ; free virtual = 8441
Phase 2.4 Global Placement Core | Checksum: 1c0b01aa4

Time (s): cpu = 00:02:41 ; elapsed = 00:00:53 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 4943 ; free virtual = 8440
Phase 2 Global Placement | Checksum: 1c0b01aa4

Time (s): cpu = 00:02:41 ; elapsed = 00:00:54 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 4949 ; free virtual = 8445

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16bbb4ad0

Time (s): cpu = 00:02:44 ; elapsed = 00:00:55 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 4948 ; free virtual = 8444

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 794d2fe0

Time (s): cpu = 00:02:46 ; elapsed = 00:00:56 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 4948 ; free virtual = 8444

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 6ab861b6

Time (s): cpu = 00:02:47 ; elapsed = 00:00:56 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 4948 ; free virtual = 8445

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 6ab861b6

Time (s): cpu = 00:02:48 ; elapsed = 00:00:57 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 4948 ; free virtual = 8444

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: e6c0b941

Time (s): cpu = 00:03:11 ; elapsed = 00:01:01 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 4933 ; free virtual = 8443

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: d41bdfc7

Time (s): cpu = 00:03:14 ; elapsed = 00:01:03 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 4930 ; free virtual = 8442

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: af6bd95c

Time (s): cpu = 00:03:15 ; elapsed = 00:01:04 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 4930 ; free virtual = 8442

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: af6bd95c

Time (s): cpu = 00:03:16 ; elapsed = 00:01:04 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 4930 ; free virtual = 8442

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 163501f1d

Time (s): cpu = 00:03:39 ; elapsed = 00:01:08 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 4913 ; free virtual = 8433
Phase 3 Detail Placement | Checksum: 163501f1d

Time (s): cpu = 00:03:39 ; elapsed = 00:01:08 . Memory (MB): peak = 9767.785 ; gain = 0.000 ; free physical = 4913 ; free virtual = 8433

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 143186e59

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.115 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 20d17a44b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 9782.457 ; gain = 0.000 ; free physical = 4891 ; free virtual = 8404
INFO: [Place 46-33] Processed net boxlambda_soc_inst/rm0_inst/ram/nram/mem_reg_4_4[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net boxlambda_soc_inst/rm0_inst/ram/nram/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2784b67a2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 9782.457 ; gain = 0.000 ; free physical = 4914 ; free virtual = 8418
Phase 4.1.1.1 BUFG Insertion | Checksum: 143186e59

Time (s): cpu = 00:04:23 ; elapsed = 00:01:21 . Memory (MB): peak = 9782.457 ; gain = 14.672 ; free physical = 4910 ; free virtual = 8414

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.115. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 17dcdec35

Time (s): cpu = 00:04:25 ; elapsed = 00:01:22 . Memory (MB): peak = 9782.457 ; gain = 14.672 ; free physical = 4907 ; free virtual = 8412

Time (s): cpu = 00:04:25 ; elapsed = 00:01:22 . Memory (MB): peak = 9782.457 ; gain = 14.672 ; free physical = 4907 ; free virtual = 8412
Phase 4.1 Post Commit Optimization | Checksum: 17dcdec35

Time (s): cpu = 00:04:25 ; elapsed = 00:01:22 . Memory (MB): peak = 9782.457 ; gain = 14.672 ; free physical = 4906 ; free virtual = 8411

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e901af8c

Time (s): cpu = 00:04:26 ; elapsed = 00:01:23 . Memory (MB): peak = 9782.457 ; gain = 14.672 ; free physical = 4904 ; free virtual = 8409

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                8x8|                8x8|
|___________|___________________|___________________|
|       East|                4x4|                4x4|
|___________|___________________|___________________|
|       West|                2x2|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e901af8c

Time (s): cpu = 00:04:27 ; elapsed = 00:01:24 . Memory (MB): peak = 9782.457 ; gain = 14.672 ; free physical = 4900 ; free virtual = 8405
Phase 4.3 Placer Reporting | Checksum: 1e901af8c

Time (s): cpu = 00:04:28 ; elapsed = 00:01:25 . Memory (MB): peak = 9782.457 ; gain = 14.672 ; free physical = 4896 ; free virtual = 8402

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9782.457 ; gain = 0.000 ; free physical = 4896 ; free virtual = 8402

Time (s): cpu = 00:04:28 ; elapsed = 00:01:25 . Memory (MB): peak = 9782.457 ; gain = 14.672 ; free physical = 4896 ; free virtual = 8402
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ec4f7227

Time (s): cpu = 00:04:29 ; elapsed = 00:01:26 . Memory (MB): peak = 9782.457 ; gain = 14.672 ; free physical = 4898 ; free virtual = 8404
Ending Placer Task | Checksum: 18f087c93

Time (s): cpu = 00:04:30 ; elapsed = 00:01:27 . Memory (MB): peak = 9782.457 ; gain = 14.672 ; free physical = 4894 ; free virtual = 8399
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:49 ; elapsed = 00:01:32 . Memory (MB): peak = 9869.484 ; gain = 101.699 ; free physical = 4735 ; free virtual = 8379
route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7a78d8d2 ConstDB: 0 ShapeSum: a95be06a RouteDB: 6b33c357
Post Restoration Checksum: NetGraph: ce1f45aa | NumContArr: b904f6c7 | Constraints: 8968530f | Timing: 0
Phase 1 Build RT Design | Checksum: 2108c8f80

Time (s): cpu = 00:01:04 ; elapsed = 00:00:35 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 7670 ; free virtual = 11886

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2108c8f80

Time (s): cpu = 00:01:04 ; elapsed = 00:00:35 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 7669 ; free virtual = 11884

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2108c8f80

Time (s): cpu = 00:01:05 ; elapsed = 00:00:35 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 7674 ; free virtual = 11890
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1ab77c30f

Time (s): cpu = 00:01:45 ; elapsed = 00:00:47 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 6845 ; free virtual = 11460
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.061  | TNS=0.000  | WHS=-0.222 | THS=-340.642|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1b5ea2652

Time (s): cpu = 00:02:12 ; elapsed = 00:00:57 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 6291 ; free virtual = 11146
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.061  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 277d52b98

Time (s): cpu = 00:02:12 ; elapsed = 00:00:57 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 6291 ; free virtual = 11146

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3558
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3443
  Number of Partially Routed Nets     = 115
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 277d52b98

Time (s): cpu = 00:02:13 ; elapsed = 00:00:57 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 6286 ; free virtual = 11141

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 277d52b98

Time (s): cpu = 00:02:13 ; elapsed = 00:00:57 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 6285 ; free virtual = 11140
Phase 3 Initial Routing | Checksum: 1cf9ad785

Time (s): cpu = 00:02:17 ; elapsed = 00:00:58 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 6298 ; free virtual = 11153

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 331
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.061  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 20fb6d2c3

Time (s): cpu = 00:02:37 ; elapsed = 00:01:06 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 6113 ; free virtual = 11088

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.061  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 22ebb792f

Time (s): cpu = 00:02:48 ; elapsed = 00:01:12 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5829 ; free virtual = 10822
Phase 4 Rip-up And Reroute | Checksum: 22ebb792f

Time (s): cpu = 00:02:49 ; elapsed = 00:01:12 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5828 ; free virtual = 10821

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 22ebb792f

Time (s): cpu = 00:02:49 ; elapsed = 00:01:12 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5822 ; free virtual = 10815

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 22ebb792f

Time (s): cpu = 00:02:49 ; elapsed = 00:01:12 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5813 ; free virtual = 10806
Phase 5 Delay and Skew Optimization | Checksum: 22ebb792f

Time (s): cpu = 00:02:49 ; elapsed = 00:01:13 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5797 ; free virtual = 10790

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 152187695

Time (s): cpu = 00:03:02 ; elapsed = 00:01:19 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5706 ; free virtual = 10737
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.117  | TNS=0.000  | WHS=0.036  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 152187695

Time (s): cpu = 00:03:03 ; elapsed = 00:01:19 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5662 ; free virtual = 10738
Phase 6 Post Hold Fix | Checksum: 152187695

Time (s): cpu = 00:03:03 ; elapsed = 00:01:19 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5662 ; free virtual = 10738

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.594116 %
  Global Horizontal Routing Utilization  = 0.648196 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 152187695

Time (s): cpu = 00:03:03 ; elapsed = 00:01:20 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5664 ; free virtual = 10741

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 152187695

Time (s): cpu = 00:03:04 ; elapsed = 00:01:20 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5662 ; free virtual = 10739

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17dd0dc34

Time (s): cpu = 00:03:13 ; elapsed = 00:01:27 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5868 ; free virtual = 10939

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.117  | TNS=0.000  | WHS=0.036  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17dd0dc34

Time (s): cpu = 00:03:24 ; elapsed = 00:01:29 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5729 ; free virtual = 10964
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1484aad58

Time (s): cpu = 00:03:35 ; elapsed = 00:01:35 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5747 ; free virtual = 10958

Time (s): cpu = 00:03:35 ; elapsed = 00:01:35 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5747 ; free virtual = 10958

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:57 ; elapsed = 00:01:39 . Memory (MB): peak = 9950.410 ; gain = 79.926 ; free physical = 5751 ; free virtual = 10962
write_checkpoint -force ./Checkpoint/boxlambda_top_route_design_w_rm0_j1b.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5677 ; free virtual = 10958
INFO: [Common 17-1381] The checkpoint '/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/boxlambda_top_route_design_w_rm0_j1b.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5704 ; free virtual = 10918
/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/boxlambda_top_route_design_w_rm0_j1b.dcp
write_checkpoint -force -cell boxlambda_soc_inst/rm0_inst ./Checkpoint/rm0_j1b_route_design.dcp
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5737 ; free virtual = 10956
INFO: [Common 17-1381] The checkpoint '/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/rm0_j1b_route_design.dcp' has been generated.
/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/rm0_j1b_route_design.dcp
close_project
create_project -in_memory -part $part
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
Project
add_files ./Checkpoint/static_route_design.dcp
/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design.dcp
add_files ../../build/arty-a7-100/gw/components/rm0_stub/project.runs/synth_1/rm0.dcp
/home/epsilon/work/boxlambda/build/arty-a7-100/gw/components/rm0_stub/project.runs/synth_1/rm0.dcp
set_property SCOPED_TO_CELLS {boxlambda_soc_inst/rm0_inst} [get_files ../../build/arty-a7-100/gw/components/rm0_stub/project.runs/synth_1/rm0.dcp]
link_design -mode default -reconfig_partitions {boxlambda_soc_inst/rm0_inst} -part $part -top boxlambda_top
Command: link_design -mode default -reconfig_partitions boxlambda_soc_inst/rm0_inst -part xc7a100ticsg324-1L -top boxlambda_top
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/epsilon/work/boxlambda/build/arty-a7-100/gw/components/rm0_stub/project.runs/synth_1/rm0.dcp' for cell 'boxlambda_soc_inst/rm0_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.3 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5743 ; free virtual = 10952
INFO: [Netlist 29-17] Analyzing 2257 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design/boxlambda_top_early.xdc]
Finished Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design/boxlambda_top_early.xdc]
Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design/boxlambda_top.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:16]
INFO: [Timing 38-2] Deriving generated clocks [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:16]
WARNING: [Vivado 12-627] No clocks matched 'clk_12_unbuf'. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:509]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:509]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -include_generated_clock clk_12_unbuf]'. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:509]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:509]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:509]
Finished Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design/boxlambda_top.xdc]
Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design/boxlambda_top_late.xdc]
Finished Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design/boxlambda_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5745 ; free virtual = 10959
Restored from archive | CPU: 4.090000 secs | Memory: 48.783043 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5745 ; free virtual = 10959
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5749 ; free virtual = 10962
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 619 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 284 instances
  IOBUF => IOBUF (IBUF, OBUFT): 42 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1S => RAM32X1S (RAMS32): 79 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 100 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 15 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 64 instances

10 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5747 ; free virtual = 10961
design_1
opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 4 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5712 ; free virtual = 10946

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 135e7c2c4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5693 ; free virtual = 10927

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 135e7c2c4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5726 ; free virtual = 10937
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 2774 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 135e7c2c4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5724 ; free virtual = 10935
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 108 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 135e7c2c4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5727 ; free virtual = 10938
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 150657 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 135e7c2c4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5736 ; free virtual = 10944
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 135e7c2c4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5737 ; free virtual = 10946
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 135e7c2c4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5736 ; free virtual = 10945
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 115 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                           2774  |
|  Constant propagation         |               0  |               0  |                                            108  |
|  Sweep                        |               0  |               0  |                                         150657  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            115  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.09 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5731 ; free virtual = 10939
Ending Logic Optimization Task | Checksum: 1c886222c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5729 ; free virtual = 10938

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 119 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 137836180

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5710 ; free virtual = 10918

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 137836180

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.83 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5719 ; free virtual = 10928

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5719 ; free virtual = 10928
Ending Netlist Obfuscation Task | Checksum: 137836180

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.82 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5717 ; free virtual = 10926
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:24 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5717 ; free virtual = 10926
1
place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5718 ; free virtual = 10927
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e2886937

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.39 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5723 ; free virtual = 10931
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5723 ; free virtual = 10931

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cde4ecf1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5707 ; free virtual = 10913

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13804188e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5700 ; free virtual = 10919

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13804188e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5698 ; free virtual = 10917
Phase 1 Placer Initialization | Checksum: 13804188e

Time (s): cpu = 00:00:57 ; elapsed = 00:00:29 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5692 ; free virtual = 10910

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 153de02d9

Time (s): cpu = 00:01:12 ; elapsed = 00:00:32 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5701 ; free virtual = 10920

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 134aa4292

Time (s): cpu = 00:01:26 ; elapsed = 00:00:35 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5697 ; free virtual = 10919

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 134aa4292

Time (s): cpu = 00:01:27 ; elapsed = 00:00:35 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5696 ; free virtual = 10918

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 18ab65ca2

Time (s): cpu = 00:01:48 ; elapsed = 00:00:39 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5700 ; free virtual = 10919

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-896] DSP boxlambda_soc_inst/GENERATE_YM2149_MODULE.ym2149_sys_inst/ym2149_psg_sys_inst/FMIX_LEFT/dc_offset0 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP boxlambda_soc_inst/GENERATE_YM2149_MODULE.ym2149_sys_inst/ym2149_psg_sys_inst/FMIX_LEFT/m_audio_out_reg is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5693 ; free virtual = 10912

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           3  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |         119  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |         122  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 18ab65ca2

Time (s): cpu = 00:01:50 ; elapsed = 00:00:41 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5692 ; free virtual = 10909
Phase 2.4 Global Placement Core | Checksum: cf964619

Time (s): cpu = 00:01:52 ; elapsed = 00:00:42 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5696 ; free virtual = 10912
Phase 2 Global Placement | Checksum: cf964619

Time (s): cpu = 00:01:53 ; elapsed = 00:00:42 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5694 ; free virtual = 10911

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14c764d58

Time (s): cpu = 00:01:56 ; elapsed = 00:00:44 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5692 ; free virtual = 10908

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d2f312a2

Time (s): cpu = 00:01:57 ; elapsed = 00:00:45 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5691 ; free virtual = 10907

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1262615de

Time (s): cpu = 00:01:58 ; elapsed = 00:00:45 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5692 ; free virtual = 10909

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1262615de

Time (s): cpu = 00:01:58 ; elapsed = 00:00:45 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5691 ; free virtual = 10907

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1262615de

Time (s): cpu = 00:02:19 ; elapsed = 00:00:49 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5689 ; free virtual = 10905

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 21bafc090

Time (s): cpu = 00:02:21 ; elapsed = 00:00:50 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5693 ; free virtual = 10908

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 21bafc090

Time (s): cpu = 00:02:21 ; elapsed = 00:00:51 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5690 ; free virtual = 10906

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 21bafc090

Time (s): cpu = 00:02:22 ; elapsed = 00:00:51 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5689 ; free virtual = 10905

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1b990adbd

Time (s): cpu = 00:02:42 ; elapsed = 00:00:54 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5700 ; free virtual = 10913
Phase 3 Detail Placement | Checksum: 1b990adbd

Time (s): cpu = 00:02:43 ; elapsed = 00:00:55 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5701 ; free virtual = 10915

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21abcecb2

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.115 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b4c2c401

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5708 ; free virtual = 10922
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1b756327f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5727 ; free virtual = 10940
Phase 4.1.1.1 BUFG Insertion | Checksum: 21abcecb2

Time (s): cpu = 00:03:21 ; elapsed = 00:01:06 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5733 ; free virtual = 10946

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.115. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 22a116a86

Time (s): cpu = 00:03:22 ; elapsed = 00:01:07 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5731 ; free virtual = 10944

Time (s): cpu = 00:03:22 ; elapsed = 00:01:07 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5731 ; free virtual = 10944
Phase 4.1 Post Commit Optimization | Checksum: 22a116a86

Time (s): cpu = 00:03:23 ; elapsed = 00:01:07 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5730 ; free virtual = 10943

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22ca4d904

Time (s): cpu = 00:03:24 ; elapsed = 00:01:08 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5727 ; free virtual = 10940

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                8x8|                8x8|
|___________|___________________|___________________|
|       East|                4x4|                4x4|
|___________|___________________|___________________|
|       West|                2x2|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 22ca4d904

Time (s): cpu = 00:03:25 ; elapsed = 00:01:09 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5724 ; free virtual = 10938
Phase 4.3 Placer Reporting | Checksum: 22ca4d904

Time (s): cpu = 00:03:26 ; elapsed = 00:01:10 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5724 ; free virtual = 10939

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5724 ; free virtual = 10939

Time (s): cpu = 00:03:26 ; elapsed = 00:01:10 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5724 ; free virtual = 10939
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2570fd99e

Time (s): cpu = 00:03:27 ; elapsed = 00:01:11 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5720 ; free virtual = 10935
Ending Placer Task | Checksum: 18f59a94e

Time (s): cpu = 00:03:28 ; elapsed = 00:01:12 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5717 ; free virtual = 10932
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:46 ; elapsed = 00:01:17 . Memory (MB): peak = 9950.410 ; gain = 0.000 ; free physical = 5683 ; free virtual = 10898
route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f0f3dc0b ConstDB: 0 ShapeSum: 9bd25ec5 RouteDB: 2936e7e
Post Restoration Checksum: NetGraph: 2edfd446 | NumContArr: 2e92b6a7 | Constraints: 4007a93 | Timing: 0
Phase 1 Build RT Design | Checksum: 61730580

Time (s): cpu = 00:00:59 ; elapsed = 00:00:32 . Memory (MB): peak = 9975.484 ; gain = 0.000 ; free physical = 5713 ; free virtual = 10908

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 61730580

Time (s): cpu = 00:00:59 ; elapsed = 00:00:32 . Memory (MB): peak = 9975.484 ; gain = 0.000 ; free physical = 5712 ; free virtual = 10907

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 61730580

Time (s): cpu = 00:00:59 ; elapsed = 00:00:32 . Memory (MB): peak = 9975.484 ; gain = 0.000 ; free physical = 5712 ; free virtual = 10907
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1b96264be

Time (s): cpu = 00:01:33 ; elapsed = 00:00:42 . Memory (MB): peak = 9975.484 ; gain = 0.000 ; free physical = 5727 ; free virtual = 10919
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.061  | TNS=0.000  | WHS=-0.222 | THS=-266.306|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1e491f0d1

Time (s): cpu = 00:01:51 ; elapsed = 00:00:47 . Memory (MB): peak = 9975.484 ; gain = 0.000 ; free physical = 5736 ; free virtual = 10928
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.061  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 21abb2a30

Time (s): cpu = 00:01:51 ; elapsed = 00:00:47 . Memory (MB): peak = 9975.484 ; gain = 0.000 ; free physical = 5735 ; free virtual = 10927

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 206
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 91
  Number of Partially Routed Nets     = 115
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 21abb2a30

Time (s): cpu = 00:01:52 ; elapsed = 00:00:48 . Memory (MB): peak = 9975.484 ; gain = 0.000 ; free physical = 5735 ; free virtual = 10926

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 21abb2a30

Time (s): cpu = 00:01:52 ; elapsed = 00:00:48 . Memory (MB): peak = 9975.484 ; gain = 0.000 ; free physical = 5735 ; free virtual = 10926
Phase 3 Initial Routing | Checksum: 18dc7b7cc

Time (s): cpu = 00:01:54 ; elapsed = 00:00:48 . Memory (MB): peak = 9975.484 ; gain = 0.000 ; free physical = 5735 ; free virtual = 10927

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.061  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2e00296c8

Time (s): cpu = 00:02:06 ; elapsed = 00:00:53 . Memory (MB): peak = 9975.484 ; gain = 0.000 ; free physical = 5735 ; free virtual = 10927
Phase 4 Rip-up And Reroute | Checksum: 2e00296c8

Time (s): cpu = 00:02:07 ; elapsed = 00:00:53 . Memory (MB): peak = 9975.484 ; gain = 0.000 ; free physical = 5735 ; free virtual = 10927

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2b646501f

Time (s): cpu = 00:02:15 ; elapsed = 00:00:57 . Memory (MB): peak = 9975.484 ; gain = 0.000 ; free physical = 5734 ; free virtual = 10926
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.117  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2b646501f

Time (s): cpu = 00:02:16 ; elapsed = 00:00:57 . Memory (MB): peak = 9975.484 ; gain = 0.000 ; free physical = 5734 ; free virtual = 10926

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2b646501f

Time (s): cpu = 00:02:16 ; elapsed = 00:00:57 . Memory (MB): peak = 9975.484 ; gain = 0.000 ; free physical = 5734 ; free virtual = 10925
Phase 5 Delay and Skew Optimization | Checksum: 2b646501f

Time (s): cpu = 00:02:16 ; elapsed = 00:00:57 . Memory (MB): peak = 9975.484 ; gain = 0.000 ; free physical = 5733 ; free virtual = 10925

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 264e6bcc8

Time (s): cpu = 00:02:26 ; elapsed = 00:01:02 . Memory (MB): peak = 9975.484 ; gain = 0.000 ; free physical = 5719 ; free virtual = 10911
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.117  | TNS=0.000  | WHS=0.036  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 264e6bcc8

Time (s): cpu = 00:02:26 ; elapsed = 00:01:02 . Memory (MB): peak = 9975.484 ; gain = 0.000 ; free physical = 5719 ; free virtual = 10911
Phase 6 Post Hold Fix | Checksum: 264e6bcc8

Time (s): cpu = 00:02:26 ; elapsed = 00:01:02 . Memory (MB): peak = 9975.484 ; gain = 0.000 ; free physical = 5719 ; free virtual = 10911

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0106628 %
  Global Horizontal Routing Utilization  = 0.0133561 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 264e6bcc8

Time (s): cpu = 00:02:27 ; elapsed = 00:01:02 . Memory (MB): peak = 9975.484 ; gain = 0.000 ; free physical = 5719 ; free virtual = 10911

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 264e6bcc8

Time (s): cpu = 00:02:27 ; elapsed = 00:01:02 . Memory (MB): peak = 9975.484 ; gain = 0.000 ; free physical = 5719 ; free virtual = 10911

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 211de57a1

Time (s): cpu = 00:02:36 ; elapsed = 00:01:09 . Memory (MB): peak = 9975.484 ; gain = 0.000 ; free physical = 5716 ; free virtual = 10908

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.117  | TNS=0.000  | WHS=0.036  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 211de57a1

Time (s): cpu = 00:02:44 ; elapsed = 00:01:11 . Memory (MB): peak = 9975.484 ; gain = 0.000 ; free physical = 5713 ; free virtual = 10905
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: a0c5e7e4

Time (s): cpu = 00:02:54 ; elapsed = 00:01:15 . Memory (MB): peak = 9975.484 ; gain = 0.000 ; free physical = 5715 ; free virtual = 10906

Time (s): cpu = 00:02:54 ; elapsed = 00:01:15 . Memory (MB): peak = 9975.484 ; gain = 0.000 ; free physical = 5715 ; free virtual = 10906

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:10 ; elapsed = 00:01:19 . Memory (MB): peak = 9975.484 ; gain = 25.074 ; free physical = 5714 ; free virtual = 10906
write_checkpoint -force ./Checkpoint/boxlambda_top_route_design_w_rm0_stub.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 9975.484 ; gain = 0.000 ; free physical = 5622 ; free virtual = 10875
INFO: [Common 17-1381] The checkpoint '/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/boxlambda_top_route_design_w_rm0_stub.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 9975.484 ; gain = 0.000 ; free physical = 5642 ; free virtual = 10834
/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/boxlambda_top_route_design_w_rm0_stub.dcp
write_checkpoint -force -cell boxlambda_soc_inst/rm0_inst ./Checkpoint/rm0_stub_route_design.dcp
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.41 . Memory (MB): peak = 9975.484 ; gain = 0.000 ; free physical = 5538 ; free virtual = 10750
INFO: [Common 17-1381] The checkpoint '/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/rm0_stub_route_design.dcp' has been generated.
/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/rm0_stub_route_design.dcp
close_project
pr_verify ./Checkpoint/boxlambda_top_route_design_w_rm0_stub.dcp ./Checkpoint/boxlambda_top_route_design_w_rm0_j1b.dcp
Command: pr_verify ./Checkpoint/boxlambda_top_route_design_w_rm0_stub.dcp ./Checkpoint/boxlambda_top_route_design_w_rm0_j1b.dcp
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 9975.484 ; gain = 0.000 ; free physical = 5481 ; free virtual = 10717
INFO: [Netlist 29-17] Analyzing 2257 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9975.484 ; gain = 0.000 ; free physical = 5492 ; free virtual = 10727
Restored from archive | CPU: 3.970000 secs | Memory: 50.403061 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9975.484 ; gain = 0.000 ; free physical = 5492 ; free virtual = 10727
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9975.484 ; gain = 0.000 ; free physical = 5493 ; free virtual = 10728
INFO: [Project 1-604] Checkpoint was created with Vivado v2023.1 (64-bit) build 3865809
Netlist sorting complete. Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.29 . Memory (MB): peak = 9975.484 ; gain = 0.000 ; free physical = 5495 ; free virtual = 10730
INFO: [Netlist 29-17] Analyzing 2332 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10007.258 ; gain = 0.000 ; free physical = 5396 ; free virtual = 10632
Restored from archive | CPU: 4.420000 secs | Memory: 50.043152 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10007.258 ; gain = 0.000 ; free physical = 5396 ; free virtual = 10632
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10007.258 ; gain = 0.000 ; free physical = 5396 ; free virtual = 10632
INFO: [Project 1-604] Checkpoint was created with Vivado v2023.1 (64-bit) build 3865809
INFO: [Constraints 18-1020] PR Verify Summary:
DCP1: ./Checkpoint/boxlambda_top_route_design_w_rm0_stub.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 207
  Number of static tiles compared           = 1632
  Number of static sites compared           = 7564
  Number of static cells compared           = 45338
  Number of static routed nodes compared    = 680713
  Number of static routed pips compared     = 638689

DCP2: ./Checkpoint/boxlambda_top_route_design_w_rm0_j1b.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 207
  Number of static tiles compared           = 1632
  Number of static sites compared           = 7564
  Number of static cells compared           = 45338
  Number of static routed nodes compared    = 680713
  Number of static routed pips compared     = 638689
INFO: [Vivado 12-3253] PR_VERIFY: check points ./Checkpoint/boxlambda_top_route_design_w_rm0_stub.dcp and ./Checkpoint/boxlambda_top_route_design_w_rm0_j1b.dcp are compatible
pr_verify: Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 10167.258 ; gain = 191.773 ; free physical = 5245 ; free virtual = 10481
open_checkpoint ./Checkpoint/boxlambda_top_route_design_w_rm0_j1b.dcp
Command: open_checkpoint ./Checkpoint/boxlambda_top_route_design_w_rm0_j1b.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10167.258 ; gain = 0.000 ; free physical = 5246 ; free virtual = 10482
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
Netlist sorting complete. Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.3 . Memory (MB): peak = 10167.258 ; gain = 0.000 ; free physical = 5195 ; free virtual = 10435
INFO: [Netlist 29-17] Analyzing 2332 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10167.258 ; gain = 0.000 ; free physical = 5243 ; free virtual = 10484
Restored from archive | CPU: 4.130000 secs | Memory: 53.836906 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10167.258 ; gain = 0.000 ; free physical = 5243 ; free virtual = 10484
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10167.258 ; gain = 0.000 ; free physical = 5245 ; free virtual = 10486
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 619 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 284 instances
  IOBUF => IOBUF (IBUF, OBUFT): 42 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1S => RAM32X1S (RAMS32): 79 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 100 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 15 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 64 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.1 (64-bit) build 3865809
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 10167.258 ; gain = 0.000 ; free physical = 5262 ; free virtual = 10503
checkpoint_boxlambda_top_route_design_w_rm0_j1b
write_bitstream -force ./Bitstreams/Config_rm0_j1b.bit
Command: write_bitstream -force ./Bitstreams/Config_rm0_j1b.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100ti'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/IOBUFDS/IBUFDS has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/IOBUFDS_1/IBUFDS has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC DPIP-1] Input pipelining: DSP boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed input boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed input boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed input boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP boxlambda_soc_inst/GENERATE_YM2149_MODULE.ym2149_sys_inst/ym2149_psg_sys_inst/FMIX_LEFT/dc_offset0 output boxlambda_soc_inst/GENERATE_YM2149_MODULE.ym2149_sys_inst/ym2149_psg_sys_inst/FMIX_LEFT/dc_offset0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed output boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP boxlambda_soc_inst/GENERATE_YM2149_MODULE.ym2149_sys_inst/ym2149_psg_sys_inst/FMIX_LEFT/m_audio_out_reg multiplier stage boxlambda_soc_inst/GENERATE_YM2149_MODULE.ym2149_sys_inst/ym2149_psg_sys_inst/FMIX_LEFT/m_audio_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed multiplier stage boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A3))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A3))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X38Y107:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X38Y108:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X34Y104:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC RTSTAT-10] No routable loads: 21 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 19 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 16 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_rm0_inst" Reconfigurable Module "boxlambda_soc_inst/rm0_inst"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Bitstreams/Config_rm0_j1b.bit...
Process Partition "pblock_rm0_inst"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "pblock_rm0_inst" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 4742240 bits.
Writing bitstream ./Bitstreams/Config_rm0_j1b_pblock_rm0_inst_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:02:04 ; elapsed = 00:00:48 . Memory (MB): peak = 10224.012 ; gain = 56.754 ; free physical = 5222 ; free virtual = 10489
./Bitstreams/Config_rm0_j1b.bit
close_project
open_checkpoint ./Checkpoint/boxlambda_top_route_design_w_rm0_stub.dcp
Command: open_checkpoint ./Checkpoint/boxlambda_top_route_design_w_rm0_stub.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10224.012 ; gain = 0.000 ; free physical = 5225 ; free virtual = 10492
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 10224.012 ; gain = 0.000 ; free physical = 5236 ; free virtual = 10502
INFO: [Netlist 29-17] Analyzing 2257 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10224.012 ; gain = 0.000 ; free physical = 5239 ; free virtual = 10506
Restored from archive | CPU: 3.740000 secs | Memory: 48.426773 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10224.012 ; gain = 0.000 ; free physical = 5239 ; free virtual = 10506
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 10224.012 ; gain = 0.000 ; free physical = 5238 ; free virtual = 10505
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 619 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 284 instances
  IOBUF => IOBUF (IBUF, OBUFT): 42 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1S => RAM32X1S (RAMS32): 79 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 100 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 15 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 64 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.1 (64-bit) build 3865809
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 10254.016 ; gain = 30.004 ; free physical = 5231 ; free virtual = 10498
checkpoint_boxlambda_top_route_design_w_rm0_stub
write_bitstream -force ./Bitstreams/Config_rm0_stub.bit
Command: write_bitstream -force ./Bitstreams/Config_rm0_stub.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100ti'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/IOBUFDS/IBUFDS has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/IOBUFDS_1/IBUFDS has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC DPIP-1] Input pipelining: DSP boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed input boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed input boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed input boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP boxlambda_soc_inst/GENERATE_YM2149_MODULE.ym2149_sys_inst/ym2149_psg_sys_inst/FMIX_LEFT/dc_offset0 output boxlambda_soc_inst/GENERATE_YM2149_MODULE.ym2149_sys_inst/ym2149_psg_sys_inst/FMIX_LEFT/dc_offset0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed output boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP boxlambda_soc_inst/GENERATE_YM2149_MODULE.ym2149_sys_inst/ym2149_psg_sys_inst/FMIX_LEFT/m_audio_out_reg multiplier stage boxlambda_soc_inst/GENERATE_YM2149_MODULE.ym2149_sys_inst/ym2149_psg_sys_inst/FMIX_LEFT/m_audio_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed multiplier stage boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A3))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A3))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 21 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 19 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 13 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_rm0_inst" Reconfigurable Module "boxlambda_soc_inst/rm0_inst"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Bitstreams/Config_rm0_stub.bit...
Process Partition "pblock_rm0_inst"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "pblock_rm0_inst" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 4742240 bits.
Writing bitstream ./Bitstreams/Config_rm0_stub_pblock_rm0_inst_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:56 ; elapsed = 00:00:43 . Memory (MB): peak = 10378.062 ; gain = 124.047 ; free physical = 5202 ; free virtual = 10471
./Bitstreams/Config_rm0_stub.bit
close_project
create_project -in_memory -part $part
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
Project
source [get_property REPOSITORY [get_ipdefs *dfx_controller:1.0]]/xilinx/dfx_controller_v1_0/tcl/api.tcl
dfx_controller_v1_0::format_bin_for_icap -i ./Bitstreams/Config_rm0_j1b_pblock_rm0_inst_partial.bit
dfx_controller_v1_0::format_bin_for_icap -i ./Bitstreams/Config_rm0_stub_pblock_rm0_inst_partial.bit
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 12 13:28:57 2024...
