INFO-FLOW: Workspace /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution opened at Sun Mar 26 16:26:22 CEST 2023
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
Command     config_array_partition done; error code: 1; 
Execute     config_compile -name_max_length 60 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.93 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     set_part done; 1.05 sec.
Execute     create_clock -period 50 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 50 -name default 
Execute       ap_set_clock -name default -period 50 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.13 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 1.54 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.08 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.54 seconds; current allocated memory: -937.109 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 210.020 MB.
INFO: [HLS 200-10] Analyzing design file 'mul.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling mul.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang mul.cpp -foptimization-record-file=/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -I../ac_types/include -D__BAMBU__ -D__VIVADO__ -std=c++14 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul.cpp.clang.out.log 2> /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top mul_top -name=mul_top 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/clang.out.log 2> /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.44 sec.
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:376:73)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:380:72)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:422:73)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:426:72)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:488:79)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:498:61)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:521:72)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:523:70)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:550:79)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:560:65)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:593:72)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:595:74)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1024:71)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1034:72)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1045:75)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1063:79)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1070:77)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1128:70)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1145:68)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1168:69)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1236:51)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1236:210)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1250:105)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1250:193)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1261:131)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1261:279)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1294:108)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1318:120)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1334:134)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1382:120)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1409:120)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1425:134)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1458:137)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1492:143)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1506:143)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1512:63)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1513:66)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1531:66)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1535:74)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1700:72)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1715:77)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1741:77)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1767:77)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1799:160)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1807:103)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1820:173)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1828:108)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1865:74)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1871:147)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1887:83)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1911:175)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1919:103)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1933:63)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1958:63)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:2404:69)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:2416:69)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:2563:144)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:2603:144)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:4289:71)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:4333:250)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:4384:346)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:4424:116)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:4873:257)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_fixed.h:155:80)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_fixed.h:160:79)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_fixed.h:172:80)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul.pp.0.cpp std=c++14 -target fpga  -directive=/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/.systemc_flag -fix-errors /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.42 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul.pp.0.cpp std=c++14 -target fpga  -directive=/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/all.directive.json -fix-errors /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.61 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul.pp.0.cpp std=c++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.5 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul.pp.0.cpp std=c++14 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0 > /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 1.38 sec.
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.65 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.41 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul.pp.0.cpp -I../ac_types/include -D__BAMBU__ -D__VIVADO__ -std=c++14 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul.pp.0.cpp.clang.out.log 2> /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.52 sec.
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:488:97)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:550:97)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1024:90)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1034:91)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1045:94)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1063:98)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1070:96)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1128:89)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1145:87)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1236:70)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1236:229)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1250:124)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1250:213)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1250:125)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1261:151)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1261:299)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1318:139)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1334:153)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1382:139)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1409:139)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1425:153)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1458:156)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1492:162)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1506:162)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1512:82)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1513:85)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1531:85)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1535:94)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1700:91)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1715:96)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1741:96)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1767:96)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1799:179)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1807:122)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1820:192)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1828:127)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1911:194)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1919:122)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:2404:88)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:4289:90)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:4424:135)
WARNING: [HLS 207-5287] unused parameter 'x' (../ac_types/include/ac_int.h:4898:105)
WARNING: [HLS 207-5287] unused parameter 'x' (../ac_types/include/ac_int.h:4918:99)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_fixed.h:155:98)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_fixed.h:160:97)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_fixed.h:172:98)
WARNING: [HLS 207-5287] unused parameter 'x' (../ac_types/include/ac_fixed.h:1830:116)
WARNING: [HLS 207-5287] unused parameter 'x' (../ac_types/include/ac_fixed.h:1839:110)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.55 seconds. CPU system time: 0.33 seconds. Elapsed time: 4.9 seconds; current allocated memory: 215.902 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.0.bc -args  "/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul.g.bc -o /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.0.bc > /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.1.lower.bc -args /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.1.lower.bc > /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.2.m1.bc -args /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc -o /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.2.m1.bc > /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.88 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.88 sec.
Execute         run_link_or_opt -opt -out /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.3.fpc.bc -args /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=mul_top -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=mul_top -reflow-float-conversion -o /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.3.fpc.bc > /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.69 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.69 sec.
Execute         run_link_or_opt -out /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.4.m2.bc -args /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc -o /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.4.m2.bc > /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.5.gdce.bc -args /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=mul_top 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=mul_top -o /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.5.gdce.bc > /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=mul_top -mllvm -hls-db-dir -mllvm /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.5.gdce.bc -o /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.28 sec.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_base<1, false>::bit_adjust<25, true>()' into 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::bit_adjust()' (../ac_types/include/ac_fixed.h:126:27)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_base<1, false>::to_int64() const' into 'void ac_private::iv_mult<1, false, 1, false, 2, false>(ac_private::iv_base<1, false> const&, ac_private::iv_base<1, false> const&, ac_private::iv_base<2, false>&)' (../ac_types/include/ac_int.h:1217:37)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_assign_int64<2, false>(ac_private::iv_base<2, false>&, long long)' into 'void ac_private::iv_mult<1, false, 1, false, 2, false>(ac_private::iv_base<1, false> const&, ac_private::iv_base<1, false> const&, ac_private::iv_base<2, false>&)' (../ac_types/include/ac_int.h:1217:13)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_base<1, false>::to_int64() const' into 'void ac_private::iv_mult<1, false, 1, false, 2, false>(ac_private::iv_base<1, false> const&, ac_private::iv_base<1, false> const&, ac_private::iv_base<2, false>&)' (../ac_types/include/ac_int.h:1217:54)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_mult<1, false, 1, false, 2, false>(ac_private::iv_base<1, false> const&, ac_private::iv_base<1, false> const&, ac_private::iv_base<2, false>&)' into 'void ac_private::iv<1, false>::mult<1, false, 2, false>(ac_private::iv<1, false> const&, ac_private::iv<2, false>&) const' (../ac_types/include/ac_int.h:2435:13)
INFO: [HLS 214-131] Inlining function 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::bit_adjust()' into 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::rt<25, 2, true>::mult ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::operator*<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0> const&) const' (../ac_types/include/ac_fixed.h:739:20)
INFO: [HLS 214-131] Inlining function 'ac_fixed<50, 4, true, (ac_q_mode)0, (ac_o_mode)0>::bit_adjust()' into 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::rt<25, 2, true>::mult ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::operator*<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0> const&) const' (../ac_types/include/ac_fixed.h:744:12)
INFO: [HLS 214-131] Inlining function 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::bit_adjust()' into 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::rt<25, 2, true>::mult ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::operator*<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0> const&) const' (../ac_types/include/ac_fixed.h:741:20)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv<1, false>::mult<1, false, 2, false>(ac_private::iv<1, false> const&, ac_private::iv<2, false>&) const' into 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::rt<25, 2, true>::mult ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::operator*<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0> const&) const' (../ac_types/include/ac_fixed.h:743:26)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_base<1, false>::bit_adjust<8, true>()' into 'ac_int<8, true>::bit_adjust()' (../ac_types/include/ac_int.h:3133:27)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_add<1, false, 1, false, 1, false>(ac_private::iv_base<1, false> const&, ac_private::iv_base<1, false> const&, ac_private::iv_base<1, false>&)' into 'void ac_private::iv<1, false>::add<1, false, 1, false>(ac_private::iv<1, false> const&, ac_private::iv<1, false>&) const' (../ac_types/include/ac_int.h:2440:13)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_base<1, false>::bit_adjust<9, true>()' into 'ac_int<9, true>::bit_adjust()' (../ac_types/include/ac_int.h:3133:27)
INFO: [HLS 214-131] Inlining function 'ac_int<8, true>::bit_adjust()' into 'ac_int<8, true>::rt<8, true>::plus const ac_int<8, true>::operator+<8, true>(ac_int<8, true> const&) const' (../ac_types/include/ac_int.h:3553:20)
INFO: [HLS 214-131] Inlining function 'ac_int<9, true>::bit_adjust()' into 'ac_int<8, true>::rt<8, true>::plus const ac_int<8, true>::operator+<8, true>(ac_int<8, true> const&) const' (../ac_types/include/ac_int.h:3558:12)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv<1, false>::add<1, false, 1, false>(ac_private::iv<1, false> const&, ac_private::iv<1, false>&) const' into 'ac_int<8, true>::rt<8, true>::plus const ac_int<8, true>::operator+<8, true>(ac_int<8, true> const&) const' (../ac_types/include/ac_int.h:3557:26)
INFO: [HLS 214-131] Inlining function 'ac_int<8, true>::bit_adjust()' into 'ac_int<8, true>::rt<8, true>::plus const ac_int<8, true>::operator+<8, true>(ac_int<8, true> const&) const' (../ac_types/include/ac_int.h:3555:20)
INFO: [HLS 214-131] Inlining function 'bool ac_private::iv_equal_zero<0, 2, 2, false>(ac_private::iv_base<2, false> const&)' into 'ac_private::iv<2, false>::equal_zero() const' (../ac_types/include/ac_int.h:2537:20)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<2, false>::equal_zero() const' into 'ac_fixed<50, 4, true, (ac_q_mode)0, (ac_o_mode)0>::operator!() const' (../ac_types/include/ac_fixed.h:889:23)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::iv(int)' into 'ac_private::iv_conv<1, true, true, false, 9>::iv_conv<int>(int const&)' (../ac_types/include/ac_int.h:2706:80)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, true, true, false, 9>::iv_conv<int>(int const&)' into 'ac_int<9, true>::ac_int(int)' (../ac_types/include/ac_int.h:3307:78)
INFO: [HLS 214-131] Inlining function 'ac_int<9, true>::bit_adjust()' into 'ac_int<9, true>::ac_int(int)' (../ac_types/include/ac_int.h:3309:10)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_shift_r<2, false, 2, false>(ac_private::iv_base<2, false> const&, unsigned int, ac_private::iv_base<2, false>&)' into 'void ac_private::iv<2, false>::shift_r<2, false>(unsigned int, ac_private::iv<2, false>&) const' (../ac_types/include/ac_int.h:2483:13)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv<2, false>::shift_r<2, false>(unsigned int, ac_private::iv<2, false>&) const' into 'ac_int<50, true> ac_fixed<50, 4, true, (ac_q_mode)0, (ac_o_mode)0>::slc<50>(int) const' (../ac_types/include/ac_fixed.h:1316:16)
INFO: [HLS 214-131] Inlining function 'ac_int<50, true>::bit_adjust()' into 'ac_int<50, true> ac_fixed<50, 4, true, (ac_q_mode)0, (ac_o_mode)0>::slc<50>(int) const' (../ac_types/include/ac_fixed.h:1317:12)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_base<1, false>::to_int64() const' into 'ac_private::iv<1, false>::to_int64() const' (../ac_types/include/ac_int.h:2393:22)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::to_int64() const' into 'ac_private::iv_conv<1, true, true, false, 9>::operator long long() const' (../ac_types/include/ac_int.h:2694:34)
INFO: [HLS 214-131] Inlining function 'unsigned int ac_private::iv_leading_bits_base<2, false>(ac_private::iv_base<2, false> const&, bool, int)' into 'unsigned int ac_private::iv_leading_bits<2, false>(ac_private::iv_base<2, false> const&, bool)' (../ac_types/include/ac_int.h:2142:49)
INFO: [HLS 214-131] Inlining function 'unsigned int ac_private::iv_leading_bits<2, false>(ac_private::iv_base<2, false> const&, bool)' into 'ac_private::iv<2, false>::leading_bits(bool) const' (../ac_types/include/ac_int.h:2619:20)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::iv(unsigned int)' into 'ac_private::iv_conv<1, false, true, false, 6>::iv_conv<unsigned int>(unsigned int const&)' (../ac_types/include/ac_int.h:2682:80)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_base<1, false>::bit_adjust<6, false>()' into 'ac_int<6, false>::bit_adjust()' (../ac_types/include/ac_int.h:3133:27)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, false, true, false, 6>::iv_conv<unsigned int>(unsigned int const&)' into 'ac_int<6, false>::ac_int(unsigned int)' (../ac_types/include/ac_int.h:3311:80)
INFO: [HLS 214-131] Inlining function 'ac_int<6, false>::bit_adjust()' into 'ac_int<6, false>::ac_int(unsigned int)' (../ac_types/include/ac_int.h:3313:10)
INFO: [HLS 214-131] Inlining function 'ac_int<6, false>::ac_int(unsigned int)' into 'ac_int<50, true>::leading_sign() const' (../ac_types/include/ac_int.h:4244:17)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_base<1, false>::to_int64() const' into 'ac_private::iv<1, false>::to_uint64() const' (../ac_types/include/ac_int.h:2397:29)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::to_uint64() const' into 'ac_private::iv_conv<1, false, true, false, 6>::operator unsigned long long() const' (../ac_types/include/ac_int.h:2670:34)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::iv(int)' into 'ac_int<9, true>& ac_int<9, true>::set_val<(ac_special_val)2>()' (../ac_types/include/ac_int.h:3370:29)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_sub<1, false, 1, false, 1, false>(ac_private::iv_base<1, false> const&, ac_private::iv_base<1, false> const&, ac_private::iv_base<1, false>&)' into 'void ac_private::iv<1, false>::sub<1, false, 1, false>(ac_private::iv<1, false> const&, ac_private::iv<1, false>&) const' (../ac_types/include/ac_int.h:2445:13)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_base<1, false>::bit_adjust<10, true>()' into 'ac_int<10, true>::bit_adjust()' (../ac_types/include/ac_int.h:3133:27)
INFO: [HLS 214-131] Inlining function 'ac_int<9, true>::bit_adjust()' into 'ac_int<9, true>::rt<9, true>::minus const ac_int<9, true>::operator-<9, true>(ac_int<9, true> const&) const' (../ac_types/include/ac_int.h:3565:20)
INFO: [HLS 214-131] Inlining function 'ac_int<10, true>::bit_adjust()' into 'ac_int<9, true>::rt<9, true>::minus const ac_int<9, true>::operator-<9, true>(ac_int<9, true> const&) const' (../ac_types/include/ac_int.h:3570:12)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv<1, false>::sub<1, false, 1, false>(ac_private::iv<1, false> const&, ac_private::iv<1, false>&) const' into 'ac_int<9, true>::rt<9, true>::minus const ac_int<9, true>::operator-<9, true>(ac_int<9, true> const&) const' (../ac_types/include/ac_int.h:3569:26)
INFO: [HLS 214-131] Inlining function 'ac_int<9, true>::bit_adjust()' into 'ac_int<9, true>::rt<9, true>::minus const ac_int<9, true>::operator-<9, true>(ac_int<9, true> const&) const' (../ac_types/include/ac_int.h:3567:20)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::to_int64() const' into 'ac_private::iv_conv<1, true, true, false, 10>::operator long long() const' (../ac_types/include/ac_int.h:2694:34)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::iv(int)' into 'ac_private::iv_conv<1, false, true, false, 9>::iv_conv<int>(int const&)' (../ac_types/include/ac_int.h:2682:80)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_base<1, false>::bit_adjust<9, false>()' into 'ac_int<9, false>::bit_adjust()' (../ac_types/include/ac_int.h:3133:27)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, false, true, false, 9>::iv_conv<int>(int const&)' into 'ac_int<9, false>::ac_int(int)' (../ac_types/include/ac_int.h:3307:78)
INFO: [HLS 214-131] Inlining function 'ac_int<9, false>::bit_adjust()' into 'ac_int<9, false>::ac_int(int)' (../ac_types/include/ac_int.h:3309:10)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::to_uint64() const' into 'ac_private::iv_conv<1, false, true, false, 9>::operator unsigned long long() const' (../ac_types/include/ac_int.h:2670:34)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_shift_l<2, false, 2, false>(ac_private::iv_base<2, false> const&, unsigned int, ac_private::iv_base<2, false>&)' into 'void ac_private::iv<2, false>::shift_l<2, false>(unsigned int, ac_private::iv<2, false>&) const' (../ac_types/include/ac_int.h:2473:13)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, true, true, false, 9>::operator long long() const' into 'bool ac_int<50, true>::normalize_private<9, true>(ac_int<9, true>&, bool)' (../ac_types/include/ac_int.h:3156:21)
INFO: [HLS 214-131] Inlining function 'ac_int<50, true>::bit_adjust()' into 'bool ac_int<50, true>::normalize_private<9, true>(ac_int<9, true>&, bool)' (../ac_types/include/ac_int.h:3181:10)
INFO: [HLS 214-131] Inlining function 'ac_int<50, true>::leading_sign() const' into 'bool ac_int<50, true>::normalize_private<9, true>(ac_int<9, true>&, bool)' (../ac_types/include/ac_int.h:3157:23)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, false, true, false, 6>::operator unsigned long long() const' into 'bool ac_int<50, true>::normalize_private<9, true>(ac_int<9, true>&, bool)' (../ac_types/include/ac_int.h:3157:23)
INFO: [HLS 214-131] Inlining function 'ac_int<9, true>& ac_int<9, true>::set_val<(ac_special_val)2>()' into 'bool ac_int<50, true>::normalize_private<9, true>(ac_int<9, true>&, bool)' (../ac_types/include/ac_int.h:3160:27)
INFO: [HLS 214-131] Inlining function 'ac_int<9, true>::rt<9, true>::minus const ac_int<9, true>::operator-<9, true>(ac_int<9, true> const&) const' into 'bool ac_int<50, true>::normalize_private<9, true>(ac_int<9, true>&, bool)' (../ac_types/include/ac_int.h:3161:30)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, true, true, false, 10>::operator long long() const' into 'bool ac_int<50, true>::normalize_private<9, true>(ac_int<9, true>&, bool)' (../ac_types/include/ac_int.h:3161:26)
INFO: [HLS 214-131] Inlining function 'ac_int<9, false>::ac_int(int)' into 'bool ac_int<50, true>::normalize_private<9, true>(ac_int<9, true>&, bool)' (../ac_types/include/ac_int.h:3164:22)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, false, true, false, 9>::operator unsigned long long() const' into 'bool ac_int<50, true>::normalize_private<9, true>(ac_int<9, true>&, bool)' (../ac_types/include/ac_int.h:3164:22)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, true, true, false, 9>::operator long long() const' into 'bool ac_int<50, true>::normalize_private<9, true>(ac_int<9, true>&, bool)' (../ac_types/include/ac_int.h:3165:20)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<2, false>::equal_zero() const' into 'bool ac_int<50, true>::normalize_private<9, true>(ac_int<9, true>&, bool)' (../ac_types/include/ac_int.h:3172:19)
INFO: [HLS 214-131] Inlining function 'ac_int<9, true>::ac_int(int)' into 'bool ac_int<50, true>::normalize_private<9, true>(ac_int<9, true>&, bool)' (../ac_types/include/ac_int.h:3177:16)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv<2, false>::shift_l<2, false>(unsigned int, ac_private::iv<2, false>&) const' into 'bool ac_int<50, true>::normalize_private<9, true>(ac_int<9, true>&, bool)' (../ac_types/include/ac_int.h:3179:16)
INFO: [HLS 214-131] Inlining function 'bool ac_int<50, true>::normalize_private<9, true>(ac_int<9, true>&, bool)' into 'bool ac_int<50, true>::normalize<9, true>(ac_int<9, true>&)' (../ac_types/include/ac_int.h:4257:17)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_base<2, false>::to_int64() const' into 'ac_private::iv<2, false>::to_uint64() const' (../ac_types/include/ac_int.h:2397:29)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_assign_uint64<2, false>(ac_private::iv_base<2, false>&, unsigned long long)' into 'ac_private::iv<2, false>::iv(unsigned long long)' (../ac_types/include/ac_int.h:2333:13)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<2, false>::to_uint64() const' into 'void ac_private::iv<2, false>::set_slc<2, false>(unsigned int, int, ac_private::iv<2, false> const&)' (../ac_types/include/ac_int.h:2642:20)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<2, false>::iv(unsigned long long)' into 'void ac_private::iv<2, false>::set_slc<2, false>(unsigned int, int, ac_private::iv<2, false> const&)' (../ac_types/include/ac_int.h:2645:18)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<2, false>::to_uint64() const' into 'void ac_private::iv<2, false>::set_slc<2, false>(unsigned int, int, ac_private::iv<2, false> const&)' (../ac_types/include/ac_int.h:2643:25)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv<2, false>::set_slc<2, false>(unsigned int, int, ac_private::iv<2, false> const&)' into 'ac_fixed<50, 4, true, (ac_q_mode)0, (ac_o_mode)0>& ac_fixed<50, 4, true, (ac_q_mode)0, (ac_o_mode)0>::set_slc<50, true>(int, ac_int<50, true> const&)' (../ac_types/include/ac_fixed.h:1354:16)
INFO: [HLS 214-131] Inlining function 'ac_fixed<50, 4, true, (ac_q_mode)0, (ac_o_mode)0>::bit_adjust()' into 'ac_fixed<50, 4, true, (ac_q_mode)0, (ac_o_mode)0>& ac_fixed<50, 4, true, (ac_q_mode)0, (ac_o_mode)0>::set_slc<50, true>(int, ac_int<50, true> const&)' (../ac_types/include/ac_fixed.h:1355:10)
INFO: [HLS 214-131] Inlining function 'ac_int<50, true> ac_fixed<50, 4, true, (ac_q_mode)0, (ac_o_mode)0>::slc<50>(int) const' into 'bool ac_fixed<50, 4, true, (ac_q_mode)0, (ac_o_mode)0>::normalize<9, true>(ac_int<9, true>&)' (../ac_types/include/ac_fixed.h:1472:42)
INFO: [HLS 214-131] Inlining function 'bool ac_int<50, true>::normalize<9, true>(ac_int<9, true>&)' into 'bool ac_fixed<50, 4, true, (ac_q_mode)0, (ac_o_mode)0>::normalize<9, true>(ac_int<9, true>&)' (../ac_types/include/ac_fixed.h:1473:21)
INFO: [HLS 214-131] Inlining function 'ac_fixed<50, 4, true, (ac_q_mode)0, (ac_o_mode)0>& ac_fixed<50, 4, true, (ac_q_mode)0, (ac_o_mode)0>::set_slc<50, true>(int, ac_int<50, true> const&)' into 'bool ac_fixed<50, 4, true, (ac_q_mode)0, (ac_o_mode)0>::normalize<9, true>(ac_int<9, true>&)' (../ac_types/include/ac_fixed.h:1474:16)
INFO: [HLS 214-131] Inlining function 'ac_fixed<50, 4, true, (ac_q_mode)0, (ac_o_mode)0>::operator!() const' into 'ac_float<50, 4, 9, (ac_q_mode)0>::ac_float(ac_fixed<50, 4, true, (ac_q_mode)0, (ac_o_mode)0> const&, ac_int<9, true> const&, bool)' (./../ac_types/include/ac_float.h:355:16)
INFO: [HLS 214-131] Inlining function 'ac_int<9, true>::ac_int(int)' into 'ac_float<50, 4, 9, (ac_q_mode)0>::ac_float(ac_fixed<50, 4, true, (ac_q_mode)0, (ac_o_mode)0> const&, ac_int<9, true> const&, bool)' (./../ac_types/include/ac_float.h:356:20)
INFO: [HLS 214-131] Inlining function 'bool ac_fixed<50, 4, true, (ac_q_mode)0, (ac_o_mode)0>::normalize<9, true>(ac_int<9, true>&)' into 'ac_float<50, 4, 9, (ac_q_mode)0>::ac_float(ac_fixed<50, 4, true, (ac_q_mode)0, (ac_o_mode)0> const&, ac_int<9, true> const&, bool)' (./../ac_types/include/ac_float.h:361:21)
INFO: [HLS 214-131] Inlining function 'ac_int<8, true>::rt<8, true>::plus const ac_int<8, true>::operator+<8, true>(ac_int<8, true> const&) const' into 'ac_float<25, 2, 8, (ac_q_mode)0>::rt<25, 2, 8>::mult ac_float<25, 2, 8, (ac_q_mode)0>::operator*<25, 2, 8, (ac_q_mode)0>(ac_float<25, 2, 8, (ac_q_mode)0> const&) const' (./../ac_types/include/ac_float.h:583:59)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv<2, false>::set_slc<2, false>(unsigned int, int, ac_private::iv<2, false> const&)' into 'ac_fixed<50, 2, true, (ac_q_mode)0, (ac_o_mode)0>& ac_fixed<50, 2, true, (ac_q_mode)0, (ac_o_mode)0>::set_slc<50, true>(int, ac_int<50, true> const&)' (../ac_types/include/ac_fixed.h:1354:16)
INFO: [HLS 214-131] Inlining function 'ac_fixed<50, 2, true, (ac_q_mode)0, (ac_o_mode)0>::bit_adjust()' into 'ac_fixed<50, 2, true, (ac_q_mode)0, (ac_o_mode)0>& ac_fixed<50, 2, true, (ac_q_mode)0, (ac_o_mode)0>::set_slc<50, true>(int, ac_int<50, true> const&)' (../ac_types/include/ac_fixed.h:1355:10)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_const_shift_r<25, 2, false, 1, false>(ac_private::iv_base<2, false> const&, ac_private::iv_base<1, false>&)' into 'void ac_private::iv<2, false>::const_shift_r<25, 1, false>(ac_private::iv<1, false>&) const' (../ac_types/include/ac_int.h:2498:13)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv<2, false>::const_shift_r<25, 1, false>(ac_private::iv<1, false>&) const' into 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::ac_fixed<50, 2, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<50, 2, true, (ac_q_mode)0, (ac_o_mode)0> const&)' (../ac_types/include/ac_fixed.h:322:25)
INFO: [HLS 214-131] Inlining function 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::bit_adjust()' into 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::ac_fixed<50, 2, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<50, 2, true, (ac_q_mode)0, (ac_o_mode)0> const&)' (../ac_types/include/ac_fixed.h:364:13)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_shift_r<1, false, 1, false>(ac_private::iv_base<1, false> const&, unsigned int, ac_private::iv_base<1, false>&)' into 'void ac_private::iv<1, false>::shift_r<1, false>(unsigned int, ac_private::iv<1, false>&) const' (../ac_types/include/ac_int.h:2483:13)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_base<1, false>::bit_adjust<25, true>()' into 'ac_int<25, true>::bit_adjust()' (../ac_types/include/ac_int.h:3133:27)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv<1, false>::shift_r<1, false>(unsigned int, ac_private::iv<1, false>&) const' into 'ac_int<25, true> ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::slc<25>(int) const' (../ac_types/include/ac_fixed.h:1316:16)
INFO: [HLS 214-131] Inlining function 'ac_int<25, true>::bit_adjust()' into 'ac_int<25, true> ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::slc<25>(int) const' (../ac_types/include/ac_fixed.h:1317:12)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv<1, false>::set_slc<1, false>(unsigned int, int, ac_private::iv<1, false> const&)' into 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>& ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::set_slc<25, true>(int, ac_int<25, true> const&)' (../ac_types/include/ac_fixed.h:1354:16)
INFO: [HLS 214-131] Inlining function 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::bit_adjust()' into 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>& ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::set_slc<25, true>(int, ac_int<25, true> const&)' (../ac_types/include/ac_fixed.h:1355:10)
INFO: [HLS 214-131] Inlining function 'bool ac_private::iv_equal_zero<0, 1, 1, false>(ac_private::iv_base<1, false> const&)' into 'ac_private::iv<1, false>::equal_zero() const' (../ac_types/include/ac_int.h:2537:20)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::equal_zero() const' into 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::operator!() const' (../ac_types/include/ac_fixed.h:889:23)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::iv(int)' into 'ac_private::iv_conv<1, true, true, false, 10>::iv_conv<int>(int const&)' (../ac_types/include/ac_int.h:2706:80)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, true, true, false, 10>::iv_conv<int>(int const&)' into 'ac_int<10, true>::ac_int(int)' (../ac_types/include/ac_int.h:3307:78)
INFO: [HLS 214-131] Inlining function 'ac_int<10, true>::bit_adjust()' into 'ac_int<10, true>::ac_int(int)' (../ac_types/include/ac_int.h:3309:10)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_base<1, false>::bit_adjust<32, true>()' into 'ac_int<32, true>::bit_adjust()' (../ac_types/include/ac_int.h:3133:27)
INFO: [HLS 214-131] Inlining function 'bool ac_private::iv_uadd_n<0, 1, false, 1, false, 2, false>(ac_private::iv_base<1, false> const&, ac_private::iv_base<1, false> const&, ac_private::iv_base<2, false>&)' into 'void ac_private::iv_add<1, false, 1, false, 2, false>(ac_private::iv_base<1, false> const&, ac_private::iv_base<1, false> const&, ac_private::iv_base<2, false>&)' (../ac_types/include/ac_int.h:1360:26)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_extend<1, 2, false>(ac_private::iv_base<2, false>&, int)' into 'void ac_private::iv_add<1, false, 1, false, 2, false>(ac_private::iv_base<1, false> const&, ac_private::iv_base<1, false> const&, ac_private::iv_base<2, false>&)' (../ac_types/include/ac_int.h:1362:13)
INFO: [HLS 214-131] Inlining function 'bool ac_private::iv_add_int_carry<0, 1, false, 2, false>(ac_private::iv_base<1, false> const&, int, bool, ac_private::iv_base<2, false>&)' into 'void ac_private::iv_add<1, false, 1, false, 2, false>(ac_private::iv_base<1, false> const&, ac_private::iv_base<1, false> const&, ac_private::iv_base<2, false>&)' (../ac_types/include/ac_int.h:1361:21)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_add<1, false, 1, false, 2, false>(ac_private::iv_base<1, false> const&, ac_private::iv_base<1, false> const&, ac_private::iv_base<2, false>&)' into 'void ac_private::iv<1, false>::add<1, false, 2, false>(ac_private::iv<1, false> const&, ac_private::iv<2, false>&) const' (../ac_types/include/ac_int.h:2440:13)
INFO: [HLS 214-131] Inlining function 'ac_int<9, true>::bit_adjust()' into 'ac_int<9, true>::rt<32, true>::plus const ac_int<9, true>::operator+<32, true>(ac_int<32, true> const&) const' (../ac_types/include/ac_int.h:3553:20)
INFO: [HLS 214-131] Inlining function 'ac_int<33, true>::bit_adjust()' into 'ac_int<9, true>::rt<32, true>::plus const ac_int<9, true>::operator+<32, true>(ac_int<32, true> const&) const' (../ac_types/include/ac_int.h:3558:12)
INFO: [HLS 214-131] Inlining function 'ac_int<32, true>::bit_adjust()' into 'ac_int<9, true>::rt<32, true>::plus const ac_int<9, true>::operator+<32, true>(ac_int<32, true> const&) const' (../ac_types/include/ac_int.h:3555:20)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv<1, false>::add<1, false, 2, false>(ac_private::iv<1, false> const&, ac_private::iv<2, false>&) const' into 'ac_int<9, true>::rt<32, true>::plus const ac_int<9, true>::operator+<32, true>(ac_int<32, true> const&) const' (../ac_types/include/ac_int.h:3557:26)
INFO: [HLS 214-131] Inlining function 'ac_int<32, true>::ac_int(int)' into 'ac_int<9, true>::rt<32, true>::plus ac::ops_with_other_types::operator+<9, true>(ac_int<9, true> const&, int)' (../ac_types/include/ac_int.h:5075:819)
INFO: [HLS 214-131] Inlining function 'ac_int<9, true>::rt<32, true>::plus const ac_int<9, true>::operator+<32, true>(ac_int<32, true> const&) const' into 'ac_int<9, true>::rt<32, true>::plus ac::ops_with_other_types::operator+<9, true>(ac_int<9, true> const&, int)' (../ac_types/include/ac_int.h:5075:808)
INFO: [HLS 214-131] Inlining function 'bool ac_private::iv_uadd_n<0, 2, false, 1, false, 2, false>(ac_private::iv_base<2, false> const&, ac_private::iv_base<1, false> const&, ac_private::iv_base<2, false>&)' into 'void ac_private::iv_add<2, false, 1, false, 2, false>(ac_private::iv_base<2, false> const&, ac_private::iv_base<1, false> const&, ac_private::iv_base<2, false>&)' (../ac_types/include/ac_int.h:1360:26)
INFO: [HLS 214-131] Inlining function 'bool ac_private::iv_add_int_carry<0, 2, false, 2, false>(ac_private::iv_base<2, false> const&, int, bool, ac_private::iv_base<2, false>&)' into 'void ac_private::iv_add<2, false, 1, false, 2, false>(ac_private::iv_base<2, false> const&, ac_private::iv_base<1, false> const&, ac_private::iv_base<2, false>&)' (../ac_types/include/ac_int.h:1361:21)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_add<2, false, 1, false, 2, false>(ac_private::iv_base<2, false> const&, ac_private::iv_base<1, false> const&, ac_private::iv_base<2, false>&)' into 'void ac_private::iv<2, false>::add<1, false, 2, false>(ac_private::iv<1, false> const&, ac_private::iv<2, false>&) const' (../ac_types/include/ac_int.h:2440:13)
INFO: [HLS 214-131] Inlining function 'ac_int<33, true>::bit_adjust()' into 'ac_int<33, true>::rt<32, true>::plus const ac_int<33, true>::operator+<32, true>(ac_int<32, true> const&) const' (../ac_types/include/ac_int.h:3553:20)
INFO: [HLS 214-131] Inlining function 'ac_int<32, true>::bit_adjust()' into 'ac_int<33, true>::rt<32, true>::plus const ac_int<33, true>::operator+<32, true>(ac_int<32, true> const&) const' (../ac_types/include/ac_int.h:3555:20)
INFO: [HLS 214-131] Inlining function 'ac_int<34, true>::bit_adjust()' into 'ac_int<33, true>::rt<32, true>::plus const ac_int<33, true>::operator+<32, true>(ac_int<32, true> const&) const' (../ac_types/include/ac_int.h:3558:12)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv<2, false>::add<1, false, 2, false>(ac_private::iv<1, false> const&, ac_private::iv<2, false>&) const' into 'ac_int<33, true>::rt<32, true>::plus const ac_int<33, true>::operator+<32, true>(ac_int<32, true> const&) const' (../ac_types/include/ac_int.h:3557:26)
INFO: [HLS 214-131] Inlining function 'ac_int<32, true>::ac_int(int)' into 'ac_int<33, true>::rt<32, true>::plus ac::ops_with_other_types::operator+<33, true>(ac_int<33, true> const&, int)' (../ac_types/include/ac_int.h:5075:819)
INFO: [HLS 214-131] Inlining function 'ac_int<33, true>::rt<32, true>::plus const ac_int<33, true>::operator+<32, true>(ac_int<32, true> const&) const' into 'ac_int<33, true>::rt<32, true>::plus ac::ops_with_other_types::operator+<33, true>(ac_int<33, true> const&, int)' (../ac_types/include/ac_int.h:5075:808)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_copy<1, 0, 2, false, 1, false>(ac_private::iv_base<2, false> const&, ac_private::iv_base<1, false>&)' into 'ac_private::iv<1, false>::iv<2, false>(ac_private::iv<2, false> const&)' (../ac_types/include/ac_int.h:2322:13)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::iv<2, false>(ac_private::iv<2, false> const&)' into 'ac_int<10, true>::ac_int<34, true>(ac_int<34, true> const&)' (../ac_types/include/ac_int.h:3279:26)
INFO: [HLS 214-131] Inlining function 'ac_int<10, true>::bit_adjust()' into 'ac_int<10, true>::ac_int<34, true>(ac_int<34, true> const&)' (../ac_types/include/ac_int.h:3280:10)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::iv(int)' into 'ac_private::iv_conv<1, false, true, false, 8>::iv_conv<int>(int const&)' (../ac_types/include/ac_int.h:2682:80)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_base<1, false>::bit_adjust<8, false>()' into 'ac_int<8, false>::bit_adjust()' (../ac_types/include/ac_int.h:3133:27)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, false, true, false, 8>::iv_conv<int>(int const&)' into 'ac_int<8, false>::ac_int(int)' (../ac_types/include/ac_int.h:3307:78)
INFO: [HLS 214-131] Inlining function 'ac_int<8, false>::bit_adjust()' into 'ac_int<8, false>::ac_int(int)' (../ac_types/include/ac_int.h:3309:10)
INFO: [HLS 214-131] Inlining function 'ac_int<8, false>::ac_bitref::ac_bitref(ac_int<8, false>*, unsigned int)' into 'ac_int<8, false>::operator[](int)' (../ac_types/include/ac_int.h:4201:20)
INFO: [HLS 214-131] Inlining function 'ac_int<8, false>::bit_adjust()' into 'ac_int<8, false>::ac_bitref::operator=(int)' (../ac_types/include/ac_int.h:4172:21)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_base<1, false>::bit_adjust<11, true>()' into 'ac_int<11, true>::bit_adjust()' (../ac_types/include/ac_int.h:3133:27)
INFO: [HLS 214-131] Inlining function 'ac_int<10, true>::bit_adjust()' into 'ac_int<10, true>::rt<8, false>::plus const ac_int<10, true>::operator+<8, false>(ac_int<8, false> const&) const' (../ac_types/include/ac_int.h:3553:20)
INFO: [HLS 214-131] Inlining function 'ac_int<11, true>::bit_adjust()' into 'ac_int<10, true>::rt<8, false>::plus const ac_int<10, true>::operator+<8, false>(ac_int<8, false> const&) const' (../ac_types/include/ac_int.h:3558:12)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv<1, false>::add<1, false, 1, false>(ac_private::iv<1, false> const&, ac_private::iv<1, false>&) const' into 'ac_int<10, true>::rt<8, false>::plus const ac_int<10, true>::operator+<8, false>(ac_int<8, false> const&) const' (../ac_types/include/ac_int.h:3557:26)
INFO: [HLS 214-131] Inlining function 'ac_int<8, false>::bit_adjust()' into 'ac_int<10, true>::rt<8, false>::plus const ac_int<10, true>::operator+<8, false>(ac_int<8, false> const&) const' (../ac_types/include/ac_int.h:3555:20)
INFO: [HLS 214-131] Inlining function 'bool ac_private::iv_compare<false, 1, false, 1, false>(ac_private::iv_base<1, false> const&, ac_private::iv_base<1, false> const&)' into 'bool ac_private::iv<1, false>::less_than<1, false>(ac_private::iv<1, false> const&) const' (../ac_types/include/ac_int.h:2533:20)
INFO: [HLS 214-131] Inlining function 'ac_int<11, true>::bit_adjust()' into 'bool ac_int<11, true>::operator<<32, true>(ac_int<32, true> const&) const' (../ac_types/include/ac_int.h:3979:20)
INFO: [HLS 214-131] Inlining function 'bool ac_private::iv<1, false>::less_than<1, false>(ac_private::iv<1, false> const&) const' into 'bool ac_int<11, true>::operator<<32, true>(ac_int<32, true> const&) const' (../ac_types/include/ac_int.h:3982:33)
INFO: [HLS 214-131] Inlining function 'ac_int<32, true>::bit_adjust()' into 'bool ac_int<11, true>::operator<<32, true>(ac_int<32, true> const&) const' (../ac_types/include/ac_int.h:3981:20)
INFO: [HLS 214-131] Inlining function 'ac_int<32, true>::ac_int(int)' into 'bool ac::ops_with_other_types::operator<<11, true>(ac_int<11, true> const&, int)' (../ac_types/include/ac_int.h:5075:5637)
INFO: [HLS 214-131] Inlining function 'bool ac_int<11, true>::operator<<32, true>(ac_int<32, true> const&) const' into 'bool ac::ops_with_other_types::operator<<11, true>(ac_int<11, true> const&, int)' (../ac_types/include/ac_int.h:5075:5626)
INFO: [HLS 214-131] Inlining function 'bool ac_private::iv_usub_n<0, 1, false, 1, false, 2, false>(ac_private::iv_base<1, false> const&, ac_private::iv_base<1, false> const&, ac_private::iv_base<2, false>&)' into 'void ac_private::iv_sub<1, false, 1, false, 2, false>(ac_private::iv_base<1, false> const&, ac_private::iv_base<1, false> const&, ac_private::iv_base<2, false>&)' (../ac_types/include/ac_int.h:1445:27)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_extend<1, 2, false>(ac_private::iv_base<2, false>&, int)' into 'void ac_private::iv_sub<1, false, 1, false, 2, false>(ac_private::iv_base<1, false> const&, ac_private::iv_base<1, false> const&, ac_private::iv_base<2, false>&)' (../ac_types/include/ac_int.h:1450:13)
INFO: [HLS 214-131] Inlining function 'bool ac_private::iv_sub_int_borrow<1, 0, 1, false, 2, false>(int, ac_private::iv_base<1, false> const&, bool, ac_private::iv_base<2, false>&)' into 'void ac_private::iv_sub<1, false, 1, false, 2, false>(ac_private::iv_base<1, false> const&, ac_private::iv_base<1, false> const&, ac_private::iv_base<2, false>&)' (../ac_types/include/ac_int.h:1449:25)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_sub<1, false, 1, false, 2, false>(ac_private::iv_base<1, false> const&, ac_private::iv_base<1, false> const&, ac_private::iv_base<2, false>&)' into 'void ac_private::iv<1, false>::sub<1, false, 2, false>(ac_private::iv<1, false> const&, ac_private::iv<2, false>&) const' (../ac_types/include/ac_int.h:2445:13)
INFO: [HLS 214-131] Inlining function 'ac_int<32, true>::bit_adjust()' into 'ac_int<32, true>::rt<10, true>::minus const ac_int<32, true>::operator-<10, true>(ac_int<10, true> const&) const' (../ac_types/include/ac_int.h:3565:20)
INFO: [HLS 214-131] Inlining function 'ac_int<33, true>::bit_adjust()' into 'ac_int<32, true>::rt<10, true>::minus const ac_int<32, true>::operator-<10, true>(ac_int<10, true> const&) const' (../ac_types/include/ac_int.h:3570:12)
INFO: [HLS 214-131] Inlining function 'ac_int<10, true>::bit_adjust()' into 'ac_int<32, true>::rt<10, true>::minus const ac_int<32, true>::operator-<10, true>(ac_int<10, true> const&) const' (../ac_types/include/ac_int.h:3567:20)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv<1, false>::sub<1, false, 2, false>(ac_private::iv<1, false> const&, ac_private::iv<2, false>&) const' into 'ac_int<32, true>::rt<10, true>::minus const ac_int<32, true>::operator-<10, true>(ac_int<10, true> const&) const' (../ac_types/include/ac_int.h:3569:26)
INFO: [HLS 214-131] Inlining function 'ac_int<32, true>::ac_int(int)' into 'ac_int<32, true>::rt<10, true>::minus ac::ops_with_other_types::operator-<10, true>(int, ac_int<10, true> const&)' (../ac_types/include/ac_int.h:5075:1015)
INFO: [HLS 214-131] Inlining function 'ac_int<32, true>::rt<10, true>::minus const ac_int<32, true>::operator-<10, true>(ac_int<10, true> const&) const' into 'ac_int<32, true>::rt<10, true>::minus ac::ops_with_other_types::operator-<10, true>(int, ac_int<10, true> const&)' (../ac_types/include/ac_int.h:5075:1038)
INFO: [HLS 214-131] Inlining function 'ac_int<33, true>::bit_adjust()' into 'ac_int<33, true>::to_int() const' (../ac_types/include/ac_int.h:3401:20)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_shift_l<1, false, 1, false>(ac_private::iv_base<1, false> const&, unsigned int, ac_private::iv_base<1, false>&)' into 'void ac_private::iv_shift_r2<true, 1, false, 1, false>(ac_private::iv_base<1, false> const&, int, ac_private::iv_base<1, false>&)' (../ac_types/include/ac_int.h:1845:13)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_shift_r<1, false, 1, false>(ac_private::iv_base<1, false> const&, unsigned int, ac_private::iv_base<1, false>&)' into 'void ac_private::iv_shift_r2<true, 1, false, 1, false>(ac_private::iv_base<1, false> const&, int, ac_private::iv_base<1, false>&)' (../ac_types/include/ac_int.h:1847:13)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_shift_r2<true, 1, false, 1, false>(ac_private::iv_base<1, false> const&, int, ac_private::iv_base<1, false>&)' into 'void ac_private::iv<1, false>::shift_r2<1, false>(int, ac_private::iv<1, false>&) const' (../ac_types/include/ac_int.h:2488:13)
INFO: [HLS 214-131] Inlining function 'ac_int<33, true>::to_int() const' into 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0> ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::operator>>=<33>(ac_int<33, true> const&)' (../ac_types/include/ac_fixed.h:1045:29)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv<1, false>::shift_r2<1, false>(int, ac_private::iv<1, false>&) const' into 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0> ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::operator>>=<33>(ac_int<33, true> const&)' (../ac_types/include/ac_fixed.h:1045:16)
INFO: [HLS 214-131] Inlining function 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::bit_adjust()' into 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0> ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::operator>>=<33>(ac_int<33, true> const&)' (../ac_types/include/ac_fixed.h:1047:10)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::iv(int)' into 'ac_private::iv_conv<1, true, true, false, 8>::iv_conv<int>(int const&)' (../ac_types/include/ac_int.h:2706:80)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, true, true, false, 8>::iv_conv<int>(int const&)' into 'ac_int<8, true>::ac_int(int)' (../ac_types/include/ac_int.h:3307:78)
INFO: [HLS 214-131] Inlining function 'ac_int<8, true>::bit_adjust()' into 'ac_int<8, true>::ac_int(int)' (../ac_types/include/ac_int.h:3309:10)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_base<1, false>::bit_adjust<10, false>()' into 'ac_int<10, false>::bit_adjust()' (../ac_types/include/ac_int.h:3133:27)
INFO: [HLS 214-131] Inlining function 'ac_int<10, false>::bit_adjust()' into 'ac_int<10, false>::ac_int<11, true>(ac_int<11, true> const&)' (../ac_types/include/ac_int.h:3280:10)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::to_uint64() const' into 'ac_private::iv_conv<1, false, true, false, 10>::operator unsigned long long() const' (../ac_types/include/ac_int.h:2670:34)
INFO: [HLS 214-131] Inlining function 'unsigned int ac_private::iv_leading_bits_base<1, false>(ac_private::iv_base<1, false> const&, bool, int)' into 'unsigned int ac_private::iv_leading_bits<1, false>(ac_private::iv_base<1, false> const&, bool)' (../ac_types/include/ac_int.h:2142:49)
INFO: [HLS 214-131] Inlining function 'unsigned int ac_private::iv_leading_bits<1, false>(ac_private::iv_base<1, false> const&, bool)' into 'ac_private::iv<1, false>::leading_bits(bool) const' (../ac_types/include/ac_int.h:2619:20)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::iv(unsigned int)' into 'ac_private::iv_conv<1, false, true, false, 5>::iv_conv<unsigned int>(unsigned int const&)' (../ac_types/include/ac_int.h:2682:80)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_base<1, false>::bit_adjust<5, false>()' into 'ac_int<5, false>::bit_adjust()' (../ac_types/include/ac_int.h:3133:27)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, false, true, false, 5>::iv_conv<unsigned int>(unsigned int const&)' into 'ac_int<5, false>::ac_int(unsigned int)' (../ac_types/include/ac_int.h:3311:80)
INFO: [HLS 214-131] Inlining function 'ac_int<5, false>::bit_adjust()' into 'ac_int<5, false>::ac_int(unsigned int)' (../ac_types/include/ac_int.h:3313:10)
INFO: [HLS 214-131] Inlining function 'ac_int<5, false>::ac_int(unsigned int)' into 'ac_int<25, true>::leading_sign() const' (../ac_types/include/ac_int.h:4244:17)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::to_uint64() const' into 'ac_private::iv_conv<1, false, true, false, 5>::operator unsigned long long() const' (../ac_types/include/ac_int.h:2670:34)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::iv(int)' into 'ac_int<10, false>& ac_int<10, false>::set_val<(ac_special_val)2>()' (../ac_types/include/ac_int.h:3370:29)
INFO: [HLS 214-131] Inlining function 'ac_int<10, false>::bit_adjust()' into 'ac_int<10, false>::rt<10, false>::minus const ac_int<10, false>::operator-<10, false>(ac_int<10, false> const&) const' (../ac_types/include/ac_int.h:3565:20)
INFO: [HLS 214-131] Inlining function 'ac_int<11, true>::bit_adjust()' into 'ac_int<10, false>::rt<10, false>::minus const ac_int<10, false>::operator-<10, false>(ac_int<10, false> const&) const' (../ac_types/include/ac_int.h:3570:12)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv<1, false>::sub<1, false, 1, false>(ac_private::iv<1, false> const&, ac_private::iv<1, false>&) const' into 'ac_int<10, false>::rt<10, false>::minus const ac_int<10, false>::operator-<10, false>(ac_int<10, false> const&) const' (../ac_types/include/ac_int.h:3569:26)
INFO: [HLS 214-131] Inlining function 'ac_int<10, false>::bit_adjust()' into 'ac_int<10, false>::rt<10, false>::minus const ac_int<10, false>::operator-<10, false>(ac_int<10, false> const&) const' (../ac_types/include/ac_int.h:3567:20)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::to_int64() const' into 'ac_private::iv_conv<1, true, true, false, 11>::operator long long() const' (../ac_types/include/ac_int.h:2694:34)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::iv(int)' into 'ac_private::iv_conv<1, false, true, false, 10>::iv_conv<int>(int const&)' (../ac_types/include/ac_int.h:2682:80)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, false, true, false, 10>::iv_conv<int>(int const&)' into 'ac_int<10, false>::ac_int(int)' (../ac_types/include/ac_int.h:3307:78)
INFO: [HLS 214-131] Inlining function 'ac_int<10, false>::bit_adjust()' into 'ac_int<10, false>::ac_int(int)' (../ac_types/include/ac_int.h:3309:10)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_shift_l<1, false, 1, false>(ac_private::iv_base<1, false> const&, unsigned int, ac_private::iv_base<1, false>&)' into 'void ac_private::iv<1, false>::shift_l<1, false>(unsigned int, ac_private::iv<1, false>&) const' (../ac_types/include/ac_int.h:2473:13)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, false, true, false, 10>::operator unsigned long long() const' into 'bool ac_int<25, true>::normalize_private<10, false>(ac_int<10, false>&, bool)' (../ac_types/include/ac_int.h:3156:21)
INFO: [HLS 214-131] Inlining function 'ac_int<25, true>::bit_adjust()' into 'bool ac_int<25, true>::normalize_private<10, false>(ac_int<10, false>&, bool)' (../ac_types/include/ac_int.h:3181:10)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv<1, false>::shift_l<1, false>(unsigned int, ac_private::iv<1, false>&) const' into 'bool ac_int<25, true>::normalize_private<10, false>(ac_int<10, false>&, bool)' (../ac_types/include/ac_int.h:3179:16)
INFO: [HLS 214-131] Inlining function 'ac_int<25, true>::leading_sign() const' into 'bool ac_int<25, true>::normalize_private<10, false>(ac_int<10, false>&, bool)' (../ac_types/include/ac_int.h:3157:23)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, false, true, false, 5>::operator unsigned long long() const' into 'bool ac_int<25, true>::normalize_private<10, false>(ac_int<10, false>&, bool)' (../ac_types/include/ac_int.h:3157:23)
INFO: [HLS 214-131] Inlining function 'ac_int<10, false>& ac_int<10, false>::set_val<(ac_special_val)2>()' into 'bool ac_int<25, true>::normalize_private<10, false>(ac_int<10, false>&, bool)' (../ac_types/include/ac_int.h:3160:27)
INFO: [HLS 214-131] Inlining function 'ac_int<10, false>::rt<10, false>::minus const ac_int<10, false>::operator-<10, false>(ac_int<10, false> const&) const' into 'bool ac_int<25, true>::normalize_private<10, false>(ac_int<10, false>&, bool)' (../ac_types/include/ac_int.h:3161:30)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, true, true, false, 11>::operator long long() const' into 'bool ac_int<25, true>::normalize_private<10, false>(ac_int<10, false>&, bool)' (../ac_types/include/ac_int.h:3161:26)
INFO: [HLS 214-131] Inlining function 'ac_int<10, false>::ac_int(int)' into 'bool ac_int<25, true>::normalize_private<10, false>(ac_int<10, false>&, bool)' (../ac_types/include/ac_int.h:3164:22)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, false, true, false, 10>::operator unsigned long long() const' into 'bool ac_int<25, true>::normalize_private<10, false>(ac_int<10, false>&, bool)' (../ac_types/include/ac_int.h:3164:22)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, false, true, false, 10>::operator unsigned long long() const' into 'bool ac_int<25, true>::normalize_private<10, false>(ac_int<10, false>&, bool)' (../ac_types/include/ac_int.h:3165:20)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::equal_zero() const' into 'bool ac_int<25, true>::normalize_private<10, false>(ac_int<10, false>&, bool)' (../ac_types/include/ac_int.h:3172:19)
INFO: [HLS 214-131] Inlining function 'ac_int<10, false>::ac_int(int)' into 'bool ac_int<25, true>::normalize_private<10, false>(ac_int<10, false>&, bool)' (../ac_types/include/ac_int.h:3177:16)
INFO: [HLS 214-131] Inlining function 'bool ac_int<25, true>::normalize_private<10, false>(ac_int<10, false>&, bool)' into 'bool ac_int<25, true>::normalize<10, false>(ac_int<10, false>&)' (../ac_types/include/ac_int.h:4257:17)
INFO: [HLS 214-131] Inlining function 'ac_int<25, true> ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::slc<25>(int) const' into 'bool ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::normalize<10, false>(ac_int<10, false>&)' (../ac_types/include/ac_fixed.h:1472:42)
INFO: [HLS 214-131] Inlining function 'bool ac_int<25, true>::normalize<10, false>(ac_int<10, false>&)' into 'bool ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::normalize<10, false>(ac_int<10, false>&)' (../ac_types/include/ac_fixed.h:1473:21)
INFO: [HLS 214-131] Inlining function 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>& ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::set_slc<25, true>(int, ac_int<25, true> const&)' into 'bool ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::normalize<10, false>(ac_int<10, false>&)' (../ac_types/include/ac_fixed.h:1474:16)
INFO: [HLS 214-131] Inlining function 'ac_int<10, false>::bit_adjust()' into 'ac_int<10, false>& ac_int<10, false>::operator-=<8, false>(ac_int<8, false> const&)' (../ac_types/include/ac_int.h:3651:10)
INFO: [HLS 214-131] Inlining function 'ac_int<10, false>::bit_adjust()' into 'ac_int<10, false>& ac_int<10, false>::operator-=<8, false>(ac_int<8, false> const&)' (../ac_types/include/ac_int.h:3657:10)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv<1, false>::sub<1, false, 1, false>(ac_private::iv<1, false> const&, ac_private::iv<1, false>&) const' into 'ac_int<10, false>& ac_int<10, false>::operator-=<8, false>(ac_int<8, false> const&)' (../ac_types/include/ac_int.h:3655:16)
INFO: [HLS 214-131] Inlining function 'ac_int<8, false>::bit_adjust()' into 'ac_int<10, false>& ac_int<10, false>::operator-=<8, false>(ac_int<8, false> const&)' (../ac_types/include/ac_int.h:3653:20)
INFO: [HLS 214-131] Inlining function 'ac_int<10, false>::ac_bitref::ac_bitref(ac_int<10, false>*, unsigned int)' into 'ac_int<10, false>::operator[](int)' (../ac_types/include/ac_int.h:4201:20)
INFO: [HLS 214-131] Inlining function 'ac_int<32, true>::bit_adjust()' into 'ac_int<32, true>::to_int() const' (../ac_types/include/ac_int.h:3401:20)
INFO: [HLS 214-131] Inlining function 'ac_int<10, false>::bit_adjust()' into 'ac_int<10, false> const ac_int<10, false>::operator>><32>(ac_int<32, true> const&) const' (../ac_types/include/ac_int.h:3886:20)
INFO: [HLS 214-131] Inlining function 'ac_int<10, false>::bit_adjust()' into 'ac_int<10, false> const ac_int<10, false>::operator>><32>(ac_int<32, true> const&) const' (../ac_types/include/ac_int.h:3891:12)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv<1, false>::shift_r2<1, false>(int, ac_private::iv<1, false>&) const' into 'ac_int<10, false> const ac_int<10, false>::operator>><32>(ac_int<32, true> const&) const' (../ac_types/include/ac_int.h:3890:26)
INFO: [HLS 214-131] Inlining function 'ac_int<32, true>::bit_adjust()' into 'ac_int<10, false> const ac_int<10, false>::operator>><32>(ac_int<32, true> const&) const' (../ac_types/include/ac_int.h:3888:20)
INFO: [HLS 214-131] Inlining function 'ac_int<32, true>::to_int() const' into 'ac_int<10, false> const ac_int<10, false>::operator>><32>(ac_int<32, true> const&) const' (../ac_types/include/ac_int.h:3890:45)
INFO: [HLS 214-131] Inlining function 'ac_int<32, true>::ac_int(int)' into 'ac_int<10, false>::rt<32, true>::arg1 ac::ops_with_other_types::operator>><10, false>(ac_int<10, false> const&, int)' (../ac_types/include/ac_int.h:5075:2493)
INFO: [HLS 214-131] Inlining function 'ac_int<10, false> const ac_int<10, false>::operator>><32>(ac_int<32, true> const&) const' into 'ac_int<10, false>::rt<32, true>::arg1 ac::ops_with_other_types::operator>><10, false>(ac_int<10, false> const&, int)' (../ac_types/include/ac_int.h:5075:2481)
INFO: [HLS 214-131] Inlining function 'ac_int<10, false>::bit_adjust()' into 'ac_int<10, false>::operator!() const' (../ac_types/include/ac_int.h:3761:20)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::equal_zero() const' into 'ac_int<10, false>::operator!() const' (../ac_types/include/ac_int.h:3762:33)
INFO: [HLS 214-131] Inlining function 'ac_int<8, true>::bit_adjust()' into 'ac_int<8, true>::ac_int<10, false>(ac_int<10, false> const&)' (../ac_types/include/ac_int.h:3280:10)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_const_shift_l<23, 1, false, 2, false>(ac_private::iv_base<1, false> const&, ac_private::iv_base<2, false>&)' into 'void ac_private::iv<1, false>::const_shift_l<23, 2, false>(ac_private::iv<2, false>&) const' (../ac_types/include/ac_int.h:2493:13)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv<1, false>::const_shift_l<23, 2, false>(ac_private::iv<2, false>&) const' into 'ac_fixed<32, 32, true, (ac_q_mode)0, (ac_o_mode)0>::rt_priv<23>::shiftl ac_fixed<32, 32, true, (ac_q_mode)0, (ac_o_mode)0>::shiftl<23>() const' (../ac_types/include/ac_fixed.h:380:25)
INFO: [HLS 214-131] Inlining function 'bool ac_private::iv_compare<false, 1, false, 2, false>(ac_private::iv_base<1, false> const&, ac_private::iv_base<2, false> const&)' into 'bool ac_private::iv<1, false>::less_than<2, false>(ac_private::iv<2, false> const&) const' (../ac_types/include/ac_int.h:2533:20)
INFO: [HLS 214-131] Inlining function 'bool ac_private::iv<1, false>::less_than<2, false>(ac_private::iv<2, false> const&) const' into 'bool ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::operator<<32, 32, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<32, 32, true, (ac_q_mode)0, (ac_o_mode)0> const&) const' (../ac_types/include/ac_fixed.h:1102:26)
INFO: [HLS 214-131] Inlining function 'ac_fixed<32, 32, true, (ac_q_mode)0, (ac_o_mode)0>::ac_fixed(int)' into 'bool ac::ops_with_other_types::operator<<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0> const&, int)' (../ac_types/include/ac_fixed.h:1942:6191)
INFO: [HLS 214-131] Inlining function 'bool ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::operator<<32, 32, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<32, 32, true, (ac_q_mode)0, (ac_o_mode)0> const&) const' into 'bool ac::ops_with_other_types::operator<<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0> const&, int)' (../ac_types/include/ac_fixed.h:1942:6180)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::iv(int)' into 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>& ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::set_val<(ac_special_val)2>()' (../ac_types/include/ac_fixed.h:532:29)
INFO: [HLS 214-131] Inlining function 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>& ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::set_val<(ac_special_val)2>()' into 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0> value<(ac_special_val)2, 25, 2, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>)' (../ac_types/include/ac_fixed.h:2089:25)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::iv(int)' into 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>& ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::set_val<(ac_special_val)3>()' (../ac_types/include/ac_fixed.h:550:29)
INFO: [HLS 214-131] Inlining function 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>& ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::set_val<(ac_special_val)3>()' into 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0> value<(ac_special_val)3, 25, 2, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>)' (../ac_types/include/ac_fixed.h:2089:25)
INFO: [HLS 214-131] Inlining function 'ac_int<8, false>::ac_int(int)' into 'void ac_float<25, 2, 8, (ac_q_mode)0>::adjust<10>(ac_int<10, true>, bool, bool)' (./../ac_types/include/ac_float.h:527:39)
INFO: [HLS 214-131] Inlining function 'ac_int<8, false>::operator[](int)' into 'void ac_float<25, 2, 8, (ac_q_mode)0>::adjust<10>(ac_int<10, true>, bool, bool)' (./../ac_types/include/ac_float.h:528:13)
INFO: [HLS 214-131] Inlining function 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0> value<(ac_special_val)3, 25, 2, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>)' into 'void ac_float<25, 2, 8, (ac_q_mode)0>::adjust<10>(ac_int<10, true>, bool, bool)' (./../ac_types/include/ac_float.h:548:54)
INFO: [HLS 214-131] Inlining function 'ac_int<8, false>::ac_bitref::operator=(int)' into 'void ac_float<25, 2, 8, (ac_q_mode)0>::adjust<10>(ac_int<10, true>, bool, bool)' (./../ac_types/include/ac_float.h:528:27)
INFO: [HLS 214-131] Inlining function 'ac_int<10, true>::rt<8, false>::plus const ac_int<10, true>::operator+<8, false>(ac_int<8, false> const&) const' into 'void ac_float<25, 2, 8, (ac_q_mode)0>::adjust<10>(ac_int<10, true>, bool, bool)' (./../ac_types/include/ac_float.h:529:46)
INFO: [HLS 214-131] Inlining function 'bool ac::ops_with_other_types::operator<<11, true>(ac_int<11, true> const&, int)' into 'void ac_float<25, 2, 8, (ac_q_mode)0>::adjust<10>(ac_int<10, true>, bool, bool)' (./../ac_types/include/ac_float.h:530:20)
INFO: [HLS 214-131] Inlining function 'ac_int<32, true>::rt<10, true>::minus ac::ops_with_other_types::operator-<10, true>(int, ac_int<10, true> const&)' into 'void ac_float<25, 2, 8, (ac_q_mode)0>::adjust<10>(ac_int<10, true>, bool, bool)' (./../ac_types/include/ac_float.h:532:31)
INFO: [HLS 214-131] Inlining function 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0> ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::operator>>=<33>(ac_int<33, true> const&)' into 'void ac_float<25, 2, 8, (ac_q_mode)0>::adjust<10>(ac_int<10, true>, bool, bool)' (./../ac_types/include/ac_float.h:532:18)
INFO: [HLS 214-131] Inlining function 'ac_int<8, true>::ac_int(int)' into 'void ac_float<25, 2, 8, (ac_q_mode)0>::adjust<10>(ac_int<10, true>, bool, bool)' (./../ac_types/include/ac_float.h:533:20)
INFO: [HLS 214-131] Inlining function 'ac_int<10, false>::ac_int<11, true>(ac_int<11, true> const&)' into 'void ac_float<25, 2, 8, (ac_q_mode)0>::adjust<10>(ac_int<10, true>, bool, bool)' (./../ac_types/include/ac_float.h:539:40)
INFO: [HLS 214-131] Inlining function 'bool ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::normalize<10, false>(ac_int<10, false>&)' into 'void ac_float<25, 2, 8, (ac_q_mode)0>::adjust<10>(ac_int<10, true>, bool, bool)' (./../ac_types/include/ac_float.h:541:21)
INFO: [HLS 214-131] Inlining function 'ac_int<10, false>& ac_int<10, false>::operator-=<8, false>(ac_int<8, false> const&)' into 'void ac_float<25, 2, 8, (ac_q_mode)0>::adjust<10>(ac_int<10, true>, bool, bool)' (./../ac_types/include/ac_float.h:542:20)
INFO: [HLS 214-131] Inlining function 'ac_int<10, false>::operator[](int)' into 'void ac_float<25, 2, 8, (ac_q_mode)0>::adjust<10>(ac_int<10, true>, bool, bool)' (./../ac_types/include/ac_float.h:543:19)
INFO: [HLS 214-131] Inlining function 'ac_int<10, false>::ac_bitref::operator bool() const' into 'void ac_float<25, 2, 8, (ac_q_mode)0>::adjust<10>(ac_int<10, true>, bool, bool)' (./../ac_types/include/ac_float.h:543:19)
INFO: [HLS 214-131] Inlining function 'ac_int<10, false>::rt<32, true>::arg1 ac::ops_with_other_types::operator>><10, false>(ac_int<10, false> const&, int)' into 'void ac_float<25, 2, 8, (ac_q_mode)0>::adjust<10>(ac_int<10, true>, bool, bool)' (./../ac_types/include/ac_float.h:543:39)
INFO: [HLS 214-131] Inlining function 'ac_int<10, false>::operator!() const' into 'void ac_float<25, 2, 8, (ac_q_mode)0>::adjust<10>(ac_int<10, true>, bool, bool)' (./../ac_types/include/ac_float.h:543:33)
INFO: [HLS 214-131] Inlining function 'ac_int<8, true>::ac_int<10, false>(ac_int<10, false> const&)' into 'void ac_float<25, 2, 8, (ac_q_mode)0>::adjust<10>(ac_int<10, true>, bool, bool)' (./../ac_types/include/ac_float.h:544:23)
INFO: [HLS 214-131] Inlining function 'ac_int<8, true>::ac_int(int)' into 'void ac_float<25, 2, 8, (ac_q_mode)0>::adjust<10>(ac_int<10, true>, bool, bool)' (./../ac_types/include/ac_float.h:547:23)
INFO: [HLS 214-131] Inlining function 'bool ac::ops_with_other_types::operator<<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0> const&, int)' into 'void ac_float<25, 2, 8, (ac_q_mode)0>::adjust<10>(ac_int<10, true>, bool, bool)' (./../ac_types/include/ac_float.h:548:25)
INFO: [HLS 214-131] Inlining function 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0> value<(ac_special_val)2, 25, 2, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>)' into 'void ac_float<25, 2, 8, (ac_q_mode)0>::adjust<10>(ac_int<10, true>, bool, bool)' (./../ac_types/include/ac_float.h:548:31)
INFO: [HLS 214-131] Inlining function 'ac_int<50, true> ac_fixed<50, 4, true, (ac_q_mode)0, (ac_o_mode)0>::slc<50>(int) const' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<50, 4, 9, (ac_q_mode)0>(ac_float<50, 4, 9, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:334:35)
INFO: [HLS 214-131] Inlining function 'ac_fixed<50, 2, true, (ac_q_mode)0, (ac_o_mode)0>& ac_fixed<50, 2, true, (ac_q_mode)0, (ac_o_mode)0>::set_slc<50, true>(int, ac_int<50, true> const&)' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<50, 4, 9, (ac_q_mode)0>(ac_float<50, 4, 9, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:334:12)
INFO: [HLS 214-131] Inlining function 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::ac_fixed<50, 2, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<50, 2, true, (ac_q_mode)0, (ac_o_mode)0> const&)' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<50, 4, 9, (ac_q_mode)0>(ac_float<50, 4, 9, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:335:49)
INFO: [HLS 214-131] Inlining function 'ac_int<25, true> ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::slc<25>(int) const' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<50, 4, 9, (ac_q_mode)0>(ac_float<50, 4, 9, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:343:36)
INFO: [HLS 214-131] Inlining function 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>& ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::set_slc<25, true>(int, ac_int<25, true> const&)' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<50, 4, 9, (ac_q_mode)0>(ac_float<50, 4, 9, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:343:12)
INFO: [HLS 214-131] Inlining function 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::operator!() const' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<50, 4, 9, (ac_q_mode)0>(ac_float<50, 4, 9, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:346:33)
INFO: [HLS 214-131] Inlining function 'ac_int<10, true>::ac_int(int)' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<50, 4, 9, (ac_q_mode)0>(ac_float<50, 4, 9, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:346:38)
INFO: [HLS 214-131] Inlining function 'ac_int<9, true>::rt<32, true>::plus ac::ops_with_other_types::operator+<9, true>(ac_int<9, true> const&, int)' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<50, 4, 9, (ac_q_mode)0>(ac_float<50, 4, 9, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:346:82)
INFO: [HLS 214-131] Inlining function 'ac_int<33, true>::rt<32, true>::plus ac::ops_with_other_types::operator+<33, true>(ac_int<33, true> const&, int)' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<50, 4, 9, (ac_q_mode)0>(ac_float<50, 4, 9, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:346:91)
INFO: [HLS 214-131] Inlining function 'ac_int<10, true>::ac_int<34, true>(ac_int<34, true> const&)' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<50, 4, 9, (ac_q_mode)0>(ac_float<50, 4, 9, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:346:60)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1024_1' (../ac_types/include/ac_int.h:1024:49) in function 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<50, 4, 9, (ac_q_mode)0>' completely with a factor of 1 (./../ac_types/include/ac_float.h:310:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (../ac_types/include/ac_int.h:1168:30) in function 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<50, 4, 9, (ac_q_mode)0>' completely with a factor of 1 (./../ac_types/include/ac_float.h:310:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1034_1' (../ac_types/include/ac_int.h:1034:49) in function 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<50, 4, 9, (ac_q_mode)0>' completely with a factor of 1 (./../ac_types/include/ac_float.h:310:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1828_3' (../ac_types/include/ac_int.h:1828:46) in function 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<50, 4, 9, (ac_q_mode)0>' completely with a factor of 1 (./../ac_types/include/ac_float.h:310:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1911_1' (../ac_types/include/ac_int.h:1911:49) in function 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<50, 4, 9, (ac_q_mode)0>' completely with a factor of 1 (./../ac_types/include/ac_float.h:310:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1828_3' (../ac_types/include/ac_int.h:1828:46) in function 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<50, 4, 9, (ac_q_mode)0>' completely with a factor of 2 (./../ac_types/include/ac_float.h:310:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1799_1' (../ac_types/include/ac_int.h:1799:46) in function 'ac_float<25, 2, 8, (ac_q_mode)0>::adjust<10>' completely with a factor of 1 (./../ac_types/include/ac_float.h:518:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1807_3' (../ac_types/include/ac_int.h:1807:46) in function 'ac_float<25, 2, 8, (ac_q_mode)0>::adjust<10>' completely with a factor of 1 (./../ac_types/include/ac_float.h:518:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1820_1' (../ac_types/include/ac_int.h:1820:46) in function 'ac_float<25, 2, 8, (ac_q_mode)0>::adjust<10>' completely with a factor of 1 (./../ac_types/include/ac_float.h:518:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1828_3' (../ac_types/include/ac_int.h:1828:46) in function 'ac_float<25, 2, 8, (ac_q_mode)0>::adjust<10>' completely with a factor of 1 (./../ac_types/include/ac_float.h:518:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (../ac_types/include/ac_int.h:1168:30) in function 'ac_float<25, 2, 8, (ac_q_mode)0>::adjust<10>' completely with a factor of 1 (./../ac_types/include/ac_float.h:518:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1145_3' (../ac_types/include/ac_int.h:1145:50) in function 'ac_float<25, 2, 8, (ac_q_mode)0>::adjust<10>' completely with a factor of 1 (./../ac_types/include/ac_float.h:518:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1034_1' (../ac_types/include/ac_int.h:1034:49) in function 'ac_float<25, 2, 8, (ac_q_mode)0>::adjust<10>' completely with a factor of 1 (./../ac_types/include/ac_float.h:518:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (../ac_types/include/ac_int.h:1871:38) in function 'ac_fixed<32, 32, true, (ac_q_mode)0, (ac_o_mode)0>::shiftl<23>' completely with a factor of 1 (../ac_types/include/ac_fixed.h:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1034_1' (../ac_types/include/ac_int.h:1034:49) in function 'ac_float<50, 4, 9, (ac_q_mode)0>::ac_float' completely with a factor of 2 (./../ac_types/include/ac_float.h:351:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<2, false>::assign_int64(long long)' into 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::rt<25, 2, true>::mult ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::operator*<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0> const&) const' (../ac_types/include/ac_fixed.h:737:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_base<2, false>::bit_adjust<50, true>()' into 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::rt<25, 2, true>::mult ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::operator*<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0> const&) const' (../ac_types/include/ac_fixed.h:737:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<2, false>::operator[](int) const' into 'ac_float<50, 4, 9, (ac_q_mode)0>::ac_float(ac_fixed<50, 4, true, (ac_q_mode)0, (ac_o_mode)0> const&, ac_int<9, true> const&, bool)' (./../ac_types/include/ac_float.h:351:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<1, false>::set(int, int)' into 'ac_float<50, 4, 9, (ac_q_mode)0>::ac_float(ac_fixed<50, 4, true, (ac_q_mode)0, (ac_o_mode)0> const&, ac_int<9, true> const&, bool)' (./../ac_types/include/ac_float.h:351:0)
INFO: [HLS 214-178] Inlining function 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::rt<25, 2, true>::mult ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::operator*<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0> const&) const' into 'ac_float<25, 2, 8, (ac_q_mode)0>::rt<25, 2, 8>::mult ac_float<25, 2, 8, (ac_q_mode)0>::operator*<25, 2, 8, (ac_q_mode)0>(ac_float<25, 2, 8, (ac_q_mode)0> const&) const' (./../ac_types/include/ac_float.h:582:0)
INFO: [HLS 214-178] Inlining function 'ac_float<25, 2, 8, (ac_q_mode)0>::exp() const' into 'ac_float<25, 2, 8, (ac_q_mode)0>::rt<25, 2, 8>::mult ac_float<25, 2, 8, (ac_q_mode)0>::operator*<25, 2, 8, (ac_q_mode)0>(ac_float<25, 2, 8, (ac_q_mode)0> const&) const' (./../ac_types/include/ac_float.h:582:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<1, false>::operator[](int) const' into 'ac_float<25, 2, 8, (ac_q_mode)0>::rt<25, 2, 8>::mult ac_float<25, 2, 8, (ac_q_mode)0>::operator*<25, 2, 8, (ac_q_mode)0>(ac_float<25, 2, 8, (ac_q_mode)0> const&) const' (./../ac_types/include/ac_float.h:582:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<1, false>::set(int, int)' into 'ac_float<25, 2, 8, (ac_q_mode)0>::rt<25, 2, 8>::mult ac_float<25, 2, 8, (ac_q_mode)0>::operator*<25, 2, 8, (ac_q_mode)0>(ac_float<25, 2, 8, (ac_q_mode)0> const&) const' (./../ac_types/include/ac_float.h:582:0)
INFO: [HLS 214-178] Inlining function 'ac_float<50, 4, 9, (ac_q_mode)0>::ac_float(ac_fixed<50, 4, true, (ac_q_mode)0, (ac_o_mode)0> const&, ac_int<9, true> const&, bool)' into 'ac_float<25, 2, 8, (ac_q_mode)0>::rt<25, 2, 8>::mult ac_float<25, 2, 8, (ac_q_mode)0>::operator*<25, 2, 8, (ac_q_mode)0>(ac_float<25, 2, 8, (ac_q_mode)0> const&) const' (./../ac_types/include/ac_float.h:582:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<1, false>::operator[](int) const' into 'ac_fixed<32, 32, true, (ac_q_mode)0, (ac_o_mode)0>::rt_priv<23>::shiftl ac_fixed<32, 32, true, (ac_q_mode)0, (ac_o_mode)0>::shiftl<23>() const' (../ac_types/include/ac_fixed.h:377:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<2, false>::set(int, int)' into 'ac_fixed<32, 32, true, (ac_q_mode)0, (ac_o_mode)0>::rt_priv<23>::shiftl ac_fixed<32, 32, true, (ac_q_mode)0, (ac_o_mode)0>::shiftl<23>() const' (../ac_types/include/ac_fixed.h:377:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<1, false>::set(int, int)' into 'void ac_float<25, 2, 8, (ac_q_mode)0>::adjust<10>(ac_int<10, true>, bool, bool)' (./../ac_types/include/ac_float.h:518:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<1, false>::operator[](int) const' into 'void ac_float<25, 2, 8, (ac_q_mode)0>::adjust<10>(ac_int<10, true>, bool, bool)' (./../ac_types/include/ac_float.h:518:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<2, false>::set(int, int)' into 'void ac_float<25, 2, 8, (ac_q_mode)0>::adjust<10>(ac_int<10, true>, bool, bool)' (./../ac_types/include/ac_float.h:518:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_base<2, false>::bit_adjust<33, true>()' into 'void ac_float<25, 2, 8, (ac_q_mode)0>::adjust<10>(ac_int<10, true>, bool, bool)' (./../ac_types/include/ac_float.h:518:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<2, false>::operator[](int) const' into 'void ac_float<25, 2, 8, (ac_q_mode)0>::adjust<10>(ac_int<10, true>, bool, bool)' (./../ac_types/include/ac_float.h:518:0)
INFO: [HLS 214-178] Inlining function 'ac_fixed<32, 32, true, (ac_q_mode)0, (ac_o_mode)0>::rt_priv<23>::shiftl ac_fixed<32, 32, true, (ac_q_mode)0, (ac_o_mode)0>::shiftl<23>() const' into 'void ac_float<25, 2, 8, (ac_q_mode)0>::adjust<10>(ac_int<10, true>, bool, bool)' (./../ac_types/include/ac_float.h:518:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<2, false>::operator[](int) const' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<50, 4, 9, (ac_q_mode)0>(ac_float<50, 4, 9, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:310:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<2, false>::set(int, int)' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<50, 4, 9, (ac_q_mode)0>(ac_float<50, 4, 9, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:310:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_base<2, false>::bit_adjust<50, true>()' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<50, 4, 9, (ac_q_mode)0>(ac_float<50, 4, 9, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:310:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<2, false>::assign_uint64(unsigned long long)' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<50, 4, 9, (ac_q_mode)0>(ac_float<50, 4, 9, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:310:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<1, false>::set(int, int)' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<50, 4, 9, (ac_q_mode)0>(ac_float<50, 4, 9, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:310:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<1, false>::operator[](int) const' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<50, 4, 9, (ac_q_mode)0>(ac_float<50, 4, 9, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:310:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_base<2, false>::bit_adjust<33, true>()' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<50, 4, 9, (ac_q_mode)0>(ac_float<50, 4, 9, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:310:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_base<2, false>::bit_adjust<34, true>()' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<50, 4, 9, (ac_q_mode)0>(ac_float<50, 4, 9, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:310:0)
INFO: [HLS 214-178] Inlining function 'void mul<ac_float<25, 2, 8, (ac_q_mode)0>, ac_float<25, 2, 8, (ac_q_mode)0>, ac_float<25, 2, 8, (ac_q_mode)0> >(ac_float<25, 2, 8, (ac_q_mode)0> const&, ac_float<25, 2, 8, (ac_q_mode)0> const&, ac_float<25, 2, 8, (ac_q_mode)0>&)' into 'mul_top(ac_float<25, 2, 8, (ac_q_mode)0> const&, ac_float<25, 2, 8, (ac_q_mode)0> const&, ac_float<25, 2, 8, (ac_q_mode)0>&)' (mul.cpp:5:0)
INFO: [HLS 214-241] Aggregating scalar variable 'res' with compact=bit mode in 128-bits (mul.cpp:5:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b' with compact=bit mode in 128-bits (mul.cpp:5:0)
INFO: [HLS 214-241] Aggregating scalar variable 'a' with compact=bit mode in 128-bits (mul.cpp:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.44 seconds. CPU system time: 0.25 seconds. Elapsed time: 4.75 seconds; current allocated memory: 219.035 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 219.035 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top mul_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.0.bc -o /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 225.555 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.1.bc -o /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'ac_float<25, 2, 8, (ac_q_mode)0>::operator*<25, 2, 8, (ac_q_mode)0>' into 'mul_top' (./mul.h:5) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.2.prechk.bc -o /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 230.902 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.g.1.bc to /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.o.1.bc -o /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.0.1.i' automatically.
INFO: [XFORM 203-602] Inlining function 'ac_float<25, 2, 8, (ac_q_mode)0>::adjust<10>' into 'mul_top' (./../ac_types/include/ac_float.h:347->./mul.h:5) automatically.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.o.1.tmp.bc -o /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 257.359 MB.
Execute           get_config_compile -enable_auto_rewind 
Execute           get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.o.2.bc -o /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 257.414 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.18 sec.
Command       elaborate done; 9.84 sec.
Execute       ap_eval exec zip -j /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'mul_top' ...
Execute         ap_set_top_model mul_top 
Execute         get_model_list mul_top -filter all-wo-channel -topdown 
Execute         preproc_iomode -model mul_top 
Execute         get_model_list mul_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: mul_top
INFO-FLOW: Configuring Module : mul_top ...
Execute         set_default_model mul_top 
Execute         apply_spec_resource_limit mul_top 
INFO-FLOW: Model list for preprocess: mul_top
INFO-FLOW: Preprocessing Module: mul_top ...
Execute         set_default_model mul_top 
Execute         cdfg_preprocess -model mul_top 
Execute         rtl_gen_preprocess mul_top 
INFO-FLOW: Model list for synthesis: mul_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model mul_top 
Execute         schedule -model mul_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 257.414 MB.
Execute         syn_report -verbosereport -o /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.sched.adb -f 
INFO-FLOW: Finish scheduling mul_top.
Execute         set_default_model mul_top 
Execute         bind -model mul_top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 257.414 MB.
Execute         syn_report -verbosereport -o /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.bind.adb -f 
INFO-FLOW: Finish binding mul_top.
Execute         get_model_list mul_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess mul_top 
INFO-FLOW: Model list for RTL generation: mul_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model mul_top -top_prefix  -sub_prefix mul_top_ -mg_file /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_top/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_top/b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul_top/res' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'mul_top/a' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul_top/b' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 257.414 MB.
Execute         source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl mul_top -istop -style xilinx -f -lang vhdl -o /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/syn/vhdl/mul_top 
Execute         gen_rtl mul_top -istop -style xilinx -f -lang vlog -o /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/syn/verilog/mul_top 
Execute         syn_report -csynth -model mul_top -o /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/syn/report/mul_top_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model mul_top -o /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/syn/report/mul_top_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model mul_top -o /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model mul_top -f -o /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.adb 
Execute         db_write -model mul_top -bindview -o /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info mul_top -p /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db -o /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top 
Execute         export_constraint_db -f -tool general -o /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.constraint.tcl 
Execute         syn_report -designview -model mul_top -o /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.design.xml 
Execute         syn_report -csynthDesign -model mul_top -o /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model mul_top -o /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model mul_top -o /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks mul_top 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain mul_top 
INFO-FLOW: Model list for RTL component generation: mul_top
INFO-FLOW: Handling components in module [mul_top] ... 
Execute         source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.compgen.tcl 
INFO-FLOW: Append model mul_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: mul_top
INFO-FLOW: Generating /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model mul_top
INFO-FLOW: Generating /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=50.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/vhdl' dstVlogDir='/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/vlog' tclDir='/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db' modelList='mul_top
' expOnly='0'
Execute         source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/global.setting.tcl 
Execute         source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/global.setting.tcl 
Execute         source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 257.414 MB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml bind_adapter_nodes_var='bind_adapter_nodes' bind_report_dict_var='bind_report_dict' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name mul_top
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute         get_config_op mul -impl 
Execute         get_config_op mul -latency 
Execute         get_config_op mul -precision 
Execute         get_config_op add -impl 
Execute         get_config_op add -latency 
Execute         get_config_op add -precision 
Execute         get_config_op sub -impl 
Execute         get_config_op sub -latency 
Execute         get_config_op sub -precision 
Execute         get_config_op fadd -impl 
Execute         get_config_op fadd -latency 
Execute         get_config_op fadd -precision 
Execute         get_config_op fsub -impl 
Execute         get_config_op fsub -latency 
Execute         get_config_op fsub -precision 
Execute         get_config_op fdiv -impl 
Execute         get_config_op fdiv -latency 
Execute         get_config_op fdiv -precision 
Execute         get_config_op fexp -impl 
Execute         get_config_op fexp -latency 
Execute         get_config_op fexp -precision 
Execute         get_config_op flog -impl 
Execute         get_config_op flog -latency 
Execute         get_config_op flog -precision 
Execute         get_config_op fmul -impl 
Execute         get_config_op fmul -latency 
Execute         get_config_op fmul -precision 
Execute         get_config_op frsqrt -impl 
Execute         get_config_op frsqrt -latency 
Execute         get_config_op frsqrt -precision 
Execute         get_config_op frecip -impl 
Execute         get_config_op frecip -latency 
Execute         get_config_op frecip -precision 
Execute         get_config_op fsqrt -impl 
Execute         get_config_op fsqrt -latency 
Execute         get_config_op fsqrt -precision 
Execute         get_config_op dadd -impl 
Execute         get_config_op dadd -latency 
Execute         get_config_op dadd -precision 
Execute         get_config_op dsub -impl 
Execute         get_config_op dsub -latency 
Execute         get_config_op dsub -precision 
Execute         get_config_op ddiv -impl 
Execute         get_config_op ddiv -latency 
Execute         get_config_op ddiv -precision 
Execute         get_config_op dexp -impl 
Execute         get_config_op dexp -latency 
Execute         get_config_op dexp -precision 
Execute         get_config_op dlog -impl 
Execute         get_config_op dlog -latency 
Execute         get_config_op dlog -precision 
Execute         get_config_op dmul -impl 
Execute         get_config_op dmul -latency 
Execute         get_config_op dmul -precision 
Execute         get_config_op drsqrt -impl 
Execute         get_config_op drsqrt -latency 
Execute         get_config_op drsqrt -precision 
Execute         get_config_op drecip -impl 
Execute         get_config_op drecip -latency 
Execute         get_config_op drecip -precision 
Execute         get_config_op dsqrt -impl 
Execute         get_config_op dsqrt -latency 
Execute         get_config_op dsqrt -precision 
Execute         get_config_op hadd -impl 
Execute         get_config_op hadd -latency 
Execute         get_config_op hadd -precision 
Execute         get_config_op hsub -impl 
Execute         get_config_op hsub -latency 
Execute         get_config_op hsub -precision 
Execute         get_config_op hdiv -impl 
Execute         get_config_op hdiv -latency 
Execute         get_config_op hdiv -precision 
Execute         get_config_op hmul -impl 
Execute         get_config_op hmul -latency 
Execute         get_config_op hmul -precision 
Execute         get_config_op hsqrt -impl 
Execute         get_config_op hsqrt -latency 
Execute         get_config_op hsqrt -precision 
Execute         get_config_op facc -impl 
Execute         get_config_op facc -latency 
Execute         get_config_op facc -precision 
Execute         get_config_op fmacc -impl 
Execute         get_config_op fmacc -latency 
Execute         get_config_op fmacc -precision 
Execute         get_config_op fmadd -impl 
Execute         get_config_op fmadd -latency 
Execute         get_config_op fmadd -precision 
Execute         get_config_storage fifo -auto_srl_max_bits 
Execute         get_config_storage fifo -auto_srl_max_depth 
Execute         get_config_storage fifo -impl 
Execute         get_solution -flow_target 
Execute         get_config_array_partition -complete_threshold 
Execute         get_config_array_partition -throughput_driven 
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -name_max_length 
Execute         get_config_compile -no_signed_zeros 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -pipeline_style 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pre_tcl 
Execute         get_config_compile -unsafe_math_optimizations 
Execute         get_config_dataflow -default_channel 
Execute         get_config_dataflow -disable_fifo_sizing_opt 
Execute         get_config_dataflow -fifo_depth 
Execute         get_config_dataflow -override_user_fifo_depth 
Execute         get_config_dataflow -scalar_fifo_depth 
Execute         get_config_dataflow -start_fifo_depth 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_dataflow -strict_stable_sync 
Execute         get_config_dataflow -task_level_fifo_depth 
Execute         get_config_debug -directory 
Execute         get_config_debug -enable 
Execute         get_config_export -deadlock_detection 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         get_config_export -format 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_export -ipname 
Execute         get_config_export -library 
Execute         get_config_export -output 
Execute         get_config_export -rtl 
Execute         get_config_export -taxonomy 
Execute         get_config_export -vendor 
Execute         get_config_export -version 
Execute         get_config_export -vivado_clock 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_max_timing_paths 
Execute         get_config_export -vivado_optimization_level 
Execute         get_config_export -vivado_pblock 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_export -vivado_report_level 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_interface -clock_enable 
Execute         get_config_interface -default_slave_interface 
Execute         get_config_interface -m_axi_addr64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_buffer_impl 
Execute         get_config_interface -m_axi_conservative_mode 
Execute         get_config_interface -m_axi_flush_mode 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -register_io 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -s_axilite_mailbox 
Execute         get_config_interface -s_axilite_status_regs 
Execute         get_config_interface -s_axilite_sw_reset 
Execute         get_config_rtl -header 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -mult_keep_attribute 
Execute         get_config_rtl -register_all_io 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -reset 
Execute         get_config_rtl -reset_async 
Execute         get_config_rtl -reset_level 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='mul_top
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/global.setting.tcl 
Execute         source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/global.setting.tcl 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/top-io-be.tcl 
Execute         source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute         source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.rtl_wrap.cfg.tcl 
Execute         source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute         source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.constraint.tcl 
Execute         source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/global.setting.tcl 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections bind_adapter_nodes='' bind_report_dict='TOP mul_top DATA {mul_top {DEPTH 1 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}}}'
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
INFO-FLOW: Running: gen_csynth_pragma_report_xml
INFO-FLOW: Done: gen_csynth_pragma_report_xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 257.414 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mul_top.
INFO: [VLOG 209-307] Generating Verilog RTL for mul_top.
Execute         syn_report -model mul_top -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
Command       autosyn done; 0.44 sec.
Command     csynth_design done; 10.3 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9.54 seconds. CPU system time: 0.63 seconds. Elapsed time: 10.3 seconds; current allocated memory: 47.395 MB.
Execute     cosim_design -trace_level all -setup 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -setup 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/global.setting.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/global.setting.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/global.setting.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.rtl_wrap.cfg.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul_test.cpp /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/./sim/autowrap/testbench/mul_test.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/./sim/autowrap/testbench/mul_test.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/./sim/autowrap/testbench/mul_test.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command       clang_tidy done; 0.75 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul.cpp /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/./sim/autowrap/testbench/mul.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/./sim/autowrap/testbench/mul.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/./sim/autowrap/testbench/mul.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command       clang_tidy done; 0.62 sec.
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/global.setting.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.rtl_wrap.cfg.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.rtl_wrap.cfg.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.rtl_wrap.cfg.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 0.15 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
Execute       source /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/.autopilot/db/mul_top.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
Command     cosim_design done; 5.61 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 5.04 seconds. CPU system time: 0.53 seconds. Elapsed time: 5.61 seconds; current allocated memory: 2.922 MB.
Execute     cleanup_all 
