
*** Running vivado
    with args -log rsa_soc_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source rsa_soc_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source rsa_soc_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/silvi/workspace/tfe4141_term_project/rsa_accelerator'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 315.859 ; gain = 64.848
Command: link_design -top rsa_soc_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_axi_smc_0/rsa_soc_axi_smc_0.dcp' for cell 'rsa_soc_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_processing_system7_0_0/rsa_soc_processing_system7_0_0.dcp' for cell 'rsa_soc_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_rst_ps7_0_100M_0/rsa_soc_rst_ps7_0_100M_0.dcp' for cell 'rsa_soc_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_xbar_0/rsa_soc_xbar_0.dcp' for cell 'rsa_soc_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_auto_pc_0/rsa_soc_auto_pc_0.dcp' for cell 'rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_rsa_accelerator_0_0/rsa_soc_rsa_accelerator_0_0.dcp' for cell 'rsa_soc_i/rsa/rsa_acc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_axi_dma_0_0/rsa_soc_axi_dma_0_0.dcp' for cell 'rsa_soc_i/rsa/rsa_dma'
INFO: [Netlist 29-17] Analyzing 715 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_processing_system7_0_0/rsa_soc_processing_system7_0_0.xdc] for cell 'rsa_soc_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.389970 which will be rounded to 0.390 to ensure it is an integer multiple of 1 picosecond [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_processing_system7_0_0/rsa_soc_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_processing_system7_0_0/rsa_soc_processing_system7_0_0.xdc] for cell 'rsa_soc_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_axi_dma_0_0/rsa_soc_axi_dma_0_0.xdc] for cell 'rsa_soc_i/rsa/rsa_dma/U0'
Finished Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_axi_dma_0_0/rsa_soc_axi_dma_0_0.xdc] for cell 'rsa_soc_i/rsa/rsa_dma/U0'
Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_1/bd_ae75_psr_aclk_0_board.xdc] for cell 'rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_1/bd_ae75_psr_aclk_0_board.xdc] for cell 'rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_1/bd_ae75_psr_aclk_0.xdc] for cell 'rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_1/bd_ae75_psr_aclk_0.xdc] for cell 'rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_rst_ps7_0_100M_0/rsa_soc_rst_ps7_0_100M_0_board.xdc] for cell 'rsa_soc_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_rst_ps7_0_100M_0/rsa_soc_rst_ps7_0_100M_0_board.xdc] for cell 'rsa_soc_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_rst_ps7_0_100M_0/rsa_soc_rst_ps7_0_100M_0.xdc] for cell 'rsa_soc_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_rst_ps7_0_100M_0/rsa_soc_rst_ps7_0_100M_0.xdc] for cell 'rsa_soc_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_axi_dma_0_0/rsa_soc_axi_dma_0_0_clocks.xdc] for cell 'rsa_soc_i/rsa/rsa_dma/U0'
Finished Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_axi_dma_0_0/rsa_soc_axi_dma_0_0_clocks.xdc] for cell 'rsa_soc_i/rsa/rsa_dma/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 193 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 186 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 5 instances

17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 799.223 ; gain = 483.363
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 807.473 ; gain = 8.250

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14bfd63ed

Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1381.262 ; gain = 573.473

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 14 inverter(s) to 74 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b77e6076

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1381.262 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2130c5eee

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1381.262 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 14 cells and removed 318 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 215cddd79

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1381.262 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1483 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 215cddd79

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1381.262 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1777b01ac

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1381.262 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 102f00766

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1381.262 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1381.262 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 19c83125d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1381.262 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.816 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 10caa10c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.243 . Memory (MB): peak = 1631.457 ; gain = 0.000
Ending Power Optimization Task | Checksum: 10caa10c4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1631.457 ; gain = 250.195

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 10caa10c4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1631.457 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:02 . Memory (MB): peak = 1631.457 ; gain = 832.234
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.231 . Memory (MB): peak = 1631.457 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.runs/impl_1/rsa_soc_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1631.457 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file rsa_soc_wrapper_drc_opted.rpt -pb rsa_soc_wrapper_drc_opted.pb -rpx rsa_soc_wrapper_drc_opted.rpx
Command: report_drc -file rsa_soc_wrapper_drc_opted.rpt -pb rsa_soc_wrapper_drc_opted.pb -rpx rsa_soc_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.runs/impl_1/rsa_soc_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1631.457 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1631.457 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f761043d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.376 . Memory (MB): peak = 1631.457 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1631.457 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/i___8' is driving clock pin of 9 registers. This could lead to large hold time violations. First few involved registers are:
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/counter_reg[6] {FDCE}
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/count_overflow_reg {FDCE}
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/counter_reg[0] {FDCE}
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/counter_reg[1] {FDCE}
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/counter_reg[2] {FDCE}
WARNING: [Place 30-568] A LUT 'rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/i___8' is driving clock pin of 9 registers. This could lead to large hold time violations. First few involved registers are:
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/counter_reg[1] {FDCE}
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/counter_reg[2] {FDCE}
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/counter_reg[3] {FDCE}
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/counter_reg[4] {FDCE}
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/count_overflow_reg {FDCE}
WARNING: [Place 30-568] A LUT 'rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/i___8' is driving clock pin of 9 registers. This could lead to large hold time violations. First few involved registers are:
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/count_overflow_reg {FDCE}
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/counter_reg[6] {FDCE}
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/counter_reg[7] {FDCE}
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/counter_reg[1] {FDCE}
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/counter_reg[2] {FDCE}
WARNING: [Place 30-568] A LUT 'rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/i___8' is driving clock pin of 9 registers. This could lead to large hold time violations. First few involved registers are:
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/counter_reg[5] {FDCE}
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/count_overflow_reg {FDCE}
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/counter_reg[2] {FDCE}
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/counter_reg[1] {FDCE}
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/counter_reg[6] {FDCE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 570230a3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1631.457 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1736a46af

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1631.457 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1736a46af

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1631.457 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1736a46af

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1631.457 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15484fc86

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1631.457 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 1631.457 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1afe4bee7

Time (s): cpu = 00:01:43 ; elapsed = 00:01:12 . Memory (MB): peak = 1631.457 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1a8f2dc52

Time (s): cpu = 00:01:45 ; elapsed = 00:01:14 . Memory (MB): peak = 1631.457 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a8f2dc52

Time (s): cpu = 00:01:46 ; elapsed = 00:01:14 . Memory (MB): peak = 1631.457 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b3e720a9

Time (s): cpu = 00:02:04 ; elapsed = 00:01:27 . Memory (MB): peak = 1631.457 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a756e9b0

Time (s): cpu = 00:02:04 ; elapsed = 00:01:27 . Memory (MB): peak = 1631.457 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 162dc967f

Time (s): cpu = 00:02:04 ; elapsed = 00:01:28 . Memory (MB): peak = 1631.457 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 162dc967f

Time (s): cpu = 00:02:04 ; elapsed = 00:01:28 . Memory (MB): peak = 1631.457 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1f0fe519f

Time (s): cpu = 00:02:05 ; elapsed = 00:01:29 . Memory (MB): peak = 1631.457 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1747d9331

Time (s): cpu = 00:02:25 ; elapsed = 00:01:48 . Memory (MB): peak = 1631.457 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 15908b46a

Time (s): cpu = 00:02:27 ; elapsed = 00:01:51 . Memory (MB): peak = 1631.457 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1c8ae3376

Time (s): cpu = 00:02:27 ; elapsed = 00:01:51 . Memory (MB): peak = 1631.457 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1c8ae3376

Time (s): cpu = 00:02:36 ; elapsed = 00:01:57 . Memory (MB): peak = 1631.457 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1c8ae3376

Time (s): cpu = 00:02:36 ; elapsed = 00:01:57 . Memory (MB): peak = 1631.457 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 196f979ad

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/r_reg_reg[255]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/reg_value_reg[255]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/reg_value_reg[255]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/reg_value_reg[255]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/reg_value_reg[255]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 5 candidate nets, 0 success, 5 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 196f979ad

Time (s): cpu = 00:02:54 ; elapsed = 00:02:09 . Memory (MB): peak = 1631.457 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.388. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ce1c4a15

Time (s): cpu = 00:03:01 ; elapsed = 00:02:17 . Memory (MB): peak = 1631.457 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1ce1c4a15

Time (s): cpu = 00:03:01 ; elapsed = 00:02:18 . Memory (MB): peak = 1631.457 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ce1c4a15

Time (s): cpu = 00:03:02 ; elapsed = 00:02:18 . Memory (MB): peak = 1631.457 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ce1c4a15

Time (s): cpu = 00:03:02 ; elapsed = 00:02:18 . Memory (MB): peak = 1631.457 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 168e87a18

Time (s): cpu = 00:03:02 ; elapsed = 00:02:19 . Memory (MB): peak = 1631.457 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 168e87a18

Time (s): cpu = 00:03:03 ; elapsed = 00:02:19 . Memory (MB): peak = 1631.457 ; gain = 0.000
Ending Placer Task | Checksum: efab859a

Time (s): cpu = 00:03:03 ; elapsed = 00:02:19 . Memory (MB): peak = 1631.457 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:10 ; elapsed = 00:02:24 . Memory (MB): peak = 1631.457 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 1631.457 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.runs/impl_1/rsa_soc_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 1631.457 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file rsa_soc_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1631.457 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file rsa_soc_wrapper_utilization_placed.rpt -pb rsa_soc_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.495 . Memory (MB): peak = 1631.457 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file rsa_soc_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.236 . Memory (MB): peak = 1631.457 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c3cf1665 ConstDB: 0 ShapeSum: 2bdc6f35 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d88a1092

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 1631.457 ; gain = 0.000
Post Restoration Checksum: NetGraph: 1ef9d82e NumContArr: b9903864 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d88a1092

Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 1631.457 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d88a1092

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 1633.969 ; gain = 2.512

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d88a1092

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 1633.969 ; gain = 2.512
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15c6ce850

Time (s): cpu = 00:01:11 ; elapsed = 00:00:55 . Memory (MB): peak = 1664.961 ; gain = 33.504
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.643  | TNS=0.000  | WHS=-0.356 | THS=-500.118|

Phase 2 Router Initialization | Checksum: 10e9c8ffd

Time (s): cpu = 00:01:19 ; elapsed = 00:01:00 . Memory (MB): peak = 1667.898 ; gain = 36.441

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15338cc4e

Time (s): cpu = 00:01:31 ; elapsed = 00:01:07 . Memory (MB): peak = 1678.969 ; gain = 47.512

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3123
 Number of Nodes with overlaps = 261
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.040  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 168eb30d4

Time (s): cpu = 00:02:05 ; elapsed = 00:01:26 . Memory (MB): peak = 1678.969 ; gain = 47.512

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.040  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 15e1ad149

Time (s): cpu = 00:02:08 ; elapsed = 00:01:28 . Memory (MB): peak = 1678.969 ; gain = 47.512

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.040  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 17f0d3c16

Time (s): cpu = 00:02:14 ; elapsed = 00:01:33 . Memory (MB): peak = 1678.969 ; gain = 47.512
Phase 4 Rip-up And Reroute | Checksum: 17f0d3c16

Time (s): cpu = 00:02:14 ; elapsed = 00:01:33 . Memory (MB): peak = 1678.969 ; gain = 47.512

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 17f0d3c16

Time (s): cpu = 00:02:14 ; elapsed = 00:01:33 . Memory (MB): peak = 1678.969 ; gain = 47.512

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17f0d3c16

Time (s): cpu = 00:02:14 ; elapsed = 00:01:33 . Memory (MB): peak = 1678.969 ; gain = 47.512
Phase 5 Delay and Skew Optimization | Checksum: 17f0d3c16

Time (s): cpu = 00:02:14 ; elapsed = 00:01:34 . Memory (MB): peak = 1678.969 ; gain = 47.512

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1320d1281

Time (s): cpu = 00:02:17 ; elapsed = 00:01:35 . Memory (MB): peak = 1678.969 ; gain = 47.512
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.040  | TNS=0.000  | WHS=0.015  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1410e8a69

Time (s): cpu = 00:02:17 ; elapsed = 00:01:36 . Memory (MB): peak = 1678.969 ; gain = 47.512
Phase 6 Post Hold Fix | Checksum: 1410e8a69

Time (s): cpu = 00:02:17 ; elapsed = 00:01:36 . Memory (MB): peak = 1678.969 ; gain = 47.512

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.84027 %
  Global Horizontal Routing Utilization  = 7.82218 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19344dc38

Time (s): cpu = 00:02:17 ; elapsed = 00:01:36 . Memory (MB): peak = 1678.969 ; gain = 47.512

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19344dc38

Time (s): cpu = 00:02:17 ; elapsed = 00:01:36 . Memory (MB): peak = 1678.969 ; gain = 47.512

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c1d0d6b8

Time (s): cpu = 00:02:20 ; elapsed = 00:01:40 . Memory (MB): peak = 1678.969 ; gain = 47.512

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.040  | TNS=0.000  | WHS=0.015  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1c1d0d6b8

Time (s): cpu = 00:02:21 ; elapsed = 00:01:40 . Memory (MB): peak = 1678.969 ; gain = 47.512
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:21 ; elapsed = 00:01:40 . Memory (MB): peak = 1678.969 ; gain = 47.512

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:30 ; elapsed = 00:01:46 . Memory (MB): peak = 1678.969 ; gain = 47.512
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 1678.969 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.runs/impl_1/rsa_soc_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1678.969 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file rsa_soc_wrapper_drc_routed.rpt -pb rsa_soc_wrapper_drc_routed.pb -rpx rsa_soc_wrapper_drc_routed.rpx
Command: report_drc -file rsa_soc_wrapper_drc_routed.rpt -pb rsa_soc_wrapper_drc_routed.pb -rpx rsa_soc_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.runs/impl_1/rsa_soc_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1678.969 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file rsa_soc_wrapper_methodology_drc_routed.rpt -pb rsa_soc_wrapper_methodology_drc_routed.pb -rpx rsa_soc_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file rsa_soc_wrapper_methodology_drc_routed.rpt -pb rsa_soc_wrapper_methodology_drc_routed.pb -rpx rsa_soc_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.runs/impl_1/rsa_soc_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 1774.316 ; gain = 95.348
INFO: [runtcl-4] Executing : report_power -file rsa_soc_wrapper_power_routed.rpt -pb rsa_soc_wrapper_power_summary_routed.pb -rpx rsa_soc_wrapper_power_routed.rpx
Command: report_power -file rsa_soc_wrapper_power_routed.rpt -pb rsa_soc_wrapper_power_summary_routed.pb -rpx rsa_soc_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
98 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 1854.598 ; gain = 80.281
INFO: [runtcl-4] Executing : report_route_status -file rsa_soc_wrapper_route_status.rpt -pb rsa_soc_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file rsa_soc_wrapper_timing_summary_routed.rpt -pb rsa_soc_wrapper_timing_summary_routed.pb -rpx rsa_soc_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file rsa_soc_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file rsa_soc_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file rsa_soc_wrapper_bus_skew_routed.rpt -pb rsa_soc_wrapper_bus_skew_routed.pb -rpx rsa_soc_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <rsa_soc_i/rsa/rsa_dma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <rsa_soc_i/rsa/rsa_dma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force rsa_soc_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/i___8_n_0 is a gated clock net sourced by a combinational pin rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/i___8/O, cell rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/i___8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/i___8_n_0 is a gated clock net sourced by a combinational pin rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/i___8/O, cell rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/i___8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/i___8_n_0 is a gated clock net sourced by a combinational pin rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/i___8/O, cell rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/i___8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/i___8_n_0 is a gated clock net sourced by a combinational pin rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/i___8/O, cell rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/i___8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/i___8 is driving clock pin of 9 cells. This could lead to large hold time violations. First few involved cells are:
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/count_overflow_reg {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/counter_reg[0] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/counter_reg[1] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/counter_reg[2] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/counter_reg[3] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/counter_reg[4] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/counter_reg[5] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/counter_reg[6] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/counter_reg[7] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/i___8 is driving clock pin of 9 cells. This could lead to large hold time violations. First few involved cells are:
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/count_overflow_reg {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/counter_reg[0] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/counter_reg[1] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/counter_reg[2] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/counter_reg[3] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/counter_reg[4] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/counter_reg[5] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/counter_reg[6] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/counter_reg[7] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/i___8 is driving clock pin of 9 cells. This could lead to large hold time violations. First few involved cells are:
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/count_overflow_reg {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/counter_reg[0] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/counter_reg[1] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/counter_reg[2] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/counter_reg[3] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/counter_reg[4] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/counter_reg[5] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/counter_reg[6] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/counter_reg[7] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/i___8 is driving clock pin of 9 cells. This could lead to large hold time violations. First few involved cells are:
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/count_overflow_reg {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/counter_reg[0] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/counter_reg[1] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/counter_reg[2] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/counter_reg[3] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/counter_reg[4] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/counter_reg[5] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/counter_reg[6] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/counter_reg[7] {FDCE}
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 8 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./rsa_soc_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Nov 24 10:11:55 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
136 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:53 ; elapsed = 00:00:47 . Memory (MB): peak = 2323.180 ; gain = 458.930
INFO: [Common 17-206] Exiting Vivado at Sat Nov 24 10:11:56 2018...
