<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>NMSIS-Core: core_feature_base.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nmsis_logo_small.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">NMSIS-Core
   &#160;<span id="projectnumber">Version 1.0.0</span>
   </div>
   <div id="projectbrief">NMSIS-Core support for Nuclei processor-based devices</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('core__feature__base_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">core_feature_base.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2019 Nuclei Limited. All rights reserved.</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * SPDX-License-Identifier: Apache-2.0</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Licensed under the Apache License, Version 2.0 (the License); you may</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * not use this file except in compliance with the License.</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * You may obtain a copy of the License at</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * www.apache.org/licenses/LICENSE-2.0</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * distributed under the License is distributed on an AS IS BASIS, WITHOUT</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * See the License for the specific language governing permissions and</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * limitations under the License.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#ifndef __CORE_FEATURE_BASE__</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __CORE_FEATURE_BASE__</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;riscv_encoding.h&quot;</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor"></span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef __RISCV_XLEN</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">  #ifndef __riscv_xlen</span></div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__Registers.html#ga768dc3bf3c5e4e75e117c4a053b6d0f7">   41</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">    #define __RISCV_XLEN    32</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor"></span><span class="preprocessor">    #define __RISCV_XLEN    __riscv_xlen</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* __RISCV_XLEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#if __RISCV_XLEN == 32</span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__Registers.html#ga9fe08aae694cff694dde8758e73f4e3e">   49</a></span>&#160;<span class="preprocessor"></span>  <span class="keyword">typedef</span> uint32_t <a class="code" href="group__NMSIS__Core__Registers.html#ga9fe08aae694cff694dde8758e73f4e3e">rv_csr_t</a>;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#elif __RISCV_XLEN == 64</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor"></span>  <span class="keyword">typedef</span> uint64_t <a class="code" href="group__NMSIS__Core__Registers.html#ga9fe08aae694cff694dde8758e73f4e3e">rv_csr_t</a>;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor"></span>  <span class="keyword">typedef</span> uint32_t <a class="code" href="group__NMSIS__Core__Registers.html#ga9fe08aae694cff694dde8758e73f4e3e">rv_csr_t</a>;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor"></span> <span class="comment">/* End of Doxygen Group NMSIS_Core_Registers */</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html">   66</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#a7d03318d070023b589d0493a6fc0c77c">   68</a></span>&#160;        rv_csr_t a:1;                           </div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#aa79af012ee1e6de37eae3bb515ee01ea">   69</a></span>&#160;        rv_csr_t b:1;                           </div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#affcb644a18834c71c22c7a3d0717d3f3">   70</a></span>&#160;        rv_csr_t c:1;                           </div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#a25171c57dba66f92acc7166020e095cd">   71</a></span>&#160;        rv_csr_t d:1;                           </div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#a745359a52dfafcf113c23bcd8c29ec8c">   72</a></span>&#160;        rv_csr_t e:1;                           </div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#a4023363711be3ef80da807a0728930ea">   73</a></span>&#160;        rv_csr_t f:1;                           </div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#a5ffa39768567ee68ba9ddca749749094">   74</a></span>&#160;        rv_csr_t g:1;                           </div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#add06ba0ef4b0e8b34c94b7d097c5b8b6">   75</a></span>&#160;        rv_csr_t h:1;                           </div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#a388f9e4fdb069e9c0f3853ef8f9f3a04">   76</a></span>&#160;        rv_csr_t i:1;                           </div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#a4256c5f7bf0017aa46de265af7ad2e73">   77</a></span>&#160;        rv_csr_t j:1;                           </div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#adfa269cf0add951fbec17e4ef58dfc1d">   78</a></span>&#160;        rv_csr_t _reserved1:1;                  </div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#ad3eee1620420ed061491fd48c9483a33">   79</a></span>&#160;        rv_csr_t l:1;                           </div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#ae9efe222b556250575bbdb7754ee4df0">   80</a></span>&#160;        rv_csr_t m:1;                           </div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#a08ef7ab18dc90635a062fc702a5b9839">   81</a></span>&#160;        rv_csr_t n:1;                           </div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#ad74583efcf15a844c3403f2e5623b8d3">   82</a></span>&#160;        rv_csr_t _reserved2:1;                  </div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#a1aeda1a8f5b0920ce7fb005fd45851b1">   83</a></span>&#160;        rv_csr_t p:1;                           </div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#a293b7c69518f3fd68f566485d50e83e2">   84</a></span>&#160;        rv_csr_t q:1;                           </div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#a18e3e874f5d6e2f7bdeab8cf3caf657b">   85</a></span>&#160;        rv_csr_t _resreved3:1;                  </div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#a79e1df39597bf8184932682bba4e59b1">   86</a></span>&#160;        rv_csr_t s:1;                           </div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#a8bf50ec00d685519fd3238a4b2222b50">   87</a></span>&#160;        rv_csr_t t:1;                           </div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#a746597b02ac481d6f16e9f10c311d85b">   88</a></span>&#160;        rv_csr_t u:1;                           </div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#a24a555a6f05561ed548f05b37ad48df9">   89</a></span>&#160;        rv_csr_t v:1;                           </div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#adc432fcf6a2a187caee977c2987f1b8c">   90</a></span>&#160;        rv_csr_t _reserved4:1;                  </div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#ad127ca5673c61354060d7eb77f31ecb4">   91</a></span>&#160;        rv_csr_t x:1;                           </div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#if defined(__RISCV_XLEN) &amp;&amp; __RISCV_XLEN == 64</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span>        rv_csr_t _reserved5:38;                 </div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        rv_csr_t mxl:2;                         </div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#a02d0ff9e6c8d54a24be971221e4cbd5a">   96</a></span>&#160;<span class="preprocessor"></span>        rv_csr_t _reserved5:6;                  </div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#a6f3250a719eb460653f2f4f6f2bc76f8">   97</a></span>&#160;        rv_csr_t mxl:2;                         </div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span>    } b;                                        </div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    rv_csr_t d;                                 </div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;} <a class="code" href="unionCSR__MISA__Type.html">CSR_MISA_Type</a>;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="unionCSR__MSTATUS__Type.html">  106</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#if defined(__RISCV_XLEN) &amp;&amp; __RISCV_XLEN == 64</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span>        rv_csr_t _reserved0:3;                  </div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        rv_csr_t mie:1;                         </div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        rv_csr_t _reserved1:3;                  </div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        rv_csr_t mpie:1;                        </div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        rv_csr_t _reserved2:3;                  </div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        rv_csr_t mpp:2;                         </div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        rv_csr_t fs:2;                          </div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        rv_csr_t xs:2;                          </div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        rv_csr_t mprv:1;                        </div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        rv_csr_t _reserved3:14;                 </div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        rv_csr_t uxl:2;                         </div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        rv_csr_t _reserved6:29;                 </div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        rv_csr_t sd:1;                          </div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="unionCSR__MSTATUS__Type.html#ae8ca70d836ff92b95d206e681d081329">  123</a></span>&#160;<span class="preprocessor"></span>        rv_csr_t _reserved0:1;                  </div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="unionCSR__MSTATUS__Type.html#a39782c19cb5e81a9bb2ac6231b11edcd">  124</a></span>&#160;        rv_csr_t sie:1;                         </div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="unionCSR__MSTATUS__Type.html#a3f2fb6067e213b937b77c8c72b5a2793">  125</a></span>&#160;        rv_csr_t _reserved1:1;                  </div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="unionCSR__MSTATUS__Type.html#a8fe9b86b3d0ddb66537db55e8fe1b96b">  126</a></span>&#160;        rv_csr_t mie:1;                         </div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="unionCSR__MSTATUS__Type.html#a6ec97869161f24ac6ccdf52d0d9bf2de">  127</a></span>&#160;        rv_csr_t _reserved2:1;                  </div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="unionCSR__MSTATUS__Type.html#a2da21bb426da143dfba005be019592b3">  128</a></span>&#160;        rv_csr_t spie:1;                        </div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="unionCSR__MSTATUS__Type.html#a3c5132f10bbe90eef8a8256edd1e2907">  129</a></span>&#160;        rv_csr_t _reserved3:1;                  </div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="unionCSR__MSTATUS__Type.html#a1053ed8fd8525df9fbd32c4890bcfe42">  130</a></span>&#160;        rv_csr_t mpie:1;                        </div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="unionCSR__MSTATUS__Type.html#a225f2f406e336a6035544c2b718d3d7e">  131</a></span>&#160;        rv_csr_t _reserved4:3;                  </div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="unionCSR__MSTATUS__Type.html#a54f1b11a82d0c710c8568703e006bbe8">  132</a></span>&#160;        rv_csr_t mpp:2;                         </div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="unionCSR__MSTATUS__Type.html#a0b85d89e89118380007d94c4c2adb0f2">  133</a></span>&#160;        rv_csr_t fs:2;                          </div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="unionCSR__MSTATUS__Type.html#ab2648a5652adc6cd1dd02e3e47d4cd87">  134</a></span>&#160;        rv_csr_t xs:2;                          </div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="unionCSR__MSTATUS__Type.html#a5319b79ff9ccab347d70716fc7ad5bf5">  135</a></span>&#160;        rv_csr_t mprv:1;                        </div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="unionCSR__MSTATUS__Type.html#aa7bf6ccb81c68ffcda46390640774413">  136</a></span>&#160;        rv_csr_t sum:1;                         </div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="unionCSR__MSTATUS__Type.html#a9d5d7b260d563a82fad02c6940902ef0">  137</a></span>&#160;        rv_csr_t _reserved6:12;                 </div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="unionCSR__MSTATUS__Type.html#a07006b8b4c0dc88ca1e1a2145a9bce36">  138</a></span>&#160;        rv_csr_t sd:1;                          </div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span>    } b;                                        </div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="unionCSR__MSTATUS__Type.html#ad6ccdd78fc15b0b10a9e82e3c25dd98a">  141</a></span>&#160;    rv_csr_t <a class="code" href="unionCSR__MSTATUS__Type.html#ad6ccdd78fc15b0b10a9e82e3c25dd98a">d</a>;                                 </div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;} <a class="code" href="unionCSR__MSTATUS__Type.html">CSR_MSTATUS_Type</a>;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="unionCSR__MTVEC__Type.html">  147</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="unionCSR__MTVEC__Type.html#aaedacb992928db5f3486342eadf944e8">  149</a></span>&#160;        rv_csr_t mode:6;                        </div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#if defined(__RISCV_XLEN) &amp;&amp; __RISCV_XLEN == 64</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span>        rv_csr_t addr:58;                       </div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="unionCSR__MTVEC__Type.html#a0d0fea678e6ad934c29011cfd49e9271">  153</a></span>&#160;<span class="preprocessor"></span>        rv_csr_t addr:26;                       </div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span>    } b;                                        </div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="unionCSR__MTVEC__Type.html#a78064f13f73bd2c7367fd6dbc8cf356e">  156</a></span>&#160;    rv_csr_t <a class="code" href="unionCSR__MTVEC__Type.html#a78064f13f73bd2c7367fd6dbc8cf356e">d</a>;                                 </div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;} <a class="code" href="unionCSR__MTVEC__Type.html">CSR_MTVEC_Type</a>;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="unionCSR__MCAUSE__Type.html">  162</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="unionCSR__MCAUSE__Type.html#a1cb072e5e7ddb5d23103e5b7ccd4754b">  164</a></span>&#160;        rv_csr_t exccode:2;                     </div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="unionCSR__MCAUSE__Type.html#a219408dc82a540a8f1984de4754103c5">  165</a></span>&#160;        rv_csr_t _reserved0:3;                  </div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="unionCSR__MCAUSE__Type.html#a12e8d8f10c411011485f89d8c8096adb">  166</a></span>&#160;        rv_csr_t mpil:2;                        </div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="unionCSR__MCAUSE__Type.html#a71022f579628a81dc0ac558cbc513421">  167</a></span>&#160;        rv_csr_t _reserved1:3;                  </div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="unionCSR__MCAUSE__Type.html#a4c04623f4c35a7b546e42c0b39d37d5e">  168</a></span>&#160;        rv_csr_t mpie:2;                        </div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="unionCSR__MCAUSE__Type.html#a00a27e55a870e69d2747ee2d78b5d3e6">  169</a></span>&#160;        rv_csr_t mpp:2;                         </div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="unionCSR__MCAUSE__Type.html#ab67f23d9962f57913aa683f01a8a2008">  170</a></span>&#160;        rv_csr_t minhv:1;                       </div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#if defined(__RISCV_XLEN) &amp;&amp; __RISCV_XLEN == 64</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor"></span>        rv_csr_t _reserved2:32;                 </div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        rv_csr_t interrupt:1;                   </div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="unionCSR__MCAUSE__Type.html#ae7500724c75e2815c3624f91df4e7e1d">  175</a></span>&#160;<span class="preprocessor"></span>        rv_csr_t interrupt:1;                   </div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span>    } b;                                        </div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="unionCSR__MCAUSE__Type.html#ae5bdc279496969b722055aae0c118460">  178</a></span>&#160;    rv_csr_t <a class="code" href="unionCSR__MCAUSE__Type.html#ae5bdc279496969b722055aae0c118460">d</a>;                                 </div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;} <a class="code" href="unionCSR__MCAUSE__Type.html">CSR_MCAUSE_Type</a>;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="unionCSR__MCOUNTINHIBIT__Type.html">  184</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="unionCSR__MCOUNTINHIBIT__Type.html#a254ee53372453cbf96ed0626ba892748">  186</a></span>&#160;        rv_csr_t cy:1;                          </div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="unionCSR__MCOUNTINHIBIT__Type.html#ac263b873022f7faf2083ef0e200ddc6e">  187</a></span>&#160;        rv_csr_t _reserved0:1;                  </div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="unionCSR__MCOUNTINHIBIT__Type.html#aa701cdd635c06458c4a2857f709be409">  188</a></span>&#160;        rv_csr_t ir:1;                          </div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#if defined(__RISCV_XLEN) &amp;&amp; __RISCV_XLEN == 64</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span>        rv_csr_t _reserved1:61;                 </div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="unionCSR__MCOUNTINHIBIT__Type.html#aab234a4dac2d08f648cb47df509efaeb">  192</a></span>&#160;<span class="preprocessor"></span>        rv_csr_t _reserved1:29;                 </div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span>    } b;                                        </div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="unionCSR__MCOUNTINHIBIT__Type.html#aa9ba6784709e8ba39c6e094156916dc2">  195</a></span>&#160;    rv_csr_t <a class="code" href="unionCSR__MCOUNTINHIBIT__Type.html#aa9ba6784709e8ba39c6e094156916dc2">d</a>;                                 </div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;} <a class="code" href="unionCSR__MCOUNTINHIBIT__Type.html">CSR_MCOUNTINHIBIT_Type</a>;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="unionCSR__MSUBM__Type.html">  201</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="unionCSR__MSUBM__Type.html#a4df7db7411e57be8ab1826f81ca37514">  203</a></span>&#160;        rv_csr_t _reserved0:6;                  </div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="unionCSR__MSUBM__Type.html#a1bea0e7308519e40a3134f8d92bca435">  204</a></span>&#160;        rv_csr_t typ:2;                         </div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="unionCSR__MSUBM__Type.html#a77220967d0a04f29fb37b9730afc8059">  205</a></span>&#160;        rv_csr_t ptyp:2;                        </div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#if defined(__RISCV_XLEN) &amp;&amp; __RISCV_XLEN == 64</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span>        rv_csr_t _reserved1:54;                 </div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="unionCSR__MSUBM__Type.html#a1d0316c0cbd4c58115811939f05334d0">  209</a></span>&#160;<span class="preprocessor"></span>        rv_csr_t _reserved1:22;                 </div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span>    } b;                                        </div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="unionCSR__MSUBM__Type.html#ab188dee35d91c5cd832a5295b4e21e98">  212</a></span>&#160;    rv_csr_t <a class="code" href="unionCSR__MSUBM__Type.html#ab188dee35d91c5cd832a5295b4e21e98">d</a>;                                 </div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;} <a class="code" href="unionCSR__MSUBM__Type.html">CSR_MSUBM_Type</a>;</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="unionCSR__MMISCCTRL__Type.html">  218</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="unionCSR__MMISCCTRL__Type.html#aa6e5c778c686f03d8b7f050bb6558f73">  220</a></span>&#160;        rv_csr_t _reserved0:3;                  </div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="unionCSR__MMISCCTRL__Type.html#ab4bb604620ef0eb2b13778e892f3b44c">  221</a></span>&#160;        rv_csr_t bpu:1;                         </div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="unionCSR__MMISCCTRL__Type.html#a2ec8d9def938eec6f784c348308dd153">  222</a></span>&#160;        rv_csr_t _reserved1:2;                  </div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="unionCSR__MMISCCTRL__Type.html#abfbd87cd64cdc521f49d43ab17c7dd7a">  223</a></span>&#160;        rv_csr_t misalign:1;                    </div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="unionCSR__MMISCCTRL__Type.html#a7cf36aebc77aad6f2e9daaa99048d6ce">  224</a></span>&#160;        rv_csr_t _reserved2:2;                  </div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="unionCSR__MMISCCTRL__Type.html#ab819b8f5dc4a6ad8256834fdae9c952f">  225</a></span>&#160;        rv_csr_t nmi_cause:1;                   </div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#if defined(__RISCV_XLEN) &amp;&amp; __RISCV_XLEN == 64</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span>        rv_csr_t _reserved3:54;                 </div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="unionCSR__MMISCCTRL__Type.html#a22bacba1282cd1dba8e3a1b8f3ee8458">  229</a></span>&#160;<span class="preprocessor"></span>        rv_csr_t _reserved3:22;                 </div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span>    } b;                                        </div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="unionCSR__MMISCCTRL__Type.html#a17abdfbefca3554c1cf1f8c86a5c3925">  232</a></span>&#160;    rv_csr_t <a class="code" href="unionCSR__MMISCCTRL__Type.html#a17abdfbefca3554c1cf1f8c86a5c3925">d</a>;                                 </div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;} <a class="code" href="unionCSR__MMISCCTRL__Type.html">CSR_MMISCCTRL_Type</a>;</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="unionCSR__MSAVESTATUS__Type.html">  239</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="unionCSR__MSAVESTATUS__Type.html#aea49d991ccf84140f2871c3d2e9577a1">  241</a></span>&#160;        rv_csr_t mpie1:1;                       </div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="unionCSR__MSAVESTATUS__Type.html#a5d06b2cf1ffb09a323db34953a1a1117">  242</a></span>&#160;        rv_csr_t mpp1:2;                        </div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="unionCSR__MSAVESTATUS__Type.html#abe13779fb93f296a38bc80cc75d7ffbc">  243</a></span>&#160;        rv_csr_t _reserved0:3;                  </div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="unionCSR__MSAVESTATUS__Type.html#a71bcf16bcab565b98e2cd135054daceb">  244</a></span>&#160;        rv_csr_t ptyp1:2;                       </div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="unionCSR__MSAVESTATUS__Type.html#a3b59f01dc6696bb3861f392e12cd83a1">  245</a></span>&#160;        rv_csr_t mpie2:1;                       </div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="unionCSR__MSAVESTATUS__Type.html#a507ac66274667f23d4c1c8fb175456b0">  246</a></span>&#160;        rv_csr_t mpp2:2;                        </div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="unionCSR__MSAVESTATUS__Type.html#a60c203ffddd944222ed36856c707b51c">  247</a></span>&#160;        rv_csr_t _reserved1:3;                  </div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="unionCSR__MSAVESTATUS__Type.html#a98cbf02beb8dc8fc1eee27ada6ebf5a4">  248</a></span>&#160;        rv_csr_t ptyp2:2;                       </div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#if defined(__RISCV_XLEN) &amp;&amp; __RISCV_XLEN == 64</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span>        rv_csr_t _reserved2:48;                 </div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="unionCSR__MSAVESTATUS__Type.html#a8e050bc641728ef17037ab95a2b64293">  252</a></span>&#160;<span class="preprocessor"></span>        rv_csr_t _reserved2:16;                 </div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span>    } b;                                        </div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="unionCSR__MSAVESTATUS__Type.html#a3830cba893f489931a838102f870bb54">  255</a></span>&#160;    rv_csr_t <a class="code" href="unionCSR__MSAVESTATUS__Type.html#a3830cba893f489931a838102f870bb54">w</a>;                                 </div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;} <a class="code" href="unionCSR__MSAVESTATUS__Type.html">CSR_MSAVESTATUS_Type</a>; <span class="comment">/* End of Doxygen Group NMSIS_Core_Base_Registers */</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">/* ###########################  Core Function Access  ########################### */</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CSR__Register__Access.html#gab68e26f20086bc54e8fc3af533c8ed7f">  285</a></span>&#160;<span class="preprocessor">#define __RV_CSR_SWAP(csr, val)                                 \</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">    ({                                                          \</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">        register rv_csr_t __v = (unsigned long)(val);           \</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">        __ASM volatile(&quot;csrrw %0, &quot; STRINGIFY(csr) &quot;, %1&quot;       \</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">                     : &quot;=r&quot;(__v)                                \</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">                     : &quot;rK&quot;(__v)                                \</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">                     : &quot;memory&quot;);                               \</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">        __v;                                                    \</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">    })</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">  303</a></span>&#160;<span class="preprocessor">#define __RV_CSR_READ(csr)                                      \</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">    ({                                                          \</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">        register rv_csr_t __v;                                  \</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">        __ASM volatile(&quot;csrr %0, &quot; STRINGIFY(csr)               \</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">                     : &quot;=r&quot;(__v)                                \</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">                     :                                          \</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">                     : &quot;memory&quot;);                               \</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">        __v;                                                    \</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">    })</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">  321</a></span>&#160;<span class="preprocessor">#define __RV_CSR_WRITE(csr, val)                                \</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">    ({                                                          \</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">        register rv_csr_t __v = (rv_csr_t)(val);                \</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">        __ASM volatile(&quot;csrw &quot; STRINGIFY(csr) &quot;, %0&quot;            \</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">                     :                                          \</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">                     : &quot;rK&quot;(__v)                                \</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">                     : &quot;memory&quot;);                               \</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">    })</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CSR__Register__Access.html#ga01a3710ed5d399eec664b69fd01b33fb">  340</a></span>&#160;<span class="preprocessor">#define __RV_CSR_READ_SET(csr, val)                             \</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">    ({                                                          \</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">        register rv_csr_t __v = (rv_csr_t)(val);                \</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">        __ASM volatile(&quot;csrrs %0, &quot; STRINGIFY(csr) &quot;, %1&quot;       \</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">                     : &quot;=r&quot;(__v)                                \</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">                     : &quot;rK&quot;(__v)                                \</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">                     : &quot;memory&quot;);                               \</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">        __v;                                                    \</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">    })</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">  358</a></span>&#160;<span class="preprocessor">#define __RV_CSR_SET(csr, val)                                  \</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">    ({                                                          \</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">        register rv_csr_t __v = (rv_csr_t)(val);                \</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">        __ASM volatile(&quot;csrs &quot; STRINGIFY(csr) &quot;, %0&quot;            \</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">                     :                                          \</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">                     : &quot;rK&quot;(__v)                                \</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">                     : &quot;memory&quot;);                               \</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">    })</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CSR__Register__Access.html#ga1ead73950cec4e7221a24500846f39a2">  377</a></span>&#160;<span class="preprocessor">#define __RV_CSR_READ_CLEAR(csr, val)                           \</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">    ({                                                          \</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">        register rv_csr_t __v = (rv_csr_t)(val);                \</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">        __ASM volatile(&quot;csrrc %0, &quot; STRINGIFY(csr) &quot;, %1&quot;       \</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">                     : &quot;=r&quot;(__v)                                \</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">                     : &quot;rK&quot;(__v)                                \</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">                     : &quot;memory&quot;);                               \</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">        __v;                                                    \</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">    })</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">  395</a></span>&#160;<span class="preprocessor">#define __RV_CSR_CLEAR(csr, val)                                \</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">    ({                                                          \</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">        register rv_csr_t __v = (rv_csr_t)(val);                \</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">        __ASM volatile(&quot;csrc &quot; STRINGIFY(csr) &quot;, %0&quot;            \</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">                     :                                          \</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">                     : &quot;rK&quot;(__v)                                \</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">                     : &quot;memory&quot;);                               \</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">    })</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CSR__Register__Access.html#gae84bf4e95944e61937f4ed2453e5ef23">  411</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gae84bf4e95944e61937f4ed2453e5ef23">__enable_irq</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;{</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga225cb34e3b991318fa87f090cfc3fc5f">MSTATUS_MIE</a>);</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;}</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CSR__Register__Access.html#ga2299877e4ba3e162ca9dbabd6e0abef6">  422</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga2299877e4ba3e162ca9dbabd6e0abef6">__disable_irq</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;{</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga225cb34e3b991318fa87f090cfc3fc5f">MSTATUS_MIE</a>);</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;}</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div>
<div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CSR__Register__Access.html#ga0d524220141962c60352cfe0a219bdb4">  433</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint64_t <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga0d524220141962c60352cfe0a219bdb4">__get_rv_cycle</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;{</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#if __RISCV_XLEN == 32</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor"></span>    <span class="keyword">volatile</span> uint32_t high0, low, high;</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    uint64_t full;</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    high0 = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gae3368bea588a2fcdf2e7d24707ef4dda">CSR_MCYCLEH</a>);</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    low = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga5a7abfd3679706088142a50995c1bdb8">CSR_MCYCLE</a>);</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    high = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gae3368bea588a2fcdf2e7d24707ef4dda">CSR_MCYCLEH</a>);</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    <span class="keywordflow">if</span> (high0 != high) {</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;        low = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga5a7abfd3679706088142a50995c1bdb8">CSR_MCYCLE</a>);</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    }</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    full = (((uint64_t)high) &lt;&lt; 32) | low;</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    <span class="keywordflow">return</span> full;</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#elif __RISCV_XLEN == 64</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">return</span> (uint64_t)<a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga5a7abfd3679706088142a50995c1bdb8">CSR_MCYCLE</a>);</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#else // TODO Need cover for XLEN=128 case in future</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">return</span> (uint64_t)<a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga5a7abfd3679706088142a50995c1bdb8">CSR_MCYCLE</a>);</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor"></span>}</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CSR__Register__Access.html#ga0755f3835c1d5788f99547c185dab2d2">  460</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint64_t <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga0755f3835c1d5788f99547c185dab2d2">__get_rv_instret</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;{</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#if __RISCV_XLEN == 32</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor"></span>    <span class="keyword">volatile</span> uint32_t high0, low, high;</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    uint64_t full;</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    high0 = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaa59d1f570770dc3be6cd493cbb5a12e4">CSR_MINSTRETH</a>);</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    low = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga204b84adcbccada25ecd7aff3c5a31f5">CSR_MINSTRET</a>);</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    high = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaa59d1f570770dc3be6cd493cbb5a12e4">CSR_MINSTRETH</a>);</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    <span class="keywordflow">if</span> (high0 != high) {</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;        low = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga204b84adcbccada25ecd7aff3c5a31f5">CSR_MINSTRET</a>);</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    }</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    full = (((uint64_t)high) &lt;&lt; 32) | low;</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <span class="keywordflow">return</span> full;</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#elif __RISCV_XLEN == 64</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">return</span> (uint64_t)<a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga204b84adcbccada25ecd7aff3c5a31f5">CSR_MINSTRET</a>);</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#else // TODO Need cover for XLEN=128 case in future</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">return</span> (uint64_t)<a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga204b84adcbccada25ecd7aff3c5a31f5">CSR_MINSTRET</a>);</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor"></span>}</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CSR__Register__Access.html#ga5f54b26adf57d254f6a589dab36bd28a">  488</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint64_t <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga5f54b26adf57d254f6a589dab36bd28a">__get_rv_time</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;{</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#if __RISCV_XLEN == 32</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor"></span>    <span class="keyword">volatile</span> uint32_t high0, low, high;</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    uint64_t full;</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    high0 = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga2e2ce9bac3d1ad2128a4eb9438a1022d">CSR_TIMEH</a>);</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    low = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4bbdf33e8b20f4cb020869e7394e388a">CSR_TIME</a>);</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    high = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga2e2ce9bac3d1ad2128a4eb9438a1022d">CSR_TIMEH</a>);</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    <span class="keywordflow">if</span> (high0 != high) {</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;        low = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4bbdf33e8b20f4cb020869e7394e388a">CSR_TIME</a>);</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    }</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    full = (((uint64_t)high) &lt;&lt; 32) | low;</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    <span class="keywordflow">return</span> full;</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#elif __RISCV_XLEN == 64</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">return</span> (uint64_t)<a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4bbdf33e8b20f4cb020869e7394e388a">CSR_TIME</a>);</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#else // TODO Need cover for XLEN=128 case in future</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">return</span> (uint64_t)<a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4bbdf33e8b20f4cb020869e7394e388a">CSR_TIME</a>);</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor"></span>}</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160; <span class="comment">/* End of Doxygen Group NMSIS_Core_CSR_Register_Access */</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">/* ###########################  CPU Intrinsic Functions ########################### */</span></div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga3113efdf11b109a9cbd50fae783d1adc">  528</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga3113efdf11b109a9cbd50fae783d1adc">__NOP</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;{</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;nop&quot;</span>);</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;}</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;</div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga8bc0687a967ccba8e8adbe7abe5fe2f7">  542</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga8bc0687a967ccba8e8adbe7abe5fe2f7">__WFI</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;{</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga9852d0d6221b272f8f5290c3445ee1ba">CSR_WFE</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga20aa60b214851659e139accdc108f131">WFE_WFE</a>);</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;wfi&quot;</span>);</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;}</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#gaca38170721a2eefd87017ed350162c4c">  555</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#gaca38170721a2eefd87017ed350162c4c">__WFE</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;{</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga9852d0d6221b272f8f5290c3445ee1ba">CSR_WFE</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga20aa60b214851659e139accdc108f131">WFE_WFE</a>);</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;wfi&quot;</span>);</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga9852d0d6221b272f8f5290c3445ee1ba">CSR_WFE</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga20aa60b214851659e139accdc108f131">WFE_WFE</a>);</div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;}</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga2d22b9286eefbf1e1b73ed50ce443183">  569</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga2d22b9286eefbf1e1b73ed50ce443183">__EBREAK</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;{</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;ebreak&quot;</span>);</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;}</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga639ad274fdb079a1219006725d772c6c">  580</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga639ad274fdb079a1219006725d772c6c">__ECALL</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;{</div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;ecall&quot;</span>);</div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;}</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga5d9cca8c88cb703c619aff084e4e7648">  588</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> WFI_SleepMode {</div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#gga5d9cca8c88cb703c619aff084e4e7648a791734cb0f58f266b18223e28e2feea2">  589</a></span>&#160;    <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#gga5d9cca8c88cb703c619aff084e4e7648a791734cb0f58f266b18223e28e2feea2">WFI_SHALLOW_SLEEP</a> = 0,      </div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#gga5d9cca8c88cb703c619aff084e4e7648a26cef3a380cffa72dea68b994a3acc3f">  590</a></span>&#160;    <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#gga5d9cca8c88cb703c619aff084e4e7648a26cef3a380cffa72dea68b994a3acc3f">WFI_DEEP_SLEEP</a> = 1          </div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;} <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga5d9cca8c88cb703c619aff084e4e7648">WFI_SleepMode_Type</a>;</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div>
<div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga1a1db7d1454df1cf7b1214d18349cac1">  600</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga1a1db7d1454df1cf7b1214d18349cac1">__set_wfi_sleepmode</a>(<a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga5d9cca8c88cb703c619aff084e4e7648">WFI_SleepMode_Type</a> mode)</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;{</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga7ee7f2cce602b8b3e2943bc2d0ca65cb">CSR_SLEEPVALUE</a>, mode);</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;}</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div>
<div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#gaa60612c5e378681f32e815743823ba15">  611</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#gaa60612c5e378681f32e815743823ba15">__TXEVT</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;{</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga730f164e5d79c6b27d2187a1e7a17e25">CSR_TXEVT</a>, 0x1);</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;}</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#gadba90c4a57befeb5e4f739295af55e73">  621</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#gadba90c4a57befeb5e4f739295af55e73">__enable_mcycle_counter</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;{</div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga9643607a23d4bc6a50a562d0a1f5a8f3">CSR_MCOUNTINHIBIT</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga675e4d52a85bafc0a1663cf2f431583a">MCOUNTINHIBIT_CY</a>);</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;}</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;</div>
<div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#gaf9ada8a615338120fa38a6e193fd7517">  631</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#gaf9ada8a615338120fa38a6e193fd7517">__disable_mcycle_counter</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;{</div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga9643607a23d4bc6a50a562d0a1f5a8f3">CSR_MCOUNTINHIBIT</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga675e4d52a85bafc0a1663cf2f431583a">MCOUNTINHIBIT_CY</a>);</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;}</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#gae7bb45974eee5b66ea6332ba0ccf23d5">  641</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#gae7bb45974eee5b66ea6332ba0ccf23d5">__enable_minstret_counter</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;{</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga9643607a23d4bc6a50a562d0a1f5a8f3">CSR_MCOUNTINHIBIT</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#gae8693a1f795a0f752391c609ce011cbf">MCOUNTINHIBIT_IR</a>);</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;}</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div>
<div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#gae1cb8d99e36d784e9071fec80e1f02fe">  651</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#gae1cb8d99e36d784e9071fec80e1f02fe">__disable_minstret_counter</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;{</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga9643607a23d4bc6a50a562d0a1f5a8f3">CSR_MCOUNTINHIBIT</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#gae8693a1f795a0f752391c609ce011cbf">MCOUNTINHIBIT_IR</a>);</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;}</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div>
<div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga1b25cc01665431cd509fd3c1be93a811">  661</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga1b25cc01665431cd509fd3c1be93a811">__enable_all_counter</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;{</div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga9643607a23d4bc6a50a562d0a1f5a8f3">CSR_MCOUNTINHIBIT</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#gae8693a1f795a0f752391c609ce011cbf">MCOUNTINHIBIT_IR</a>|<a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga675e4d52a85bafc0a1663cf2f431583a">MCOUNTINHIBIT_CY</a>);</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;}</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;</div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga16f715797bba0ac2ed2e1820c63443cd">  671</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga16f715797bba0ac2ed2e1820c63443cd">__disable_all_counter</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;{</div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga9643607a23d4bc6a50a562d0a1f5a8f3">CSR_MCOUNTINHIBIT</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#gae8693a1f795a0f752391c609ce011cbf">MCOUNTINHIBIT_IR</a>|<a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga675e4d52a85bafc0a1663cf2f431583a">MCOUNTINHIBIT_CY</a>);</div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;}</div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;</div>
<div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga101db0d567f4403490117d9bb0a8c9c0">  686</a></span>&#160;<span class="preprocessor">#define __FENCE(p, s) __ASM volatile (&quot;fence &quot; #p &quot;,&quot; #s : : : &quot;memory&quot;)</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga5b4c34e720fb0c9e939540333dd640e6">  694</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga5b4c34e720fb0c9e939540333dd640e6">__FENCE_I</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;{</div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;fence.i&quot;</span>);</div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;}</div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;</div>
<div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">  700</a></span>&#160;<span class="preprocessor">#define __RWMB()        __FENCE(iorw,iorw)</span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga74918217f0fe94af72bfe5d406d4164b">  703</a></span>&#160;<span class="preprocessor">#define __RMB()         __FENCE(ir,ir)</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga4063a0176acd66b4cdad567b45f3249b">  706</a></span>&#160;<span class="preprocessor">#define __WMB()         __FENCE(ow,ow)</span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga4e8baf26c3f68696f2b2ad0510eafdb5">  709</a></span>&#160;<span class="preprocessor">#define __SMP_RWMB()    __FENCE(rw,rw)</span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga78c8abb848ec15a6e9dcce8c9e4dc1ba">  712</a></span>&#160;<span class="preprocessor">#define __SMP_RMB()     __FENCE(r,r)</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga96d95139b3239e90fad24caf26da2160">  715</a></span>&#160;<span class="preprocessor">#define __SMP_WMB()     __FENCE(w,w)</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga653c374f1130650b2f115a92bdf23f7b">  718</a></span>&#160;<span class="preprocessor">#define __CPU_RELAX()   __ASM volatile (&quot;&quot; : : : &quot;memory&quot;)</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment">/* ===== Load/Store Operations ===== */</span></div>
<div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga7f225699061594cd9a4d905a39cb9ae8">  728</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint8_t <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga7f225699061594cd9a4d905a39cb9ae8">__LB</a>(<span class="keyword">volatile</span> <span class="keywordtype">void</span> *addr)</div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;{</div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    uint8_t result;</div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;</div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;lb %0, 0(%1)&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (result) : <span class="stringliteral">&quot;r&quot;</span> (addr));</div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;}</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;</div>
<div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga08a0019225f8ecc2e0a5bdcefa77ec6f">  742</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint16_t <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga08a0019225f8ecc2e0a5bdcefa77ec6f">__LH</a>(<span class="keyword">volatile</span> <span class="keywordtype">void</span> *addr)</div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;{</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;    uint16_t result;</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;</div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;lh %0, 0(%1)&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (result) : <span class="stringliteral">&quot;r&quot;</span> (addr));</div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;}</div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;</div>
<div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#gaf898279e3db81302391a698214744865">  756</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint32_t <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#gaf898279e3db81302391a698214744865">__LW</a>(<span class="keyword">volatile</span> <span class="keywordtype">void</span> *addr)</div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;{</div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    uint32_t result;</div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;</div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;lw %0, 0(%1)&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (result) : <span class="stringliteral">&quot;r&quot;</span> (addr));</div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;}</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#if __RISCV_XLEN != 32</span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint64_t __LD(<span class="keyword">volatile</span> <span class="keywordtype">void</span> *addr)</div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;{</div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;    uint64_t result;</div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;ld %0, 0(%1)&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (result) : <span class="stringliteral">&quot;r&quot;</span> (addr));</div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;}</div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga85ee6d049f3b807b7c5f37513f6b95bd">  786</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga85ee6d049f3b807b7c5f37513f6b95bd">__SB</a>(<span class="keyword">volatile</span> <span class="keywordtype">void</span> *addr, uint8_t val)</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;{</div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;sb %0, 0(%1)&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> (val), <span class="stringliteral">&quot;r&quot;</span> (addr));</div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;}</div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;</div>
<div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga10e81b063600f3abb562f7a6efa3aaca">  797</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga10e81b063600f3abb562f7a6efa3aaca">__SH</a>(<span class="keyword">volatile</span> <span class="keywordtype">void</span> *addr, uint16_t val)</div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;{</div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;sh %0, 0(%1)&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> (val), <span class="stringliteral">&quot;r&quot;</span> (addr));</div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;}</div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;</div>
<div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga9df58a7326fee34b546cae7d7d6e6de3">  808</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga9df58a7326fee34b546cae7d7d6e6de3">__SW</a>(<span class="keyword">volatile</span> <span class="keywordtype">void</span> *addr, uint32_t val)</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;{</div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;sw %0, 0(%1)&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> (val), <span class="stringliteral">&quot;r&quot;</span> (addr));</div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;}</div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;</div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#if __RISCV_XLEN != 32</span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> __SD(<span class="keyword">volatile</span> <span class="keywordtype">void</span> *addr, uint64_t val)</div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;{</div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;sd %0, 0(%1)&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> (val), <span class="stringliteral">&quot;r&quot;</span> (addr));</div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;}</div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga8dab656e3251b574311b852efa785109">  837</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint32_t <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga8dab656e3251b574311b852efa785109">__CAS_W</a>(<span class="keyword">volatile</span> uint32_t *addr, uint32_t oldval, uint32_t newval)</div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;{</div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;    <span class="keyword">register</span> uint32_t result;</div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;    <span class="keyword">register</span> uint32_t rc;</div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;</div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (                                \</div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;            <span class="stringliteral">&quot;0:     lr.w %0, %2      \n&quot;</span>            \</div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;            <span class="stringliteral">&quot;       bne  %0, %z3, 1f \n&quot;</span>            \</div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;            <span class="stringliteral">&quot;       sc.w %1, %z4, %2 \n&quot;</span>            \</div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;            <span class="stringliteral">&quot;       bnez %1, 0b      \n&quot;</span>            \</div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;            <span class="stringliteral">&quot;1:\n&quot;</span>                                  \</div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;            : <span class="stringliteral">&quot;=&amp;r&quot;</span>(result), <span class="stringliteral">&quot;=&amp;r&quot;</span>(rc), <span class="stringliteral">&quot;+A&quot;</span>(*addr) \</div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;            : <span class="stringliteral">&quot;r&quot;</span>(oldval), <span class="stringliteral">&quot;r&quot;</span>(newval)              \</div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;            : <span class="stringliteral">&quot;memory&quot;</span>);</div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;}</div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;</div>
<div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga68f1ebfff49ba330ac04996d3e2b9df8">  861</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint32_t <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga68f1ebfff49ba330ac04996d3e2b9df8">__AMOSWAP_W</a>(<span class="keyword">volatile</span> uint32_t *addr, uint32_t newval)</div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;{</div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;    <span class="keyword">register</span> uint32_t result;</div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;</div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amoswap.w %0, %2, %1&quot;</span> : \</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(newval) : <span class="stringliteral">&quot;memory&quot;</span>);</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;}</div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;</div>
<div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#gac12ad95ec020f1c2c83c46231468a40e">  877</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int32_t <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#gac12ad95ec020f1c2c83c46231468a40e">__AMOADD_W</a>(<span class="keyword">volatile</span> int32_t *addr, int32_t value)</div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;{</div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;    <span class="keyword">register</span> int32_t result;</div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;</div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amoadd.w %0, %2, %1&quot;</span> : \</div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;    <span class="keywordflow">return</span> *addr;</div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;}</div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;</div>
<div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga927482a006985e82d90512f19ea68f67">  893</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int32_t <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga927482a006985e82d90512f19ea68f67">__AMOAND_W</a>(<span class="keyword">volatile</span> int32_t *addr, int32_t value)</div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;{</div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;    <span class="keyword">register</span> int32_t result;</div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;</div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amoand.w %0, %2, %1&quot;</span> : \</div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;    <span class="keywordflow">return</span> *addr;</div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;}</div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;</div>
<div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#gaa6f71a398756f05bbc1ef4b4a548174f">  909</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int32_t <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#gaa6f71a398756f05bbc1ef4b4a548174f">__AMOOR_W</a>(<span class="keyword">volatile</span> int32_t *addr, int32_t value)</div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;{</div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;    <span class="keyword">register</span> int32_t result;</div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;</div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amoor.w %0, %2, %1&quot;</span> : \</div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;    <span class="keywordflow">return</span> *addr;</div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;}</div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;</div>
<div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga69a2e79b90f42d82c236fae1aced5c73">  925</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int32_t <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga69a2e79b90f42d82c236fae1aced5c73">__AMOXOR_W</a>(<span class="keyword">volatile</span> int32_t *addr, int32_t value)</div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;{</div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;    <span class="keyword">register</span> int32_t result;</div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;</div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amoxor.w %0, %2, %1&quot;</span> : \</div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;    <span class="keywordflow">return</span> *addr;</div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;}</div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;</div>
<div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga75a6dc5418991df25ef66de5e16dbd46">  941</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint32_t <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga75a6dc5418991df25ef66de5e16dbd46">__AMOMAXU_W</a>(<span class="keyword">volatile</span> uint32_t *addr, uint32_t value)</div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;{</div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;    <span class="keyword">register</span> uint32_t result;</div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;</div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amomaxu.w %0, %2, %1&quot;</span> : \</div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;    <span class="keywordflow">return</span> *addr;</div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;}</div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div>
<div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga13034a453b85372f85974b178bd3ee6f">  957</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int32_t <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga13034a453b85372f85974b178bd3ee6f">__AMOMAX_W</a>(<span class="keyword">volatile</span> int32_t *addr, int32_t value)</div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;{</div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;    <span class="keyword">register</span> int32_t result;</div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;</div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amomax.w %0, %2, %1&quot;</span> : \</div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;    <span class="keywordflow">return</span> *addr;</div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;}</div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;</div>
<div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga75515ac6719d3abca5030cb4fd2f4c2a">  973</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint32_t <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga75515ac6719d3abca5030cb4fd2f4c2a">__AMOMINU_W</a>(<span class="keyword">volatile</span> uint32_t *addr, uint32_t value)</div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;{</div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;    <span class="keyword">register</span> uint32_t result;</div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;</div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amominu.w %0, %2, %1&quot;</span> : \</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;    <span class="keywordflow">return</span> *addr;</div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;}</div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div>
<div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#gadd554cdf00f5417208433154e9c9228e">  989</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int32_t <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#gadd554cdf00f5417208433154e9c9228e">__AMOMIN_W</a>(<span class="keyword">volatile</span> int32_t *addr, int32_t value)</div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;{</div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;    <span class="keyword">register</span> int32_t result;</div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;</div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amomin.w %0, %2, %1&quot;</span> : \</div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;    <span class="keywordflow">return</span> *addr;</div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;}</div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;</div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#if __RISCV_XLEN == 64</span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint64_t __CAS_D(<span class="keyword">volatile</span> uint64_t *addr, uint64_t oldval, uint64_t newval)</div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;{</div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;    <span class="keyword">register</span> uint64_t result;</div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;    <span class="keyword">register</span> uint64_t rc;</div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;</div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (                                \</div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;            <span class="stringliteral">&quot;0:     lr.d %0, %2      \n&quot;</span>            \</div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;            <span class="stringliteral">&quot;       bne  %0, %z3, 1f \n&quot;</span>            \</div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;            <span class="stringliteral">&quot;       sc.d %1, %z4, %2 \n&quot;</span>            \</div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;            <span class="stringliteral">&quot;       bnez %1, 0b      \n&quot;</span>            \</div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;            <span class="stringliteral">&quot;1:\n&quot;</span>                                  \</div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;            : <span class="stringliteral">&quot;=&amp;r&quot;</span>(result), <span class="stringliteral">&quot;=&amp;r&quot;</span>(rc), <span class="stringliteral">&quot;+A&quot;</span>(*addr) \</div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;            : <span class="stringliteral">&quot;r&quot;</span>(oldval), <span class="stringliteral">&quot;r&quot;</span>(newval)              \</div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;            : <span class="stringliteral">&quot;memory&quot;</span>);</div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;}</div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;</div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint64_t __AMOSWAP_D(<span class="keyword">volatile</span> uint64_t *addr, uint64_t newval)</div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;{</div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    <span class="keyword">register</span> uint64_t result;</div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;</div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amoswap.d %0, %2, %1&quot;</span> : \</div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(newval) : <span class="stringliteral">&quot;memory&quot;</span>);</div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;}</div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;</div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int64_t __AMOADD_D(<span class="keyword">volatile</span> int64_t *addr, int64_t value)</div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;{</div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;    <span class="keyword">register</span> int64_t result;</div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;</div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amoadd.d %0, %2, %1&quot;</span> : \</div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;    <span class="keywordflow">return</span> *addr;</div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;}</div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;</div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int64_t __AMOAND_D(<span class="keyword">volatile</span> int64_t *addr, int64_t value)</div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;{</div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    <span class="keyword">register</span> int64_t result;</div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;</div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amoand.d %0, %2, %1&quot;</span> : \</div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;    <span class="keywordflow">return</span> *addr;</div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;}</div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;</div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int64_t __AMOOR_D(<span class="keyword">volatile</span> int64_t *addr, int64_t value)</div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;{</div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;    <span class="keyword">register</span> int64_t result;</div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;</div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amoor.d %0, %2, %1&quot;</span> : \</div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;    <span class="keywordflow">return</span> *addr;</div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;}</div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;</div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int64_t __AMOXOR_D(<span class="keyword">volatile</span> int64_t *addr, int64_t value)</div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;{</div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;    <span class="keyword">register</span> int64_t result;</div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;</div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amoxor.d %0, %2, %1&quot;</span> : \</div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;    <span class="keywordflow">return</span> *addr;</div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;}</div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;</div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint64_t __AMOMAXU_D(<span class="keyword">volatile</span> uint64_t *addr, uint64_t value)</div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;{</div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;    <span class="keyword">register</span> uint64_t result;</div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;</div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amomaxu.d %0, %2, %1&quot;</span> : \</div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;    <span class="keywordflow">return</span> *addr;</div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;}</div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;</div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int64_t __AMOMAX_D(<span class="keyword">volatile</span> int64_t *addr, int64_t value)</div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;{</div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;    <span class="keyword">register</span> int64_t result;</div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;</div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amomax.d %0, %2, %1&quot;</span> : \</div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;    <span class="keywordflow">return</span> *addr;</div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;}</div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;</div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint64_t __AMOMINU_D(<span class="keyword">volatile</span> uint64_t *addr, uint64_t value)</div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;{</div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;    <span class="keyword">register</span> uint64_t result;</div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;</div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amominu.d %0, %2, %1&quot;</span> : \</div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;    <span class="keywordflow">return</span> *addr;</div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;}</div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;</div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int64_t __AMOMIN_D(<span class="keyword">volatile</span> int64_t *addr, int64_t value)</div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;{</div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;    <span class="keyword">register</span> int64_t result;</div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;</div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amomin.d %0, %2, %1&quot;</span> : \</div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;    <span class="keywordflow">return</span> *addr;</div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;}</div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __RISCV_XLEN == 64  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor"></span> <span class="comment">/* End of Doxygen Group NMSIS_Core_CPU_Intrinsic */</span></div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;</div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor"></span>}</div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* __CORE_FEATURE_BASE__ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga7086e667c65affe87d2c32115193d736"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a></div><div class="ttdeci">#define CSR_MSTATUS</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00322">riscv_encoding.h:322</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga0755f3835c1d5788f99547c185dab2d2"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga0755f3835c1d5788f99547c185dab2d2">__get_rv_instret</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint64_t __get_rv_instret(void)</div><div class="ttdoc">Read whole 64 bits value of machine instruction-retired counter. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00460">core_feature_base.h:460</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga639ad274fdb079a1219006725d772c6c"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga639ad274fdb079a1219006725d772c6c">__ECALL</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __ECALL(void)</div><div class="ttdoc">Environment Call Instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00580">core_feature_base.h:580</a></div></div>
<div class="ttc" id="unionCSR__MMISCCTRL__Type_html_a17abdfbefca3554c1cf1f8c86a5c3925"><div class="ttname"><a href="unionCSR__MMISCCTRL__Type.html#a17abdfbefca3554c1cf1f8c86a5c3925">CSR_MMISCCTRL_Type::d</a></div><div class="ttdeci">rv_csr_t d</div><div class="ttdoc">Type used for csr data access. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00232">core_feature_base.h:232</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga13034a453b85372f85974b178bd3ee6f"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga13034a453b85372f85974b178bd3ee6f">__AMOMAX_W</a></div><div class="ttdeci">__STATIC_FORCEINLINE int32_t __AMOMAX_W(volatile int32_t *addr, int32_t value)</div><div class="ttdoc">Atomic signed MAX with 32bit value. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00957">core_feature_base.h:957</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga14cf0513f6b576fcd1ff700b08f65543"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a></div><div class="ttdeci">#define __RV_CSR_CLEAR(csr, val)</div><div class="ttdoc">CSR operation Macro for csrc instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00395">core_feature_base.h:395</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga5a7abfd3679706088142a50995c1bdb8"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga5a7abfd3679706088142a50995c1bdb8">CSR_MCYCLE</a></div><div class="ttdeci">#define CSR_MCYCLE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00361">riscv_encoding.h:361</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga69a2e79b90f42d82c236fae1aced5c73"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga69a2e79b90f42d82c236fae1aced5c73">__AMOXOR_W</a></div><div class="ttdeci">__STATIC_FORCEINLINE int32_t __AMOXOR_W(volatile int32_t *addr, int32_t value)</div><div class="ttdoc">Atomic XOR with 32bit value. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00925">core_feature_base.h:925</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga9df58a7326fee34b546cae7d7d6e6de3"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga9df58a7326fee34b546cae7d7d6e6de3">__SW</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __SW(volatile void *addr, uint32_t val)</div><div class="ttdoc">Write 32bit value to address (32 bit) </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00808">core_feature_base.h:808</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga1a1db7d1454df1cf7b1214d18349cac1"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga1a1db7d1454df1cf7b1214d18349cac1">__set_wfi_sleepmode</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __set_wfi_sleepmode(WFI_SleepMode_Type mode)</div><div class="ttdoc">Set Sleep mode of WFI. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00600">core_feature_base.h:600</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga5b4c34e720fb0c9e939540333dd640e6"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga5b4c34e720fb0c9e939540333dd640e6">__FENCE_I</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __FENCE_I(void)</div><div class="ttdoc">Fence.i Instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00694">core_feature_base.h:694</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga08a0019225f8ecc2e0a5bdcefa77ec6f"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga08a0019225f8ecc2e0a5bdcefa77ec6f">__LH</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint16_t __LH(volatile void *addr)</div><div class="ttdoc">Load 16bit value from address (16 bit) </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00742">core_feature_base.h:742</a></div></div>
<div class="ttc" id="unionCSR__MSTATUS__Type_html_ad6ccdd78fc15b0b10a9e82e3c25dd98a"><div class="ttname"><a href="unionCSR__MSTATUS__Type.html#ad6ccdd78fc15b0b10a9e82e3c25dd98a">CSR_MSTATUS_Type::d</a></div><div class="ttdeci">rv_csr_t d</div><div class="ttdoc">Type used for csr data access. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00141">core_feature_base.h:141</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga16f715797bba0ac2ed2e1820c63443cd"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga16f715797bba0ac2ed2e1820c63443cd">__disable_all_counter</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __disable_all_counter(void)</div><div class="ttdoc">Disable MCYCLE &amp; MINSTRET counter. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00671">core_feature_base.h:671</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga75515ac6719d3abca5030cb4fd2f4c2a"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga75515ac6719d3abca5030cb4fd2f4c2a">__AMOMINU_W</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint32_t __AMOMINU_W(volatile uint32_t *addr, uint32_t value)</div><div class="ttdoc">Atomic unsigned MIN with 32bit value. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00973">core_feature_base.h:973</a></div></div>
<div class="ttc" id="unionCSR__MISA__Type_html"><div class="ttname"><a href="unionCSR__MISA__Type.html">CSR_MISA_Type</a></div><div class="ttdoc">Union type to access MISA register. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00066">core_feature_base.h:66</a></div></div>
<div class="ttc" id="unionCSR__MSTATUS__Type_html"><div class="ttname"><a href="unionCSR__MSTATUS__Type.html">CSR_MSTATUS_Type</a></div><div class="ttdoc">Union type to access MSTATUS configure register. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00106">core_feature_base.h:106</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Encoding_html_ga20aa60b214851659e139accdc108f131"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#ga20aa60b214851659e139accdc108f131">WFE_WFE</a></div><div class="ttdeci">#define WFE_WFE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00143">riscv_encoding.h:143</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga2299877e4ba3e162ca9dbabd6e0abef6"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga2299877e4ba3e162ca9dbabd6e0abef6">__disable_irq</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __disable_irq(void)</div><div class="ttdoc">Disable IRQ Interrupts. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00422">core_feature_base.h:422</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga9643607a23d4bc6a50a562d0a1f5a8f3"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga9643607a23d4bc6a50a562d0a1f5a8f3">CSR_MCOUNTINHIBIT</a></div><div class="ttdeci">#define CSR_MCOUNTINHIBIT</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00500">riscv_encoding.h:500</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga85ee6d049f3b807b7c5f37513f6b95bd"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga85ee6d049f3b807b7c5f37513f6b95bd">__SB</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __SB(volatile void *addr, uint8_t val)</div><div class="ttdoc">Write 8bit value to address (8 bit) </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00786">core_feature_base.h:786</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga204b84adcbccada25ecd7aff3c5a31f5"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga204b84adcbccada25ecd7aff3c5a31f5">CSR_MINSTRET</a></div><div class="ttdeci">#define CSR_MINSTRET</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00362">riscv_encoding.h:362</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_gadba90c4a57befeb5e4f739295af55e73"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#gadba90c4a57befeb5e4f739295af55e73">__enable_mcycle_counter</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __enable_mcycle_counter(void)</div><div class="ttdoc">Enable MCYCLE counter. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00621">core_feature_base.h:621</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga9852d0d6221b272f8f5290c3445ee1ba"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga9852d0d6221b272f8f5290c3445ee1ba">CSR_WFE</a></div><div class="ttdeci">#define CSR_WFE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00520">riscv_encoding.h:520</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga75a6dc5418991df25ef66de5e16dbd46"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga75a6dc5418991df25ef66de5e16dbd46">__AMOMAXU_W</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint32_t __AMOMAXU_W(volatile uint32_t *addr, uint32_t value)</div><div class="ttdoc">Atomic unsigned MAX with 32bit value. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00941">core_feature_base.h:941</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga8bc0687a967ccba8e8adbe7abe5fe2f7"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga8bc0687a967ccba8e8adbe7abe5fe2f7">__WFI</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __WFI(void)</div><div class="ttdoc">Wait For Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00542">core_feature_base.h:542</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga3113efdf11b109a9cbd50fae783d1adc"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga3113efdf11b109a9cbd50fae783d1adc">__NOP</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __NOP(void)</div><div class="ttdoc">NOP Instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00528">core_feature_base.h:528</a></div></div>
<div class="ttc" id="unionCSR__MSAVESTATUS__Type_html"><div class="ttname"><a href="unionCSR__MSAVESTATUS__Type.html">CSR_MSAVESTATUS_Type</a></div><div class="ttdoc">Union type to access MSAVESTATUS configure register. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00239">core_feature_base.h:239</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gaa59d1f570770dc3be6cd493cbb5a12e4"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gaa59d1f570770dc3be6cd493cbb5a12e4">CSR_MINSTRETH</a></div><div class="ttdeci">#define CSR_MINSTRETH</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00460">riscv_encoding.h:460</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Encoding_html_ga675e4d52a85bafc0a1663cf2f431583a"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#ga675e4d52a85bafc0a1663cf2f431583a">MCOUNTINHIBIT_CY</a></div><div class="ttdeci">#define MCOUNTINHIBIT_CY</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00146">riscv_encoding.h:146</a></div></div>
<div class="ttc" id="unionCSR__MSUBM__Type_html"><div class="ttname"><a href="unionCSR__MSUBM__Type.html">CSR_MSUBM_Type</a></div><div class="ttdoc">Union type to access msubm configure register. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00201">core_feature_base.h:201</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga927482a006985e82d90512f19ea68f67"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga927482a006985e82d90512f19ea68f67">__AMOAND_W</a></div><div class="ttdeci">__STATIC_FORCEINLINE int32_t __AMOAND_W(volatile int32_t *addr, int32_t value)</div><div class="ttdoc">Atomic And with 32bit value. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00893">core_feature_base.h:893</a></div></div>
<div class="ttc" id="unionCSR__MCOUNTINHIBIT__Type_html"><div class="ttname"><a href="unionCSR__MCOUNTINHIBIT__Type.html">CSR_MCOUNTINHIBIT_Type</a></div><div class="ttdoc">Union type to access MCOUNTINHIBIT configure register. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00184">core_feature_base.h:184</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Encoding_html_gae8693a1f795a0f752391c609ce011cbf"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#gae8693a1f795a0f752391c609ce011cbf">MCOUNTINHIBIT_IR</a></div><div class="ttdeci">#define MCOUNTINHIBIT_IR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00145">riscv_encoding.h:145</a></div></div>
<div class="ttc" id="unionCSR__MTVEC__Type_html"><div class="ttname"><a href="unionCSR__MTVEC__Type.html">CSR_MTVEC_Type</a></div><div class="ttdoc">Union type to access MTVEC configure register. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00147">core_feature_base.h:147</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_gaf898279e3db81302391a698214744865"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#gaf898279e3db81302391a698214744865">__LW</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint32_t __LW(volatile void *addr)</div><div class="ttdoc">Load 32bit value from address (32 bit) </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00756">core_feature_base.h:756</a></div></div>
<div class="ttc" id="unionCSR__MCAUSE__Type_html_ae5bdc279496969b722055aae0c118460"><div class="ttname"><a href="unionCSR__MCAUSE__Type.html#ae5bdc279496969b722055aae0c118460">CSR_MCAUSE_Type::d</a></div><div class="ttdeci">rv_csr_t d</div><div class="ttdoc">Type used for csr data access. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00178">core_feature_base.h:178</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_gga5d9cca8c88cb703c619aff084e4e7648a26cef3a380cffa72dea68b994a3acc3f"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#gga5d9cca8c88cb703c619aff084e4e7648a26cef3a380cffa72dea68b994a3acc3f">WFI_DEEP_SLEEP</a></div><div class="ttdoc">Deep sleep mode, the core_clk and core_ano_clk will poweroff. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00590">core_feature_base.h:590</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga68f1ebfff49ba330ac04996d3e2b9df8"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga68f1ebfff49ba330ac04996d3e2b9df8">__AMOSWAP_W</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint32_t __AMOSWAP_W(volatile uint32_t *addr, uint32_t newval)</div><div class="ttdoc">Atomic Swap 32bit value into memory. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00861">core_feature_base.h:861</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga4bbdf33e8b20f4cb020869e7394e388a"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga4bbdf33e8b20f4cb020869e7394e388a">CSR_TIME</a></div><div class="ttdeci">#define CSR_TIME</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00282">riscv_encoding.h:282</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gae84bf4e95944e61937f4ed2453e5ef23"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gae84bf4e95944e61937f4ed2453e5ef23">__enable_irq</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __enable_irq(void)</div><div class="ttdoc">Enable IRQ Interrupts. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00411">core_feature_base.h:411</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga730f164e5d79c6b27d2187a1e7a17e25"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga730f164e5d79c6b27d2187a1e7a17e25">CSR_TXEVT</a></div><div class="ttdeci">#define CSR_TXEVT</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00519">riscv_encoding.h:519</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga5f54b26adf57d254f6a589dab36bd28a"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga5f54b26adf57d254f6a589dab36bd28a">__get_rv_time</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint64_t __get_rv_time(void)</div><div class="ttdoc">Read whole 64 bits value of real-time clock. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00488">core_feature_base.h:488</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Encoding_html_ga225cb34e3b991318fa87f090cfc3fc5f"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#ga225cb34e3b991318fa87f090cfc3fc5f">MSTATUS_MIE</a></div><div class="ttdeci">#define MSTATUS_MIE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00037">riscv_encoding.h:37</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga355c96e5bd1ab3df0203e23a887c00c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a></div><div class="ttdeci">#define __RV_CSR_READ(csr)</div><div class="ttdoc">CSR operation Macro for csrr instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00303">core_feature_base.h:303</a></div></div>
<div class="ttc" id="unionCSR__MTVEC__Type_html_a78064f13f73bd2c7367fd6dbc8cf356e"><div class="ttname"><a href="unionCSR__MTVEC__Type.html#a78064f13f73bd2c7367fd6dbc8cf356e">CSR_MTVEC_Type::d</a></div><div class="ttdeci">rv_csr_t d</div><div class="ttdoc">Type used for csr data access. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00156">core_feature_base.h:156</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga0d524220141962c60352cfe0a219bdb4"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga0d524220141962c60352cfe0a219bdb4">__get_rv_cycle</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint64_t __get_rv_cycle(void)</div><div class="ttdoc">Read whole 64 bits value of mcycle counter. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00433">core_feature_base.h:433</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_gaca38170721a2eefd87017ed350162c4c"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#gaca38170721a2eefd87017ed350162c4c">__WFE</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __WFE(void)</div><div class="ttdoc">Wait For Event. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00555">core_feature_base.h:555</a></div></div>
<div class="ttc" id="unionCSR__MSAVESTATUS__Type_html_a3830cba893f489931a838102f870bb54"><div class="ttname"><a href="unionCSR__MSAVESTATUS__Type.html#a3830cba893f489931a838102f870bb54">CSR_MSAVESTATUS_Type::w</a></div><div class="ttdeci">rv_csr_t w</div><div class="ttdoc">Type used for csr data access. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00255">core_feature_base.h:255</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_gadd554cdf00f5417208433154e9c9228e"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#gadd554cdf00f5417208433154e9c9228e">__AMOMIN_W</a></div><div class="ttdeci">__STATIC_FORCEINLINE int32_t __AMOMIN_W(volatile int32_t *addr, int32_t value)</div><div class="ttdoc">Atomic signed MIN with 32bit value. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00989">core_feature_base.h:989</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_gac12ad95ec020f1c2c83c46231468a40e"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#gac12ad95ec020f1c2c83c46231468a40e">__AMOADD_W</a></div><div class="ttdeci">__STATIC_FORCEINLINE int32_t __AMOADD_W(volatile int32_t *addr, int32_t value)</div><div class="ttdoc">Atomic Add with 32bit value. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00877">core_feature_base.h:877</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga8dab656e3251b574311b852efa785109"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga8dab656e3251b574311b852efa785109">__CAS_W</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint32_t __CAS_W(volatile uint32_t *addr, uint32_t oldval, uint32_t newval)</div><div class="ttdoc">Compare and Swap 32bit value using LR and SC. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00837">core_feature_base.h:837</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga10e81b063600f3abb562f7a6efa3aaca"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga10e81b063600f3abb562f7a6efa3aaca">__SH</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __SH(volatile void *addr, uint16_t val)</div><div class="ttdoc">Write 16bit value to address (16 bit) </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00797">core_feature_base.h:797</a></div></div>
<div class="ttc" id="unionCSR__MSUBM__Type_html_ab188dee35d91c5cd832a5295b4e21e98"><div class="ttname"><a href="unionCSR__MSUBM__Type.html#ab188dee35d91c5cd832a5295b4e21e98">CSR_MSUBM_Type::d</a></div><div class="ttdeci">rv_csr_t d</div><div class="ttdoc">Type used for csr data access. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00212">core_feature_base.h:212</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CompilerControl_html_gab904513442afdf77d4f8c74f23cbb040"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a></div><div class="ttdeci">#define __STATIC_FORCEINLINE</div><div class="ttdoc">Define a static function that should be always inlined by the compiler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00074">nmsis_gcc.h:74</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_gaa6f71a398756f05bbc1ef4b4a548174f"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#gaa6f71a398756f05bbc1ef4b4a548174f">__AMOOR_W</a></div><div class="ttdeci">__STATIC_FORCEINLINE int32_t __AMOOR_W(volatile int32_t *addr, int32_t value)</div><div class="ttdoc">Atomic OR with 32bit value. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00909">core_feature_base.h:909</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Registers_html_ga9fe08aae694cff694dde8758e73f4e3e"><div class="ttname"><a href="group__NMSIS__Core__Registers.html#ga9fe08aae694cff694dde8758e73f4e3e">rv_csr_t</a></div><div class="ttdeci">uint32_t rv_csr_t</div><div class="ttdoc">Type of Control and Status Register(CSR), depends on the XLEN defined in RISC-V. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00049">core_feature_base.h:49</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga7ee7f2cce602b8b3e2943bc2d0ca65cb"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga7ee7f2cce602b8b3e2943bc2d0ca65cb">CSR_SLEEPVALUE</a></div><div class="ttdeci">#define CSR_SLEEPVALUE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00518">riscv_encoding.h:518</a></div></div>
<div class="ttc" id="unionCSR__MCOUNTINHIBIT__Type_html_aa9ba6784709e8ba39c6e094156916dc2"><div class="ttname"><a href="unionCSR__MCOUNTINHIBIT__Type.html#aa9ba6784709e8ba39c6e094156916dc2">CSR_MCOUNTINHIBIT_Type::d</a></div><div class="ttdeci">rv_csr_t d</div><div class="ttdoc">Type used for csr data access. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00195">core_feature_base.h:195</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_gaa60612c5e378681f32e815743823ba15"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#gaa60612c5e378681f32e815743823ba15">__TXEVT</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __TXEVT(void)</div><div class="ttdoc">Send TX Event. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00611">core_feature_base.h:611</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga2d22b9286eefbf1e1b73ed50ce443183"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga2d22b9286eefbf1e1b73ed50ce443183">__EBREAK</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __EBREAK(void)</div><div class="ttdoc">Breakpoint Instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00569">core_feature_base.h:569</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga5d9cca8c88cb703c619aff084e4e7648"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga5d9cca8c88cb703c619aff084e4e7648">WFI_SleepMode_Type</a></div><div class="ttdeci">WFI_SleepMode_Type</div><div class="ttdoc">WFI Sleep Mode enumeration. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00588">core_feature_base.h:588</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gafdbd9b5a14b44913675d0fa73ca6716f"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a></div><div class="ttdeci">#define __RV_CSR_SET(csr, val)</div><div class="ttdoc">CSR operation Macro for csrs instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00358">core_feature_base.h:358</a></div></div>
<div class="ttc" id="unionCSR__MCAUSE__Type_html"><div class="ttname"><a href="unionCSR__MCAUSE__Type.html">CSR_MCAUSE_Type</a></div><div class="ttdoc">Union type to access MCAUSE configure register. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00162">core_feature_base.h:162</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gae3368bea588a2fcdf2e7d24707ef4dda"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gae3368bea588a2fcdf2e7d24707ef4dda">CSR_MCYCLEH</a></div><div class="ttdeci">#define CSR_MCYCLEH</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00459">riscv_encoding.h:459</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga1b25cc01665431cd509fd3c1be93a811"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga1b25cc01665431cd509fd3c1be93a811">__enable_all_counter</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __enable_all_counter(void)</div><div class="ttdoc">Enable MCYCLE &amp; MINSTRET counter. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00661">core_feature_base.h:661</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_gae7bb45974eee5b66ea6332ba0ccf23d5"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#gae7bb45974eee5b66ea6332ba0ccf23d5">__enable_minstret_counter</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __enable_minstret_counter(void)</div><div class="ttdoc">Enable MINSTRET counter. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00641">core_feature_base.h:641</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_gae1cb8d99e36d784e9071fec80e1f02fe"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#gae1cb8d99e36d784e9071fec80e1f02fe">__disable_minstret_counter</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __disable_minstret_counter(void)</div><div class="ttdoc">Disable MINSTRET counter. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00651">core_feature_base.h:651</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_gga5d9cca8c88cb703c619aff084e4e7648a791734cb0f58f266b18223e28e2feea2"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#gga5d9cca8c88cb703c619aff084e4e7648a791734cb0f58f266b18223e28e2feea2">WFI_SHALLOW_SLEEP</a></div><div class="ttdoc">Shallow sleep mode, the core_clk will poweroff. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00589">core_feature_base.h:589</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_gaf9ada8a615338120fa38a6e193fd7517"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#gaf9ada8a615338120fa38a6e193fd7517">__disable_mcycle_counter</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __disable_mcycle_counter(void)</div><div class="ttdoc">Disable MCYCLE counter. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00631">core_feature_base.h:631</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga2e2ce9bac3d1ad2128a4eb9438a1022d"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga2e2ce9bac3d1ad2128a4eb9438a1022d">CSR_TIMEH</a></div><div class="ttdeci">#define CSR_TIMEH</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00428">riscv_encoding.h:428</a></div></div>
<div class="ttc" id="unionCSR__MMISCCTRL__Type_html"><div class="ttname"><a href="unionCSR__MMISCCTRL__Type.html">CSR_MMISCCTRL_Type</a></div><div class="ttdoc">Union type to access MMISC_CTRL configure register. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00218">core_feature_base.h:218</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga7f225699061594cd9a4d905a39cb9ae8"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga7f225699061594cd9a4d905a39cb9ae8">__LB</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint8_t __LB(volatile void *addr)</div><div class="ttdoc">Load 8bit value from address (8 bit) </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00728">core_feature_base.h:728</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_fc437b13d11bad19bfaa7c87d47c4a27.html">Core</a></li><li class="navelem"><a class="el" href="dir_67c180cbc6fc32f046c60186c8019c6e.html">Include</a></li><li class="navelem"><b>core_feature_base.h</b></li>
    <li class="footer">Generated on Thu Jan 2 2020 10:16:05 for NMSIS-Core by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
